// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "05/18/2024 01:29:23"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ipm_ID40048008_conv (
	clk,
	rst,
	addressMCU,
	rstMCU,
	rdMCU,
	wrMCU,
	dataMCU,
	intMCU);
input 	clk;
input 	rst;
input 	[3:0] addressMCU;
input 	rstMCU;
input 	rdMCU;
input 	wrMCU;
output 	[7:0] dataMCU;
output 	intMCU;

// Design Ports Information
// intMCU	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[3]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[5]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[6]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// dataMCU[7]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// rst	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// rstMCU	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// addressMCU[0]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// addressMCU[1]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// wrMCU	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// addressMCU[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// addressMCU[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// rdMCU	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~150 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~151 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~152 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~153 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~154 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~155 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~156 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~157 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~158 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~159 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~160 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~161 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~162 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~163 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~164 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~165 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~166 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~167 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~168 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~169 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~170 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~171 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~172 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~173 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~174 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~175 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~176 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~177 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~178 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~179 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~180 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~181 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~473 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~474 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~475 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~476 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~477 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~478 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~479 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~480 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~481 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~482 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~483 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~484 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~485 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~486 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~487 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~488 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~489 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~490 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~491 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~492 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~493 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~494 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~495 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~496 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~497 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~498 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~499 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~500 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~501 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~502 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~503 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~504 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~505 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~506 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~507 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~508 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~509 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~510 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~511 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~512 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~513 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~514 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~515 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~516 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~517 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~518 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~519 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~520 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~521 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~522 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \dataMCU[0]~input_o ;
wire \IPM|IPM_REG|regConf[0]~feeder_combout ;
wire \rst~input_o ;
wire \rstMCU~input_o ;
wire \wireReset~combout ;
wire \wrMCU~input_o ;
wire \addressMCU[3]~input_o ;
wire \addressMCU[1]~input_o ;
wire \addressMCU[2]~input_o ;
wire \addressMCU[0]~input_o ;
wire \IPM|IPM_REG|always2~0_combout ;
wire \IPM|IPM_REG|dataMCUOut[0]~0_combout ;
wire \IPM|IPM_REG|dataMCUOut[0]~1_combout ;
wire \IPM|IPM_REG|always3~0_combout ;
wire \dataMCU[2]~input_o ;
wire \IPM|IPM_REG|regSTIP~0_combout ;
wire \IPM|IPM_REG|regSTIP~DUPLICATE_q ;
wire \IP_CONV|CORE|FSM|state.S1~q ;
wire \IP_CONV|CORE|iBlock|c_nxt_out[1]~4_combout ;
wire \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1]~DUPLICATE_q ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ;
wire \dataMCU[7]~input_o ;
wire \IPM|IPM_REG|Decoder0~0_combout ;
wire \IPM|IPM_REG|regDataIn[0][7]~q ;
wire \dataMCU[4]~input_o ;
wire \IPM|IPM_REG|regConf[4]~feeder_combout ;
wire \dataMCU[3]~input_o ;
wire \dataMCU[1]~input_o ;
wire \IPM|IPM_REG|regWRIP~0_combout ;
wire \IPM|IPM_REG|regWRIP~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ;
wire \IPM|IPM_REG|regDataIn[0][1]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~3_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0_combout ;
wire \IPM|IPM_REG|regDataIn[0][2]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ;
wire \IPM|IPM_REG|regDataIn[0][0]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q ;
wire \dataMCU[6]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][6]~q ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout ;
wire \IPM|IPM_REG|regDataIn[1][0]~feeder_combout ;
wire \IPM|IPM_REG|Decoder0~2_combout ;
wire \IPM|IPM_REG|regDataIn[1][0]~q ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~q ;
wire \IPM|IPM_REG|regDataIn[1][2]~q ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q ;
wire \IPM|IPM_REG|regDataIn[1][1]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[1][1]~q ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout ;
wire \IP_CONV|CORE|FSM|Selector4~1_combout ;
wire \IP_CONV|CORE|FSM|selI_o~DUPLICATE_q ;
wire \IP_CONV|CORE|iBlock|c_nxt_out[0]~5_combout ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~18 ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout ;
wire \IPM|IPM_REG|regDataIn[0][4]~q ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ;
wire \IPM|IPM_REG|regDataIn[0][3]~q ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ;
wire \IP_CONV|CORE|FSM|Selector5~0_combout ;
wire \IP_CONV|CORE|FSM|selJ_o~q ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~14 ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~3_combout ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~4_combout ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~18 ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~14 ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1_sumout ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~2 ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~10 ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout ;
wire \IP_CONV|CORE|FSM|state.S13~q ;
wire \IP_CONV|CORE|FSM|Selector7~0_combout ;
wire \IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout ;
wire \IP_CONV|CORE|FSM|Selector6~0_combout ;
wire \IP_CONV|CORE|FSM|state.S11~q ;
wire \IP_CONV|CORE|FSM|state.S12~q ;
wire \IP_CONV|CORE|comparator_J_valid|LessThan0~1_combout ;
wire \IP_CONV|CORE|comp_j_valid~0_combout ;
wire \IP_CONV|CORE|comparator_J_valid|LessThan0~0_combout ;
wire \IP_CONV|CORE|comp_j_valid~1_combout ;
wire \IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ;
wire \IP_CONV|CORE|FSM|state.S6~q ;
wire \IP_CONV|CORE|FSM|Selector2~0_combout ;
wire \IP_CONV|CORE|FSM|state.S4~q ;
wire \IP_CONV|CORE|FSM|state.S5~q ;
wire \IP_CONV|CORE|FSM|dataZ_en_o~0_combout ;
wire \IP_CONV|CORE|FSM|WideOr6~combout ;
wire \IP_CONV|CORE|FSM|j_en_o~q ;
wire \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0_combout ;
wire \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~6_combout ;
wire \IP_CONV|CORE|jBlock|c_nxt_out[1]~1_combout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~7_combout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout ;
wire \IP_CONV|CORE|FSM|Selector3~0_combout ;
wire \IP_CONV|CORE|FSM|state.S7~q ;
wire \IP_CONV|CORE|FSM|state.S8~q ;
wire \IP_CONV|CORE|FSM|Selector4~0_combout ;
wire \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout ;
wire \IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~3_combout ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~4_combout ;
wire \IP_CONV|CORE|FSM|WideOr7~combout ;
wire \IP_CONV|CORE|FSM|i_en_o~q ;
wire \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~2 ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ;
wire \IP_CONV|CORE|iBlock|c_nxt_out[3]~3_combout ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~10 ;
wire \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ;
wire \IP_CONV|CORE|iBlock|c_nxt_out[4]~2_combout ;
wire \IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout ;
wire \IP_CONV|CORE|FSM|Selector7~1_combout ;
wire \IP_CONV|CORE|FSM|state.S14~q ;
wire \IP_CONV|CORE|FSM|state.S15~q ;
wire \IP_CONV|CORE|FSM|selI_o~q ;
wire \IP_CONV|CORE|FSM|Selector8~0_combout ;
wire \IP_CONV|CORE|FSM|Selector8~1_combout ;
wire \IP_CONV|CORE|FSM|done_o~q ;
wire \IP_CONV|CORE|FSM|state.S17~q ;
wire \IP_CONV|CORE|FSM|Selector0~0_combout ;
wire \IP_CONV|CORE|FSM|state.S1~DUPLICATE_q ;
wire \IP_CONV|CORE|FSM|next.S2~0_combout ;
wire \IP_CONV|CORE|FSM|i_clr_o~q ;
wire \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ;
wire \IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ;
wire \IP_CONV|CORE|FSM|Selector1~0_combout ;
wire \IP_CONV|CORE|FSM|j_clr_o~q ;
wire \IP_CONV|CORE|FSM|writeZ_o~0_combout ;
wire \IP_CONV|CORE|FSM|writeZ_o~q ;
wire \IP_CONV|CORE|FSM|memY_addr_en_o~0_combout ;
wire \IP_CONV|CORE|FSM|memX_addr_en_o~q ;
wire \IP_CONV|CORE|memX_addr_block_reg|data_o~0_combout ;
wire \IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~5_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|always0~1_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~6 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~9_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~10 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~13_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~14 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~17_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~18 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add0~1_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~feeder_combout ;
wire \IP_CONV|CORE|memX_addr_block_reg|data_o~2_combout ;
wire \IP_CONV|CORE|memX_addr_block_reg|data_o~3_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ;
wire \IP_CONV|CORE|memX_addr_block_reg|data_o~4_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder_combout ;
wire \IP_CONV|CORE|memX_addr_block_reg|data_o~5_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ;
wire \dataMCU[5]~input_o ;
wire \IPM|IPM_REG|regDataIn[0][5]~q ;
wire \IPM|IPM_REG|regDataIn[1][3]~q ;
wire \IPM|IPM_REG|regDataIn[1][4]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[1][4]~q ;
wire \IPM|IPM_REG|regDataIn[1][5]~q ;
wire \IPM|IPM_REG|regDataIn[1][6]~q ;
wire \IPM|IPM_REG|regDataIn[1][7]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[1][7]~q ;
wire \IPM|IPM_REG|regDataIn[2][0]~feeder_combout ;
wire \IPM|IPM_REG|Decoder0~1_combout ;
wire \IPM|IPM_REG|regDataIn[2][0]~q ;
wire \IPM|IPM_REG|regDataIn[2][1]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][1]~q ;
wire \IPM|IPM_REG|regDataIn[2][2]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][2]~q ;
wire \IPM|IPM_REG|regDataIn[2][3]~q ;
wire \IPM|IPM_REG|regDataIn[2][4]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][4]~q ;
wire \IPM|IPM_REG|regDataIn[2][5]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][5]~q ;
wire \IPM|IPM_REG|regDataIn[2][6]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][6]~q ;
wire \IPM|IPM_REG|regDataIn[2][7]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[2][7]~q ;
wire \IPM|IPM_REG|Decoder0~3_combout ;
wire \IPM|IPM_REG|regDataIn[3][0]~q ;
wire \IPM|IPM_REG|regDataIn[3][1]~q ;
wire \IPM|IPM_REG|regDataIn[3][2]~q ;
wire \IPM|IPM_REG|regDataIn[3][3]~q ;
wire \IPM|IPM_REG|regDataIn[3][4]~q ;
wire \IPM|IPM_REG|regDataIn[3][5]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[3][5]~q ;
wire \IPM|IPM_REG|regDataIn[3][6]~feeder_combout ;
wire \IPM|IPM_REG|regDataIn[3][6]~q ;
wire \IPM|IPM_REG|regDataIn[3][7]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a9 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a10 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a13 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a14 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a15 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a16 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a17 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19_combout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~1_sumout ;
wire \IP_CONV|CORE|FSM|dataZ_en_o~q ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~9_combout ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~6_combout ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~7_combout ;
wire \IP_CONV|CORE|comparator_I_sizeX|LessThan0~8_combout ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~9_combout ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~6_combout ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~7_combout ;
wire \IP_CONV|CORE|comparator_I_sizeY|LessThan0~8_combout ;
wire \IP_CONV|CORE|FSM|dataZ_clr_o~0_combout ;
wire \IP_CONV|CORE|FSM|dataZ_clr_o~q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ;
wire \IP_CONV|CORE|FSM|memZ_addr_en_o~q ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3_combout ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE_q ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4_combout ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1]~DUPLICATE_q ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~5_combout ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~6_combout ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0_combout ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~DUPLICATE_q ;
wire \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~2_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~9_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ;
wire \IPM|IPM_REG|regRDIP~0_combout ;
wire \IPM|IPM_REG|regRDIP~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~10 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~13_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~DUPLICATE_q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~14 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~17_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~18 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~21_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~22 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~1_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~2 ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|Add2~5_sumout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~2 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~3 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~17_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~18 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~19 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~34 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~35 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~58 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~59 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~73_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~74 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~75 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~86 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~87 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~110 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~111 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~126 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~127 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~5_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~6 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~7 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~22 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~23 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~38 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~39 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~54 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~55 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~70 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~71 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~93_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~94 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~95 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~102 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~103 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~117_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~118 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~119 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~10 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~11 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~25_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~136 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a18 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~20_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a19 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~21_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a20 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~22_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a21 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~23_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a22 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~24_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a23 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~25_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a24 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~26_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a25 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~27_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a26 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~28_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a27 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~29_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a28 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~30_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a29 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~31_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a30 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~32_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a31 ;
wire \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~33_combout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_resulta ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~26 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~27 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~137 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~460 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~42 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~43 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~61_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~138 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~461 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~62 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~63 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~77_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~462 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~139 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~78 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~79 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~81_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~140 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~463 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~82 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~83 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~141 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~464 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~106 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~107 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~121_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~465 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~142 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~122 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~123 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~13_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~143 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~466 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~14 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~15 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~467 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~144 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~30 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~31 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~45_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~145 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~468 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~46 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~47 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27]~DUPLICATE_q ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~469 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~146 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~50 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~51 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~65_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~470 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~147 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~66 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~67 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~89_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~471 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~148 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~90 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~91 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~97_sumout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~149 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~472 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~98 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~99 ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~113_sumout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a24 ;
wire \IPM|IPM_REG|regDataOut[3][0]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ;
wire \IPM|IPM_REG|regDataOut[3][0]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a16 ;
wire \IPM|IPM_REG|regDataOut[2][2]~0_combout ;
wire \IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux15~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][0]~q ;
wire \IP_CONV|INTERFACE|AIP|STATUS|regInt~0_combout ;
wire \IP_CONV|INTERFACE|AIP|STATUS|regInt[0]~DUPLICATE_q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux31~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][0]~q ;
wire \IPM|IPM_REG|regSTIP~q ;
wire \IP_CONV|CORE|FSM|state.S17~DUPLICATE_q ;
wire \IP_CONV|CORE|FSM|WideOr5~0_combout ;
wire \IP_CONV|CORE|FSM|WideOr5~combout ;
wire \IP_CONV|CORE|FSM|busy_o~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux23~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][0]~q ;
wire \IPM|IPM_REG|dataMCUOut[0]~2_combout ;
wire \IPM|IPM_REG|dataMCUOut[0]~3_combout ;
wire \rdMCU~input_o ;
wire \IPM|ipmMCUDataInout~8_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9 ;
wire \IPM|IPM_REG|regDataOut[1][1]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][1]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ;
wire \IPM|IPM_REG|regDataOut[0][1]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][1]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a17 ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux14~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][1]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a25 ;
wire \IPM|IPM_REG|regDataOut[3][1]~feeder_combout ;
wire \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25]~DUPLICATE_q ;
wire \IPM|IPM_REG|regDataOut[3][1]~q ;
wire \IPM|IPM_REG|dataMCUOut[1]~4_combout ;
wire \IPM|IPM_REG|dataMCUOut[1]~5_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 ;
wire \IPM|IPM_REG|regDataOut[1][2]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][2]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a18 ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux13~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][2]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a26 ;
wire \IPM|IPM_REG|regDataOut[3][2]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[3][2]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ;
wire \IPM|IPM_REG|regDataOut[0][2]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][2]~q ;
wire \IPM|IPM_REG|dataMCUOut[2]~6_combout ;
wire \IPM|IPM_REG|dataMCUOut[2]~7_combout ;
wire \IPM|IPM_REG|dataMCUOut[3]~10_combout ;
wire \IPM|IPM_REG|dataMCUOut[3]~9_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a19 ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux12~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][3]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a27 ;
wire \IPM|IPM_REG|regDataOut[3][3]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[3][3]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ;
wire \IPM|IPM_REG|regDataOut[1][3]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][3]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux28~0_combout ;
wire \IPM|IPM_REG|regDataOut[0][3]~q ;
wire \IPM|IPM_REG|dataMCUOut[3]~8_combout ;
wire \IPM|IPM_REG|dataMCUOut[3]~11_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a20 ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux11~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][4]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ;
wire \IPM|IPM_REG|regDataOut[1][4]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][4]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ;
wire \IPM|IPM_REG|regDataOut[0][4]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][4]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a28 ;
wire \IPM|IPM_REG|regDataOut[3][4]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[3][4]~q ;
wire \IPM|IPM_REG|dataMCUOut[4]~12_combout ;
wire \IPM|IPM_REG|dataMCUOut[4]~13_combout ;
wire \IPM|IPM_REG|LessThan1~0_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a29 ;
wire \IPM|IPM_REG|regDataOut[3][5]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[3][5]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a21 ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux10~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][5]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 ;
wire \IPM|IPM_REG|regDataOut[1][5]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][5]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ;
wire \IPM|IPM_REG|regDataOut[0][5]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][5]~q ;
wire \IPM|IPM_REG|dataMCUOut[5]~22_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a22 ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux9~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][6]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a30 ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux1~0_combout ;
wire \IPM|IPM_REG|regDataOut[3][6]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ;
wire \IPM|IPM_REG|regDataOut[0][6]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][6]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 ;
wire \IPM|IPM_REG|regDataOut[1][6]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[1][6]~q ;
wire \IPM|IPM_REG|dataMCUOut[6]~18_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a23 ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux8~0_combout ;
wire \IPM|IPM_REG|regDataOut[2][7]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a31 ;
wire \IPM|IPM_REG|regDataOut[3][7]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[3][7]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ;
wire \IPM|IPM_REG|regDataOut[0][7]~feeder_combout ;
wire \IPM|IPM_REG|regDataOut[0][7]~q ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder_combout ;
wire \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15 ;
wire \IP_CONV|INTERFACE|AIP|MUX|Mux16~0_combout ;
wire \IPM|IPM_REG|regDataOut[1][7]~q ;
wire \IPM|IPM_REG|dataMCUOut[7]~14_combout ;
wire \IP_CONV|INTERFACE|AIP|STATUS|intReq~0_combout ;
wire [5:0] \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o ;
wire [2:0] \IPM|IPM_REG|edge_mem_st ;
wire [7:0] \IP_CONV|INTERFACE|AIP|STATUS|regStatus ;
wire [7:0] \IP_CONV|INTERFACE|AIP|STATUS|regInt ;
wire [31:0] \IP_CONV|CORE|iBlock|conv_cntr_register|data_o ;
wire [63:0] \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o ;
wire [63:0] \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o ;
wire [31:0] \IP_CONV|CORE|memX_addr_block_reg|data_o ;
wire [2:0] \IPM|IPM_REG|edge_mem_rd ;
wire [7:0] \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt ;
wire [1:0] \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn ;
wire [31:0] \IP_CONV|CORE|jBlock|conv_cntr_register|data_o ;
wire [4:0] \IPM|IPM_REG|regConf ;
wire [2:0] \IPM|IPM_REG|edge_mem_wr ;
wire [0:42] \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass ;
wire [0:44] \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass ;
wire [2:0] \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg ;
wire [2:0] \IPM|IPM_REG|regCtrl ;

wire [39:0] \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [63:0] \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus ;
wire [63:0] \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus ;
wire [39:0] \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a16  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a17  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a18  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a19  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a20  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a21  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a22  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a23  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a24  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a25  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a26  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a27  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a28  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a29  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a30  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a31  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [0];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [1];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [2];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [3];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [4];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [5];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [6];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [7];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [8];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [9];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [10];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [11];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [12];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [13];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [14];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [15] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [15];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [16] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [16];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [17] = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [17];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~136  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [18];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~137  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [19];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~138  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [20];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~139  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [21];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~140  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [22];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~141  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [23];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~142  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [24];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~143  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [25];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~144  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [26];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~145  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [27];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~146  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [28];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~147  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [29];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~148  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [30];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~149  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [31];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~150  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [32];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~151  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [33];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~152  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [34];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~153  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [35];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~154  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [36];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~155  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [37];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~156  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [38];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~157  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [39];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~158  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [40];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~159  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [41];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~160  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [42];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~161  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [43];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~162  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [44];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~163  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [45];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~164  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [46];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~165  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [47];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~166  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [48];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~167  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [49];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~168  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [50];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~169  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [51];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~170  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [52];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~171  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [53];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~172  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [54];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~173  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [55];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~174  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [56];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~175  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [57];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~176  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [58];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~177  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [59];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~178  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [60];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~179  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [61];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~180  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [62];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~181  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus [63];

assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_resulta  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [0];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~460  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [1];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~461  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [2];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~462  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [3];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~463  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [4];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~464  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [5];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~465  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [6];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~466  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [7];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~467  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [8];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~468  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [9];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~469  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [10];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~470  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [11];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~471  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [12];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~472  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [13];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~473  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [14];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~474  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [15];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~475  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [16];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~476  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [17];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~477  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [18];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~478  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [19];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~479  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [20];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~480  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [21];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~481  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [22];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~482  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [23];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~483  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [24];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~484  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [25];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~485  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [26];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~486  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [27];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~487  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [28];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~488  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [29];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~489  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [30];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~490  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [31];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~491  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [32];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~492  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [33];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~493  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [34];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~494  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [35];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~495  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [36];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~496  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [37];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~497  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [38];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~498  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [39];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~499  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [40];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~500  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [41];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~501  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [42];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~502  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [43];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~503  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [44];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~504  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [45];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~505  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [46];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~506  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [47];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~507  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [48];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~508  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [49];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~509  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [50];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~510  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [51];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~511  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [52];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~512  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [53];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~513  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [54];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~514  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [55];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~515  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [56];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~516  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [57];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~517  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [58];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~518  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [59];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~519  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [60];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~520  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [61];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~521  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [62];
assign \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~522  = \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus [63];

assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a8  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a9  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a10  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a11  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a12  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a13  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a14  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a15  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a16  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a17  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a18  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a19  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a20  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a21  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a22  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a23  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a24  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a25  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a26  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a27  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a28  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a29  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a30  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a31  = \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \intMCU~output (
	.i(!\IP_CONV|INTERFACE|AIP|STATUS|intReq~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(intMCU),
	.obar());
// synopsys translate_off
defparam \intMCU~output .bus_hold = "false";
defparam \intMCU~output .open_drain_output = "false";
defparam \intMCU~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \dataMCU[0]~output (
	.i(\IPM|IPM_REG|dataMCUOut[0]~3_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[0]),
	.obar());
// synopsys translate_off
defparam \dataMCU[0]~output .bus_hold = "false";
defparam \dataMCU[0]~output .open_drain_output = "false";
defparam \dataMCU[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \dataMCU[1]~output (
	.i(\IPM|IPM_REG|dataMCUOut[1]~5_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[1]),
	.obar());
// synopsys translate_off
defparam \dataMCU[1]~output .bus_hold = "false";
defparam \dataMCU[1]~output .open_drain_output = "false";
defparam \dataMCU[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \dataMCU[2]~output (
	.i(\IPM|IPM_REG|dataMCUOut[2]~7_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[2]),
	.obar());
// synopsys translate_off
defparam \dataMCU[2]~output .bus_hold = "false";
defparam \dataMCU[2]~output .open_drain_output = "false";
defparam \dataMCU[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \dataMCU[3]~output (
	.i(\IPM|IPM_REG|dataMCUOut[3]~11_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[3]),
	.obar());
// synopsys translate_off
defparam \dataMCU[3]~output .bus_hold = "false";
defparam \dataMCU[3]~output .open_drain_output = "false";
defparam \dataMCU[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \dataMCU[4]~output (
	.i(\IPM|IPM_REG|dataMCUOut[4]~13_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[4]),
	.obar());
// synopsys translate_off
defparam \dataMCU[4]~output .bus_hold = "false";
defparam \dataMCU[4]~output .open_drain_output = "false";
defparam \dataMCU[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \dataMCU[5]~output (
	.i(\IPM|IPM_REG|dataMCUOut[5]~22_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[5]),
	.obar());
// synopsys translate_off
defparam \dataMCU[5]~output .bus_hold = "false";
defparam \dataMCU[5]~output .open_drain_output = "false";
defparam \dataMCU[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \dataMCU[6]~output (
	.i(\IPM|IPM_REG|dataMCUOut[6]~18_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[6]),
	.obar());
// synopsys translate_off
defparam \dataMCU[6]~output .bus_hold = "false";
defparam \dataMCU[6]~output .open_drain_output = "false";
defparam \dataMCU[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \dataMCU[7]~output (
	.i(\IPM|IPM_REG|dataMCUOut[7]~14_combout ),
	.oe(\IPM|ipmMCUDataInout~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataMCU[7]),
	.obar());
// synopsys translate_off
defparam \dataMCU[7]~output .bus_hold = "false";
defparam \dataMCU[7]~output .open_drain_output = "false";
defparam \dataMCU[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \dataMCU[0]~input (
	.i(dataMCU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[0]~input_o ));
// synopsys translate_off
defparam \dataMCU[0]~input .bus_hold = "false";
defparam \dataMCU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N21
cyclonev_lcell_comb \IPM|IPM_REG|regConf[0]~feeder (
// Equation(s):
// \IPM|IPM_REG|regConf[0]~feeder_combout  = ( \dataMCU[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regConf[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[0]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regConf[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regConf[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \rstMCU~input (
	.i(rstMCU),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rstMCU~input_o ));
// synopsys translate_off
defparam \rstMCU~input .bus_hold = "false";
defparam \rstMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N12
cyclonev_lcell_comb wireReset(
// Equation(s):
// \wireReset~combout  = ( !\rst~input_o  & ( \rstMCU~input_o  ) ) # ( \rst~input_o  & ( !\rstMCU~input_o  ) ) # ( !\rst~input_o  & ( !\rstMCU~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst~input_o ),
	.dataf(!\rstMCU~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wireReset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam wireReset.extended_lut = "off";
defparam wireReset.lut_mask = 64'hFFFFFFFFFFFF0000;
defparam wireReset.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \wrMCU~input (
	.i(wrMCU),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrMCU~input_o ));
// synopsys translate_off
defparam \wrMCU~input .bus_hold = "false";
defparam \wrMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \addressMCU[3]~input (
	.i(addressMCU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addressMCU[3]~input_o ));
// synopsys translate_off
defparam \addressMCU[3]~input .bus_hold = "false";
defparam \addressMCU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \addressMCU[1]~input (
	.i(addressMCU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addressMCU[1]~input_o ));
// synopsys translate_off
defparam \addressMCU[1]~input .bus_hold = "false";
defparam \addressMCU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \addressMCU[2]~input (
	.i(addressMCU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addressMCU[2]~input_o ));
// synopsys translate_off
defparam \addressMCU[2]~input .bus_hold = "false";
defparam \addressMCU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \addressMCU[0]~input (
	.i(addressMCU[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addressMCU[0]~input_o ));
// synopsys translate_off
defparam \addressMCU[0]~input .bus_hold = "false";
defparam \addressMCU[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N0
cyclonev_lcell_comb \IPM|IPM_REG|always2~0 (
// Equation(s):
// \IPM|IPM_REG|always2~0_combout  = ( !\addressMCU[0]~input_o  & ( (\wrMCU~input_o  & (!\addressMCU[3]~input_o  & (!\addressMCU[1]~input_o  & \addressMCU[2]~input_o ))) ) )

	.dataa(!\wrMCU~input_o ),
	.datab(!\addressMCU[3]~input_o ),
	.datac(!\addressMCU[1]~input_o ),
	.datad(!\addressMCU[2]~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|always2~0 .extended_lut = "off";
defparam \IPM|IPM_REG|always2~0 .lut_mask = 64'h0040004000000000;
defparam \IPM|IPM_REG|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N23
dffeas \IPM|IPM_REG|regConf[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regConf[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N24
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~0 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~0_combout  = (!\addressMCU[3]~input_o  & ((!\addressMCU[2]~input_o ) # ((\addressMCU[0]~input_o  & !\addressMCU[1]~input_o ))))

	.dataa(!\addressMCU[0]~input_o ),
	.datab(!\addressMCU[2]~input_o ),
	.datac(!\addressMCU[3]~input_o ),
	.datad(!\addressMCU[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~0 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[0]~0 .lut_mask = 64'hD0C0D0C0D0C0D0C0;
defparam \IPM|IPM_REG|dataMCUOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N21
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~1 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~1_combout  = (!\addressMCU[3]~input_o  & ((!\addressMCU[2]~input_o ) # ((!\addressMCU[0]~input_o  & !\addressMCU[1]~input_o ))))

	.dataa(!\addressMCU[0]~input_o ),
	.datab(!\addressMCU[1]~input_o ),
	.datac(!\addressMCU[2]~input_o ),
	.datad(!\addressMCU[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~1 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[0]~1 .lut_mask = 64'hF800F800F800F800;
defparam \IPM|IPM_REG|dataMCUOut[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N12
cyclonev_lcell_comb \IPM|IPM_REG|always3~0 (
// Equation(s):
// \IPM|IPM_REG|always3~0_combout  = ( \addressMCU[0]~input_o  & ( (\wrMCU~input_o  & (!\addressMCU[3]~input_o  & (!\addressMCU[1]~input_o  & \addressMCU[2]~input_o ))) ) )

	.dataa(!\wrMCU~input_o ),
	.datab(!\addressMCU[3]~input_o ),
	.datac(!\addressMCU[1]~input_o ),
	.datad(!\addressMCU[2]~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|always3~0 .extended_lut = "off";
defparam \IPM|IPM_REG|always3~0 .lut_mask = 64'h0000000000400040;
defparam \IPM|IPM_REG|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N52
dffeas \IPM|IPM_REG|regCtrl[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \dataMCU[2]~input (
	.i(dataMCU[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[2]~input_o ));
// synopsys translate_off
defparam \dataMCU[2]~input .bus_hold = "false";
defparam \dataMCU[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y4_N2
dffeas \IPM|IPM_REG|regCtrl[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N58
dffeas \IPM|IPM_REG|edge_mem_st[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regCtrl [2]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N40
dffeas \IPM|IPM_REG|edge_mem_st[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_st [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N58
dffeas \IPM|IPM_REG|edge_mem_st[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_st [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_st [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_st[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_st[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N3
cyclonev_lcell_comb \IPM|IPM_REG|regSTIP~0 (
// Equation(s):
// \IPM|IPM_REG|regSTIP~0_combout  = ( \IPM|IPM_REG|edge_mem_st [1] & ( !\IPM|IPM_REG|edge_mem_st [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IPM|IPM_REG|edge_mem_st [2]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|edge_mem_st [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regSTIP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regSTIP~0 .extended_lut = "off";
defparam \IPM|IPM_REG|regSTIP~0 .lut_mask = 64'h00000000FF00FF00;
defparam \IPM|IPM_REG|regSTIP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N4
dffeas \IPM|IPM_REG|regSTIP~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regSTIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regSTIP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regSTIP~DUPLICATE .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regSTIP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N28
dffeas \IP_CONV|CORE|FSM|state.S1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S1 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|c_nxt_out[1]~4 (
// Equation(s):
// \IP_CONV|CORE|iBlock|c_nxt_out[1]~4_combout  = ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|iBlock|c_nxt_out[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|c_nxt_out[1]~4 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|c_nxt_out[1]~4 .lut_mask = 64'h0000000055555555;
defparam \IP_CONV|CORE|iBlock|c_nxt_out[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N23
dffeas \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|iBlock|c_nxt_out[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17 (
// Equation(s):
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout  = SUM(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0] ) + ( VCC ) + ( !VCC ))
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~18  = CARRY(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ),
	.cout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \dataMCU[7]~input (
	.i(dataMCU[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[7]~input_o ));
// synopsys translate_off
defparam \dataMCU[7]~input .bus_hold = "false";
defparam \dataMCU[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N33
cyclonev_lcell_comb \IPM|IPM_REG|Decoder0~0 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~0_combout  = ( !\addressMCU[0]~input_o  & ( (!\addressMCU[1]~input_o  & (!\addressMCU[3]~input_o  & (!\addressMCU[2]~input_o  & \wrMCU~input_o ))) ) )

	.dataa(!\addressMCU[1]~input_o ),
	.datab(!\addressMCU[3]~input_o ),
	.datac(!\addressMCU[2]~input_o ),
	.datad(!\wrMCU~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~0 .extended_lut = "off";
defparam \IPM|IPM_REG|Decoder0~0 .lut_mask = 64'h0080008000000000;
defparam \IPM|IPM_REG|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N41
dffeas \IPM|IPM_REG|regDataIn[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[7]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \dataMCU[4]~input (
	.i(dataMCU[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[4]~input_o ));
// synopsys translate_off
defparam \dataMCU[4]~input .bus_hold = "false";
defparam \dataMCU[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N24
cyclonev_lcell_comb \IPM|IPM_REG|regConf[4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regConf[4]~feeder_combout  = ( \dataMCU[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regConf[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regConf[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regConf[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N26
dffeas \IPM|IPM_REG|regConf[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regConf[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \dataMCU[3]~input (
	.i(dataMCU[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[3]~input_o ));
// synopsys translate_off
defparam \dataMCU[3]~input .bus_hold = "false";
defparam \dataMCU[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y5_N29
dffeas \IPM|IPM_REG|regConf[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[3]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \dataMCU[1]~input (
	.i(dataMCU[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[1]~input_o ));
// synopsys translate_off
defparam \dataMCU[1]~input .bus_hold = "false";
defparam \dataMCU[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y4_N19
dffeas \IPM|IPM_REG|regCtrl[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regCtrl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regCtrl[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regCtrl[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N59
dffeas \IPM|IPM_REG|edge_mem_wr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regCtrl [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N46
dffeas \IPM|IPM_REG|edge_mem_wr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_wr [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N53
dffeas \IPM|IPM_REG|edge_mem_wr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_wr [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_wr[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_wr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N36
cyclonev_lcell_comb \IPM|IPM_REG|regWRIP~0 (
// Equation(s):
// \IPM|IPM_REG|regWRIP~0_combout  = ( \IPM|IPM_REG|edge_mem_wr [1] & ( !\IPM|IPM_REG|edge_mem_wr [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|edge_mem_wr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|edge_mem_wr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regWRIP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regWRIP~0 .extended_lut = "off";
defparam \IPM|IPM_REG|regWRIP~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \IPM|IPM_REG|regWRIP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N37
dffeas \IPM|IPM_REG|regWRIP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regWRIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regWRIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regWRIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regWRIP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N24
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout  = ( \IPM|IPM_REG|regWRIP~q  & ( (!\IPM|IPM_REG|regConf [4] & !\IPM|IPM_REG|regConf [3]) ) )

	.dataa(gnd),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regConf [3]),
	.datad(gnd),
	.datae(!\IPM|IPM_REG|regWRIP~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0 .lut_mask = 64'h0000C0C00000C0C0;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N14
dffeas \IPM|IPM_REG|regDataIn[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N5
dffeas \IPM|IPM_REG|regConf[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N32
dffeas \IPM|IPM_REG|regConf[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regConf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regConf[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regConf[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N9
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~3 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~3_combout  = ( \IPM|IPM_REG|regConf [1] & ( (\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout  & (\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regDataIn[0][1]~q  & \IPM|IPM_REG|regConf [2]))) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.datab(!\IPM|IPM_REG|regConf [0]),
	.datac(!\IPM|IPM_REG|regDataIn[0][1]~q ),
	.datad(!\IPM|IPM_REG|regConf [2]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regConf [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~3 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~3 .lut_mask = 64'h0000000000010001;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N21
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1_combout  = ( \IPM|IPM_REG|regConf [1] & ( (!\IPM|IPM_REG|regConf [3] & (!\IPM|IPM_REG|regConf [4] & (\IPM|IPM_REG|regWRIP~q  & \IPM|IPM_REG|regConf [2]))) ) )

	.dataa(!\IPM|IPM_REG|regConf [3]),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regWRIP~q ),
	.datad(!\IPM|IPM_REG|regConf [2]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regConf [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1 .lut_mask = 64'h0000000000080008;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N11
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N57
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0_combout  = ( \IPM|IPM_REG|regConf [1] & ( (\IPM|IPM_REG|regConf [2] & !\IPM|IPM_REG|regConf [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|regConf [2]),
	.datad(!\IPM|IPM_REG|regConf [0]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regConf [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0 .lut_mask = 64'h000000000F000F00;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N23
dffeas \IPM|IPM_REG|regDataIn[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N54
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout  = ( \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout  & ( (\IPM|IPM_REG|regConf [1] & (\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regDataIn[0][2]~q  & \IPM|IPM_REG|regConf [2]))) ) )

	.dataa(!\IPM|IPM_REG|regConf [1]),
	.datab(!\IPM|IPM_REG|regConf [0]),
	.datac(!\IPM|IPM_REG|regDataIn[0][2]~q ),
	.datad(!\IPM|IPM_REG|regConf [2]),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 .lut_mask = 64'h0000000000010001;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N56
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N5
dffeas \IPM|IPM_REG|regDataIn[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N6
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout  = ( \IPM|IPM_REG|regConf [1] & ( (\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout  & (\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regDataIn[0][0]~q  & \IPM|IPM_REG|regConf [2]))) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.datab(!\IPM|IPM_REG|regConf [0]),
	.datac(!\IPM|IPM_REG|regDataIn[0][0]~q ),
	.datad(!\IPM|IPM_REG|regConf [2]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regConf [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 .lut_mask = 64'h0000000000010001;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N8
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N39
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout  = ( !\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0] & ( (\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout  & (!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1] & 
// (\IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0_combout  & !\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2]))) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0]~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [1]),
	.datac(!\IP_CONV|INTERFACE|AIP|CNTRL|wrEnConfigReg~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [2]),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrConfigReg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0 .lut_mask = 64'h0400040000000000;
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N37
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][7]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \dataMCU[6]~input (
	.i(dataMCU[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[6]~input_o ));
// synopsys translate_off
defparam \dataMCU[6]~input .bus_hold = "false";
defparam \dataMCU[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y4_N41
dffeas \IPM|IPM_REG|regDataIn[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[6]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N32
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][6]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~1 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q  & ( \IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( (!\IP_CONV|CORE|FSM|i_clr_o~q  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q ) ) ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q  & ( \IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q  ) ) ) # ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q  & ( !\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( 
// (!\IP_CONV|CORE|FSM|i_clr_o~q  & ((!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout  & (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q )) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout  
// & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q ) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout ))))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q  & ( !\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( 
// (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q ) # ((!\IP_CONV|CORE|FSM|i_clr_o~q  & \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout )) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ),
	.datab(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout ),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q ),
	.datae(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q ),
	.dataf(!\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~1 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~1 .lut_mask = 64'hFF0C4C04FF00CC00;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N15
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[1][0]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[1][0]~feeder_combout  = ( \dataMCU[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][0]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N48
cyclonev_lcell_comb \IPM|IPM_REG|Decoder0~2 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~2_combout  = ( !\addressMCU[1]~input_o  & ( (\wrMCU~input_o  & (!\addressMCU[2]~input_o  & (\addressMCU[0]~input_o  & !\addressMCU[3]~input_o ))) ) )

	.dataa(!\wrMCU~input_o ),
	.datab(!\addressMCU[2]~input_o ),
	.datac(!\addressMCU[0]~input_o ),
	.datad(!\addressMCU[3]~input_o ),
	.datae(!\addressMCU[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~2 .extended_lut = "off";
defparam \IPM|IPM_REG|Decoder0~2 .lut_mask = 64'h0400000004000000;
defparam \IPM|IPM_REG|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N17
dffeas \IPM|IPM_REG|regDataIn[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N5
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N8
dffeas \IPM|IPM_REG|regDataIn[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N7
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N9
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[1][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[1][1]~feeder_combout  = ( \dataMCU[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][1]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N11
dffeas \IPM|IPM_REG|regDataIn[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N20
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N39
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & 
// ((\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ))) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & 
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout )))) ) ) # ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q ) # ((\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & 
// \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout )) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q ),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datad(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2 .lut_mask = 64'hAAAFAAAF002B002B;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N27
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q )))) ) ) # ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & 
// (((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q )))) # (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  $ 
// (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q )))) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0 .lut_mask = 64'hEA04EA0410011001;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N48
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector4~1 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector4~1_combout  = ( !\IP_CONV|CORE|FSM|Selector4~0_combout  & ( \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  & ( (\IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout  & ((!\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout  & 
// (\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~q )) # (\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~q ) # 
// (\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout ))))) ) ) ) # ( !\IP_CONV|CORE|FSM|Selector4~0_combout  & ( !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  & ( \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout  ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ),
	.datab(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~q ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout ),
	.datae(!\IP_CONV|CORE|FSM|Selector4~0_combout ),
	.dataf(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector4~1 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector4~1 .lut_mask = 64'h00FF000000710000;
defparam \IP_CONV|CORE|FSM|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N49
dffeas \IP_CONV|CORE|FSM|selI_o~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|selI_o~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|selI_o~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|c_nxt_out[0]~5 (
// Equation(s):
// \IP_CONV|CORE|iBlock|c_nxt_out[0]~5_combout  = ( \IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( !\IP_CONV|CORE|FSM|i_clr_o~q  ) ) # ( !\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( (!\IP_CONV|CORE|FSM|i_clr_o~q  & 
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|iBlock|c_nxt_out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|c_nxt_out[0]~5 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|c_nxt_out[0]~5 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \IP_CONV|CORE|iBlock|c_nxt_out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N20
dffeas \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|iBlock|c_nxt_out[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[0] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N3
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13 (
// Equation(s):
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  = SUM(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1]~DUPLICATE_q  ) + ( GND ) + ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~18  ))
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~14  = CARRY(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1]~DUPLICATE_q  ) + ( GND ) + ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~18  ))

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout ),
	.cout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N43
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N53
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N45
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~1 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout  = ( \IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & ( (!\IP_CONV|CORE|FSM|i_clr_o~q  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ) ) ) ) # ( 
// !\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & ( (!\IP_CONV|CORE|FSM|i_clr_o~q  & ((!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & 
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout )) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ))))) ) ) ) # ( 
// \IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  ) ) ) # ( !\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & ( 
// (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ) # ((\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & !\IP_CONV|CORE|FSM|i_clr_o~q )) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout ),
	.datab(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.datad(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ),
	.datae(!\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q ),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~1 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~1 .lut_mask = 64'hF4F4F0F040C4C0C0;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N17
dffeas \IPM|IPM_REG|regDataIn[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[4]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N39
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~feeder_combout  = ( \IPM|IPM_REG|regDataIn[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataIn[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N40
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N26
dffeas \IPM|IPM_REG|regDataIn[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[3]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N45
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~feeder_combout  = ( \IPM|IPM_REG|regDataIn[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataIn[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N46
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout  = ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q )))) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q )))) ) ) # ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & 
// !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datad(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0 .lut_mask = 64'hA0A0A0A082418241;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N45
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout  = ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & (((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) # 
// (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout )))) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) # 
// (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout )))) ) ) # ( !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) # 
// ((\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout )))) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datab(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datad(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datae(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2 .lut_mask = 64'hC0C4C0FDC0C4C0FD;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N58
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector5~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector5~0_combout  = ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|FSM|Selector8~0_combout  & (\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout  & 
// ((!\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ) # (!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout )))) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( 
// !\IP_CONV|CORE|FSM|Selector8~0_combout  ) ) ) # ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout  & (!\IP_CONV|CORE|FSM|Selector8~0_combout  & 
// (!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout  & \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ))) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( 
// !\IP_CONV|CORE|FSM|Selector8~0_combout  ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ),
	.datab(!\IP_CONV|CORE|FSM|Selector8~0_combout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ),
	.datae(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector5~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector5~0 .lut_mask = 64'hCCCC0080CCCC00C8;
defparam \IP_CONV|CORE|FSM|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N50
dffeas \IP_CONV|CORE|FSM|selJ_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|selJ_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|selJ_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|selJ_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1 (
// Equation(s):
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  = SUM(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2] ) + ( GND ) + ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~14  ))
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~2  = CARRY(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2] ) + ( GND ) + ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ),
	.cout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~3 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~3_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & ( ((!\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout )) # (\IP_CONV|CORE|FSM|i_clr_o~q ) ) )

	.dataa(!\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q ),
	.datab(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~3 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~3 .lut_mask = 64'h00000000B3B3B3B3;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~4 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~4_combout  = ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~3_combout  & ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  $ ((\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q )))) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q )))) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~3_combout  & ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q )))) ) ) ) # ( 
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~3_combout  & ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~3_combout  & ( 
// !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout ),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.datae(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~3_combout ),
	.dataf(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~4 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~4 .lut_mask = 64'h00F0F0F0008282C3;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N27
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  = ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  ) ) ) # ( 
// \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  ) ) ) # ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( 
// !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5 .lut_mask = 64'h0F0F0F0F0F0F0000;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N22
dffeas \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|iBlock|c_nxt_out[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N5
dffeas \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout ),
	.asdata(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|CORE|FSM|j_clr_o~q ),
	.sload(\IP_CONV|CORE|FSM|selJ_o~q ),
	.ena(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[1] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17 (
// Equation(s):
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout  = SUM(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [0] ) + ( VCC ) + ( !VCC ))
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~18  = CARRY(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout ),
	.cout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13 (
// Equation(s):
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout  = SUM(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [1] ) + ( GND ) + ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~18  ))
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~14  = CARRY(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [1] ) + ( GND ) + ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout ),
	.cout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~3 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout  = ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout  & ( \IP_CONV|CORE|FSM|selJ_o~q  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout  & 
// ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ) # ((!\IP_CONV|CORE|FSM|j_clr_o~q  & \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1])))) # (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout  & (!\IP_CONV|CORE|FSM|j_clr_o~q  & 
// (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1] & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ))) ) ) ) # ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout  & ( \IP_CONV|CORE|FSM|selJ_o~q  & ( 
// (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ) # ((!\IP_CONV|CORE|FSM|j_clr_o~q  & \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1])))) # 
// (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout  & (!\IP_CONV|CORE|FSM|j_clr_o~q  & (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1] & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ))) ) ) ) # ( 
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout  & ( !\IP_CONV|CORE|FSM|selJ_o~q  & ( (!\IP_CONV|CORE|FSM|j_clr_o~q  & ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout ) # (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ))) # 
// (\IP_CONV|CORE|FSM|j_clr_o~q  & (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q )) ) ) ) # ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout  & ( !\IP_CONV|CORE|FSM|selJ_o~q  & ( 
// (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ) ) ) )

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1]),
	.datac(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.datae(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout ),
	.dataf(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~3 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~3 .lut_mask = 64'hF000FAA0F220F220;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N11
dffeas \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ),
	.asdata(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|CORE|FSM|j_clr_o~q ),
	.sload(\IP_CONV|CORE|FSM|selJ_o~q ),
	.ena(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[3] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N6
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1 (
// Equation(s):
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1_sumout  = SUM(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [2] ) + ( GND ) + ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~14  ))
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~2  = CARRY(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [2] ) + ( GND ) + ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1_sumout ),
	.cout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N7
dffeas \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1_sumout ),
	.asdata(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|CORE|FSM|j_clr_o~q ),
	.sload(\IP_CONV|CORE|FSM|selJ_o~q ),
	.ena(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[2] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N9
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9 (
// Equation(s):
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout  = SUM(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [3] ) + ( GND ) + ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~2  ))
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~10  = CARRY(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [3] ) + ( GND ) + ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ),
	.cout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~4 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout  = ( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3] & ( (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & (((!\IP_CONV|CORE|FSM|selJ_o~q  & !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout )) 
// # (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) ) # ( !\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3] & ( (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & (((!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ) # (\IP_CONV|CORE|FSM|selJ_o~q )) # 
// (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) )

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~4 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~4 .lut_mask = 64'h00F700F700D500D5;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N13
dffeas \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ),
	.asdata(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|CORE|FSM|j_clr_o~q ),
	.sload(\IP_CONV|CORE|FSM|selJ_o~q ),
	.ena(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[4] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5 (
// Equation(s):
// \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  = SUM(( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [4] ) + ( GND ) + ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~5 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout  = ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout  & ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|FSM|j_clr_o~q  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q 
//  & ((!\IP_CONV|CORE|FSM|selJ_o~q ) # (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4])))) ) ) ) # ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout  & ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( 
// (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) # ((!\IP_CONV|CORE|FSM|j_clr_o~q  & ((!\IP_CONV|CORE|FSM|selJ_o~q ) # (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4])))) ) ) ) # ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout  & ( 
// !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|FSM|j_clr_o~q  & (\IP_CONV|CORE|FSM|selJ_o~q  & (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ))) ) ) ) # ( 
// !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout  & ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) # ((!\IP_CONV|CORE|FSM|j_clr_o~q  & (\IP_CONV|CORE|FSM|selJ_o~q  & 
// \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]))) ) ) )

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datae(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout ),
	.dataf(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~5 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~5 .lut_mask = 64'hFF020200FF8A8A00;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N17
dffeas \IP_CONV|CORE|FSM|state.S13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|state.S12~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S13 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N33
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector7~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector7~0_combout  = ( !\IP_CONV|CORE|FSM|selJ_o~q  & ( !\IP_CONV|CORE|FSM|state.S13~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|FSM|state.S13~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector7~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector7~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \IP_CONV|CORE|FSM|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|c_nxt_out[2]~0 (
// Equation(s):
// \IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  = ( !\IP_CONV|CORE|FSM|j_clr_o~q  & ( (!\IP_CONV|CORE|FSM|selJ_o~q  & ((\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1_sumout ))) # (\IP_CONV|CORE|FSM|selJ_o~q  & (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o 
// [2])) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2]),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1_sumout ),
	.datad(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|c_nxt_out[2]~0 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|c_nxt_out[2]~0 .lut_mask = 64'h0F550F5500000000;
defparam \IP_CONV|CORE|jBlock|c_nxt_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector6~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector6~0_combout  = ( \IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  & ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout  & ( (!\IP_CONV|CORE|FSM|Selector7~0_combout  & ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout ) # 
// ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout  & \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q )))) ) ) ) # ( !\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  & ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout  & ( 
// (!\IP_CONV|CORE|FSM|Selector7~0_combout  & ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout ) # ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout ) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q )))) ) ) ) # ( 
// \IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  & ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout  & !\IP_CONV|CORE|FSM|Selector7~0_combout ) ) ) ) # ( 
// !\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  & ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout  & !\IP_CONV|CORE|FSM|Selector7~0_combout ) ) ) )

	.dataa(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout ),
	.datab(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datad(!\IP_CONV|CORE|FSM|Selector7~0_combout ),
	.datae(!\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout ),
	.dataf(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector6~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector6~0 .lut_mask = 64'hCC00CC00EF00CE00;
defparam \IP_CONV|CORE|FSM|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N20
dffeas \IP_CONV|CORE|FSM|state.S11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|Selector6~0_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S11 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S11 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N31
dffeas \IP_CONV|CORE|FSM|state.S12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|state.S11~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S12 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_valid|LessThan0~1 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_valid|LessThan0~1_combout  = ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout  & ( !\IP_CONV|CORE|FSM|j_clr_o~q  & ( (!\IP_CONV|CORE|FSM|selJ_o~q  & ((!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1]) # 
// ((!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0] & \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout )))) ) ) ) # ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout  & ( !\IP_CONV|CORE|FSM|j_clr_o~q  & ( 
// (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0] & (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1] & (\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout  & !\IP_CONV|CORE|FSM|selJ_o~q ))) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0]),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1]),
	.datac(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout ),
	.datad(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datae(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout ),
	.dataf(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_valid|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_valid|LessThan0~1 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_valid|LessThan0~1 .lut_mask = 64'h0800CE0000000000;
defparam \IP_CONV|CORE|comparator_J_valid|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \IP_CONV|CORE|comp_j_valid~0 (
// Equation(s):
// \IP_CONV|CORE|comp_j_valid~0_combout  = ( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] & ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3] & (!\IP_CONV|CORE|FSM|selJ_o~q  & 
// (!\IP_CONV|CORE|FSM|j_clr_o~q  & \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ))) ) ) ) # ( !\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] & ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|FSM|selJ_o~q  & 
// !\IP_CONV|CORE|FSM|j_clr_o~q ) ) ) ) # ( !\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] & ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3] & (!\IP_CONV|CORE|FSM|selJ_o~q  & 
// (!\IP_CONV|CORE|FSM|j_clr_o~q  & \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ))) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3]),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ),
	.datae(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.dataf(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comp_j_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comp_j_valid~0 .extended_lut = "off";
defparam \IP_CONV|CORE|comp_j_valid~0 .lut_mask = 64'h00800000C0C00080;
defparam \IP_CONV|CORE|comp_j_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_valid|LessThan0~0 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_valid|LessThan0~0_combout  = ( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] & ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|FSM|j_clr_o~q  & ((!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3] 
// $ (\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout )) # (\IP_CONV|CORE|FSM|selJ_o~q ))) ) ) ) # ( !\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] & ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|FSM|j_clr_o~q  & 
// ((\IP_CONV|CORE|FSM|selJ_o~q ))) # (\IP_CONV|CORE|FSM|j_clr_o~q  & (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3])) ) ) ) # ( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] & ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( 
// (\IP_CONV|CORE|FSM|selJ_o~q  & !\IP_CONV|CORE|FSM|j_clr_o~q ) ) ) ) # ( !\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] & ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|FSM|j_clr_o~q  & 
// ((!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3] $ (\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout )) # (\IP_CONV|CORE|FSM|selJ_o~q ))) # (\IP_CONV|CORE|FSM|j_clr_o~q  & (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3])) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3]),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ),
	.datae(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.dataf(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_valid|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_valid|LessThan0~0 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_valid|LessThan0~0 .lut_mask = 64'hBA7A30303A3AB070;
defparam \IP_CONV|CORE|comparator_J_valid|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \IP_CONV|CORE|comp_j_valid~1 (
// Equation(s):
// \IP_CONV|CORE|comp_j_valid~1_combout  = ( \IP_CONV|CORE|comparator_J_valid|LessThan0~0_combout  & ( (!\IP_CONV|CORE|comp_j_valid~0_combout  & ((!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2] & (!\IP_CONV|CORE|comparator_J_valid|LessThan0~1_combout  & 
// !\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout )) # (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2] & ((!\IP_CONV|CORE|comparator_J_valid|LessThan0~1_combout ) # (!\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout ))))) ) ) # ( 
// !\IP_CONV|CORE|comparator_J_valid|LessThan0~0_combout  & ( !\IP_CONV|CORE|comp_j_valid~0_combout  ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2]),
	.datab(!\IP_CONV|CORE|comparator_J_valid|LessThan0~1_combout ),
	.datac(!\IP_CONV|CORE|comp_j_valid~0_combout ),
	.datad(!\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|comparator_J_valid|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comp_j_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comp_j_valid~1 .extended_lut = "off";
defparam \IP_CONV|CORE|comp_j_valid~1 .lut_mask = 64'hF0F0F0F0D040D040;
defparam \IP_CONV|CORE|comp_j_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|c_nxt_out[4]~2 (
// Equation(s):
// \IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  = (!\IP_CONV|CORE|FSM|j_clr_o~q  & ((!\IP_CONV|CORE|FSM|selJ_o~q  & ((\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ))) # (\IP_CONV|CORE|FSM|selJ_o~q  & (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o 
// [4]))))

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|c_nxt_out[4]~2 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|c_nxt_out[4]~2 .lut_mask = 64'h028A028A028A028A;
defparam \IP_CONV|CORE|jBlock|c_nxt_out[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~0 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout  = ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  $ ((((\IP_CONV|CORE|FSM|selJ_o~q  & !\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3])) 
// # (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) ) # ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  $ ((((!\IP_CONV|CORE|FSM|selJ_o~q ) # (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3])) # 
// (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) )

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3]),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~0 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~0 .lut_mask = 64'h02FD02FD8A758A75;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~9 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout  = ( \IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  & 
// (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout )) # (\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) # 
// (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout ))) ) ) ) # ( !\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  & 
// (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout ))) # (\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  & 
// ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) # ((\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout  & !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout )))) ) ) ) # ( \IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout )) # 
// (\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) # (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout ))) ) ) ) # ( !\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout )) # 
// (\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) # (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout ))) ) ) )

	.dataa(!\IP_CONV|CORE|jBlock|c_nxt_out[4]~2_combout ),
	.datab(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datad(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~4_combout ),
	.datae(!\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~9 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~9 .lut_mask = 64'hF550F5507150F550;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N52
dffeas \IP_CONV|CORE|FSM|state.S6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|state.S5~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S6 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector2~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector2~0_combout  = ( \IP_CONV|CORE|FSM|j_clr_o~q  & ( (\IP_CONV|CORE|comp_j_valid~1_combout  & ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ) # (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout ))) ) ) # ( 
// !\IP_CONV|CORE|FSM|j_clr_o~q  & ( (\IP_CONV|CORE|comp_j_valid~1_combout  & (\IP_CONV|CORE|FSM|state.S6~q  & ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ) # (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout )))) ) )

	.dataa(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout ),
	.datab(!\IP_CONV|CORE|comp_j_valid~1_combout ),
	.datac(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ),
	.datad(!\IP_CONV|CORE|FSM|state.S6~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector2~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector2~0 .lut_mask = 64'h0031003131313131;
defparam \IP_CONV|CORE|FSM|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N46
dffeas \IP_CONV|CORE|FSM|state.S4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S4 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S4 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N2
dffeas \IP_CONV|CORE|FSM|state.S5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|state.S4~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S5 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \IP_CONV|CORE|FSM|dataZ_en_o~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|dataZ_en_o~0_combout  = (\IP_CONV|CORE|FSM|state.S5~q ) # (\IP_CONV|CORE|FSM|state.S12~q )

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|FSM|state.S12~q ),
	.datac(!\IP_CONV|CORE|FSM|state.S5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|dataZ_en_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|dataZ_en_o~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|dataZ_en_o~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \IP_CONV|CORE|FSM|dataZ_en_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N15
cyclonev_lcell_comb \IP_CONV|CORE|FSM|WideOr6 (
// Equation(s):
// \IP_CONV|CORE|FSM|WideOr6~combout  = ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( \IP_CONV|CORE|FSM|dataZ_en_o~0_combout  ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( \IP_CONV|CORE|FSM|dataZ_en_o~0_combout  ) ) # ( 
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( !\IP_CONV|CORE|FSM|dataZ_en_o~0_combout  & ( (!\IP_CONV|CORE|FSM|Selector8~0_combout  & ((!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ) # 
// (\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ))) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( !\IP_CONV|CORE|FSM|dataZ_en_o~0_combout  & ( (!\IP_CONV|CORE|FSM|Selector8~0_combout  & 
// ((!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ) # ((\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout  & \IP_CONV|CORE|comparator_I_sizeX|LessThan0~4_combout )))) ) ) )

	.dataa(!\IP_CONV|CORE|FSM|Selector8~0_combout ),
	.datab(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~4_combout ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ),
	.datae(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout ),
	.dataf(!\IP_CONV|CORE|FSM|dataZ_en_o~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|WideOr6 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|WideOr6 .lut_mask = 64'hAA02AA22FFFFFFFF;
defparam \IP_CONV|CORE|FSM|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N17
dffeas \IP_CONV|CORE|FSM|j_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|WideOr6~combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|j_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|j_en_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|j_en_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0 (
// Equation(s):
// \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0_combout  = (\IP_CONV|CORE|FSM|j_clr_o~q ) # (\IP_CONV|CORE|FSM|j_en_o~q )

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|FSM|j_en_o~q ),
	.datac(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N1
dffeas \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout ),
	.asdata(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|CORE|FSM|j_clr_o~q ),
	.sload(\IP_CONV|CORE|FSM|selJ_o~q ),
	.ena(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[0] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|jBlock|conv_cntr_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N51
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~2 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout  = ( \IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout  & ( (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & (((\IP_CONV|CORE|FSM|selJ_o~q  & !\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0])) 
// # (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) ) # ( !\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout  & ( (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q  & (((!\IP_CONV|CORE|FSM|selJ_o~q ) # (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0])) # 
// (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) )

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [0]),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][0]~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~2 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~2 .lut_mask = 64'h00FD00FD00750075;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~6 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~6_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & ( ((!\IP_CONV|CORE|FSM|selJ_o~q  & (!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout )) # (\IP_CONV|CORE|FSM|selJ_o~q  & 
// ((!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4])))) # (\IP_CONV|CORE|FSM|j_clr_o~q ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & ( (!\IP_CONV|CORE|FSM|j_clr_o~q  & ((!\IP_CONV|CORE|FSM|selJ_o~q  & 
// (\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout )) # (\IP_CONV|CORE|FSM|selJ_o~q  & ((\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]))))) ) )

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ),
	.datad(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~6 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~6 .lut_mask = 64'h082A082AF7D5F7D5;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \IP_CONV|CORE|jBlock|c_nxt_out[1]~1 (
// Equation(s):
// \IP_CONV|CORE|jBlock|c_nxt_out[1]~1_combout  = (!\IP_CONV|CORE|FSM|j_clr_o~q  & ((!\IP_CONV|CORE|FSM|selJ_o~q  & ((\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout ))) # (\IP_CONV|CORE|FSM|selJ_o~q  & (\IP_CONV|CORE|iBlock|conv_cntr_register|data_o 
// [1]))))

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [1]),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|jBlock|c_nxt_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|jBlock|c_nxt_out[1]~1 .extended_lut = "off";
defparam \IP_CONV|CORE|jBlock|c_nxt_out[1]~1 .lut_mask = 64'h028A028A028A028A;
defparam \IP_CONV|CORE|jBlock|c_nxt_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~7 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~7_combout  = ( \IP_CONV|CORE|FSM|selJ_o~q  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  $ (((!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2]) # (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) ) # ( 
// !\IP_CONV|CORE|FSM|selJ_o~q  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  $ (((!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1_sumout ) # (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2]),
	.datac(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datad(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~7 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~7 .lut_mask = 64'h55A555A565656565;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~7_combout  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~6_combout  & 
// (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout  & ((!\IP_CONV|CORE|jBlock|c_nxt_out[1]~1_combout ) # (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout )))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q  & ( 
// !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~7_combout  & ( (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout  & (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~6_combout  & (!\IP_CONV|CORE|jBlock|c_nxt_out[1]~1_combout  & 
// !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout ))) ) ) )

	.dataa(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~2_combout ),
	.datab(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~6_combout ),
	.datac(!\IP_CONV|CORE|jBlock|c_nxt_out[1]~1_combout ),
	.datad(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][1]~q ),
	.dataf(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8 .lut_mask = 64'h4000C40000000000;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector3~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector3~0_combout  = ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & (((\IP_CONV|CORE|FSM|state.S6~q ) # (\IP_CONV|CORE|FSM|j_clr_o~q )))) # 
// (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & (!\IP_CONV|CORE|comp_j_valid~1_combout  & ((\IP_CONV|CORE|FSM|state.S6~q ) # (\IP_CONV|CORE|FSM|j_clr_o~q )))) ) ) # ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout  & ( 
// (!\IP_CONV|CORE|comp_j_valid~1_combout  & ((\IP_CONV|CORE|FSM|state.S6~q ) # (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) )

	.dataa(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout ),
	.datab(!\IP_CONV|CORE|comp_j_valid~1_combout ),
	.datac(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datad(!\IP_CONV|CORE|FSM|state.S6~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector3~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector3~0 .lut_mask = 64'h0CCC0CCC0EEE0EEE;
defparam \IP_CONV|CORE|FSM|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N43
dffeas \IP_CONV|CORE|FSM|state.S7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S7 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S7 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N17
dffeas \IP_CONV|CORE|FSM|state.S8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|state.S7~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S8 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N15
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector4~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector4~0_combout  = ( !\IP_CONV|CORE|FSM|state.S8~q  & ( !\IP_CONV|CORE|FSM|i_clr_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|FSM|state.S8~q ),
	.dataf(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector4~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector4~0 .lut_mask = 64'hFFFF000000000000;
defparam \IP_CONV|CORE|FSM|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N4
dffeas \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N24
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~5 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q  & ( (!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ) # (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~5 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~5 .lut_mask = 64'h00000000FAFAFAFA;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N48
cyclonev_lcell_comb \IP_CONV|CORE|FSM|memZ_addr_en_o~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout  = ( \IP_CONV|CORE|FSM|state.S7~q  ) # ( !\IP_CONV|CORE|FSM|state.S7~q  & ( \IP_CONV|CORE|FSM|state.S14~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|FSM|state.S14~q ),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|FSM|state.S7~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|memZ_addr_en_o~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|memZ_addr_en_o~0 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \IP_CONV|CORE|FSM|memZ_addr_en_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N57
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~3 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~3_combout  = (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q  & (((!\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q  & !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout )) # (\IP_CONV|CORE|FSM|i_clr_o~q )))

	.dataa(!\IP_CONV|CORE|FSM|selI_o~DUPLICATE_q ),
	.datab(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][6]~q ),
	.datad(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~3 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~3 .lut_mask = 64'h0B030B030B030B03;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~4 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~4_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q  & ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  $ ((\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q )))) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & (\IP_CONV|CORE|comparator_I_sizeY|LessThan0~3_combout  & 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q )))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q  & ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( 
// (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout  & (\IP_CONV|CORE|comparator_I_sizeY|LessThan0~3_combout  & (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q )))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q  & ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q  ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q  & ( 
// !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q  & \IP_CONV|CORE|comparator_I_sizeY|LessThan0~3_combout ) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~13_sumout ),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~3_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][7]~q ),
	.dataf(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~4 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~4 .lut_mask = 64'h00F0F0F0008282C3;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N12
cyclonev_lcell_comb \IP_CONV|CORE|FSM|WideOr7 (
// Equation(s):
// \IP_CONV|CORE|FSM|WideOr7~combout  = ( \IP_CONV|CORE|comparator_I_sizeY|LessThan0~4_combout  & ( \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  & ( \IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout  ) ) ) # ( 
// !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~4_combout  & ( \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  & ( ((!\IP_CONV|CORE|FSM|Selector4~0_combout  & (\IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout  & 
// !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout ))) # (\IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout ) ) ) ) # ( \IP_CONV|CORE|comparator_I_sizeY|LessThan0~4_combout  & ( !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  & ( 
// ((!\IP_CONV|CORE|FSM|Selector4~0_combout  & \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout )) # (\IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout ) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~4_combout  & ( 
// !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  & ( ((!\IP_CONV|CORE|FSM|Selector4~0_combout  & \IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout )) # (\IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout ) ) ) )

	.dataa(!\IP_CONV|CORE|FSM|Selector4~0_combout ),
	.datab(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout ),
	.datad(!\IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout ),
	.datae(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~4_combout ),
	.dataf(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|WideOr7 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|WideOr7 .lut_mask = 64'h22FF22FF20FF00FF;
defparam \IP_CONV|CORE|FSM|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N14
dffeas \IP_CONV|CORE|FSM|i_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|WideOr7~combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|i_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|i_en_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|i_en_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N18
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0 (
// Equation(s):
// \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout  = ( \IP_CONV|CORE|FSM|i_en_o~q  ) # ( !\IP_CONV|CORE|FSM|i_en_o~q  & ( \IP_CONV|CORE|FSM|i_clr_o~q  ) )

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|i_en_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N44
dffeas \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[2] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9 (
// Equation(s):
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  = SUM(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3] ) + ( GND ) + ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~2  ))
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~10  = CARRY(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3] ) + ( GND ) + ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.cout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N45
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|c_nxt_out[3]~3 (
// Equation(s):
// \IP_CONV|CORE|iBlock|c_nxt_out[3]~3_combout  = ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|iBlock|c_nxt_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|c_nxt_out[3]~3 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|c_nxt_out[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \IP_CONV|CORE|iBlock|c_nxt_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N46
dffeas \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|iBlock|c_nxt_out[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[3] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5 (
// Equation(s):
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  = SUM(( \IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] ) + ( GND ) + ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|c_nxt_out[4]~2 (
// Equation(s):
// \IP_CONV|CORE|iBlock|c_nxt_out[4]~2_combout  = ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|iBlock|c_nxt_out[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|c_nxt_out[4]~2 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|c_nxt_out[4]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \IP_CONV|CORE|iBlock|c_nxt_out[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N29
dffeas \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|iBlock|c_nxt_out[4]~2_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o[18]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[4] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|iBlock|conv_cntr_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \IP_CONV|CORE|comparator_J_sizeX|LessThan0~1 (
// Equation(s):
// \IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout  = ( \IP_CONV|CORE|FSM|j_clr_o~q  & ( \IP_CONV|CORE|FSM|selJ_o~q  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) ) ) ) # ( 
// !\IP_CONV|CORE|FSM|j_clr_o~q  & ( \IP_CONV|CORE|FSM|selJ_o~q  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout  & (!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4] $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ))) ) ) ) # ( 
// \IP_CONV|CORE|FSM|j_clr_o~q  & ( !\IP_CONV|CORE|FSM|selJ_o~q  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) ) ) ) # ( !\IP_CONV|CORE|FSM|j_clr_o~q  & ( !\IP_CONV|CORE|FSM|selJ_o~q  & ( 
// (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout  & (!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ))) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|conv_cntr_register|data_o [4]),
	.datab(!\IP_CONV|CORE|jBlock|conv_cntr_adder|Add0~5_sumout ),
	.datac(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datae(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.dataf(!\IP_CONV|CORE|FSM|selJ_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~1 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~1 .lut_mask = 64'hC030F000A050F000;
defparam \IP_CONV|CORE|comparator_J_sizeX|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector7~1 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector7~1_combout  = ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|FSM|Selector7~0_combout  & (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout  & 
// ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout ) # (\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout )))) ) ) ) # ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( 
// (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout  & (!\IP_CONV|CORE|FSM|Selector7~0_combout  & \IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout )) ) ) ) # ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|FSM|Selector7~0_combout  & \IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout ) ) ) ) # ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|FSM|Selector7~0_combout  & (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout  & ((!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout ) # 
// (\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout )))) ) ) )

	.dataa(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~1_combout ),
	.datab(!\IP_CONV|CORE|FSM|Selector7~0_combout ),
	.datac(!\IP_CONV|CORE|jBlock|c_nxt_out[2]~0_combout ),
	.datad(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~5_combout ),
	.datae(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~3_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector7~1 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector7~1 .lut_mask = 64'h008C00CC0088008C;
defparam \IP_CONV|CORE|FSM|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N31
dffeas \IP_CONV|CORE|FSM|state.S14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S14 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S14 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N38
dffeas \IP_CONV|CORE|FSM|state.S15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|state.S14~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S15 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S15 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N50
dffeas \IP_CONV|CORE|FSM|selI_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|selI_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|selI_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|selI_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N36
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector8~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector8~0_combout  = ( !\IP_CONV|CORE|FSM|selI_o~q  & ( !\IP_CONV|CORE|FSM|state.S15~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|FSM|state.S15~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|selI_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector8~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector8~0 .lut_mask = 64'hFF00FF0000000000;
defparam \IP_CONV|CORE|FSM|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector8~1 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector8~1_combout  = ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( (!\IP_CONV|CORE|FSM|Selector8~0_combout  & ((!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ) 
// # ((\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout  & \IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout )))) ) ) ) # ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  & ( 
// (!\IP_CONV|CORE|FSM|Selector8~0_combout  & (((!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ) # (\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout )) # (\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ))) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ),
	.datab(!\IP_CONV|CORE|FSM|Selector8~0_combout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ),
	.datae(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector8~1 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector8~1 .lut_mask = 64'h0000CC4C0000CC04;
defparam \IP_CONV|CORE|FSM|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N13
dffeas \IP_CONV|CORE|FSM|done_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|done_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|done_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|done_o .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N13
dffeas \IP_CONV|CORE|FSM|state.S17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|done_o~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S17 .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N27
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector0~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector0~0_combout  = ( !\IP_CONV|CORE|FSM|state.S17~q  & ( (\IP_CONV|CORE|FSM|state.S1~q ) # (\IPM|IPM_REG|regSTIP~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|regSTIP~DUPLICATE_q ),
	.datad(!\IP_CONV|CORE|FSM|state.S1~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|state.S17~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector0~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector0~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \IP_CONV|CORE|FSM|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N29
dffeas \IP_CONV|CORE|FSM|state.S1~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S1~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \IP_CONV|CORE|FSM|next.S2~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|next.S2~0_combout  = ( \IPM|IPM_REG|regSTIP~DUPLICATE_q  & ( !\IP_CONV|CORE|FSM|state.S1~DUPLICATE_q  ) )

	.dataa(!\IP_CONV|CORE|FSM|state.S1~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regSTIP~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|next.S2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|next.S2~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|next.S2~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \IP_CONV|CORE|FSM|next.S2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N22
dffeas \IP_CONV|CORE|FSM|i_clr_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|next.S2~0_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|i_clr_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|i_clr_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|i_clr_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N21
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|c_nxt_out[1]~0 (
// Equation(s):
// \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  = ( !\IP_CONV|CORE|FSM|selI_o~q  & ( !\IP_CONV|CORE|FSM|i_clr_o~q  ) )

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|selI_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|c_nxt_out[1]~0 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|c_nxt_out[1]~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \IP_CONV|CORE|iBlock|c_nxt_out[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N3
cyclonev_lcell_comb \IP_CONV|CORE|iBlock|c_nxt_out[2]~1 (
// Equation(s):
// \IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout  = (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datad(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|iBlock|c_nxt_out[2]~1 .extended_lut = "off";
defparam \IP_CONV|CORE|iBlock|c_nxt_out[2]~1 .lut_mask = 64'h000F000F000F000F;
defparam \IP_CONV|CORE|iBlock|c_nxt_out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N54
cyclonev_lcell_comb \IP_CONV|CORE|FSM|Selector1~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|Selector1~0_combout  = ( !\IP_CONV|CORE|FSM|Selector4~0_combout  & ( \IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  & ( (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout ) # ((!\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout  & 
// ((!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout ) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~q ))) # (\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout  & (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout  & 
// \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~q ))) ) ) ) # ( !\IP_CONV|CORE|FSM|Selector4~0_combout  & ( !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout  & ( !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout  ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[2]~1_combout ),
	.datab(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~q ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~2_combout ),
	.datae(!\IP_CONV|CORE|FSM|Selector4~0_combout ),
	.dataf(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|Selector1~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|Selector1~0 .lut_mask = 64'hFF000000FF8E0000;
defparam \IP_CONV|CORE|FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N56
dffeas \IP_CONV|CORE|FSM|j_clr_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|j_clr_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|j_clr_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|j_clr_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \IP_CONV|CORE|FSM|writeZ_o~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|writeZ_o~0_combout  = ( !\IP_CONV|CORE|comp_j_valid~1_combout  & ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & ( (\IP_CONV|CORE|FSM|state.S6~q ) # (\IP_CONV|CORE|FSM|j_clr_o~q ) ) ) ) # ( \IP_CONV|CORE|comp_j_valid~1_combout  
// & ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & ( (\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout  & (((!\IP_CONV|CORE|FSM|Selector7~0_combout ) # (\IP_CONV|CORE|FSM|state.S6~q )) # (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) ) ) # ( 
// !\IP_CONV|CORE|comp_j_valid~1_combout  & ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & ( (((\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout  & !\IP_CONV|CORE|FSM|Selector7~0_combout )) # (\IP_CONV|CORE|FSM|state.S6~q )) # 
// (\IP_CONV|CORE|FSM|j_clr_o~q ) ) ) )

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ),
	.datac(!\IP_CONV|CORE|FSM|state.S6~q ),
	.datad(!\IP_CONV|CORE|FSM|Selector7~0_combout ),
	.datae(!\IP_CONV|CORE|comp_j_valid~1_combout ),
	.dataf(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|writeZ_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|writeZ_o~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|writeZ_o~0 .lut_mask = 64'h7F5F33135F5F0000;
defparam \IP_CONV|CORE|FSM|writeZ_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N25
dffeas \IP_CONV|CORE|FSM|writeZ_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|writeZ_o~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|writeZ_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|writeZ_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|writeZ_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \IP_CONV|CORE|FSM|memY_addr_en_o~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|memY_addr_en_o~0_combout  = ( \IP_CONV|CORE|comp_j_valid~1_combout  & ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & ( ((!\IP_CONV|CORE|FSM|Selector7~0_combout ) # (\IP_CONV|CORE|FSM|state.S6~q )) # 
// (\IP_CONV|CORE|FSM|j_clr_o~q ) ) ) ) # ( !\IP_CONV|CORE|comp_j_valid~1_combout  & ( \IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & ( !\IP_CONV|CORE|FSM|Selector7~0_combout  ) ) ) # ( \IP_CONV|CORE|comp_j_valid~1_combout  & ( 
// !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & ( (!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout  & (((!\IP_CONV|CORE|FSM|Selector7~0_combout ) # (\IP_CONV|CORE|FSM|state.S6~q )) # (\IP_CONV|CORE|FSM|j_clr_o~q ))) ) ) ) # ( 
// !\IP_CONV|CORE|comp_j_valid~1_combout  & ( !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout  & ( (!\IP_CONV|CORE|FSM|Selector7~0_combout  & !\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ) ) ) )

	.dataa(!\IP_CONV|CORE|FSM|j_clr_o~q ),
	.datab(!\IP_CONV|CORE|FSM|Selector7~0_combout ),
	.datac(!\IP_CONV|CORE|FSM|state.S6~q ),
	.datad(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~9_combout ),
	.datae(!\IP_CONV|CORE|comp_j_valid~1_combout ),
	.dataf(!\IP_CONV|CORE|comparator_J_sizeX|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|memY_addr_en_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|memY_addr_en_o~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|memY_addr_en_o~0 .lut_mask = 64'hCC00DF00CCCCDFDF;
defparam \IP_CONV|CORE|FSM|memY_addr_en_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N28
dffeas \IP_CONV|CORE|FSM|memX_addr_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|memY_addr_en_o~0_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|memX_addr_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|memX_addr_en_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|memX_addr_en_o .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \IP_CONV|CORE|memX_addr_block_reg|data_o~0 (
// Equation(s):
// \IP_CONV|CORE|memX_addr_block_reg|data_o~0_combout  = ( \IP_CONV|CORE|FSM|memX_addr_en_o~q  & ( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|FSM|memX_addr_en_o~q ),
	.dataf(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memX_addr_block_reg|data_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~0 .extended_lut = "off";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~0 .lut_mask = 64'h000000000000FFFF;
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N27
cyclonev_lcell_comb \IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1 (
// Equation(s):
// \IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1_combout  = ( \IP_CONV|CORE|FSM|i_clr_o~q  ) # ( !\IP_CONV|CORE|FSM|i_clr_o~q  & ( \IP_CONV|CORE|FSM|memX_addr_en_o~q  ) )

	.dataa(!\IP_CONV|CORE|FSM|memX_addr_en_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1 .extended_lut = "off";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N43
dffeas \IP_CONV|CORE|memX_addr_block_reg|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memX_addr_block_reg|data_o~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memX_addr_block_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[4] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N3
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout  = \IP_CONV|CORE|memX_addr_block_reg|data_o [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|memX_addr_block_reg|data_o [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N4
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N32
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add0~5 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~5_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q  ) + ( VCC ) + ( !VCC ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~6  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~5_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~5 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N45
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|always0~1 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|always0~1_combout  = ( \IPM|IPM_REG|regConf [0] & ( \IPM|IPM_REG|regWRIP~q  & ( (!\IPM|IPM_REG|regConf [2] & (!\IPM|IPM_REG|regConf [4] & (!\IPM|IPM_REG|regConf [1] & !\IPM|IPM_REG|regConf [3]))) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [2]),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regConf [1]),
	.datad(!\IPM|IPM_REG|regConf [3]),
	.datae(!\IPM|IPM_REG|regConf [0]),
	.dataf(!\IPM|IPM_REG|regWRIP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|always0~1 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|always0~1 .lut_mask = 64'h0000000000008000;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N18
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0_combout  = ( !\IPM|IPM_REG|regConf [1] & ( (!\IPM|IPM_REG|regConf [3] & (!\IPM|IPM_REG|regConf [4] & (!\IPM|IPM_REG|regConf [2] & \IPM|IPM_REG|regWRIP~q ))) ) )

	.dataa(!\IPM|IPM_REG|regConf [3]),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regConf [2]),
	.datad(!\IPM|IPM_REG|regWRIP~q ),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regConf [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0 .lut_mask = 64'h0080008000000000;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N1
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~5_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N3
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add0~9 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~9_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add0~6  ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~10  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~9_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~9 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N5
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~9_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add0~13 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~13_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add0~10  ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~14  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~13_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~13 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N7
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~13_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N9
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add0~17 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~17_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add0~14  ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~18  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~17_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~17 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N10
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~17_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add0~1 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add0~1_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~1 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N13
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add0~1_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~1_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N27
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~feeder_combout  = \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q 

	.dataa(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N28
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N36
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0] (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn [0] = ( !\IPM|IPM_REG|regConf [2] & ( \IPM|IPM_REG|regWRIP~q  & ( (!\IPM|IPM_REG|regConf [0] & (!\IPM|IPM_REG|regConf [4] & (!\IPM|IPM_REG|regConf [3] & !\IPM|IPM_REG|regConf [1]))) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [0]),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regConf [3]),
	.datad(!\IPM|IPM_REG|regConf [1]),
	.datae(!\IPM|IPM_REG|regConf [2]),
	.dataf(!\IPM|IPM_REG|regWRIP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0] .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0] .lut_mask = 64'h0000000080000000;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N38
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N22
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \IP_CONV|CORE|memX_addr_block_reg|data_o~2 (
// Equation(s):
// \IP_CONV|CORE|memX_addr_block_reg|data_o~2_combout  = ( \IP_CONV|CORE|FSM|memX_addr_en_o~q  & ( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [0]),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|FSM|memX_addr_en_o~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memX_addr_block_reg|data_o~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~2 .extended_lut = "off";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N13
dffeas \IP_CONV|CORE|memX_addr_block_reg|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memX_addr_block_reg|data_o~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memX_addr_block_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[0] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N44
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|memX_addr_block_reg|data_o [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N59
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N33
cyclonev_lcell_comb \IP_CONV|CORE|memX_addr_block_reg|data_o~3 (
// Equation(s):
// \IP_CONV|CORE|memX_addr_block_reg|data_o~3_combout  = ( \IP_CONV|CORE|FSM|memX_addr_en_o~q  & ( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|FSM|memX_addr_en_o~q ),
	.dataf(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memX_addr_block_reg|data_o~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~3 .extended_lut = "off";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~3 .lut_mask = 64'h000000000000FFFF;
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N34
dffeas \IP_CONV|CORE|memX_addr_block_reg|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memX_addr_block_reg|data_o~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memX_addr_block_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[1] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N24
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder_combout  = ( \IP_CONV|CORE|memX_addr_block_reg|data_o [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|memX_addr_block_reg|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N26
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N57
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4] & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0] & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3] & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2])))) ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4] & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0] & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3] & 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2])))) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [0]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [1]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [2]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [3]),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 .lut_mask = 64'h4100410000410041;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N0
cyclonev_lcell_comb \IP_CONV|CORE|memX_addr_block_reg|data_o~4 (
// Equation(s):
// \IP_CONV|CORE|memX_addr_block_reg|data_o~4_combout  = ( \IP_CONV|CORE|FSM|memX_addr_en_o~q  & ( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|FSM|memX_addr_en_o~q ),
	.dataf(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memX_addr_block_reg|data_o~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~4 .extended_lut = "off";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~4 .lut_mask = 64'h000000000000FFFF;
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N1
dffeas \IP_CONV|CORE|memX_addr_block_reg|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memX_addr_block_reg|data_o~4_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memX_addr_block_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[2] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N8
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|memX_addr_block_reg|data_o [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N36
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder_combout  = ( \IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N37
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N21
cyclonev_lcell_comb \IP_CONV|CORE|memX_addr_block_reg|data_o~5 (
// Equation(s):
// \IP_CONV|CORE|memX_addr_block_reg|data_o~5_combout  = ( \IP_CONV|CORE|FSM|memX_addr_en_o~q  & ( \IP_CONV|CORE|jBlock|conv_cntr_register|data_o [3] ) )

	.dataa(!\IP_CONV|CORE|jBlock|conv_cntr_register|data_o [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|FSM|memX_addr_en_o~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memX_addr_block_reg|data_o~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~5 .extended_lut = "off";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~5 .lut_mask = 64'h0000555500005555;
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N22
dffeas \IP_CONV|CORE|memX_addr_block_reg|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memX_addr_block_reg|data_o~5_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memX_addr_block_reg|data_o[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memX_addr_block_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[3] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memX_addr_block_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N2
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|memX_addr_block_reg|data_o [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N41
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7] & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8] & 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5]))) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7] & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8] & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5]))) ) )

	.dataa(gnd),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [6]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [5]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [8]),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 .lut_mask = 64'hC300C30000C300C3;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \dataMCU[5]~input (
	.i(dataMCU[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataMCU[5]~input_o ));
// synopsys translate_off
defparam \dataMCU[5]~input .bus_hold = "false";
defparam \dataMCU[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y4_N38
dffeas \IPM|IPM_REG|regDataIn[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[5]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[0][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N59
dffeas \IPM|IPM_REG|regDataIn[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[3]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N54
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[1][4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[1][4]~feeder_combout  = ( \dataMCU[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N56
dffeas \IPM|IPM_REG|regDataIn[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N53
dffeas \IPM|IPM_REG|regDataIn[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[5]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N14
dffeas \IPM|IPM_REG|regDataIn[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[6]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N48
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[1][7]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[1][7]~feeder_combout  = ( \dataMCU[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][7]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N50
dffeas \IPM|IPM_REG|regDataIn[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[1][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N24
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][0]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][0]~feeder_combout  = ( \dataMCU[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][0]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N3
cyclonev_lcell_comb \IPM|IPM_REG|Decoder0~1 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~1_combout  = ( !\addressMCU[0]~input_o  & ( (\wrMCU~input_o  & (!\addressMCU[3]~input_o  & (!\addressMCU[2]~input_o  & \addressMCU[1]~input_o ))) ) )

	.dataa(!\wrMCU~input_o ),
	.datab(!\addressMCU[3]~input_o ),
	.datac(!\addressMCU[2]~input_o ),
	.datad(!\addressMCU[1]~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~1 .extended_lut = "off";
defparam \IPM|IPM_REG|Decoder0~1 .lut_mask = 64'h0040004000000000;
defparam \IPM|IPM_REG|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N26
dffeas \IPM|IPM_REG|regDataIn[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N54
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][1]~feeder_combout  = ( \dataMCU[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][1]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N56
dffeas \IPM|IPM_REG|regDataIn[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N57
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][2]~feeder_combout  = ( \dataMCU[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N59
dffeas \IPM|IPM_REG|regDataIn[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N29
dffeas \IPM|IPM_REG|regDataIn[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[3]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N36
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][4]~feeder_combout  = ( \dataMCU[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N38
dffeas \IPM|IPM_REG|regDataIn[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N39
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][5]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][5]~feeder_combout  = ( \dataMCU[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][5]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N41
dffeas \IPM|IPM_REG|regDataIn[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N6
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][6]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][6]~feeder_combout  = ( \dataMCU[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][6]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N8
dffeas \IPM|IPM_REG|regDataIn[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N9
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[2][7]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[2][7]~feeder_combout  = ( \dataMCU[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][7]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N11
dffeas \IPM|IPM_REG|regDataIn[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[2][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N15
cyclonev_lcell_comb \IPM|IPM_REG|Decoder0~3 (
// Equation(s):
// \IPM|IPM_REG|Decoder0~3_combout  = ( \addressMCU[0]~input_o  & ( (\wrMCU~input_o  & (!\addressMCU[3]~input_o  & (!\addressMCU[2]~input_o  & \addressMCU[1]~input_o ))) ) )

	.dataa(!\wrMCU~input_o ),
	.datab(!\addressMCU[3]~input_o ),
	.datac(!\addressMCU[2]~input_o ),
	.datad(!\addressMCU[1]~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|Decoder0~3 .extended_lut = "off";
defparam \IPM|IPM_REG|Decoder0~3 .lut_mask = 64'h0000000000400040;
defparam \IPM|IPM_REG|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N35
dffeas \IPM|IPM_REG|regDataIn[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[0]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N29
dffeas \IPM|IPM_REG|regDataIn[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[1]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N44
dffeas \IPM|IPM_REG|regDataIn[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[2]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N47
dffeas \IPM|IPM_REG|regDataIn[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[3]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N53
dffeas \IPM|IPM_REG|regDataIn[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[4]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N18
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[3][5]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[3][5]~feeder_combout  = ( \dataMCU[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][5]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N20
dffeas \IPM|IPM_REG|regDataIn[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N21
cyclonev_lcell_comb \IPM|IPM_REG|regDataIn[3][6]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataIn[3][6]~feeder_combout  = ( \dataMCU[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataMCU[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataIn[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][6]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataIn[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataIn[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N23
dffeas \IPM|IPM_REG|regDataIn[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataIn[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N32
dffeas \IPM|IPM_REG|regDataIn[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dataMCU[7]~input_o ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataIn[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataIn[3][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataIn[3][7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\IP_CONV|INTERFACE|AIP|CNTRL|wrEnMemIn [0]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\IPM|IPM_REG|regDataIn[3][7]~q ,\IPM|IPM_REG|regDataIn[3][6]~q ,\IPM|IPM_REG|regDataIn[3][5]~q ,\IPM|IPM_REG|regDataIn[3][4]~q ,\IPM|IPM_REG|regDataIn[3][3]~q ,\IPM|IPM_REG|regDataIn[3][2]~q ,\IPM|IPM_REG|regDataIn[3][1]~q ,
\IPM|IPM_REG|regDataIn[3][0]~q ,\IPM|IPM_REG|regDataIn[2][7]~q ,\IPM|IPM_REG|regDataIn[2][6]~q ,\IPM|IPM_REG|regDataIn[2][5]~q ,\IPM|IPM_REG|regDataIn[2][4]~q ,\IPM|IPM_REG|regDataIn[2][3]~q ,\IPM|IPM_REG|regDataIn[2][2]~q ,\IPM|IPM_REG|regDataIn[2][1]~q ,
\IPM|IPM_REG|regDataIn[2][0]~q ,\IPM|IPM_REG|regDataIn[1][7]~q ,\IPM|IPM_REG|regDataIn[1][6]~q ,\IPM|IPM_REG|regDataIn[1][5]~q ,\IPM|IPM_REG|regDataIn[1][4]~q ,\IPM|IPM_REG|regDataIn[1][3]~q ,\IPM|IPM_REG|regDataIn[1][2]~q ,\IPM|IPM_REG|regDataIn[1][1]~q ,
\IPM|IPM_REG|regDataIn[1][0]~q ,\IPM|IPM_REG|regDataIn[0][7]~q ,\IPM|IPM_REG|regDataIn[0][6]~q ,\IPM|IPM_REG|regDataIn[0][5]~q ,\IPM|IPM_REG|regDataIn[0][4]~q ,\IPM|IPM_REG|regDataIn[0][3]~q ,\IPM|IPM_REG|regDataIn[0][2]~q ,\IPM|IPM_REG|regDataIn[0][1]~q ,
\IPM|IPM_REG|regDataIn[0][0]~q }),
	.portaaddr({\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][4]~q ,\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][3]~q ,\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][2]~q ,\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][1]~q ,
\IP_CONV|INTERFACE|AIP|CNTRL|regWrAddrMemIn[0][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\IP_CONV|CORE|memX_addr_block_reg|data_o [4],\IP_CONV|CORE|memX_addr_block_reg|data_o [3],\IP_CONV|CORE|memX_addr_block_reg|data_o [2],\IP_CONV|CORE|memX_addr_block_reg|data_o [1],\IP_CONV|CORE|memX_addr_block_reg|data_o [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID40048008_conv:IP_CONV|ID40048008_aip:INTERFACE|ID40048008_aipModules:AIP|simple_dual_port_ram_single_clk:MEMIN[0].MEMIN|altsyncram:RAM_Structure_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N33
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11]) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # 
// ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11] & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [11]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 .lut_mask = 64'h00000021FFFFFF7B;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N5
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N27
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [12]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 .lut_mask = 64'h00000021FFDEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N50
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N33
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13])) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13] & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [13]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 .lut_mask = 64'h00000009FFFFF6FF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N20
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N18
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [14]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 .lut_mask = 64'h00000009FFF6FFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N32
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N45
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & ( 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15]) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15] & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4  & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [15]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 .lut_mask = 64'h0000FFFF0009FF6F;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N53
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N51
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [16]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 .lut_mask = 64'h00000009FFF6FFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N26
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [17]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 .lut_mask = 64'h00000201FDFEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N38
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N36
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [18]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 .lut_mask = 64'h00000201FDFEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N59
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N57
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [19] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a8  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [19] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a8  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [19] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a8  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [19]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10 .lut_mask = 64'h00000009FFF6FFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N14
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N12
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [20] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a9  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [20] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a9  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [20] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a9  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [20]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11 .lut_mask = 64'h00000009FFF6FFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N17
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N15
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [21] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a10  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [21] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a10  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [21] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a10  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [21]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12 .lut_mask = 64'h00000009FFF6FFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N50
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [22] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a11  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [22] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a11  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [22] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a11  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [22]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13 .lut_mask = 64'h00000201FDFEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N53
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N51
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [23] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a12  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [23] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a12  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [23] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a12  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [23]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14 .lut_mask = 64'h00000021FFDEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N44
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N42
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [24] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a13  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [24] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a13  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [24] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a13  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [24]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15 .lut_mask = 64'h00000201FDFEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N47
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N45
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [25] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a14  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [25] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a14  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [25] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a14  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [25]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16 .lut_mask = 64'h00000021FFDEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N20
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [26] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a15  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [26] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a15  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [26] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a15  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [26]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17 .lut_mask = 64'h00000201FDFEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N35
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N21
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [27] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a16  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [27] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a16  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [27] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a16  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [27]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18 .lut_mask = 64'h00000021FFDEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N11
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N9
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [28] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a17  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [28] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a17  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [28] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a17  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [28]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19 .lut_mask = 64'h00000021FFDEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y6_N0
cyclonev_mac \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.ay({\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .accumulate_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .ax_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .ax_width = 17;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .ay_scan_in_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .ay_scan_in_width = 18;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .ay_use_scan_in = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .az_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .bx_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .by_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .by_use_scan_in = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .bz_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_a_0 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_a_1 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_a_2 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_a_3 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_a_4 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_a_5 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_a_6 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_a_7 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_b_0 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_b_1 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_b_2 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_b_3 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_b_4 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_b_5 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_b_6 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_b_7 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_sel_a_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .coef_sel_b_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .delay_scan_out_ay = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .delay_scan_out_by = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .enable_double_accum = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .load_const_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .load_const_value = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .mode_sub_location = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .negate_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .operand_source_max = "input";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .operand_source_may = "input";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .operand_source_mbx = "input";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .operand_source_mby = "input";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .operation_mode = "m18x18_full";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .output_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .preadder_subtract_a = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .preadder_subtract_b = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .result_a_width = 64;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .signed_max = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .signed_may = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .signed_mbx = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .signed_mby = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .sub_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~mult_llmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N0
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~1 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~1_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [0]) ) + ( !VCC ) + ( !VCC ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~2  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [0]) ) + ( !VCC ) + ( !VCC ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~3  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0]),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~1_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~2 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~3 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~1 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~1 .lut_mask = 64'h0000000F00000FF0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X50_Y4_N26
dffeas \IP_CONV|CORE|FSM|dataZ_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|dataZ_en_o~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|dataZ_en_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|dataZ_en_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N33
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~9 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~9_combout  = ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & ( (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & 
// ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ))) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & 
// (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout )))) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & ( 
// (!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ))) # (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & 
// ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ) # ((\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout )))) ) ) ) # ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & ( 
// (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout )) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( 
// !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & ((!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) # ((\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & 
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout )))) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q  & (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  & 
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ))) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datad(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datae(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout ),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~9 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~9 .lut_mask = 64'hC0D40044C4D54054;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N3
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~6 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~6_combout  = ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  $ (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ) ) ) # ( 
// !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q  ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~6 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~6 .lut_mask = 64'h0F0F0F0F5A5A5A5A;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N0
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~7 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~7_combout  = ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  & ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  $ (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ) ) ) # ( 
// !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q  ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~7 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~7 .lut_mask = 64'h0F0F0F0F5A5A5A5A;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N30
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeX|LessThan0~8 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~8_combout  = ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~7_combout  & ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout  & 
// (!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~6_combout  & (!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  $ (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q )))) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~7_combout  & ( 
// !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout  & (!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~6_combout  & !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q )) ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datab(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~1_combout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~6_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][4]~q ),
	.datae(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~7_combout ),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeX|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~8 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~8 .lut_mask = 64'hC000000080400000;
defparam \IP_CONV|CORE|comparator_I_sizeX|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N0
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~9 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~9_combout  = ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & 
// (((!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout  & \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout )) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ))) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & 
// (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout  & \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ))) ) ) ) # ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & (((!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout ) # (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout )) # 
// (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ))) # (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ((!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout ) # 
// (\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout )))) ) ) ) # ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & 
// !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout ) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q ),
	.datab(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~5_combout ),
	.datad(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datae(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~9 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~9 .lut_mask = 64'hA0A0B2BB000022B2;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N30
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~6 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~6_combout  = ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ) # (!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ) ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q  & ( (\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ) ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~6 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~6 .lut_mask = 64'h00550055FFAAFFAA;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N33
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~7 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~7_combout  = ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  & ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  $ (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q ) ) ) # ( 
// !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout  & ( \IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q  ) )

	.dataa(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~7 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~7 .lut_mask = 64'h0F0F0F0F5A5A5A5A;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N9
cyclonev_lcell_comb \IP_CONV|CORE|comparator_I_sizeY|LessThan0~8 (
// Equation(s):
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~8_combout  = ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( (\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & 
// (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout  & (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~6_combout  & !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~7_combout ))) ) ) ) # ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( 
// \IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout  & (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~6_combout  & 
// !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~7_combout ))) ) ) ) # ( \IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & 
// (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout  & (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~6_combout  & !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~7_combout ))) ) ) ) # ( !\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout  & ( 
// !\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q  & (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout  & (!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~6_combout  & 
// !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~7_combout ))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CONFREG|regConfig[0][10]~q ),
	.datab(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~1_combout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~6_combout ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~7_combout ),
	.datae(!\IP_CONV|CORE|iBlock|c_nxt_out[1]~0_combout ),
	.dataf(!\IP_CONV|CORE|iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|comparator_I_sizeY|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~8 .extended_lut = "off";
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~8 .lut_mask = 64'h8000800080004000;
defparam \IP_CONV|CORE|comparator_I_sizeY|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N42
cyclonev_lcell_comb \IP_CONV|CORE|FSM|dataZ_clr_o~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|dataZ_clr_o~0_combout  = ( \IP_CONV|CORE|FSM|Selector8~0_combout  & ( \IP_CONV|CORE|comparator_I_sizeY|LessThan0~8_combout  & ( !\IP_CONV|CORE|FSM|Selector4~0_combout  ) ) ) # ( !\IP_CONV|CORE|FSM|Selector8~0_combout  & ( 
// \IP_CONV|CORE|comparator_I_sizeY|LessThan0~8_combout  & ( (!\IP_CONV|CORE|FSM|Selector4~0_combout ) # ((!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~9_combout ) # (\IP_CONV|CORE|comparator_I_sizeX|LessThan0~8_combout )) ) ) ) # ( 
// \IP_CONV|CORE|FSM|Selector8~0_combout  & ( !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~8_combout  & ( (!\IP_CONV|CORE|FSM|Selector4~0_combout  & !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~9_combout ) ) ) ) # ( !\IP_CONV|CORE|FSM|Selector8~0_combout  & ( 
// !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~8_combout  & ( (!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~9_combout ) # (((!\IP_CONV|CORE|FSM|Selector4~0_combout  & !\IP_CONV|CORE|comparator_I_sizeY|LessThan0~9_combout )) # 
// (\IP_CONV|CORE|comparator_I_sizeX|LessThan0~8_combout )) ) ) )

	.dataa(!\IP_CONV|CORE|FSM|Selector4~0_combout ),
	.datab(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~9_combout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~8_combout ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~9_combout ),
	.datae(!\IP_CONV|CORE|FSM|Selector8~0_combout ),
	.dataf(!\IP_CONV|CORE|comparator_I_sizeY|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|dataZ_clr_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|dataZ_clr_o~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|dataZ_clr_o~0 .lut_mask = 64'hEFCFAA00EFEFAAAA;
defparam \IP_CONV|CORE|FSM|dataZ_clr_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N43
dffeas \IP_CONV|CORE|FSM|dataZ_clr_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|dataZ_clr_o~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|dataZ_clr_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|dataZ_clr_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|dataZ_clr_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N39
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout  = ( \IP_CONV|CORE|FSM|dataZ_clr_o~q  ) # ( !\IP_CONV|CORE|FSM|dataZ_clr_o~q  & ( \IP_CONV|CORE|FSM|dataZ_en_o~q  ) )

	.dataa(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|dataZ_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y6_N1
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~1_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[0] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N50
dffeas \IP_CONV|CORE|FSM|memZ_addr_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|memZ_addr_en_o~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|memZ_addr_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|memZ_addr_en_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|memZ_addr_en_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N51
cyclonev_lcell_comb \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1 (
// Equation(s):
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout  = ( \IP_CONV|CORE|FSM|i_clr_o~q  ) # ( !\IP_CONV|CORE|FSM|i_clr_o~q  & ( \IP_CONV|CORE|FSM|memZ_addr_en_o~q  ) )

	.dataa(!\IP_CONV|CORE|FSM|memZ_addr_en_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|i_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1 .extended_lut = "off";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N32
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N30
cyclonev_lcell_comb \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3 (
// Equation(s):
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3_combout  = ( !\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0] & ( \IP_CONV|CORE|FSM|memZ_addr_en_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.dataf(!\IP_CONV|CORE|FSM|memZ_addr_en_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3 .extended_lut = "off";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3 .lut_mask = 64'h00000000FFFF0000;
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N31
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~3_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N50
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N48
cyclonev_lcell_comb \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4 (
// Equation(s):
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4_combout  = ( \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE_q  & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & !\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o 
// [1]) ) ) # ( !\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE_q  & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]) ) )

	.dataa(!\IP_CONV|CORE|FSM|memZ_addr_en_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4 .extended_lut = "off";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4 .lut_mask = 64'h0055005555005500;
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N49
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~4_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N21
cyclonev_lcell_comb \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~5 (
// Equation(s):
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~5_combout  = ( \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2] & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & ((!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0]) # 
// (!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]))) ) ) # ( !\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2] & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & (\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0] & 
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1])) ) )

	.dataa(!\IP_CONV|CORE|FSM|memZ_addr_en_o~q ),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datad(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datae(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~5 .extended_lut = "off";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~5 .lut_mask = 64'h0005555000055550;
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N22
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~5_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[2] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N12
cyclonev_lcell_comb \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~6 (
// Equation(s):
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~6_combout  = ( \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2] & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & (!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [3] $ 
// (((!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0]) # (!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]))))) ) ) # ( !\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2] & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & 
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [3]) ) )

	.dataa(!\IP_CONV|CORE|FSM|memZ_addr_en_o~q ),
	.datab(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datac(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datad(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [3]),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~6 .extended_lut = "off";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~6 .lut_mask = 64'h0055005501540154;
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N13
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~6_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[3] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N56
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N57
cyclonev_lcell_comb \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0 (
// Equation(s):
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout  = ( \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0] & ( (\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1] & (\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o 
// [3] & \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2])) ) )

	.dataa(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datab(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [3]),
	.datac(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0 .extended_lut = "off";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0 .lut_mask = 64'h0000000001010101;
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N54
cyclonev_lcell_comb \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0 (
// Equation(s):
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0_combout  = ( \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout  & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & !\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [4]) ) ) # ( 
// !\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout  & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|FSM|memZ_addr_en_o~q ),
	.datad(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [4]),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0 .extended_lut = "off";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0 .lut_mask = 64'h000F000F0F000F00;
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N55
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N15
cyclonev_lcell_comb \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~2 (
// Equation(s):
// \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~2_combout  = ( \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout  & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & (!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~DUPLICATE_q  $ 
// (!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [5]))) ) ) # ( !\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout  & ( (\IP_CONV|CORE|FSM|memZ_addr_en_o~q  & \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [5]) ) )

	.dataa(!\IP_CONV|CORE|FSM|memZ_addr_en_o~q ),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~DUPLICATE_q ),
	.datad(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [5]),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~2 .extended_lut = "off";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~2 .lut_mask = 64'h0055005505500550;
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N16
dffeas \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o~2_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[5] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N0
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add2~9 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~9_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q  ) + ( VCC ) + ( !VCC ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~10  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~9_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~9 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N33
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|always0~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout  = ( !\IPM|IPM_REG|regConf [3] & ( \IPM|IPM_REG|regWRIP~q  & ( (\IPM|IPM_REG|regConf [2] & (!\IPM|IPM_REG|regConf [4] & (!\IPM|IPM_REG|regConf [1] & \IPM|IPM_REG|regConf [0]))) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [2]),
	.datab(!\IPM|IPM_REG|regConf [4]),
	.datac(!\IPM|IPM_REG|regConf [1]),
	.datad(!\IPM|IPM_REG|regConf [0]),
	.datae(!\IPM|IPM_REG|regConf [3]),
	.dataf(!\IPM|IPM_REG|regWRIP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|always0~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|always0~0 .lut_mask = 64'h0000000000400000;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N42
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  = ( \IPM|IPM_REG|regConf [2] & ( (((\IPM|IPM_REG|regConf [1]) # (\IPM|IPM_REG|regConf [0])) # (\IPM|IPM_REG|regConf [3])) # (\IPM|IPM_REG|regConf [4]) ) ) # ( !\IPM|IPM_REG|regConf [2] )

	.dataa(!\IPM|IPM_REG|regConf [4]),
	.datab(!\IPM|IPM_REG|regConf [3]),
	.datac(!\IPM|IPM_REG|regConf [0]),
	.datad(!\IPM|IPM_REG|regConf [1]),
	.datae(!\IPM|IPM_REG|regConf [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0 .lut_mask = 64'hFFFF7FFFFFFF7FFF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N7
dffeas \IPM|IPM_REG|edge_mem_rd[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regCtrl [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N50
dffeas \IPM|IPM_REG|edge_mem_rd[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_rd [0]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N17
dffeas \IPM|IPM_REG|edge_mem_rd[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|edge_mem_rd [1]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|edge_mem_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|edge_mem_rd[2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|edge_mem_rd[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \IPM|IPM_REG|regRDIP~0 (
// Equation(s):
// \IPM|IPM_REG|regRDIP~0_combout  = ( \IPM|IPM_REG|edge_mem_rd [1] & ( !\IPM|IPM_REG|edge_mem_rd [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|edge_mem_rd [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|edge_mem_rd [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regRDIP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regRDIP~0 .extended_lut = "off";
defparam \IPM|IPM_REG|regRDIP~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \IPM|IPM_REG|regRDIP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N53
dffeas \IPM|IPM_REG|regRDIP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regRDIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regRDIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regRDIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regRDIP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout  = ( \IPM|IPM_REG|regRDIP~q  & ( !\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout  $ (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ) ) ) # ( !\IPM|IPM_REG|regRDIP~q  & ( 
// \IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regRDIP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0 .lut_mask = 64'h0F0F0F0FF00FF00F;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N2
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~9_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N5
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~13_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N3
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add2~13 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~13_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~10  ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~14  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~13_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~13 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N4
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~13_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N6
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add2~17 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~17_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~14  ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~18  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~17_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~17 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N8
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~17_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N9
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add2~21 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~21_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~18  ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~22  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~21_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~21 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N10
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~21_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][3]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N12
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add2~1 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~1_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~22  ))
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~2  = CARRY(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~1_sumout ),
	.cout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~1 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N14
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~1_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][4]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N15
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|Add2~5 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|Add2~5_sumout  = SUM(( \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q  ) + ( GND ) + ( \IP_CONV|INTERFACE|AIP|CNTRL|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~5 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N16
dffeas \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|CNTRL|Add2~5_sumout ),
	.asdata(\IPM|IPM_REG|regDataIn[0][5]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\IP_CONV|INTERFACE|AIP|CNTRL|always0~0_combout ),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N3
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~17 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~17_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [1] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~3  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~2  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~18  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [1] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~3  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~2  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~19  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [1] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1]))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~2 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~3 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~17_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~18 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~19 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~17 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~17 .lut_mask = 64'h00000055000055AA;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N5
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~17_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[1] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N8
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N6
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~19  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~18  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~34  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~19  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~18  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~35  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2]))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2]~DUPLICATE_q ),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~18 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~19 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~34 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~35 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33 .lut_mask = 64'h0000030300003C3C;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N7
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~33_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N11
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N9
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~35  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~34  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~58  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~35  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~34  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~59  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3]~DUPLICATE_q ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~34 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~35 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~58 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~59 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57 .lut_mask = 64'h0000000F00000FF0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N10
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~57_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N12
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~73 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~73_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [4] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~59  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~58  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~74  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [4] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~59  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~58  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~75  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [4] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4]))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [4]),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~58 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~59 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~73_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~74 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~75 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~73 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~73 .lut_mask = 64'h00000033000033CC;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N14
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~73_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[4] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N17
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N15
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~75  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~74  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~86  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~75  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~74  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~87  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5]~DUPLICATE_q ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~74 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~75 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~86 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~87 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85 .lut_mask = 64'h0000000F00000FF0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N16
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~85_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N20
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N18
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~87  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~86  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~110  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~87  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~86  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~111  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6]))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~86 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~87 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~110 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~111 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109 .lut_mask = 64'h0000050500005A5A;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N19
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~109_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N23
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N21
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [7]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~111  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~110  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~126  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [7]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~111  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~110  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~127  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7]),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~110 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~111 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~126 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~127 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125 .lut_mask = 64'h0000000F00000FF0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N22
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~125_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N24
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~5 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~5_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [8]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~127  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~126  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~6  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [8]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~127  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~126  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~7  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [8]))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8]),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~126 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~127 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~5_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~6 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~7 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~5 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~5 .lut_mask = 64'h0000030300003C3C;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N26
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~5_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[8] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N29
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N27
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~7  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~6  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~22  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~7  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~6  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~23  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9]))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~6 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~7 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~22 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~23 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21 .lut_mask = 64'h00000055000055AA;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N28
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~21_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N32
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N30
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~23  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~22  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~38  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~23  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~22  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~39  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10]))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~22 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~23 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~38 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~39 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37 .lut_mask = 64'h00000033000033CC;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N31
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~37_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N35
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N33
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~39  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~38  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~54  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~39  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~38  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~55  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11]))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~38 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~39 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~54 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~55 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53 .lut_mask = 64'h00000055000055AA;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N34
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~53_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N38
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N36
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [12] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~55  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~54  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~70  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [12] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~55  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~54  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~71  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [12] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [12]),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~54 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~55 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~70 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~71 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69 .lut_mask = 64'h0000000F00000FF0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N37
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~69_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N39
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~93 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~93_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [13]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~71  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~70  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~94  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [13]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~71  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~70  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~95  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [13]))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13]),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~70 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~71 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~93_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~94 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~95 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~93 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~93 .lut_mask = 64'h0000050500005A5A;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N41
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~93_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[13] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N44
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N42
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~95  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~94  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~102  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~95  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~94  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~103  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14]))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~DUPLICATE_q ),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~94 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~95 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~102 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~103 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101 .lut_mask = 64'h0000030300003C3C;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N43
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~101_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N45
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~117 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~117_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [15] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [15]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~103  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~102  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~118  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [15] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [15]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~103  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~102  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~119  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [15] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [15]),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~102 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~103 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~117_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~118 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~119 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~117 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~117 .lut_mask = 64'h0000000F00000FF0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~117 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N47
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~117_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[15] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N48
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [16]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~119  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~118  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~10  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE_q  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [16]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~119  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~118  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~11  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE_q  & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [16]))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~118 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~119 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~10 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~11 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9 .lut_mask = 64'h0000050500005A5A;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N50
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N51
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~25 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~25_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [17] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [17]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~11  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~10  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~26  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [17] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [17]) ) + ( 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~11  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~10  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~27  = SHARE((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [17] & \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [17]))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [17]),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~10 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~11 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~25_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~26 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~27 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~25 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~25 .lut_mask = 64'h0000030300003C3C;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N52
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~25_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[17] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y6_N56
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N11
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~20 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~20_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [29] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a18  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [29] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a18  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [29] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a18  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [29]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~20 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~20 .lut_mask = 64'h00000021FFDEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N38
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N36
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~21 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~21_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [30] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a19  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [30] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a19  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [30] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a19  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [30]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~21 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~21 .lut_mask = 64'h00000041FFBEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N41
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~22 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~22_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [31] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a20  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [31] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a20  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [31] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a20  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [31]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~22 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~22 .lut_mask = 64'h00000401FBFEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N6
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32]~feeder_combout  = ( \IPM|IPM_REG|regDataIn[2][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataIn[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N7
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N24
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~23 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~23_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a21  & ( 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [32]) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a21  & ( 
// (((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout )) # (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10])) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [32]) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a21  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [32] & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a21  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [32] & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [32]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~23 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~23 .lut_mask = 64'h00040001FFF7FFFD;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N11
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N18
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~24 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~24_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a22  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10])) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [33])) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a22  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [33] & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] $ 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10])))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a22  & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [33]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~24 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~24 .lut_mask = 64'h0000FFFF0009F6FF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N8
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~25 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~25_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [34] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a23  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [34] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a23  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [34] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a23  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [34]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~25 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~25 .lut_mask = 64'h00000201FDFEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N35
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N39
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~26 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~26_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a24  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [35] ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a24  & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [35] & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a24  & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [35] & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~26 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~26 .lut_mask = 64'h0000FFF60009FFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N35
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~27 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~27_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a25  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [36]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a25  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [36])) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a25  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [36] & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a25  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [36] & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [36]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~27 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~27 .lut_mask = 64'h00040001FFBFFFEF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N53
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N33
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~28 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~28_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a26  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [37]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a26  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # ((\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [37]) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a26  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [37]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a26  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [37]))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [37]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~28 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~28 .lut_mask = 64'h00100001EFFFFEFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N59
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N57
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~29 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~29_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [38] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a27  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [38] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a27  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [38] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a27  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [38]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~29 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~29 .lut_mask = 64'h00000021FFDEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N38
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N42
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~30 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~30_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a28  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [39]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a28  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [39])) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10])) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a28  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [39] & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a28  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [39] & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [39]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~30 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~30 .lut_mask = 64'h00040001FFBFFFEF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N56
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~31 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~31_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [40] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a29  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [40] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a29  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [40] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a29  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [40]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~31 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~31 .lut_mask = 64'h00000201FDFEFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N40
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N57
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~32 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~32_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a30  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [41]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a30  & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # ((\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [41]) # 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a30  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [41]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a30  & ( 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] & 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [41]))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [41]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~32 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~32 .lut_mask = 64'h00100001EFFFFEFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N56
dffeas \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N54
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~33 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~33_combout  = ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [42] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a31  ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [42] & ( \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a31  & ( (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ) # (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]))) ) ) ) # ( 
// \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [42] & ( !\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a31  & ( (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout  & 
// (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10] $ (\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9])))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [10]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [9]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~1_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0_bypass [42]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~33 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~33 .lut_mask = 64'h00000009FFF6FFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y4_N0
cyclonev_mac \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~33_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~32_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~31_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~30_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~29_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~28_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~27_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~26_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~25_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~24_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~23_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~22_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~21_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~20_combout }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~19_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~18_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~17_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~16_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~15_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~14_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~13_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~12_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~11_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~10_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~9_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~8_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~7_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~6_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~5_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~4_combout ,
\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~3_combout ,\IP_CONV|INTERFACE|AIP|MEMIN[0].MEMIN|RAM_Structure~2_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .accumulate_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .ax_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .ax_width = 14;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .ay_scan_in_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .ay_scan_in_width = 17;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .ay_use_scan_in = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .az_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .bx_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .bx_width = 13;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .by_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .by_use_scan_in = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .by_width = 18;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .bz_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_a_0 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_a_1 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_a_2 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_a_3 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_a_4 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_a_5 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_a_6 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_a_7 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_b_0 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_b_1 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_b_2 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_b_3 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_b_4 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_b_5 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_b_6 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_b_7 = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_sel_a_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .coef_sel_b_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .delay_scan_out_ay = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .delay_scan_out_by = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .enable_double_accum = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .load_const_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .load_const_value = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .mode_sub_location = 0;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .negate_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .operand_source_max = "input";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .operand_source_may = "input";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .operand_source_mbx = "input";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .operand_source_mby = "input";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .operation_mode = "m18x18_sumof2";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .output_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .preadder_subtract_a = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .preadder_subtract_b = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .result_a_width = 64;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .signed_max = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .signed_may = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .signed_mbx = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .signed_mby = "false";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .sub_clock = "none";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N54
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [18] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~136  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_resulta )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~27  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~26  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~42  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [18] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~136  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_resulta )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~27  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~26  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~43  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [18] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~136  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_resulta )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [18] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_resulta ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~136 ))))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [18]),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~136 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~459_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~26 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~27 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~42 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~43 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41 .lut_mask = 64'h0000055F00005AA5;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N55
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~41_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N57
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~61 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~61_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~137  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~460  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [19])) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~43  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~42  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~62  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~137  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~460  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [19])) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~43  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~42  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~63  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~137  & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~460  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [19])) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~137  & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [19]) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~460 ))))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~137 ),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~460 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~42 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~43 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~61_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~62 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~63 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~61 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~61 .lut_mask = 64'h0000033F00003CC3;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y6_N59
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~61_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[19] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N0
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~77 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~77_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [20] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~138  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~461 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~63  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~62  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~78  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [20] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~138  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~461 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~63  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~62  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~79  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [20] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~138  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~461 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [20] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~461 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~138 ))))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [20]),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~138 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~461 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~62 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~63 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~77_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~78 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~79 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~77 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~77 .lut_mask = 64'h0000055F00005AA5;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N2
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~77_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[20] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N3
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~81 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~81_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~462  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~139 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~79  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~78  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~82  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~462  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~139 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~79  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~78  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~83  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~462  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~139 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~139 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~462 ))))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21]),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~462 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~139 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~78 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~79 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~81_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~82 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~83 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~81 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~81 .lut_mask = 64'h0000033F00003CC3;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N4
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~81_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[21] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y5_N8
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N6
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [22] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~140  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~463 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~83  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~82  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~106  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [22] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~140  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~463 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~83  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~82  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~107  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [22] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~140  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~463 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [22] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~463 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~140 ))))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [22]),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~140 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~463 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~82 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~83 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~106 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~107 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105 .lut_mask = 64'h0000033F00003CC3;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N7
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~105_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N9
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~121 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~121_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~141  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~464  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23])) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~107  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~106  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~122  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~141  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~464  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23])) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~107  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~106  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~123  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~141  & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~464  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23])) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~141  & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23]) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~464 ))))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~141 ),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~464 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~106 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~107 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~121_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~122 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~123 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~121 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~121 .lut_mask = 64'h0000055F00005AA5;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~121 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N10
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~121_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[23] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N12
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~13 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~13_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [24] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~465  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~142 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~123  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~122  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~14  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [24] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~465  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~142 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~123  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~122  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~15  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [24] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~465  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~142 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [24] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~142 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~465 ))))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [24]),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~465 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~142 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~122 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~123 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~13_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~14 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~15 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~13 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~13 .lut_mask = 64'h0000033F00003CC3;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N13
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~13_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[24] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N15
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [25] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~143  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~466 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~15  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~14  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~30  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [25] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~143  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~466 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~15  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~14  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~31  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [25] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~143  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~466 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [25] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~466 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~143 ))))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [25]),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~143 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~466 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~14 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~15 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~30 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~31 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29 .lut_mask = 64'h0000055F00005AA5;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N16
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N18
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~45 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~45_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [26] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~467  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~144 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~31  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~30  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~46  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [26] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~467  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~144 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~31  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~30  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~47  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [26] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~467  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~144 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [26] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~144 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~467 ))))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [26]),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~467 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~144 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~30 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~31 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~45_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~46 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~47 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~45 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~45 .lut_mask = 64'h0000033F00003CC3;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N19
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~45_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[26] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y5_N23
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N21
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [27] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~145  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~468 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~47  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~46  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~50  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [27] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~145  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~468 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~47  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~46  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~51  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [27] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~145  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~468 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [27] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~468 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~145 ))))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [27]),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~145 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~468 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~46 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~47 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~50 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~51 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49 .lut_mask = 64'h0000055F00005AA5;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N22
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~49_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N24
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~65 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~65_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [28] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~469  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~146 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~51  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~50  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~66  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [28] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~469  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~146 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~51  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~50  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~67  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [28] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~469  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~146 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [28] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~146 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~469 ))))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [28]),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~469 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~146 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~50 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~51 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~65_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~66 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~67 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~65 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~65 .lut_mask = 64'h0000055F00005AA5;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N26
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~65_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[28] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N27
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~89 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~89_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~470  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~147 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~67  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~66  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~90  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~470  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~147 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~67  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~66  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~91  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29] & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~470  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~147 )) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29] & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~147 ) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~470 ))))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29]),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~470 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~147 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~66 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~67 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~89_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~90 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~91 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~89 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~89 .lut_mask = 64'h0000033F00003CC3;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N29
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~89_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[29] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N30
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~97 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~97_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~471  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~148  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30])) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~91  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~90  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~98  = CARRY(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~471  $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~148  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30])) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~91  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~90  ))
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~99  = SHARE((!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~471  & (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~148  & 
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30])) # (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~471  & ((\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30]) # 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~148 ))))

	.dataa(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~471 ),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~148 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~90 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~91 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~97_sumout ),
	.cout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~98 ),
	.shareout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~99 ));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~97 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~97 .lut_mask = 64'h0000055F00005AA5;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N31
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~97_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[30] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N33
cyclonev_lcell_comb \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~113 (
// Equation(s):
// \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~113_sumout  = SUM(( !\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [31] $ (!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~149  $ 
// (\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~472 )) ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~99  ) + ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~98  ))

	.dataa(gnd),
	.datab(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [31]),
	.datac(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~149 ),
	.datad(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~472 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~98 ),
	.sharein(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~99 ),
	.combout(),
	.sumout(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~113 .extended_lut = "off";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~113 .lut_mask = 64'h0000000000003CC3;
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~113 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X55_Y5_N34
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~113_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[31] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\IP_CONV|CORE|FSM|writeZ_o~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\IP_CONV|CORE|FSM|writeZ_o~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [31],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [28],
\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27]~DUPLICATE_q ,\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [26],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [25],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [24],
\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22]~DUPLICATE_q ,\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [20],
\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [19],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18]~DUPLICATE_q ,\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [17],
\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16]~DUPLICATE_q ,\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [15],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [14],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [13],
\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12]~DUPLICATE_q ,\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [11],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [10],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [9],
\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [8],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7]~DUPLICATE_q ,\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [6],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [5],
\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [4],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [3],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [2],\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [1],
\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [0]}),
	.portaaddr({\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [5],\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[4]~DUPLICATE_q ,\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [3],\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2],
\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[1]~DUPLICATE_q ,\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ,\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ,\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ,\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ,
\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~DUPLICATE_q ,\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID40048008_conv:IP_CONV|ID40048008_aip:INTERFACE|ID40048008_aipModules:AIP|simple_dual_port_ram_single_clk:MEMOUT[0].MEMOUT|altsyncram:RAM_Structure_rtl_0|altsyncram_iji1:auto_generated|ALTSYNCRAM";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N48
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[3][0]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[3][0]~feeder_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a24  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][0]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N19
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N5
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N2
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N44
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N29
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N8
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N41
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|writeZ_o~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N6
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0] & ( 
// (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4] & (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2] $ (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1]))) ) ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0] & ( (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4] & 
// (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2] $ (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1]))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [2]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [1]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [4]),
	.datad(gnd),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [3]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 .lut_mask = 64'h0000000090900909;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N40
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N24
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder_combout  = ( \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N26
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N27
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout  = ( \IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N28
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N37
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N47
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N45
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8] & ( (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7] & 
// (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5] $ (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6]))) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8] & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7] & (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5] $ (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6]))) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [7]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [5]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [6]),
	.datad(gnd),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 .lut_mask = 64'h8282414182824141;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N10
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|memZ_addr_block_reg|A_plus_B_register|data_o [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N46
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|CNTRL|regRdAddrMemOut[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N0
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10] & ( 
// (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9] & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12] & 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10] & ( 
// (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9] & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12] & 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11] & ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10] & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9] & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12] & 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11] & ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10] & ( 
// (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9] & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12] & 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ))) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [9]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [12]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~1_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [11]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 .lut_mask = 64'h0020000200100001;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N49
dffeas \IPM|IPM_REG|regDataOut[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[3][0]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [37]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N48
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[2][2]~0 (
// Equation(s):
// \IPM|IPM_REG|regDataOut[2][2]~0_combout  = ( \IPM|IPM_REG|regConf [4] & ( !\IPM|IPM_REG|regConf [0] & ( (\IPM|IPM_REG|regConf [1] & (\IPM|IPM_REG|regConf [2] & \IPM|IPM_REG|regConf [3])) ) ) ) # ( !\IPM|IPM_REG|regConf [4] & ( !\IPM|IPM_REG|regConf [0] & 
// ( (!\IPM|IPM_REG|regConf [1] & (\IPM|IPM_REG|regConf [2] & !\IPM|IPM_REG|regConf [3])) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [1]),
	.datab(!\IPM|IPM_REG|regConf [2]),
	.datac(!\IPM|IPM_REG|regConf [3]),
	.datad(gnd),
	.datae(!\IPM|IPM_REG|regConf [4]),
	.dataf(!\IPM|IPM_REG|regConf [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][2]~0 .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[2][2]~0 .lut_mask = 64'h2020010100000000;
defparam \IPM|IPM_REG|regDataOut[2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y6_N49
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~9_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16] .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N14
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N0
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|CNTRL|setStatus (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout  = ( \IPM|IPM_REG|regConf [3] & ( \IPM|IPM_REG|regWRIP~q  & ( (!\IPM|IPM_REG|regConf [0] & (\IPM|IPM_REG|regConf [1] & (\IPM|IPM_REG|regConf [2] & \IPM|IPM_REG|regConf [4]))) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [0]),
	.datab(!\IPM|IPM_REG|regConf [1]),
	.datac(!\IPM|IPM_REG|regConf [2]),
	.datad(!\IPM|IPM_REG|regConf [4]),
	.datae(!\IPM|IPM_REG|regConf [3]),
	.dataf(!\IPM|IPM_REG|regWRIP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|CNTRL|setStatus .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|CNTRL|setStatus .lut_mask = 64'h0000000000000002;
defparam \IP_CONV|INTERFACE|AIP|CNTRL|setStatus .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N59
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][0]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N42
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux15~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux15~0_combout  = ( \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [0] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & 
// ((\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [29]) # (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [0] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & 
// ( (!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [29])) ) ) ) # ( \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [0] & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a16 
// ))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [0] & ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & ( (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a16  & 
// (!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & \IPM|IPM_REG|regDataOut[2][2]~0_combout )) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datac(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [29]),
	.datae(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux15~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux15~0 .lut_mask = 64'h04040707000C030F;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N44
dffeas \IPM|IPM_REG|regDataOut[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N2
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regInt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|STATUS|regInt~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regInt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regInt[0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regInt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N0
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|STATUS|regInt~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|STATUS|regInt~0_combout  = (!\IPM|IPM_REG|regDataIn[0][0]~q  & (((\IP_CONV|INTERFACE|AIP|STATUS|regInt [0]) # (\IP_CONV|CORE|FSM|done_o~q )))) # (\IPM|IPM_REG|regDataIn[0][0]~q  & (!\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout  & 
// ((\IP_CONV|INTERFACE|AIP|STATUS|regInt [0]) # (\IP_CONV|CORE|FSM|done_o~q ))))

	.dataa(!\IPM|IPM_REG|regDataIn[0][0]~q ),
	.datab(!\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.datac(!\IP_CONV|CORE|FSM|done_o~q ),
	.datad(!\IP_CONV|INTERFACE|AIP|STATUS|regInt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|STATUS|regInt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regInt~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regInt~0 .lut_mask = 64'h0EEE0EEE0EEE0EEE;
defparam \IP_CONV|INTERFACE|AIP|STATUS|regInt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N1
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regInt[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|STATUS|regInt~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regInt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regInt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regInt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N27
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N28
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N48
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux31~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux31~0_combout  = ( \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & 
// \IP_CONV|INTERFACE|AIP|STATUS|regInt[0]~DUPLICATE_q ) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & 
// ((\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & \IP_CONV|INTERFACE|AIP|STATUS|regInt[0]~DUPLICATE_q ) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|STATUS|regInt[0]~DUPLICATE_q ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux31~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux31~0 .lut_mask = 64'h0500111105551111;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N49
dffeas \IPM|IPM_REG|regDataOut[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N5
dffeas \IPM|IPM_REG|regSTIP (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regSTIP~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regSTIP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regSTIP .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regSTIP .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N14
dffeas \IP_CONV|CORE|FSM|state.S17~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|done_o~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|state.S17~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|state.S17~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|state.S17~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N51
cyclonev_lcell_comb \IP_CONV|CORE|FSM|WideOr5~0 (
// Equation(s):
// \IP_CONV|CORE|FSM|WideOr5~0_combout  = ( !\IP_CONV|CORE|FSM|done_o~q  & ( (!\IP_CONV|CORE|FSM|state.S17~DUPLICATE_q  & ((\IP_CONV|CORE|FSM|state.S1~q ) # (\IPM|IPM_REG|regSTIP~q ))) ) )

	.dataa(!\IPM|IPM_REG|regSTIP~q ),
	.datab(gnd),
	.datac(!\IP_CONV|CORE|FSM|state.S17~DUPLICATE_q ),
	.datad(!\IP_CONV|CORE|FSM|state.S1~q ),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|FSM|done_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|WideOr5~0 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|WideOr5~0 .lut_mask = 64'h50F050F000000000;
defparam \IP_CONV|CORE|FSM|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N6
cyclonev_lcell_comb \IP_CONV|CORE|FSM|WideOr5 (
// Equation(s):
// \IP_CONV|CORE|FSM|WideOr5~combout  = ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout  & ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( \IP_CONV|CORE|FSM|WideOr5~0_combout  ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout 
//  & ( \IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( (\IP_CONV|CORE|FSM|WideOr5~0_combout  & ((!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ) # (\IP_CONV|CORE|FSM|Selector8~0_combout ))) ) ) ) # ( 
// \IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout  & ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( (\IP_CONV|CORE|FSM|WideOr5~0_combout  & (((!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ) # 
// (\IP_CONV|CORE|comparator_I_sizeX|LessThan0~4_combout )) # (\IP_CONV|CORE|FSM|Selector8~0_combout ))) ) ) ) # ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout  & ( !\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout  & ( 
// (\IP_CONV|CORE|FSM|WideOr5~0_combout  & ((!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ) # (\IP_CONV|CORE|FSM|Selector8~0_combout ))) ) ) )

	.dataa(!\IP_CONV|CORE|FSM|WideOr5~0_combout ),
	.datab(!\IP_CONV|CORE|FSM|Selector8~0_combout ),
	.datac(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~4_combout ),
	.datad(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~2_combout ),
	.datae(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~0_combout ),
	.dataf(!\IP_CONV|CORE|comparator_I_sizeX|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|CORE|FSM|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|WideOr5 .extended_lut = "off";
defparam \IP_CONV|CORE|FSM|WideOr5 .lut_mask = 64'h5511551555115555;
defparam \IP_CONV|CORE|FSM|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N7
dffeas \IP_CONV|CORE|FSM|busy_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|FSM|WideOr5~combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|FSM|busy_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|FSM|busy_o .is_wysiwyg = "true";
defparam \IP_CONV|CORE|FSM|busy_o .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N28
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regStatus[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|FSM|busy_o~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regStatus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regStatus[0] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regStatus[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N16
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N48
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux23~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux23~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21] & ( 
// (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ) # (\IP_CONV|INTERFACE|AIP|STATUS|regStatus [0]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8  & ( 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) # 
// (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ((\IP_CONV|INTERFACE|AIP|STATUS|regStatus [0]))))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) # 
// (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ((\IP_CONV|INTERFACE|AIP|STATUS|regStatus [0]))))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21] & ( (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & \IP_CONV|INTERFACE|AIP|STATUS|regStatus [0])) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datac(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|STATUS|regStatus [0]),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux23~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux23~0 .lut_mask = 64'h0003080B04070C0F;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N49
dffeas \IPM|IPM_REG|regDataOut[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][0] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N12
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~2 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~2_combout  = ( \addressMCU[1]~input_o  & ( \addressMCU[0]~input_o  & ( \IPM|IPM_REG|regDataOut[3][0]~q  ) ) ) # ( !\addressMCU[1]~input_o  & ( \addressMCU[0]~input_o  & ( \IPM|IPM_REG|regDataOut[1][0]~q  ) ) ) # ( 
// \addressMCU[1]~input_o  & ( !\addressMCU[0]~input_o  & ( \IPM|IPM_REG|regDataOut[2][0]~q  ) ) ) # ( !\addressMCU[1]~input_o  & ( !\addressMCU[0]~input_o  & ( \IPM|IPM_REG|regDataOut[0][0]~q  ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[3][0]~q ),
	.datab(!\IPM|IPM_REG|regDataOut[2][0]~q ),
	.datac(!\IPM|IPM_REG|regDataOut[0][0]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[1][0]~q ),
	.datae(!\addressMCU[1]~input_o ),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~2 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[0]~2 .lut_mask = 64'h0F0F333300FF5555;
defparam \IPM|IPM_REG|dataMCUOut[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N51
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[0]~3 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[0]~3_combout  = ( \IPM|IPM_REG|regCtrl [0] & ( \IPM|IPM_REG|dataMCUOut[0]~2_combout  & ( ((\IPM|IPM_REG|regConf [0] & \IPM|IPM_REG|dataMCUOut[0]~1_combout )) # (\IPM|IPM_REG|dataMCUOut[0]~0_combout ) ) ) ) # ( !\IPM|IPM_REG|regCtrl 
// [0] & ( \IPM|IPM_REG|dataMCUOut[0]~2_combout  & ( (\IPM|IPM_REG|dataMCUOut[0]~1_combout  & ((\IPM|IPM_REG|dataMCUOut[0]~0_combout ) # (\IPM|IPM_REG|regConf [0]))) ) ) ) # ( \IPM|IPM_REG|regCtrl [0] & ( !\IPM|IPM_REG|dataMCUOut[0]~2_combout  & ( 
// (!\IPM|IPM_REG|dataMCUOut[0]~0_combout  & (\IPM|IPM_REG|regConf [0] & \IPM|IPM_REG|dataMCUOut[0]~1_combout )) # (\IPM|IPM_REG|dataMCUOut[0]~0_combout  & ((!\IPM|IPM_REG|dataMCUOut[0]~1_combout ))) ) ) ) # ( !\IPM|IPM_REG|regCtrl [0] & ( 
// !\IPM|IPM_REG|dataMCUOut[0]~2_combout  & ( (\IPM|IPM_REG|regConf [0] & (!\IPM|IPM_REG|dataMCUOut[0]~0_combout  & \IPM|IPM_REG|dataMCUOut[0]~1_combout )) ) ) )

	.dataa(!\IPM|IPM_REG|regConf [0]),
	.datab(gnd),
	.datac(!\IPM|IPM_REG|dataMCUOut[0]~0_combout ),
	.datad(!\IPM|IPM_REG|dataMCUOut[0]~1_combout ),
	.datae(!\IPM|IPM_REG|regCtrl [0]),
	.dataf(!\IPM|IPM_REG|dataMCUOut[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[0]~3 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[0]~3 .lut_mask = 64'h00500F50005F0F5F;
defparam \IPM|IPM_REG|dataMCUOut[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \rdMCU~input (
	.i(rdMCU),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdMCU~input_o ));
// synopsys translate_off
defparam \rdMCU~input .bus_hold = "false";
defparam \rdMCU~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y1_N24
cyclonev_lcell_comb \IPM|ipmMCUDataInout~8 (
// Equation(s):
// \IPM|ipmMCUDataInout~8_combout  = ( !\wrMCU~input_o  & ( \rdMCU~input_o  ) )

	.dataa(gnd),
	.datab(!\rdMCU~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrMCU~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|ipmMCUDataInout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|ipmMCUDataInout~8 .extended_lut = "off";
defparam \IPM|ipmMCUDataInout~8 .lut_mask = 64'h3333000033330000;
defparam \IPM|ipmMCUDataInout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N45
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][1]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][1]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \IPM|IPM_REG|regDataOut[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N16
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N46
dffeas \IPM|IPM_REG|regDataOut[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][1]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [22]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N6
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][1]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a1 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][1]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N30
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N31
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N7
dffeas \IPM|IPM_REG|regDataOut[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][1]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [14]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N44
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][1]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[1] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N51
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N52
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N54
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux14~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux14~0_combout  = ( \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a17  & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & 
// \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [1]) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a17  & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & 
// ((!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [30]))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a17  & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [1]) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a17  & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [30] & 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [1]),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [30]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux14~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux14~0 .lut_mask = 64'h0005111155051111;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N2
dffeas \IPM|IPM_REG|regDataOut[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|INTERFACE|AIP|MUX|Mux14~0_combout ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N30
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[3][1]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[3][1]~feeder_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a25  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][1]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y5_N17
dffeas \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_multiplier|Mult0~29_sumout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(!\IP_CONV|CORE|FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25]~DUPLICATE .is_wysiwyg = "true";
defparam \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y5_N43
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[25]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N32
dffeas \IPM|IPM_REG|regDataOut[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[3][1]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [38]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][1] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N18
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~4 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~4_combout  = ( \IPM|IPM_REG|regDataOut[2][1]~q  & ( \IPM|IPM_REG|regDataOut[3][1]~q  & ( ((!\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[0][1]~q ))) # (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][1]~q ))) # 
// (\addressMCU[1]~input_o ) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][1]~q  & ( \IPM|IPM_REG|regDataOut[3][1]~q  & ( (!\addressMCU[0]~input_o  & (((\IPM|IPM_REG|regDataOut[0][1]~q  & !\addressMCU[1]~input_o )))) # (\addressMCU[0]~input_o  & 
// (((\addressMCU[1]~input_o )) # (\IPM|IPM_REG|regDataOut[1][1]~q ))) ) ) ) # ( \IPM|IPM_REG|regDataOut[2][1]~q  & ( !\IPM|IPM_REG|regDataOut[3][1]~q  & ( (!\addressMCU[0]~input_o  & (((\addressMCU[1]~input_o ) # (\IPM|IPM_REG|regDataOut[0][1]~q )))) # 
// (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][1]~q  & ((!\addressMCU[1]~input_o )))) ) ) ) # ( !\IPM|IPM_REG|regDataOut[2][1]~q  & ( !\IPM|IPM_REG|regDataOut[3][1]~q  & ( (!\addressMCU[1]~input_o  & ((!\addressMCU[0]~input_o  & 
// ((\IPM|IPM_REG|regDataOut[0][1]~q ))) # (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][1]~q )))) ) ) )

	.dataa(!\addressMCU[0]~input_o ),
	.datab(!\IPM|IPM_REG|regDataOut[1][1]~q ),
	.datac(!\IPM|IPM_REG|regDataOut[0][1]~q ),
	.datad(!\addressMCU[1]~input_o ),
	.datae(!\IPM|IPM_REG|regDataOut[2][1]~q ),
	.dataf(!\IPM|IPM_REG|regDataOut[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~4 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[1]~4 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \IPM|IPM_REG|dataMCUOut[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N18
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[1]~5 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[1]~5_combout  = ( \IPM|IPM_REG|regCtrl [1] & ( \IPM|IPM_REG|regConf [1] & ( (!\IPM|IPM_REG|dataMCUOut[0]~1_combout  & ((\IPM|IPM_REG|dataMCUOut[0]~0_combout ))) # (\IPM|IPM_REG|dataMCUOut[0]~1_combout  & 
// ((!\IPM|IPM_REG|dataMCUOut[0]~0_combout ) # (\IPM|IPM_REG|dataMCUOut[1]~4_combout ))) ) ) ) # ( !\IPM|IPM_REG|regCtrl [1] & ( \IPM|IPM_REG|regConf [1] & ( (\IPM|IPM_REG|dataMCUOut[0]~1_combout  & ((!\IPM|IPM_REG|dataMCUOut[0]~0_combout ) # 
// (\IPM|IPM_REG|dataMCUOut[1]~4_combout ))) ) ) ) # ( \IPM|IPM_REG|regCtrl [1] & ( !\IPM|IPM_REG|regConf [1] & ( (\IPM|IPM_REG|dataMCUOut[0]~0_combout  & ((!\IPM|IPM_REG|dataMCUOut[0]~1_combout ) # (\IPM|IPM_REG|dataMCUOut[1]~4_combout ))) ) ) ) # ( 
// !\IPM|IPM_REG|regCtrl [1] & ( !\IPM|IPM_REG|regConf [1] & ( (\IPM|IPM_REG|dataMCUOut[0]~1_combout  & (\IPM|IPM_REG|dataMCUOut[1]~4_combout  & \IPM|IPM_REG|dataMCUOut[0]~0_combout )) ) ) )

	.dataa(!\IPM|IPM_REG|dataMCUOut[0]~1_combout ),
	.datab(!\IPM|IPM_REG|dataMCUOut[1]~4_combout ),
	.datac(gnd),
	.datad(!\IPM|IPM_REG|dataMCUOut[0]~0_combout ),
	.datae(!\IPM|IPM_REG|regCtrl [1]),
	.dataf(!\IPM|IPM_REG|regConf [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[1]~5 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[1]~5 .lut_mask = 64'h001100BB551155BB;
defparam \IPM|IPM_REG|dataMCUOut[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N42
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][2]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 

	.dataa(gnd),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a10 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \IPM|IPM_REG|regDataOut[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N0
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N1
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N43
dffeas \IPM|IPM_REG|regDataOut[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][2]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [23]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N46
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][2]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[2] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N24
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N25
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N12
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux13~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux13~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a18  & ( \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # 
// (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [2]) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a18  & ( \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # 
// (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [2]) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a18  & ( !\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # 
// ((!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [31])) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a18  & ( 
// !\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # ((\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [31] & \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [2]),
	.datab(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [31]),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux13~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux13~0 .lut_mask = 64'hCCCFFFCFDDDDDDDD;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N14
dffeas \IPM|IPM_REG|regDataOut[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N9
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[3][2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[3][2]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a26 

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a26 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[3][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \IPM|IPM_REG|regDataOut[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N55
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N11
dffeas \IPM|IPM_REG|regDataOut[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[3][2]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [39]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N33
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][2]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][2]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][2]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N7
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N35
dffeas \IPM|IPM_REG|regDataOut[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][2]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [15]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][2] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N3
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[2]~6 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[2]~6_combout  = ( \addressMCU[1]~input_o  & ( \addressMCU[0]~input_o  & ( \IPM|IPM_REG|regDataOut[3][2]~q  ) ) ) # ( !\addressMCU[1]~input_o  & ( \addressMCU[0]~input_o  & ( \IPM|IPM_REG|regDataOut[1][2]~q  ) ) ) # ( 
// \addressMCU[1]~input_o  & ( !\addressMCU[0]~input_o  & ( \IPM|IPM_REG|regDataOut[2][2]~q  ) ) ) # ( !\addressMCU[1]~input_o  & ( !\addressMCU[0]~input_o  & ( \IPM|IPM_REG|regDataOut[0][2]~q  ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[1][2]~q ),
	.datab(!\IPM|IPM_REG|regDataOut[2][2]~q ),
	.datac(!\IPM|IPM_REG|regDataOut[3][2]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[0][2]~q ),
	.datae(!\addressMCU[1]~input_o ),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[2]~6 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[2]~6 .lut_mask = 64'h00FF333355550F0F;
defparam \IPM|IPM_REG|dataMCUOut[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N0
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[2]~7 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[2]~7_combout  = ( \IPM|IPM_REG|regCtrl [2] & ( (!\IPM|IPM_REG|dataMCUOut[0]~1_combout  & (((\IPM|IPM_REG|dataMCUOut[0]~0_combout )))) # (\IPM|IPM_REG|dataMCUOut[0]~1_combout  & ((!\IPM|IPM_REG|dataMCUOut[0]~0_combout  & 
// ((\IPM|IPM_REG|regConf [2]))) # (\IPM|IPM_REG|dataMCUOut[0]~0_combout  & (\IPM|IPM_REG|dataMCUOut[2]~6_combout )))) ) ) # ( !\IPM|IPM_REG|regCtrl [2] & ( (\IPM|IPM_REG|dataMCUOut[0]~1_combout  & ((!\IPM|IPM_REG|dataMCUOut[0]~0_combout  & 
// ((\IPM|IPM_REG|regConf [2]))) # (\IPM|IPM_REG|dataMCUOut[0]~0_combout  & (\IPM|IPM_REG|dataMCUOut[2]~6_combout )))) ) )

	.dataa(!\IPM|IPM_REG|dataMCUOut[2]~6_combout ),
	.datab(!\IPM|IPM_REG|regConf [2]),
	.datac(!\IPM|IPM_REG|dataMCUOut[0]~1_combout ),
	.datad(!\IPM|IPM_REG|dataMCUOut[0]~0_combout ),
	.datae(!\IPM|IPM_REG|regCtrl [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[2]~7 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[2]~7 .lut_mask = 64'h030503F5030503F5;
defparam \IPM|IPM_REG|dataMCUOut[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N27
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~10 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~10_combout  = ( \addressMCU[2]~input_o  & ( (!\addressMCU[0]~input_o  & (!\addressMCU[3]~input_o  & !\addressMCU[1]~input_o )) ) ) # ( !\addressMCU[2]~input_o  & ( (!\addressMCU[3]~input_o  & ((!\addressMCU[1]~input_o ) # 
// (\addressMCU[0]~input_o ))) ) )

	.dataa(!\addressMCU[0]~input_o ),
	.datab(gnd),
	.datac(!\addressMCU[3]~input_o ),
	.datad(!\addressMCU[1]~input_o ),
	.datae(gnd),
	.dataf(!\addressMCU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~10 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[3]~10 .lut_mask = 64'hF050F050A000A000;
defparam \IPM|IPM_REG|dataMCUOut[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N36
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~9 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~9_combout  = (!\addressMCU[3]~input_o  & (!\addressMCU[0]~input_o  & (!\addressMCU[2]~input_o  $ (!\addressMCU[1]~input_o ))))

	.dataa(!\addressMCU[3]~input_o ),
	.datab(!\addressMCU[2]~input_o ),
	.datac(!\addressMCU[0]~input_o ),
	.datad(!\addressMCU[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~9 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[3]~9 .lut_mask = 64'h2080208020802080;
defparam \IPM|IPM_REG|dataMCUOut[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N25
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][3]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[3] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y6_N13
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N36
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux12~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux12~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [32] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a19  & ( 
// (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ) # (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [3]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [32] & ( 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a19  & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & 
// ((!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ))) # (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [3])))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [32] 
// & ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a19  & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & 
// ((\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ))) # (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [3])))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [32] 
// & ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a19  & ( (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [3] & (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & \IPM|IPM_REG|regDataOut[2][2]~0_combout )) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [3]),
	.datab(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datac(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [32]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux12~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux12~0 .lut_mask = 64'h0101010D0D010D0D;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N37
dffeas \IPM|IPM_REG|regDataOut[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N0
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[3][3]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[3][3]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a27 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][3]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[3][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N48
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N49
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N2
dffeas \IPM|IPM_REG|regDataOut[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[3][3]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [40]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N3
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][3]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][3]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][3]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N58
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N5
dffeas \IPM|IPM_REG|regDataOut[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][3]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [24]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N19
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N30
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux28~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux28~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16] & ( (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & 
// ((\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 )))) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16] & ( 
// (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3  & !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout 
// ))) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux28~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux28~0 .lut_mask = 64'hAEAAAEAAAEEEAEEE;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N32
dffeas \IPM|IPM_REG|regDataOut[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][3] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N18
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~8 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~8_combout  = ( \IPM|IPM_REG|regDataOut[0][3]~q  & ( (!\addressMCU[1]~input_o  & ((!\addressMCU[0]~input_o ) # ((\IPM|IPM_REG|regDataOut[1][3]~q )))) # (\addressMCU[1]~input_o  & (((\IPM|IPM_REG|regDataOut[3][3]~q )))) ) ) # ( 
// !\IPM|IPM_REG|regDataOut[0][3]~q  & ( (!\addressMCU[1]~input_o  & (\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[1][3]~q )))) # (\addressMCU[1]~input_o  & (((\IPM|IPM_REG|regDataOut[3][3]~q )))) ) )

	.dataa(!\addressMCU[0]~input_o ),
	.datab(!\addressMCU[1]~input_o ),
	.datac(!\IPM|IPM_REG|regDataOut[3][3]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[1][3]~q ),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataOut[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~8 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[3]~8 .lut_mask = 64'h034703478BCF8BCF;
defparam \IPM|IPM_REG|dataMCUOut[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N54
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[3]~11 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[3]~11_combout  = ( \IPM|IPM_REG|dataMCUOut[3]~8_combout  & ( (!\IPM|IPM_REG|dataMCUOut[3]~10_combout  & (\IPM|IPM_REG|dataMCUOut[3]~9_combout  & (\IPM|IPM_REG|regDataOut[2][3]~q ))) # (\IPM|IPM_REG|dataMCUOut[3]~10_combout  & 
// ((!\IPM|IPM_REG|dataMCUOut[3]~9_combout ) # ((\IPM|IPM_REG|regConf [3])))) ) ) # ( !\IPM|IPM_REG|dataMCUOut[3]~8_combout  & ( (\IPM|IPM_REG|dataMCUOut[3]~9_combout  & ((!\IPM|IPM_REG|dataMCUOut[3]~10_combout  & (\IPM|IPM_REG|regDataOut[2][3]~q )) # 
// (\IPM|IPM_REG|dataMCUOut[3]~10_combout  & ((\IPM|IPM_REG|regConf [3]))))) ) )

	.dataa(!\IPM|IPM_REG|dataMCUOut[3]~10_combout ),
	.datab(!\IPM|IPM_REG|dataMCUOut[3]~9_combout ),
	.datac(!\IPM|IPM_REG|regDataOut[2][3]~q ),
	.datad(!\IPM|IPM_REG|regConf [3]),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|dataMCUOut[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[3]~11 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[3]~11 .lut_mask = 64'h0213021346574657;
defparam \IPM|IPM_REG|dataMCUOut[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N28
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][4]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[4] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N22
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N42
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux11~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux11~0_combout  = ( \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [4] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [33] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & 
// (((\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a20 ) # (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout )) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ))) ) ) ) # ( 
// !\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [4] & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [33] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & (!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & 
// ((\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a20 ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [4] & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [33] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & (((!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a20 )) # (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [4] & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [33] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & (!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a20 ))) ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [4]),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux11~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux11~0 .lut_mask = 64'h0040054510501555;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N43
dffeas \IPM|IPM_REG|regDataOut[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N39
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][4]~feeder_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N18
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N19
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N41
dffeas \IPM|IPM_REG|regDataOut[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][4]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [25]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N6
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][4]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N4
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N7
dffeas \IPM|IPM_REG|regDataOut[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][4]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [17]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N33
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[3][4]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[3][4]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a28 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][4]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[3][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N52
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N35
dffeas \IPM|IPM_REG|regDataOut[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[3][4]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [41]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][4] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N9
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[4]~12 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[4]~12_combout  = ( \IPM|IPM_REG|regDataOut[3][4]~q  & ( ((!\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[0][4]~q ))) # (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][4]~q ))) # (\addressMCU[1]~input_o ) ) ) # ( 
// !\IPM|IPM_REG|regDataOut[3][4]~q  & ( (!\addressMCU[1]~input_o  & ((!\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[0][4]~q ))) # (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][4]~q )))) ) )

	.dataa(!\addressMCU[0]~input_o ),
	.datab(!\IPM|IPM_REG|regDataOut[1][4]~q ),
	.datac(!\addressMCU[1]~input_o ),
	.datad(!\IPM|IPM_REG|regDataOut[0][4]~q ),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|regDataOut[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[4]~12 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[4]~12 .lut_mask = 64'h10B010B01FBF1FBF;
defparam \IPM|IPM_REG|dataMCUOut[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N57
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[4]~13 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[4]~13_combout  = ( \IPM|IPM_REG|dataMCUOut[4]~12_combout  & ( (!\IPM|IPM_REG|dataMCUOut[3]~10_combout  & (\IPM|IPM_REG|dataMCUOut[3]~9_combout  & ((\IPM|IPM_REG|regDataOut[2][4]~q )))) # (\IPM|IPM_REG|dataMCUOut[3]~10_combout  & 
// ((!\IPM|IPM_REG|dataMCUOut[3]~9_combout ) # ((\IPM|IPM_REG|regConf [4])))) ) ) # ( !\IPM|IPM_REG|dataMCUOut[4]~12_combout  & ( (\IPM|IPM_REG|dataMCUOut[3]~9_combout  & ((!\IPM|IPM_REG|dataMCUOut[3]~10_combout  & ((\IPM|IPM_REG|regDataOut[2][4]~q ))) # 
// (\IPM|IPM_REG|dataMCUOut[3]~10_combout  & (\IPM|IPM_REG|regConf [4])))) ) )

	.dataa(!\IPM|IPM_REG|dataMCUOut[3]~10_combout ),
	.datab(!\IPM|IPM_REG|dataMCUOut[3]~9_combout ),
	.datac(!\IPM|IPM_REG|regConf [4]),
	.datad(!\IPM|IPM_REG|regDataOut[2][4]~q ),
	.datae(gnd),
	.dataf(!\IPM|IPM_REG|dataMCUOut[4]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[4]~13 .extended_lut = "off";
defparam \IPM|IPM_REG|dataMCUOut[4]~13 .lut_mask = 64'h0123012345674567;
defparam \IPM|IPM_REG|dataMCUOut[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N30
cyclonev_lcell_comb \IPM|IPM_REG|LessThan1~0 (
// Equation(s):
// \IPM|IPM_REG|LessThan1~0_combout  = ( \addressMCU[2]~input_o  ) # ( !\addressMCU[2]~input_o  & ( \addressMCU[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\addressMCU[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addressMCU[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|LessThan1~0 .extended_lut = "off";
defparam \IPM|IPM_REG|LessThan1~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \IPM|IPM_REG|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N3
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[3][5]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[3][5]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a29 

	.dataa(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a29 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][5]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[3][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \IPM|IPM_REG|regDataOut[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N33
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N34
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N4
dffeas \IPM|IPM_REG|regDataOut[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[3][5]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [42]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N20
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][5]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[5] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N36
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N37
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N18
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux10~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux10~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a21  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [34] & ( 
// (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ) # (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [5]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a21  & ( 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [34] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) # 
// (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ((\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [5]))))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a21  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [34] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) # 
// (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ((\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [5]))))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a21  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [34] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [5] & \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout )) ) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [5]),
	.datad(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux10~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux10~0 .lut_mask = 64'h0005440511055505;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N20
dffeas \IPM|IPM_REG|regDataOut[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N6
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][5]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][5]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][5]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N56
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N8
dffeas \IPM|IPM_REG|regDataOut[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][5]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [26]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N0
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][5]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][5]~feeder_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][5]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N39
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N40
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N2
dffeas \IPM|IPM_REG|regDataOut[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][5]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [18]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][5] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N54
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[5]~22 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[5]~22_combout  = ( !\addressMCU[1]~input_o  & ( (!\IPM|IPM_REG|LessThan1~0_combout  & (((!\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[0][5]~q )) # (\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[1][5]~q )))))) ) ) # ( 
// \addressMCU[1]~input_o  & ( (!\IPM|IPM_REG|LessThan1~0_combout  & (((!\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[2][5]~q ))) # (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[3][5]~q ))))) ) )

	.dataa(!\IPM|IPM_REG|LessThan1~0_combout ),
	.datab(!\IPM|IPM_REG|regDataOut[3][5]~q ),
	.datac(!\IPM|IPM_REG|regDataOut[2][5]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[1][5]~q ),
	.datae(!\addressMCU[1]~input_o ),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(!\IPM|IPM_REG|regDataOut[0][5]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[5]~22 .extended_lut = "on";
defparam \IPM|IPM_REG|dataMCUOut[5]~22 .lut_mask = 64'h0A0A0A0A00AA2222;
defparam \IPM|IPM_REG|dataMCUOut[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N22
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][6]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[6] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N45
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N46
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N12
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux9~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux9~0_combout  = ( \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [35] & ( (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [6] & 
// \IPM|IPM_REG|regDataOut[2][2]~0_combout ) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [35] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & 
// ((\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a22 ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [35] & ( (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [6] & \IPM|IPM_REG|regDataOut[2][2]~0_combout ) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [35] & ( (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a22  & 
// \IPM|IPM_REG|regDataOut[2][2]~0_combout )) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [6]),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux9~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux9~0 .lut_mask = 64'h000C0055003F0055;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N14
dffeas \IPM|IPM_REG|regDataOut[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N9
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N11
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N33
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux1~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux1~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a30  & ( (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & 
// ((!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [43])))) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a30  & ( 
// (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [43]))) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [43]),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux1~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux1~0 .lut_mask = 64'hAAAEAAAEEAEEEAEE;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N35
dffeas \IPM|IPM_REG|regDataOut[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N30
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][6]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][6]~feeder_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][6]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N42
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N43
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N32
dffeas \IPM|IPM_REG|regDataOut[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][6]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [19]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N9
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[1][6]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[1][6]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][6]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N26
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N10
dffeas \IPM|IPM_REG|regDataOut[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[1][6]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [27]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][6] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N24
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[6]~18 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[6]~18_combout  = ( !\addressMCU[1]~input_o  & ( ((!\IPM|IPM_REG|LessThan1~0_combout  & ((!\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[0][6]~q ))) # (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][6]~q ))))) ) ) # ( 
// \addressMCU[1]~input_o  & ( ((!\IPM|IPM_REG|LessThan1~0_combout  & ((!\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[2][6]~q )) # (\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[3][6]~q )))))) ) )

	.dataa(!\addressMCU[0]~input_o ),
	.datab(!\IPM|IPM_REG|regDataOut[2][6]~q ),
	.datac(!\IPM|IPM_REG|regDataOut[3][6]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[0][6]~q ),
	.datae(!\addressMCU[1]~input_o ),
	.dataf(!\IPM|IPM_REG|LessThan1~0_combout ),
	.datag(!\IPM|IPM_REG|regDataOut[1][6]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[6]~18 .extended_lut = "on";
defparam \IPM|IPM_REG|dataMCUOut[6]~18 .lut_mask = 64'h05AF272700000000;
defparam \IPM|IPM_REG|dataMCUOut[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N55
dffeas \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IPM|IPM_REG|regDataIn[2][7]~q ),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IP_CONV|INTERFACE|AIP|CNTRL|setStatus~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[7] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N30
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N31
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N54
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux8~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux8~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a23  & ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [36] & ( 
// (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ) # (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [7]))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a23  & ( 
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [36] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) # 
// (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ((\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [7]))))) ) ) ) # ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a23  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [36] & ( (\IPM|IPM_REG|regDataOut[2][2]~0_combout  & ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout )) # 
// (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & ((\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [7]))))) ) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a23  & ( 
// !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [36] & ( (\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [7] & \IPM|IPM_REG|regDataOut[2][2]~0_combout )) ) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datac(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [7]),
	.datad(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datae(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux8~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux8~0 .lut_mask = 64'h0005008D002700AF;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N56
dffeas \IPM|IPM_REG|regDataOut[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[2][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N24
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[3][7]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[3][7]~feeder_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a31  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][7]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[3][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IPM|IPM_REG|regDataOut[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N24
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N25
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N26
dffeas \IPM|IPM_REG|regDataOut[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[3][7]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [44]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[3][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N27
cyclonev_lcell_comb \IPM|IPM_REG|regDataOut[0][7]~feeder (
// Equation(s):
// \IPM|IPM_REG|regDataOut[0][7]~feeder_combout  = \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a7 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|regDataOut[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][7]~feeder .extended_lut = "off";
defparam \IPM|IPM_REG|regDataOut[0][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \IPM|IPM_REG|regDataOut[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N38
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N28
dffeas \IPM|IPM_REG|regDataOut[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IPM|IPM_REG|regDataOut[0][7]~feeder_combout ),
	.asdata(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [20]),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.sload(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[0][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N6
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder_combout  = ( \IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IP_CONV|CORE|dataZ_block_reg|conv_dataZ_register|data_o [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N7
dffeas \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N51
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|MUX|Mux16~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|MUX|Mux16~0_combout  = ( \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15  & ( (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & 
// ((!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ) # (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28])))) ) ) # ( !\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15  & ( 
// (!\IPM|IPM_REG|regDataOut[2][2]~0_combout ) # ((!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout  & (\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout  & \IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28]))) ) )

	.dataa(!\IP_CONV|INTERFACE|AIP|CNTRL|Equal6~0_combout ),
	.datab(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure~2_combout ),
	.datac(!\IPM|IPM_REG|regDataOut[2][2]~0_combout ),
	.datad(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0_bypass [28]),
	.datae(gnd),
	.dataf(!\IP_CONV|INTERFACE|AIP|MEMOUT[0].MEMOUT|RAM_Structure_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|MUX|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux16~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux16~0 .lut_mask = 64'hF0F2F0F2F8FAF8FA;
defparam \IP_CONV|INTERFACE|AIP|MUX|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N52
dffeas \IPM|IPM_REG|regDataOut[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\IP_CONV|INTERFACE|AIP|MUX|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(!\wireReset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IPM|IPM_REG|regRDIP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IPM|IPM_REG|regDataOut[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \IPM|IPM_REG|regDataOut[1][7] .is_wysiwyg = "true";
defparam \IPM|IPM_REG|regDataOut[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N36
cyclonev_lcell_comb \IPM|IPM_REG|dataMCUOut[7]~14 (
// Equation(s):
// \IPM|IPM_REG|dataMCUOut[7]~14_combout  = ( !\addressMCU[1]~input_o  & ( ((!\IPM|IPM_REG|LessThan1~0_combout  & ((!\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[0][7]~q ))) # (\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[1][7]~q ))))) ) ) # ( 
// \addressMCU[1]~input_o  & ( (!\IPM|IPM_REG|LessThan1~0_combout  & (((!\addressMCU[0]~input_o  & (\IPM|IPM_REG|regDataOut[2][7]~q )) # (\addressMCU[0]~input_o  & ((\IPM|IPM_REG|regDataOut[3][7]~q )))))) ) )

	.dataa(!\IPM|IPM_REG|regDataOut[2][7]~q ),
	.datab(!\IPM|IPM_REG|LessThan1~0_combout ),
	.datac(!\IPM|IPM_REG|regDataOut[3][7]~q ),
	.datad(!\IPM|IPM_REG|regDataOut[0][7]~q ),
	.datae(!\addressMCU[1]~input_o ),
	.dataf(!\addressMCU[0]~input_o ),
	.datag(!\IPM|IPM_REG|regDataOut[1][7]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IPM|IPM_REG|dataMCUOut[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IPM|IPM_REG|dataMCUOut[7]~14 .extended_lut = "on";
defparam \IPM|IPM_REG|dataMCUOut[7]~14 .lut_mask = 64'h00CC44440C0C0C0C;
defparam \IPM|IPM_REG|dataMCUOut[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N39
cyclonev_lcell_comb \IP_CONV|INTERFACE|AIP|STATUS|intReq~0 (
// Equation(s):
// \IP_CONV|INTERFACE|AIP|STATUS|intReq~0_combout  = ( \IP_CONV|INTERFACE|AIP|STATUS|regInt [0] & ( \IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IP_CONV|INTERFACE|AIP|STATUS|regMaskInt [0]),
	.datad(gnd),
	.datae(!\IP_CONV|INTERFACE|AIP|STATUS|regInt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IP_CONV|INTERFACE|AIP|STATUS|intReq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IP_CONV|INTERFACE|AIP|STATUS|intReq~0 .extended_lut = "off";
defparam \IP_CONV|INTERFACE|AIP|STATUS|intReq~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \IP_CONV|INTERFACE|AIP|STATUS|intReq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
