###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        55888   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        47360   # Number of read row buffer hits
num_read_cmds                  =        55888   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         8539   # Number of ACT commands
num_pre_cmds                   =         8530   # Number of PRE commands
num_ondemand_pres              =         1509   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6468115   # Cyles of rank active rank.0
rank_active_cycles.1           =      5979253   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3531885   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4020747   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        49340   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          155   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           18   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            7   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            8   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6329   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        31763   # Read request latency (cycles)
read_latency[40-59]            =        12350   # Read request latency (cycles)
read_latency[60-79]            =         3363   # Read request latency (cycles)
read_latency[80-99]            =         1024   # Read request latency (cycles)
read_latency[100-119]          =         1021   # Read request latency (cycles)
read_latency[120-139]          =          773   # Read request latency (cycles)
read_latency[140-159]          =          433   # Read request latency (cycles)
read_latency[160-179]          =          447   # Read request latency (cycles)
read_latency[180-199]          =          381   # Read request latency (cycles)
read_latency[200-]             =         4333   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   2.2534e+08   # Read energy
act_energy                     =  2.33627e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.6953e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.92996e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   4.0361e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.73105e+09   # Active standby energy rank.1
average_read_latency           =      72.1338   # Average read request latency (cycles)
average_interarrival           =      178.926   # Average request interarrival latency (cycles)
total_energy                   =  1.23458e+10   # Total energy (pJ)
average_power                  =      1234.58   # Average power (mW)
average_bandwidth              =     0.476911   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        55674   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        48324   # Number of read row buffer hits
num_read_cmds                  =        55674   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         7356   # Number of ACT commands
num_pre_cmds                   =         7345   # Number of PRE commands
num_ondemand_pres              =          312   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6158039   # Cyles of rank active rank.0
rank_active_cycles.1           =      6156564   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3841961   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3843436   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        49089   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          213   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           46   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           15   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           10   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6269   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        33022   # Read request latency (cycles)
read_latency[40-59]            =        13224   # Read request latency (cycles)
read_latency[60-79]            =         3106   # Read request latency (cycles)
read_latency[80-99]            =         1155   # Read request latency (cycles)
read_latency[100-119]          =          737   # Read request latency (cycles)
read_latency[120-139]          =          505   # Read request latency (cycles)
read_latency[140-159]          =          421   # Read request latency (cycles)
read_latency[160-179]          =          416   # Read request latency (cycles)
read_latency[180-199]          =          372   # Read request latency (cycles)
read_latency[200-]             =         2716   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.24478e+08   # Read energy
act_energy                     =   2.0126e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.84414e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.84485e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.84262e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.8417e+09   # Active standby energy rank.1
average_read_latency           =      58.6681   # Average read request latency (cycles)
average_interarrival           =      179.614   # Average request interarrival latency (cycles)
total_energy                   =  1.23226e+10   # Total energy (pJ)
average_power                  =      1232.26   # Average power (mW)
average_bandwidth              =     0.475085   # Average bandwidth
