# nescore
## Introduction
Nescore is a 32-bit RISC-V core designed in System Verilog language aiming ASIC flow. This repository contains the Nescore design RTL.
- RV32M
- 5 stages / single-issue / in-order pipeline
