{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653207874400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653207874415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 13:54:34 2022 " "Processing started: Sun May 22 13:54:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653207874415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207874415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_fsm -c router_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_fsm -c router_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207874415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653207875025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653207875025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t rahul/advanced vlsi design and verification/project/fsm/rtl/router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/t rahul/advanced vlsi design and verification/project/fsm/rtl/router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653207885405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_fsm " "Elaborating entity \"router_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "router_fsm.v(19) " "Verilog HDL Event Control error at router_fsm.v(19): mixed single- and double-edge expressions are not supported" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 19 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in router_fsm.v(24) " "Verilog HDL Always Construct warning at router_fsm.v(24): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soft_reset_0 router_fsm.v(24) " "Verilog HDL Always Construct warning at router_fsm.v(24): variable \"soft_reset_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in router_fsm.v(25) " "Verilog HDL Always Construct warning at router_fsm.v(25): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soft_reset_1 router_fsm.v(25) " "Verilog HDL Always Construct warning at router_fsm.v(25): variable \"soft_reset_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in router_fsm.v(26) " "Verilog HDL Always Construct warning at router_fsm.v(26): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "soft_reset_2 router_fsm.v(26) " "Verilog HDL Always Construct warning at router_fsm.v(26): variable \"soft_reset_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state router_fsm.v(29) " "Verilog HDL Always Construct warning at router_fsm.v(29): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state router_fsm.v(33) " "Verilog HDL Always Construct warning at router_fsm.v(33): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CPE router_fsm.v(33) " "Inferred latch for \"next_state.CPE\" at router_fsm.v(33)" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WTE router_fsm.v(33) " "Inferred latch for \"next_state.WTE\" at router_fsm.v(33)" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LAF router_fsm.v(33) " "Inferred latch for \"next_state.LAF\" at router_fsm.v(33)" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.FFS router_fsm.v(33) " "Inferred latch for \"next_state.FFS\" at router_fsm.v(33)" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LP router_fsm.v(33) " "Inferred latch for \"next_state.LP\" at router_fsm.v(33)" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LD router_fsm.v(33) " "Inferred latch for \"next_state.LD\" at router_fsm.v(33)" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LFD router_fsm.v(33) " "Inferred latch for \"next_state.LFD\" at router_fsm.v(33)" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DA router_fsm.v(33) " "Inferred latch for \"next_state.DA\" at router_fsm.v(33)" {  } { { "../rtl/router_fsm.v" "" { Text "C:/Users/T Rahul/Advanced VLSI Design and Verification/project/fsm/rtl/router_fsm.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885436 "|router_fsm"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653207885451 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653207885486 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 22 13:54:45 2022 " "Processing ended: Sun May 22 13:54:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653207885486 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653207885486 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653207885486 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207885486 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653207886124 ""}
