module sr_latch (
    input  logic S,
    input  logic R,
    output logic Q,
    output logic Qn
);
    always_comb begin
        case ({S, R})
            2'b00: ;           // No change
            2'b01: Q = 0;
            2'b10: Q = 1;
            2'b11: Q = 1'bx;   // Invalid state
        endcase
        Qn = ~Q;
    end
endmodule

