INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/ALU_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/AND_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/Instruction_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/Mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module Mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/Mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux2' [E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/Mux2.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/PCplus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCplus4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/REg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/RISCV_SingleCycle/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UoM/Sem05/DSD/Project/Project-repo/riscv-processor-dsd-project/riscV_ss_versionR/project_1/project_1.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
