// Seed: 426500600
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1 & 1;
  module_2();
  always @(id_2#(1'b0)) begin
    id_1 = id_2;
  end
endmodule
program module_1;
  assign id_23 = 1;
  module_0(
      id_23, id_23
  );
  assign id_20[1] = "";
endprogram : id_26
module module_2;
  id_2(
      .id_0(1), .id_1(id_1)
  );
  always @(posedge id_1 == (1)) if (id_1) id_1 <= 1;
endmodule
