# Generated by Yosys 0.58+84 (git sha1 f5c9e122d, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
autoidx 477
attribute \src "dom_and.v:20.1-47.10"
attribute \top 1
module \dom_and
  attribute \src "dom_and.v:34.11-34.15"
  wire \n_13
  attribute \src "dom_and.v:32.11-32.15"
  wire \n_11
  attribute \src "dom_and.v:9.16-9.17"
  attribute \hdlname "mux_FFxDP_78_15 z"
  wire width 4 \mux_FFxDP_78_15.z
  attribute \src "dom_and.v:8.21-8.25"
  attribute \hdlname "mux_FFxDP_78_15 in_1"
  wire width 4 \mux_FFxDP_78_15.in_1
  attribute \src "dom_and.v:8.15-8.19"
  attribute \hdlname "mux_FFxDP_78_15 in_0"
  wire width 4 \mux_FFxDP_78_15.in_0
  attribute \src "dom_and.v:89.10-89.11"
  attribute \hdlname "mux_FFxDP_78_15 g4 z"
  wire \mux_FFxDP_78_15.g4.z
  attribute \src "dom_and.v:92.12-92.15"
  attribute \hdlname "mux_FFxDP_78_15 g4 w_1"
  wire \mux_FFxDP_78_15.g4.w_1
  attribute \src "dom_and.v:91.12-91.15"
  attribute \hdlname "mux_FFxDP_78_15 g4 w_0"
  wire \mux_FFxDP_78_15.g4.w_0
  attribute \src "dom_and.v:91.17-91.25"
  attribute \hdlname "mux_FFxDP_78_15 g4 inv_sel0"
  wire \mux_FFxDP_78_15.g4.inv_sel0
  attribute \src "dom_and.v:88.22-88.27"
  attribute \hdlname "mux_FFxDP_78_15 g4 data1"
  wire \mux_FFxDP_78_15.g4.data1
  attribute \src "dom_and.v:88.15-88.20"
  attribute \hdlname "mux_FFxDP_78_15 g4 data0"
  wire \mux_FFxDP_78_15.g4.data0
  attribute \src "dom_and.v:89.10-89.11"
  attribute \hdlname "mux_FFxDP_78_15 g3 z"
  wire \mux_FFxDP_78_15.g3.z
  attribute \src "dom_and.v:92.12-92.15"
  attribute \hdlname "mux_FFxDP_78_15 g3 w_1"
  wire \mux_FFxDP_78_15.g3.w_1
  attribute \src "dom_and.v:91.12-91.15"
  attribute \hdlname "mux_FFxDP_78_15 g3 w_0"
  wire \mux_FFxDP_78_15.g3.w_0
  attribute \src "dom_and.v:91.17-91.25"
  attribute \hdlname "mux_FFxDP_78_15 g3 inv_sel0"
  wire \mux_FFxDP_78_15.g3.inv_sel0
  attribute \src "dom_and.v:88.22-88.27"
  attribute \hdlname "mux_FFxDP_78_15 g3 data1"
  wire \mux_FFxDP_78_15.g3.data1
  attribute \src "dom_and.v:88.15-88.20"
  attribute \hdlname "mux_FFxDP_78_15 g3 data0"
  wire \mux_FFxDP_78_15.g3.data0
  attribute \src "dom_and.v:89.10-89.11"
  attribute \hdlname "mux_FFxDP_78_15 g2 z"
  wire \mux_FFxDP_78_15.g2.z
  attribute \src "dom_and.v:92.12-92.15"
  attribute \hdlname "mux_FFxDP_78_15 g2 w_1"
  wire \mux_FFxDP_78_15.g2.w_1
  attribute \src "dom_and.v:91.12-91.15"
  attribute \hdlname "mux_FFxDP_78_15 g2 w_0"
  wire \mux_FFxDP_78_15.g2.w_0
  attribute \src "dom_and.v:91.17-91.25"
  attribute \hdlname "mux_FFxDP_78_15 g2 inv_sel0"
  wire \mux_FFxDP_78_15.g2.inv_sel0
  attribute \src "dom_and.v:88.22-88.27"
  attribute \hdlname "mux_FFxDP_78_15 g2 data1"
  wire \mux_FFxDP_78_15.g2.data1
  attribute \src "dom_and.v:88.15-88.20"
  attribute \hdlname "mux_FFxDP_78_15 g2 data0"
  wire \mux_FFxDP_78_15.g2.data0
  attribute \src "dom_and.v:89.10-89.11"
  attribute \hdlname "mux_FFxDP_78_15 g1 z"
  wire \mux_FFxDP_78_15.g1.z
  attribute \src "dom_and.v:92.12-92.15"
  attribute \hdlname "mux_FFxDP_78_15 g1 w_1"
  wire \mux_FFxDP_78_15.g1.w_1
  attribute \src "dom_and.v:91.12-91.15"
  attribute \hdlname "mux_FFxDP_78_15 g1 w_0"
  wire \mux_FFxDP_78_15.g1.w_0
  attribute \src "dom_and.v:91.17-91.25"
  attribute \hdlname "mux_FFxDP_78_15 g1 inv_sel0"
  wire \mux_FFxDP_78_15.g1.inv_sel0
  attribute \src "dom_and.v:88.22-88.27"
  attribute \hdlname "mux_FFxDP_78_15 g1 data1"
  wire \mux_FFxDP_78_15.g1.data1
  attribute \src "dom_and.v:88.15-88.20"
  attribute \hdlname "mux_FFxDP_78_15 g1 data0"
  wire \mux_FFxDP_78_15.g1.data0
  attribute \src "dom_and.v:23.15-23.19"
  attribute \single_bit_vector 1
  wire input 5 \ZxDI
  attribute \src "dom_and.v:22.21-22.25"
  wire width 2 input 4 \YxDI
  attribute \src "dom_and.v:22.15-22.19"
  wire width 2 input 3 \XxDI
  attribute \src "dom_and.v:29.11-29.23"
  wire \Xi_mul_Yj_37
  attribute \src "dom_and.v:28.11-28.24"
  wire \Xi_mul_Yj[3]
  attribute \src "dom_and.v:31.11-31.24"
  wire \Xi_mul_Yj[0]
  attribute \src "dom_and.v:30.11-30.20"
  wire \Xi_mul_Yj
  attribute \src "dom_and.v:21.17-21.23"
  wire input 2 \RstxBI
  attribute \src "dom_and.v:24.16-24.20"
  wire width 2 output 6 \QxDO
  attribute \src "dom_and.v:52.35-52.38"
  attribute \hdlname "FFxDP_reg[3] srl"
  wire \FFxDP_reg[3].srl
  attribute \src "dom_and.v:52.40-52.43"
  attribute \hdlname "FFxDP_reg[3] srd"
  wire \FFxDP_reg[3].srd
  attribute \src "dom_and.v:52.17-52.21"
  attribute \hdlname "FFxDP_reg[3] sena"
  wire \FFxDP_reg[3].sena
  attribute \src "dom_and.v:52.14-52.15"
  attribute \hdlname "FFxDP_reg[3] d"
  wire \FFxDP_reg[3].d
  attribute \src "dom_and.v:52.9-52.12"
  attribute \hdlname "FFxDP_reg[3] clk"
  wire \FFxDP_reg[3].clk
  attribute \src "dom_and.v:52.29-52.33"
  attribute \hdlname "FFxDP_reg[3] apre"
  wire \FFxDP_reg[3].apre
  attribute \src "dom_and.v:52.35-52.38"
  attribute \hdlname "FFxDP_reg[2] srl"
  wire \FFxDP_reg[2].srl
  attribute \src "dom_and.v:52.40-52.43"
  attribute \hdlname "FFxDP_reg[2] srd"
  wire \FFxDP_reg[2].srd
  attribute \src "dom_and.v:52.17-52.21"
  attribute \hdlname "FFxDP_reg[2] sena"
  wire \FFxDP_reg[2].sena
  attribute \src "dom_and.v:54.8-54.10"
  attribute \init 1'0
  attribute \hdlname "FFxDP_reg[2] qi"
  wire \FFxDP_reg[2].qi
  attribute \src "dom_and.v:53.10-53.11"
  attribute \hdlname "FFxDP_reg[2] q"
  wire \FFxDP_reg[2].q
  attribute \src "dom_and.v:52.14-52.15"
  attribute \hdlname "FFxDP_reg[2] d"
  wire \FFxDP_reg[2].d
  attribute \src "dom_and.v:52.9-52.12"
  attribute \hdlname "FFxDP_reg[2] clk"
  wire \FFxDP_reg[2].clk
  attribute \src "dom_and.v:52.29-52.33"
  attribute \hdlname "FFxDP_reg[2] apre"
  wire \FFxDP_reg[2].apre
  attribute \src "dom_and.v:52.35-52.38"
  attribute \hdlname "FFxDP_reg[1] srl"
  wire \FFxDP_reg[1].srl
  attribute \src "dom_and.v:52.40-52.43"
  attribute \hdlname "FFxDP_reg[1] srd"
  wire \FFxDP_reg[1].srd
  attribute \src "dom_and.v:52.17-52.21"
  attribute \hdlname "FFxDP_reg[1] sena"
  wire \FFxDP_reg[1].sena
  attribute \src "dom_and.v:54.8-54.10"
  attribute \init 1'0
  attribute \hdlname "FFxDP_reg[1] qi"
  wire \FFxDP_reg[1].qi
  attribute \src "dom_and.v:53.10-53.11"
  attribute \hdlname "FFxDP_reg[1] q"
  wire \FFxDP_reg[1].q
  attribute \src "dom_and.v:52.14-52.15"
  attribute \hdlname "FFxDP_reg[1] d"
  wire \FFxDP_reg[1].d
  attribute \src "dom_and.v:52.9-52.12"
  attribute \hdlname "FFxDP_reg[1] clk"
  wire \FFxDP_reg[1].clk
  attribute \src "dom_and.v:52.29-52.33"
  attribute \hdlname "FFxDP_reg[1] apre"
  wire \FFxDP_reg[1].apre
  attribute \src "dom_and.v:52.35-52.38"
  attribute \hdlname "FFxDP_reg[0] srl"
  wire \FFxDP_reg[0].srl
  attribute \src "dom_and.v:52.40-52.43"
  attribute \hdlname "FFxDP_reg[0] srd"
  wire \FFxDP_reg[0].srd
  attribute \src "dom_and.v:52.17-52.21"
  attribute \hdlname "FFxDP_reg[0] sena"
  wire \FFxDP_reg[0].sena
  attribute \src "dom_and.v:52.14-52.15"
  attribute \hdlname "FFxDP_reg[0] d"
  wire \FFxDP_reg[0].d
  attribute \src "dom_and.v:52.9-52.12"
  attribute \hdlname "FFxDP_reg[0] clk"
  wire \FFxDP_reg[0].clk
  attribute \src "dom_and.v:52.29-52.33"
  attribute \hdlname "FFxDP_reg[0] apre"
  wire \FFxDP_reg[0].apre
  attribute \unused_bits "0 3"
  attribute \src "dom_and.v:25.14-25.19"
  wire width 4 \FFxDP
  attribute \src "dom_and.v:21.9-21.15"
  wire input 1 \ClkxCI
  attribute \module_src "dom_and.v:87.1-94.10"
  attribute \module "CDN_bmux2"
  attribute \hdlname "mux_FFxDP_78_15 g4"
  attribute \cell_src "dom_and.v:16.13-17.15"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \mux_FFxDP_78_15.g4
    parameter \TYPE "module"
  end
  attribute \module_src "dom_and.v:87.1-94.10"
  attribute \module "CDN_bmux2"
  attribute \hdlname "mux_FFxDP_78_15 g3"
  attribute \cell_src "dom_and.v:14.13-15.15"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \mux_FFxDP_78_15.g3
    parameter \TYPE "module"
  end
  attribute \module_src "dom_and.v:87.1-94.10"
  attribute \module "CDN_bmux2"
  attribute \hdlname "mux_FFxDP_78_15 g2"
  attribute \cell_src "dom_and.v:12.13-13.15"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \mux_FFxDP_78_15.g2
    parameter \TYPE "module"
  end
  attribute \module_src "dom_and.v:87.1-94.10"
  attribute \module "CDN_bmux2"
  attribute \hdlname "mux_FFxDP_78_15 g1"
  attribute \cell_src "dom_and.v:10.13-11.15"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \mux_FFxDP_78_15.g1
    parameter \TYPE "module"
  end
  attribute \module_src "dom_and.v:6.1-18.10"
  attribute \module "bmux"
  attribute \cell_src "dom_and.v:26.8-27.11"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \mux_FFxDP_78_15
    parameter \TYPE "module"
  end
  attribute \module_src "dom_and.v:51.1-70.10"
  attribute \module "CDN_flop"
  attribute \cell_src "dom_and.v:43.12-45.11"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \FFxDP_reg[3]
    parameter \TYPE "module"
  end
  attribute \module_src "dom_and.v:51.1-70.10"
  attribute \module "CDN_flop"
  attribute \cell_src "dom_and.v:41.12-42.69"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \FFxDP_reg[2]
    parameter \TYPE "module"
  end
  attribute \module_src "dom_and.v:51.1-70.10"
  attribute \module "CDN_flop"
  attribute \cell_src "dom_and.v:39.12-40.69"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \FFxDP_reg[1]
    parameter \TYPE "module"
  end
  attribute \module_src "dom_and.v:51.1-70.10"
  attribute \module "CDN_flop"
  attribute \cell_src "dom_and.v:36.12-38.11"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \FFxDP_reg[0]
    parameter \TYPE "module"
  end
  attribute \src "dom_and.v:35.7-35.46"
  cell $xor $xor$dom_and.v:35$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \QxDO [1]
    connect \B \Xi_mul_Yj[3]
    connect \A \FFxDP_reg[2].qi
  end
  attribute \src "dom_and.v:34.7-34.36"
  cell $xor $xor$dom_and.v:34$7
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \FFxDP_reg[2].d
    connect \B \ZxDI
    connect \A \Xi_mul_Yj_37
  end
  attribute \src "dom_and.v:33.7-33.45"
  cell $xor $xor$dom_and.v:33$6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \QxDO [0]
    connect \B \FFxDP_reg[1].qi
    connect \A \Xi_mul_Yj[0]
  end
  attribute \src "dom_and.v:32.7-32.33"
  cell $xor $xor$dom_and.v:32$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \FFxDP_reg[1].d
    connect \B \ZxDI
    connect \A \Xi_mul_Yj
  end
  attribute \src "dom_and.v:56.3-67.14"
  cell $adff $flatten\FFxDP_reg[2].$procdff$33
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \FFxDP_reg[2].qi
    connect \D \FFxDP_reg[2].d
    connect \CLK \ClkxCI
    connect \ARST \RstxBI
  end
  attribute \src "dom_and.v:56.3-67.14"
  cell $adff $flatten\FFxDP_reg[1].$procdff$33
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1
    parameter \ARST_VALUE 1'0
    parameter \ARST_POLARITY 0
    connect \Q \FFxDP_reg[1].qi
    connect \D \FFxDP_reg[1].d
    connect \CLK \ClkxCI
    connect \ARST \RstxBI
  end
  attribute \src "dom_and.v:31.7-31.44"
  cell $and $and$dom_and.v:31$4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Xi_mul_Yj[0]
    connect \B \YxDI [0]
    connect \A \XxDI [0]
  end
  attribute \src "dom_and.v:30.7-30.39"
  cell $and $and$dom_and.v:30$3
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Xi_mul_Yj
    connect \B \YxDI [1]
    connect \A \XxDI [0]
  end
  attribute \src "dom_and.v:29.7-29.42"
  cell $and $and$dom_and.v:29$2
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Xi_mul_Yj_37
    connect \B \YxDI [0]
    connect \A \XxDI [1]
  end
  attribute \src "dom_and.v:28.7-28.44"
  cell $and $and$dom_and.v:28$1
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \Xi_mul_Yj[3]
    connect \B \YxDI [1]
    connect \A \XxDI [1]
  end
  connect \FFxDP [2:1] { \FFxDP_reg[2].qi \FFxDP_reg[1].qi }
  connect \FFxDP_reg[0].apre 1'0
  connect \FFxDP_reg[0].clk \ClkxCI
  connect \FFxDP_reg[0].d \Xi_mul_Yj[0]
  connect \FFxDP_reg[0].sena 1'1
  connect \FFxDP_reg[0].srd 1'0
  connect \FFxDP_reg[0].srl 1'0
  connect \FFxDP_reg[1].apre 1'0
  connect \FFxDP_reg[1].clk \ClkxCI
  connect \FFxDP_reg[1].q \FFxDP_reg[1].qi
  connect \FFxDP_reg[1].sena 1'1
  connect \FFxDP_reg[1].srd 1'0
  connect \FFxDP_reg[1].srl 1'0
  connect \FFxDP_reg[2].apre 1'0
  connect \FFxDP_reg[2].clk \ClkxCI
  connect \FFxDP_reg[2].q \FFxDP_reg[2].qi
  connect \FFxDP_reg[2].sena 1'1
  connect \FFxDP_reg[2].srd 1'0
  connect \FFxDP_reg[2].srl 1'0
  connect \FFxDP_reg[3].apre 1'0
  connect \FFxDP_reg[3].clk \ClkxCI
  connect \FFxDP_reg[3].d \Xi_mul_Yj[3]
  connect \FFxDP_reg[3].sena 1'1
  connect \FFxDP_reg[3].srd 1'0
  connect \FFxDP_reg[3].srl 1'0
  connect \mux_FFxDP_78_15.g1.data0 1'0
  connect \mux_FFxDP_78_15.g1.data1 1'0
  connect \mux_FFxDP_78_15.g1.inv_sel0 \RstxBI
  connect \mux_FFxDP_78_15.g1.w_0 1'0
  connect \mux_FFxDP_78_15.g1.w_1 1'0
  connect \mux_FFxDP_78_15.g1.z 1'0
  connect \mux_FFxDP_78_15.g2.data0 1'0
  connect \mux_FFxDP_78_15.g2.data1 1'0
  connect \mux_FFxDP_78_15.g2.inv_sel0 \RstxBI
  connect \mux_FFxDP_78_15.g2.w_0 1'0
  connect \mux_FFxDP_78_15.g2.w_1 1'0
  connect \mux_FFxDP_78_15.g2.z 1'0
  connect \mux_FFxDP_78_15.g3.data0 1'0
  connect \mux_FFxDP_78_15.g3.data1 1'0
  connect \mux_FFxDP_78_15.g3.inv_sel0 \RstxBI
  connect \mux_FFxDP_78_15.g3.w_0 1'0
  connect \mux_FFxDP_78_15.g3.w_1 1'0
  connect \mux_FFxDP_78_15.g3.z 1'0
  connect \mux_FFxDP_78_15.g4.data0 1'0
  connect \mux_FFxDP_78_15.g4.data1 1'0
  connect \mux_FFxDP_78_15.g4.inv_sel0 \RstxBI
  connect \mux_FFxDP_78_15.g4.w_0 1'0
  connect \mux_FFxDP_78_15.g4.w_1 1'0
  connect \mux_FFxDP_78_15.g4.z 1'0
  connect \mux_FFxDP_78_15.in_0 4'0000
  connect \mux_FFxDP_78_15.in_1 4'0000
  connect \mux_FFxDP_78_15.z 4'0000
  connect \n_11 \FFxDP_reg[1].d
  connect \n_13 \FFxDP_reg[2].d
end
