/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [14:0] celloutsig_0_38z;
  wire celloutsig_0_42z;
  wire [14:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = celloutsig_0_36z ? celloutsig_0_42z : celloutsig_0_31z;
  assign celloutsig_0_4z = celloutsig_0_1z[5] ? in_data[46] : celloutsig_0_0z;
  assign celloutsig_1_5z = in_data[105] ? celloutsig_1_1z : celloutsig_1_4z;
  assign celloutsig_1_6z = celloutsig_1_2z ? in_data[131] : celloutsig_1_1z;
  assign celloutsig_0_25z = celloutsig_0_2z ? celloutsig_0_20z : celloutsig_0_0z;
  assign celloutsig_0_2z = ~(celloutsig_0_1z[1] | celloutsig_0_1z[12]);
  assign celloutsig_0_19z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_0z = ~in_data[95];
  assign celloutsig_0_32z = ~celloutsig_0_31z;
  assign celloutsig_0_67z = ~celloutsig_0_47z[0];
  assign celloutsig_1_0z = ~in_data[189];
  assign celloutsig_1_1z = ~in_data[105];
  assign celloutsig_1_8z = ~celloutsig_1_6z;
  assign celloutsig_0_15z = ~celloutsig_0_1z[3];
  assign celloutsig_0_9z = celloutsig_0_1z[0] ^ _00_;
  assign celloutsig_0_16z = celloutsig_0_7z ^ celloutsig_0_12z[13];
  assign celloutsig_0_35z = ~(celloutsig_0_27z ^ celloutsig_0_16z);
  assign celloutsig_0_42z = ~(celloutsig_0_18z ^ celloutsig_0_2z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ celloutsig_1_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z ^ in_data[157]);
  assign celloutsig_1_10z = ~(celloutsig_1_8z ^ celloutsig_1_4z);
  assign celloutsig_1_12z = ~(in_data[170] ^ celloutsig_1_3z);
  assign celloutsig_1_16z = ~(in_data[119] ^ celloutsig_1_11z);
  assign celloutsig_1_19z = ~(celloutsig_1_1z ^ celloutsig_1_15z[2]);
  assign celloutsig_0_13z = ~(_01_ ^ celloutsig_0_7z);
  assign celloutsig_0_31z = ~(celloutsig_0_4z ^ celloutsig_0_8z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_0_1z[12:1], celloutsig_0_2z };
  reg [3:0] _31_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _31_ <= 4'h0;
    else _31_ <= celloutsig_0_1z[10:7];
  assign { _00_, _02_[2:1], _01_ } = _31_;
  assign celloutsig_0_10z = { celloutsig_0_1z[12:5], celloutsig_0_4z, celloutsig_0_4z } >= celloutsig_0_1z[12:3];
  assign celloutsig_0_28z = { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_10z } >= in_data[57:54];
  assign celloutsig_0_33z = { celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_28z } <= { celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_21z };
  assign celloutsig_0_36z = { in_data[77:67], celloutsig_0_0z } <= in_data[94:83];
  assign celloutsig_1_2z = in_data[154:114] <= { in_data[155:117], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_17z = { in_data[10:8], celloutsig_0_7z } && { in_data[59:57], celloutsig_0_4z };
  assign celloutsig_0_21z = { _00_, _02_[2], celloutsig_0_19z } && _03_[4:2];
  assign celloutsig_1_7z = { in_data[140:139], celloutsig_1_2z, celloutsig_1_3z } || { in_data[183], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z } || { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z } || { in_data[135:133], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_8z = { in_data[92:90], celloutsig_0_0z, celloutsig_0_2z } || { _02_[2:1], _01_, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z } || { celloutsig_0_1z[7], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_22z = { in_data[69:61], celloutsig_0_15z } || { _03_[9], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_66z = | { celloutsig_0_45z, celloutsig_0_43z, celloutsig_0_4z, in_data[61:51] };
  assign celloutsig_1_17z = | { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_18z = | { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z[10:8], celloutsig_0_0z };
  assign celloutsig_0_20z = | { celloutsig_0_4z, celloutsig_0_1z[7:3] };
  assign celloutsig_0_24z = | { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z[7:3] };
  assign celloutsig_1_13z = ~^ { in_data[179:176], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_15z[0], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_0_7z = ~^ in_data[24:20];
  assign celloutsig_0_38z = { celloutsig_0_1z[8:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_28z } >>> { celloutsig_0_12z[7:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_43z = { celloutsig_0_38z[12:0], celloutsig_0_35z, celloutsig_0_7z } >>> { celloutsig_0_36z, _03_, celloutsig_0_33z };
  assign celloutsig_0_47z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_9z } >>> { celloutsig_0_19z, celloutsig_0_42z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_0_12z = { celloutsig_0_1z[1:0], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, _00_, _02_[2:1], _01_, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z } >>> { celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_7z } ^ { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[83:71] ^ in_data[31:19];
  assign celloutsig_0_27z = ~((celloutsig_0_17z & celloutsig_0_12z[2]) | celloutsig_0_4z);
  assign celloutsig_0_30z = ~((celloutsig_0_0z & celloutsig_0_25z) | in_data[10]);
  assign { _02_[3], _02_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
