###############################################################
#  Generated by:      Cadence Innovus 16.15-s078_1
#  OS:                Linux x86_64(Host ID aduae260-lap)
#  Generated on:      Thu Mar  1 12:42:05 2018
#  Design:            seq
#  Command:           report_timing > rpts/design_orig_timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   po05 (^) checked with  leading edge of 'clk'
Beginpoint: pi07 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: design_slow_max
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.600
+ CPPR Adjustment               0.000
= Required Time                 1.500
- Arrival Time                  1.600
= Slack Time                   -0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     +------------------------------------------------------------------+ 
     | Instance |     Arc      |   Cell    | Delay | Arrival | Required | 
     |          |              |           |       |  Time   |   Time   | 
     |----------+--------------+-----------+-------+---------+----------| 
     |          | pi07 v       |           |       |   0.100 |    0.000 | 
     | g145782  | A2 v -> ZN ^ | NOR2_X2   | 0.178 |   0.278 |    0.178 | 
     | g145636  | A2 ^ -> ZN ^ | AND3_X1   | 0.456 |   0.734 |    0.634 | 
     | g145413  | A2 ^ -> ZN v | NAND2_X1  | 0.249 |   0.983 |    0.883 | 
     | g145298  | A1 v -> ZN ^ | NOR4_X1   | 0.402 |   1.385 |    1.286 | 
     | g145019  | A ^ -> ZN v  | AOI211_X1 | 0.108 |   1.493 |    1.393 | 
     | g144931  | A3 v -> ZN ^ | NAND4_X1  | 0.107 |   1.600 |    1.500 | 
     |          | po05 ^       |           | 0.000 |   1.600 |    1.500 | 
     +------------------------------------------------------------------+ 

