Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
201014051,0.00,DT,0.00,DT,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20110462,24.90,25.5,51.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20110435,20.10,23.5,44.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20110474,18.60,18.5,38.00,E,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20110451,19.40,14,34.00,F,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20110514,21.50,5,27.00,F,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120019,26.60,32,59.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120250,22.70,27,50.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120251,17.20,20.5,38.00,E,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120257,33.40,32,66.00,B,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120261,20.40,23.5,44.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120263,25.10,25,51.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120267,26.40,22,49.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120276,19.10,21,41.00,E,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120290,25.00,32,57.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120294,35.30,41,77.00,A,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120298,34.60,34,69.00,B,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120315,29.10,22,52.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120335,23.30,24,48.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120349,23.10,27,51.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120353,35.30,31.5,67.00,B,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120371,29.20,25,55.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120373,32.80,30.5,64.00,B,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120426,24.90,31,56.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120427,26.80,23.5,51.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120429,37.70,32.5,71.00,A,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120453,24.80,20,45.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120511,41.70,42,84.00,S,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120576,33.20,27.5,61.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120633,20.60,21.5,43.00,E,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120635,25.40,32,58.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120640,29.40,29,59.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120651,21.60,22.5,45.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120699,30.50,26,57.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
20120707,25.20,31,57.00,C,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
201314501,22.90,18,41.00,E,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
201314502,19.50,24.5,44.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
201314503,21.60,28,50.00,D,NOV_DEC,2013,NORMAL,IT304,4.0,DIGITAL CIRCUITS AND LOGIC DESIGN,80.000000,71.000000,62.000000,53.000000,44.000000,35.000000,NOV_DEC_2013,0,0,1,0,37
