diff --git a/bscan_spi/Makefile b/bscan_spi/Makefile
index e69de29..55f99ee 100644
--- /dev/null
+++ b/bscan_spi/Makefile
@@ -0,0 +1,54 @@
+
+#
+# Author: Xiangfu Liu
+#
+
+all: bscan_s6_spi_isf_ext.bit
+
+# Build for m1
+#FPGA_TARGET ?= xc6slx45-fgg484-2
+
+# Build for mini-slx9 board tqg144/ftg256/csg324
+#FPGA_TARGET ?= xc6slx9-2-csg324
+#FPGA_TARGET ?= xc6slx9-2-ftg256
+FPGA_TARGET ?= xc6slx16-2-ftg256
+
+%.bit: %-routed.ncd
+# -d disables DRC
+# -b creates rawbits file .rbt
+# -l creates logic allocation file .ll
+# -w overwrite existing output file
+# "-g compress" enables compression
+	if test -f $<; then bitgen -b -l -w $< $@; fi
+	mkdir -p bits
+	cp $@ bits/$(FPGA_TARGET).$@
+
+%.ncd: %.xdl
+	-xdl -xdl2ncd $<
+
+%-routed.ncd: %.ncd
+	par -w $< $@
+
+%.ncd: %.ngd
+	map -w $<
+
+%.ngd: %.ucf %.ngc
+	ngdbuild -uc $< $(@:.ngd=.ngc)
+
+%.ngc: %.xst
+	xst -ifn $<
+
+%.xst: %.prj
+	echo run > $@
+	echo -ifn $< >> $@
+	echo -top top >> $@
+	echo -ifmt MIXED >> $@
+	echo -opt_mode SPEED >> $@
+	echo -opt_level 1 >> $@
+	echo -ofn $(<:.prj=.ngc) >> $@
+	echo -p $(FPGA_TARGET) >> $@
+
+%.prj: %.v
+	for i in `echo $^`; do \
+	    echo "verilog $(basename $<) $$i" >> $@; \
+	done
