// Seed: 44550800
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  logic id_4;
  assign id_4 = id_0;
  reg id_5 = (id_1);
  reg id_6;
  always @* begin
    id_5 = 1;
    id_5 <= 1'b0;
  end
  assign id_5 = id_6;
  type_15(
      1, id_0, 1
  );
  logic id_7, id_8, id_9;
  generate
    assign id_6 = 1;
  endgenerate
  logic id_10;
  assign id_8 = 1'b0 ? id_4 - id_6 : id_0;
  assign id_4 = 1;
endmodule
module module_1;
  logic id_4;
endmodule
