# 16-bit-Carry-Lookahead-Adder
! There are some errors in the shematic ı will fix it
16 bit Carry Lookahead Adder design in Verilog.
In top module CLA are again connected via CLA logic.
Here is the shematic for 4 bit CLA.
![Ekran görüntüsü 2024-10-01 164935](https://github.com/user-attachments/assets/665a08a3-ccc3-43b0-9b63-23a33a1481fc)
Here is the shematic for 16 bit CLA.
![Ekran görüntüsü 2024-10-01 165458](https://github.com/user-attachments/assets/35621c41-1f38-46dc-b31e-9c4634eb9278)
Here are test results.
![carry_look_ahead_adder_sim_1](https://github.com/user-attachments/assets/80ed3a78-90f4-491a-ad27-e1b80c3c83de)
![carry_look_ahead_adder_sim_2](https://github.com/user-attachments/assets/b8dc20e5-5d20-480e-855f-cac598a0ba0c)
