INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Educacion/Desktop/SisDig/Vivado/Proyectos/universal_counter/universal_counter.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
