---------- Begin Simulation Statistics ----------
final_tick                                 1150929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               25874537                       # Simulator instruction rate (inst/s)
host_mem_usage                                 649952                       # Number of bytes of host memory used
host_op_rate                                 47899270                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                             1304879773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      469879                       # Number of instructions simulated
sim_ops                                        875910                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000024                       # Number of seconds simulated
sim_ticks                                    23997000                       # Number of ticks simulated
system.cpu.Branches                              1432                       # Number of branches fetched
system.cpu.committedInsts                        6634                       # Number of instructions committed
system.cpu.committedOps                         12988                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        1834                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             3                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1014                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9043                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             2                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            47994                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               47993.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                 6768                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                3721                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1045                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    751                       # Number of float alu accesses
system.cpu.num_fp_insts                           751                       # number of float instructions
system.cpu.num_fp_register_reads                  723                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 631                       # number of times the floating registers were written
system.cpu.num_func_calls                         212                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 12471                       # Number of integer alu accesses
system.cpu.num_int_insts                        12471                       # number of integer instructions
system.cpu.num_int_register_reads               24047                       # number of times the integer registers were read
system.cpu.num_int_register_writes               9961                       # number of times the integer registers were written
system.cpu.num_load_insts                        1832                       # Number of load instructions
system.cpu.num_mem_refs                          2846                       # number of memory refs
system.cpu.num_store_insts                       1014                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    38      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                      9586     73.81%     74.10% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.12%     74.21% # Class of executed instruction
system.cpu.op_class::IntDiv                        35      0.27%     74.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     231      1.78%     76.26% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.26% # Class of executed instruction
system.cpu.op_class::SimdAlu                       48      0.37%     76.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                       22      0.17%     76.80% # Class of executed instruction
system.cpu.op_class::SimdMisc                      58      0.45%     77.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  51      0.39%     77.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  11      0.08%     77.73% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.01%     77.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 46      0.35%     78.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.09% # Class of executed instruction
system.cpu.op_class::MemRead                     1672     12.87%     90.96% # Class of executed instruction
system.cpu.op_class::MemWrite                     931      7.17%     98.13% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 160      1.23%     99.36% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 83      0.64%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      12988                       # Class of executed instruction
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           407                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     23997000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                211                       # Transaction distribution
system.membus.trans_dist::WritebackClean          189                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 217                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1164000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1024750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             118500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     23997000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              13888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12480                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 217                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         520065008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          58674001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             578739009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    520065008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        520065008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        520065008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         58674001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            578739009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000037209750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 537                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                171                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        189                       # Number of write requests accepted
system.mem_ctrls.readBursts                       217                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      189                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1749750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 5049750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9941.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28691.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      132                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     146                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  189                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           73                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.452055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.675483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.912141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           21     28.77%     28.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           20     27.40%     56.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13     17.81%     73.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      8.22%     82.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      4.11%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      2.74%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      2.74%     91.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      8.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           73                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.727273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.532876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.404544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8                 2     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9                 1      9.09%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13                1      9.09%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14                2     18.18%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18                2     18.18%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19                1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26                2     18.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.545455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.517664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     72.73%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      9.09%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      9.09%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            11                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  11264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   11648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   13888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       469.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       485.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    578.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    504.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      23988000                       # Total gap between requests
system.mem_ctrls.avgGap                      59083.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         9856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        11648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 410718006.417468845844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 58674000.916781261563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 485394007.584281325340                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           22                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          189                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      4271250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       778500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    636764750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21903.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35386.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3369125.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               221340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               106260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              449820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             365400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9794310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           967200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           13748250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.915364                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2405750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     20811250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               170775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              806820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             584640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         10560960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           321600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           14638575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.016877                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       709000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     22508000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       633483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           633483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       633483                       # number of overall hits
system.cpu.icache.overall_hits::total          633483                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7835                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7835                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7835                       # number of overall misses
system.cpu.icache.overall_misses::total          7835                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    273730500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    273730500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    273730500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    273730500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       641318                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       641318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       641318                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       641318                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012217                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34936.885769                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34936.885769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34936.885769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34936.885769                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7581                       # number of writebacks
system.cpu.icache.writebacks::total              7581                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         7835                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7835                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7835                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7835                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    265895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    265895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    265895500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    265895500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012217                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33936.885769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33936.885769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33936.885769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33936.885769                       # average overall mshr miss latency
system.cpu.icache.replacements                   7581                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       633483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          633483                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7835                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7835                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    273730500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    273730500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       641318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       641318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34936.885769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34936.885769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7835                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7835                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    265895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    265895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33936.885769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33936.885769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           243.414372                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              641318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7835                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.852967                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   243.414372                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1290471                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1290471                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       189238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           189238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       189238                       # number of overall hits
system.cpu.dcache.overall_hits::total          189238                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          481                       # number of overall misses
system.cpu.dcache.overall_misses::total           481                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28160500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28160500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28160500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28160500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       189719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       189719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       189719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       189719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002535                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002535                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002535                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002535                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58545.738046                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58545.738046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58545.738046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58545.738046                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27679500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27679500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27679500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27679500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002535                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57545.738046                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57545.738046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57545.738046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57545.738046                       # average overall mshr miss latency
system.cpu.dcache.replacements                     28                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       124512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          124512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       124841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       124841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57580.547112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57580.547112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18615000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18615000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56580.547112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56580.547112                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9216500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9216500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        64878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002343                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60634.868421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60634.868421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9064500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9064500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59634.868421                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59634.868421                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1150929000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           344.273803                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              189719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               481                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            394.426195                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   344.273803                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.336205                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.336205                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.442383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            379919                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           379919                       # Number of data accesses

---------- End Simulation Statistics   ----------
