#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1310043b0 .scope module, "memory8x8" "memory8x8" 2 116;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /INPUT 1 "rw";
    .port_info 4 /OUTPUT 8 "data_out";
o0x128013530 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x13104b490_0 .net "address", 2 0, o0x128013530;  0 drivers
o0x128009a80 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13104b520_0 .net "data_in", 7 0, o0x128009a80;  0 drivers
RS_0x128009ab0 .resolv tri, L_0x13104b5b0, L_0x131057b50, L_0x13105ab10, L_0x13105d990, L_0x131060970, L_0x131063980, L_0x131066980, L_0x131069a30;
v0x13104b6b0_0 .net8 "data_out", 7 0, RS_0x128009ab0;  8 drivers
o0x128008700 .functor BUFZ 1, C4<z>; HiZ drive
v0x13104b840_0 .net "rw", 0 0, o0x128008700;  0 drivers
o0x1280082b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13104b8d0_0 .net "select", 0 0, o0x1280082b0;  0 drivers
v0x13104b960_0 .net "word_select", 7 0, L_0x131053860;  1 drivers
L_0x131053680 .part o0x128013530, 2, 1;
L_0x131053720 .part o0x128013530, 1, 1;
L_0x1310537c0 .part o0x128013530, 0, 1;
LS_0x131053860_0_0 .concat8 [ 1 1 1 1], L_0x131052c00, L_0x131052dc0, L_0x131052ed0, L_0x131053070;
LS_0x131053860_0_4 .concat8 [ 1 1 1 1], L_0x131053120, L_0x1310532d0, L_0x1310533c0, L_0x1310535b0;
L_0x131053860 .concat8 [ 4 4 0 0], LS_0x131053860_0_0, LS_0x131053860_0_4;
L_0x131056be0 .part L_0x131053860, 0, 1;
L_0x131059c10 .part L_0x131053860, 1, 1;
L_0x13105ca10 .part L_0x131053860, 2, 1;
L_0x13105fa70 .part L_0x131053860, 3, 1;
L_0x131062a70 .part L_0x131053860, 4, 1;
L_0x131065a80 .part L_0x131053860, 5, 1;
L_0x131068a80 .part L_0x131053860, 6, 1;
L_0x13106bc30 .part L_0x131053860, 7, 1;
S_0x1310046e0 .scope module, "decoder" "decoder3to8" 2 128, 2 76 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "adr2";
    .port_info 1 /INPUT 1 "adr1";
    .port_info 2 /INPUT 1 "adr0";
    .port_info 3 /INPUT 1 "select";
    .port_info 4 /OUTPUT 1 "Z0";
    .port_info 5 /OUTPUT 1 "Z1";
    .port_info 6 /OUTPUT 1 "Z2";
    .port_info 7 /OUTPUT 1 "Z3";
    .port_info 8 /OUTPUT 1 "Z4";
    .port_info 9 /OUTPUT 1 "Z5";
    .port_info 10 /OUTPUT 1 "Z6";
    .port_info 11 /OUTPUT 1 "Z7";
L_0x1310529f0 .functor NOT 1, L_0x131053680, C4<0>, C4<0>, C4<0>;
L_0x131052a80 .functor NOT 1, L_0x131053720, C4<0>, C4<0>, C4<0>;
L_0x131052b30 .functor NOT 1, L_0x1310537c0, C4<0>, C4<0>, C4<0>;
L_0x131052c00 .functor AND 1, o0x1280082b0, L_0x1310529f0, L_0x131052a80, L_0x131052b30;
L_0x131052dc0 .functor AND 1, o0x1280082b0, L_0x1310529f0, L_0x131052a80, L_0x1310537c0;
L_0x131052ed0 .functor AND 1, o0x1280082b0, L_0x1310529f0, L_0x131053720, L_0x131052b30;
L_0x131053070 .functor AND 1, o0x1280082b0, L_0x1310529f0, L_0x131053720, L_0x1310537c0;
L_0x131053120 .functor AND 1, o0x1280082b0, L_0x131053680, L_0x131052a80, L_0x131052b30;
L_0x1310532d0 .functor AND 1, o0x1280082b0, L_0x131053680, L_0x131052a80, L_0x1310537c0;
L_0x1310533c0 .functor AND 1, o0x1280082b0, L_0x131053680, L_0x131053720, L_0x131052b30;
L_0x1310535b0 .functor AND 1, o0x1280082b0, L_0x131053680, L_0x131053720, L_0x1310537c0;
v0x131004a20_0 .net "Z0", 0 0, L_0x131052c00;  1 drivers
v0x131014ab0_0 .net "Z1", 0 0, L_0x131052dc0;  1 drivers
v0x131014b50_0 .net "Z2", 0 0, L_0x131052ed0;  1 drivers
v0x131014be0_0 .net "Z3", 0 0, L_0x131053070;  1 drivers
v0x131014c80_0 .net "Z4", 0 0, L_0x131053120;  1 drivers
v0x131014d60_0 .net "Z5", 0 0, L_0x1310532d0;  1 drivers
v0x131014e00_0 .net "Z6", 0 0, L_0x1310533c0;  1 drivers
v0x131014ea0_0 .net "Z7", 0 0, L_0x1310535b0;  1 drivers
v0x131014f40_0 .net "adr0", 0 0, L_0x1310537c0;  1 drivers
v0x131015050_0 .net "adr1", 0 0, L_0x131053720;  1 drivers
v0x1310150e0_0 .net "adr2", 0 0, L_0x131053680;  1 drivers
v0x131015180_0 .net "notadr0", 0 0, L_0x131052b30;  1 drivers
v0x131015220_0 .net "notadr1", 0 0, L_0x131052a80;  1 drivers
v0x1310152c0_0 .net "notadr2", 0 0, L_0x1310529f0;  1 drivers
v0x131015360_0 .net "select", 0 0, o0x1280082b0;  alias, 0 drivers
S_0x131015520 .scope module, "word0" "word8bit" 2 144, 2 6 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13101bda0_0 .net "data_in", 7 0, o0x128009a80;  alias, 0 drivers
v0x13101be60_0 .net8 "data_out", 7 0, RS_0x128009ab0;  alias, 8 drivers
v0x13101bf00_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101c0b0_0 .net "sel", 0 0, L_0x131056be0;  1 drivers
L_0x131053f20 .part o0x128009a80, 0, 1;
L_0x1310544c0 .part o0x128009a80, 1, 1;
L_0x131054b80 .part o0x128009a80, 2, 1;
L_0x131055160 .part o0x128009a80, 3, 1;
L_0x131055720 .part o0x128009a80, 4, 1;
L_0x131055cf0 .part o0x128009a80, 5, 1;
L_0x1310562b0 .part o0x128009a80, 6, 1;
L_0x131054900 .part o0x128009a80, 7, 1;
LS_0x13104b5b0_0_0 .concat8 [ 1 1 1 1], L_0x131053e30, L_0x1310543b0, L_0x13101c1b0, L_0x131055050;
LS_0x13104b5b0_0_4 .concat8 [ 1 1 1 1], L_0x131055610, L_0x131055be0, L_0x1310561a0, L_0x131056780;
L_0x13104b5b0 .concat8 [ 4 4 0 0], LS_0x13104b5b0_0_0, LS_0x13104b5b0_0_4;
S_0x1310156e0 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x131015520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131053ac0 .functor NAND 1, L_0x131053f20, L_0x131056be0, o0x128008700, C4<1>;
L_0x131053cd0 .functor NAND 1, L_0x131053ac0, L_0x131056be0, o0x128008700, C4<1>;
L_0x131053dc0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131053e30 .functor AND 1, L_0x131053b30, L_0x131056be0, L_0x131053dc0, C4<1>;
v0x131015e40_0 .net "C1", 0 0, L_0x131053ac0;  1 drivers
v0x131015ee0_0 .net "C2", 0 0, L_0x131053cd0;  1 drivers
v0x131015f90_0 .net "C3", 0 0, L_0x131053dc0;  1 drivers
v0x131016040_0 .net "TempOut", 0 0, L_0x131053b30;  1 drivers
v0x1310160f0_0 .net "data", 0 0, L_0x131053f20;  1 drivers
v0x1310161c0_0 .net "out", 0 0, L_0x131053e30;  1 drivers
v0x131016250_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310162e0_0 .net "sel", 0 0, L_0x131056be0;  alias, 1 drivers
S_0x131015920 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310156e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131053b30 .functor NAND 1, L_0x131053ac0, L_0x131053be0, C4<1>, C4<1>;
L_0x131053be0 .functor NAND 1, L_0x131053cd0, L_0x131053b30, C4<1>, C4<1>;
v0x131015b50_0 .net "C2", 0 0, L_0x131053be0;  1 drivers
v0x131015c00_0 .net "In1", 0 0, L_0x131053ac0;  alias, 1 drivers
v0x131015ca0_0 .net "In2", 0 0, L_0x131053cd0;  alias, 1 drivers
v0x131015d50_0 .net "OutSR", 0 0, L_0x131053b30;  alias, 1 drivers
S_0x1310163c0 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x131015520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131054000 .functor NAND 1, L_0x1310544c0, L_0x131056be0, o0x128008700, C4<1>;
L_0x131054250 .functor NAND 1, L_0x131054000, L_0x131056be0, o0x128008700, C4<1>;
L_0x131054340 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310543b0 .functor AND 1, L_0x1310540b0, L_0x131056be0, L_0x131054340, C4<1>;
v0x131016b10_0 .net "C1", 0 0, L_0x131054000;  1 drivers
v0x131016bb0_0 .net "C2", 0 0, L_0x131054250;  1 drivers
v0x131016c60_0 .net "C3", 0 0, L_0x131054340;  1 drivers
v0x131016d10_0 .net "TempOut", 0 0, L_0x1310540b0;  1 drivers
v0x131016dc0_0 .net "data", 0 0, L_0x1310544c0;  1 drivers
v0x131016e90_0 .net "out", 0 0, L_0x1310543b0;  1 drivers
v0x131016f20_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131016fb0_0 .net "sel", 0 0, L_0x131056be0;  alias, 1 drivers
S_0x1310165f0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310163c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310540b0 .functor NAND 1, L_0x131054000, L_0x131054160, C4<1>, C4<1>;
L_0x131054160 .functor NAND 1, L_0x131054250, L_0x1310540b0, C4<1>, C4<1>;
v0x131016820_0 .net "C2", 0 0, L_0x131054160;  1 drivers
v0x1310168d0_0 .net "In1", 0 0, L_0x131054000;  alias, 1 drivers
v0x131016970_0 .net "In2", 0 0, L_0x131054250;  alias, 1 drivers
v0x131016a20_0 .net "OutSR", 0 0, L_0x1310540b0;  alias, 1 drivers
S_0x131017090 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x131015520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310545a0 .functor NAND 1, L_0x131054b80, L_0x131056be0, o0x128008700, C4<1>;
L_0x131054810 .functor NAND 1, L_0x1310545a0, L_0x131056be0, o0x128008700, C4<1>;
L_0x13101c140 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13101c1b0 .functor AND 1, L_0x131054650, L_0x131056be0, L_0x13101c140, C4<1>;
v0x1310177f0_0 .net "C1", 0 0, L_0x1310545a0;  1 drivers
v0x131017890_0 .net "C2", 0 0, L_0x131054810;  1 drivers
v0x131017940_0 .net "C3", 0 0, L_0x13101c140;  1 drivers
v0x1310179f0_0 .net "TempOut", 0 0, L_0x131054650;  1 drivers
v0x131017aa0_0 .net "data", 0 0, L_0x131054b80;  1 drivers
v0x131017b70_0 .net "out", 0 0, L_0x13101c1b0;  1 drivers
v0x131017c00_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131017cd0_0 .net "sel", 0 0, L_0x131056be0;  alias, 1 drivers
S_0x1310172d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131017090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131054650 .functor NAND 1, L_0x1310545a0, L_0x131054700, C4<1>, C4<1>;
L_0x131054700 .functor NAND 1, L_0x131054810, L_0x131054650, C4<1>, C4<1>;
v0x131017500_0 .net "C2", 0 0, L_0x131054700;  1 drivers
v0x1310175b0_0 .net "In1", 0 0, L_0x1310545a0;  alias, 1 drivers
v0x131017650_0 .net "In2", 0 0, L_0x131054810;  alias, 1 drivers
v0x131017700_0 .net "OutSR", 0 0, L_0x131054650;  alias, 1 drivers
S_0x131017da0 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x131015520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131054c60 .functor NAND 1, L_0x131055160, L_0x131056be0, o0x128008700, C4<1>;
L_0x131054ef0 .functor NAND 1, L_0x131054c60, L_0x131056be0, o0x128008700, C4<1>;
L_0x131054fe0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131055050 .functor AND 1, L_0x131054d10, L_0x131056be0, L_0x131054fe0, C4<1>;
v0x1310184e0_0 .net "C1", 0 0, L_0x131054c60;  1 drivers
v0x131018580_0 .net "C2", 0 0, L_0x131054ef0;  1 drivers
v0x131018630_0 .net "C3", 0 0, L_0x131054fe0;  1 drivers
v0x1310186e0_0 .net "TempOut", 0 0, L_0x131054d10;  1 drivers
v0x131018790_0 .net "data", 0 0, L_0x131055160;  1 drivers
v0x131018860_0 .net "out", 0 0, L_0x131055050;  1 drivers
v0x1310188f0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131018980_0 .net "sel", 0 0, L_0x131056be0;  alias, 1 drivers
S_0x131017fc0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131017da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131054d10 .functor NAND 1, L_0x131054c60, L_0x131054de0, C4<1>, C4<1>;
L_0x131054de0 .functor NAND 1, L_0x131054ef0, L_0x131054d10, C4<1>, C4<1>;
v0x1310181f0_0 .net "C2", 0 0, L_0x131054de0;  1 drivers
v0x1310182a0_0 .net "In1", 0 0, L_0x131054c60;  alias, 1 drivers
v0x131018340_0 .net "In2", 0 0, L_0x131054ef0;  alias, 1 drivers
v0x1310183f0_0 .net "OutSR", 0 0, L_0x131054d10;  alias, 1 drivers
S_0x131018a40 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x131015520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131055240 .functor NAND 1, L_0x131055720, L_0x131056be0, o0x128008700, C4<1>;
L_0x1310554b0 .functor NAND 1, L_0x131055240, L_0x131056be0, o0x128008700, C4<1>;
L_0x1310555a0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131055610 .functor AND 1, L_0x1310552f0, L_0x131056be0, L_0x1310555a0, C4<1>;
v0x1310191b0_0 .net "C1", 0 0, L_0x131055240;  1 drivers
v0x131019250_0 .net "C2", 0 0, L_0x1310554b0;  1 drivers
v0x131019300_0 .net "C3", 0 0, L_0x1310555a0;  1 drivers
v0x1310193b0_0 .net "TempOut", 0 0, L_0x1310552f0;  1 drivers
v0x131019460_0 .net "data", 0 0, L_0x131055720;  1 drivers
v0x131019530_0 .net "out", 0 0, L_0x131055610;  1 drivers
v0x1310195c0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310196d0_0 .net "sel", 0 0, L_0x131056be0;  alias, 1 drivers
S_0x131018ca0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131018a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310552f0 .functor NAND 1, L_0x131055240, L_0x1310553a0, C4<1>, C4<1>;
L_0x1310553a0 .functor NAND 1, L_0x1310554b0, L_0x1310552f0, C4<1>, C4<1>;
v0x131018ed0_0 .net "C2", 0 0, L_0x1310553a0;  1 drivers
v0x131018f70_0 .net "In1", 0 0, L_0x131055240;  alias, 1 drivers
v0x131019010_0 .net "In2", 0 0, L_0x1310554b0;  alias, 1 drivers
v0x1310190c0_0 .net "OutSR", 0 0, L_0x1310552f0;  alias, 1 drivers
S_0x1310197e0 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x131015520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131055830 .functor NAND 1, L_0x131055cf0, L_0x131056be0, o0x128008700, C4<1>;
L_0x131055a80 .functor NAND 1, L_0x131055830, L_0x131056be0, o0x128008700, C4<1>;
L_0x131055b70 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131055be0 .functor AND 1, L_0x1310558e0, L_0x131056be0, L_0x131055b70, C4<1>;
v0x131019ee0_0 .net "C1", 0 0, L_0x131055830;  1 drivers
v0x131019f80_0 .net "C2", 0 0, L_0x131055a80;  1 drivers
v0x13101a030_0 .net "C3", 0 0, L_0x131055b70;  1 drivers
v0x13101a0e0_0 .net "TempOut", 0 0, L_0x1310558e0;  1 drivers
v0x13101a190_0 .net "data", 0 0, L_0x131055cf0;  1 drivers
v0x13101a260_0 .net "out", 0 0, L_0x131055be0;  1 drivers
v0x13101a2f0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101a380_0 .net "sel", 0 0, L_0x131056be0;  alias, 1 drivers
S_0x131019a00 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310197e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310558e0 .functor NAND 1, L_0x131055830, L_0x131055990, C4<1>, C4<1>;
L_0x131055990 .functor NAND 1, L_0x131055a80, L_0x1310558e0, C4<1>, C4<1>;
v0x131019c10_0 .net "C2", 0 0, L_0x131055990;  1 drivers
v0x131019ca0_0 .net "In1", 0 0, L_0x131055830;  alias, 1 drivers
v0x131019d40_0 .net "In2", 0 0, L_0x131055a80;  alias, 1 drivers
v0x131019df0_0 .net "OutSR", 0 0, L_0x1310558e0;  alias, 1 drivers
S_0x13101a440 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x131015520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131055dd0 .functor NAND 1, L_0x1310562b0, L_0x131056be0, o0x128008700, C4<1>;
L_0x131056040 .functor NAND 1, L_0x131055dd0, L_0x131056be0, o0x128008700, C4<1>;
L_0x131056130 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310561a0 .functor AND 1, L_0x131055e80, L_0x131056be0, L_0x131056130, C4<1>;
v0x13101ab90_0 .net "C1", 0 0, L_0x131055dd0;  1 drivers
v0x13101ac30_0 .net "C2", 0 0, L_0x131056040;  1 drivers
v0x13101ace0_0 .net "C3", 0 0, L_0x131056130;  1 drivers
v0x13101ad90_0 .net "TempOut", 0 0, L_0x131055e80;  1 drivers
v0x13101ae40_0 .net "data", 0 0, L_0x1310562b0;  1 drivers
v0x13101af10_0 .net "out", 0 0, L_0x1310561a0;  1 drivers
v0x13101afa0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101b030_0 .net "sel", 0 0, L_0x131056be0;  alias, 1 drivers
S_0x13101a660 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13101a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131055e80 .functor NAND 1, L_0x131055dd0, L_0x131055f30, C4<1>, C4<1>;
L_0x131055f30 .functor NAND 1, L_0x131056040, L_0x131055e80, C4<1>, C4<1>;
v0x13101a8a0_0 .net "C2", 0 0, L_0x131055f30;  1 drivers
v0x13101a950_0 .net "In1", 0 0, L_0x131055dd0;  alias, 1 drivers
v0x13101a9f0_0 .net "In2", 0 0, L_0x131056040;  alias, 1 drivers
v0x13101aaa0_0 .net "OutSR", 0 0, L_0x131055e80;  alias, 1 drivers
S_0x13101b0f0 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x131015520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310563d0 .functor NAND 1, L_0x131054900, L_0x131056be0, o0x128008700, C4<1>;
L_0x131056620 .functor NAND 1, L_0x1310563d0, L_0x131056be0, o0x128008700, C4<1>;
L_0x131056710 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131056780 .functor AND 1, L_0x131056480, L_0x131056be0, L_0x131056710, C4<1>;
v0x13101b840_0 .net "C1", 0 0, L_0x1310563d0;  1 drivers
v0x13101b8e0_0 .net "C2", 0 0, L_0x131056620;  1 drivers
v0x13101b990_0 .net "C3", 0 0, L_0x131056710;  1 drivers
v0x13101ba40_0 .net "TempOut", 0 0, L_0x131056480;  1 drivers
v0x13101baf0_0 .net "data", 0 0, L_0x131054900;  1 drivers
v0x13101bbc0_0 .net "out", 0 0, L_0x131056780;  1 drivers
v0x13101bc50_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101bce0_0 .net "sel", 0 0, L_0x131056be0;  alias, 1 drivers
S_0x13101b310 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13101b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131056480 .functor NAND 1, L_0x1310563d0, L_0x131056530, C4<1>, C4<1>;
L_0x131056530 .functor NAND 1, L_0x131056620, L_0x131056480, C4<1>, C4<1>;
v0x13101b550_0 .net "C2", 0 0, L_0x131056530;  1 drivers
v0x13101b600_0 .net "In1", 0 0, L_0x1310563d0;  alias, 1 drivers
v0x13101b6a0_0 .net "In2", 0 0, L_0x131056620;  alias, 1 drivers
v0x13101b750_0 .net "OutSR", 0 0, L_0x131056480;  alias, 1 drivers
S_0x13101c240 .scope module, "word1" "word8bit" 2 151, 2 6 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x131022b50_0 .net "data_in", 7 0, o0x128009a80;  alias, 0 drivers
v0x131022be0_0 .net8 "data_out", 7 0, RS_0x128009ab0;  alias, 8 drivers
v0x131022c70_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131022d20_0 .net "sel", 0 0, L_0x131059c10;  1 drivers
L_0x131057150 .part o0x128009a80, 0, 1;
L_0x131057690 .part o0x128009a80, 1, 1;
L_0x131057cf0 .part o0x128009a80, 2, 1;
L_0x131058290 .part o0x128009a80, 3, 1;
L_0x131058850 .part o0x128009a80, 4, 1;
L_0x131058e20 .part o0x128009a80, 5, 1;
L_0x1310593e0 .part o0x128009a80, 6, 1;
L_0x131057a70 .part o0x128009a80, 7, 1;
LS_0x131057b50_0_0 .concat8 [ 1 1 1 1], L_0x131057060, L_0x1310575a0, L_0x131022e20, L_0x131058180;
LS_0x131057b50_0_4 .concat8 [ 1 1 1 1], L_0x131058740, L_0x131058d10, L_0x1310592d0, L_0x1310598b0;
L_0x131057b50 .concat8 [ 4 4 0 0], LS_0x131057b50_0_0, LS_0x131057b50_0_4;
S_0x13101c410 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x13101c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131056cb0 .functor NAND 1, L_0x131057150, L_0x131059c10, o0x128008700, C4<1>;
L_0x131056f00 .functor NAND 1, L_0x131056cb0, L_0x131059c10, o0x128008700, C4<1>;
L_0x131056ff0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131057060 .functor AND 1, L_0x131056d60, L_0x131059c10, L_0x131056ff0, C4<1>;
v0x13101cb30_0 .net "C1", 0 0, L_0x131056cb0;  1 drivers
v0x13101cbd0_0 .net "C2", 0 0, L_0x131056f00;  1 drivers
v0x13101cc80_0 .net "C3", 0 0, L_0x131056ff0;  1 drivers
v0x13101cd30_0 .net "TempOut", 0 0, L_0x131056d60;  1 drivers
v0x13101cde0_0 .net "data", 0 0, L_0x131057150;  1 drivers
v0x13101ceb0_0 .net "out", 0 0, L_0x131057060;  1 drivers
v0x13101cf40_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101cfd0_0 .net "sel", 0 0, L_0x131059c10;  alias, 1 drivers
S_0x13101c630 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13101c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131056d60 .functor NAND 1, L_0x131056cb0, L_0x131056e10, C4<1>, C4<1>;
L_0x131056e10 .functor NAND 1, L_0x131056f00, L_0x131056d60, C4<1>, C4<1>;
v0x13101c840_0 .net "C2", 0 0, L_0x131056e10;  1 drivers
v0x13101c8f0_0 .net "In1", 0 0, L_0x131056cb0;  alias, 1 drivers
v0x13101c990_0 .net "In2", 0 0, L_0x131056f00;  alias, 1 drivers
v0x13101ca40_0 .net "OutSR", 0 0, L_0x131056d60;  alias, 1 drivers
S_0x13101d0a0 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x13101c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310571f0 .functor NAND 1, L_0x131057690, L_0x131059c10, o0x128008700, C4<1>;
L_0x131057440 .functor NAND 1, L_0x1310571f0, L_0x131059c10, o0x128008700, C4<1>;
L_0x131057530 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310575a0 .functor AND 1, L_0x1310572a0, L_0x131059c10, L_0x131057530, C4<1>;
v0x13101d7f0_0 .net "C1", 0 0, L_0x1310571f0;  1 drivers
v0x13101d890_0 .net "C2", 0 0, L_0x131057440;  1 drivers
v0x13101d940_0 .net "C3", 0 0, L_0x131057530;  1 drivers
v0x13101d9f0_0 .net "TempOut", 0 0, L_0x1310572a0;  1 drivers
v0x13101daa0_0 .net "data", 0 0, L_0x131057690;  1 drivers
v0x13101db70_0 .net "out", 0 0, L_0x1310575a0;  1 drivers
v0x13101dc00_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101dc90_0 .net "sel", 0 0, L_0x131059c10;  alias, 1 drivers
S_0x13101d2d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13101d0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310572a0 .functor NAND 1, L_0x1310571f0, L_0x131057350, C4<1>, C4<1>;
L_0x131057350 .functor NAND 1, L_0x131057440, L_0x1310572a0, C4<1>, C4<1>;
v0x13101d500_0 .net "C2", 0 0, L_0x131057350;  1 drivers
v0x13101d5b0_0 .net "In1", 0 0, L_0x1310571f0;  alias, 1 drivers
v0x13101d650_0 .net "In2", 0 0, L_0x131057440;  alias, 1 drivers
v0x13101d700_0 .net "OutSR", 0 0, L_0x1310572a0;  alias, 1 drivers
S_0x13101dd60 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x13101c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131057730 .functor NAND 1, L_0x131057cf0, L_0x131059c10, o0x128008700, C4<1>;
L_0x131057980 .functor NAND 1, L_0x131057730, L_0x131059c10, o0x128008700, C4<1>;
L_0x131022db0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131022e20 .functor AND 1, L_0x1310577e0, L_0x131059c10, L_0x131022db0, C4<1>;
v0x13101e4c0_0 .net "C1", 0 0, L_0x131057730;  1 drivers
v0x13101e560_0 .net "C2", 0 0, L_0x131057980;  1 drivers
v0x13101e610_0 .net "C3", 0 0, L_0x131022db0;  1 drivers
v0x13101e6c0_0 .net "TempOut", 0 0, L_0x1310577e0;  1 drivers
v0x13101e770_0 .net "data", 0 0, L_0x131057cf0;  1 drivers
v0x13101e840_0 .net "out", 0 0, L_0x131022e20;  1 drivers
v0x13101e8d0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101e960_0 .net "sel", 0 0, L_0x131059c10;  alias, 1 drivers
S_0x13101dfa0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13101dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310577e0 .functor NAND 1, L_0x131057730, L_0x131057890, C4<1>, C4<1>;
L_0x131057890 .functor NAND 1, L_0x131057980, L_0x1310577e0, C4<1>, C4<1>;
v0x13101e1d0_0 .net "C2", 0 0, L_0x131057890;  1 drivers
v0x13101e280_0 .net "In1", 0 0, L_0x131057730;  alias, 1 drivers
v0x13101e320_0 .net "In2", 0 0, L_0x131057980;  alias, 1 drivers
v0x13101e3d0_0 .net "OutSR", 0 0, L_0x1310577e0;  alias, 1 drivers
S_0x13101ea40 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x13101c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131057d90 .functor NAND 1, L_0x131058290, L_0x131059c10, o0x128008700, C4<1>;
L_0x131058020 .functor NAND 1, L_0x131057d90, L_0x131059c10, o0x128008700, C4<1>;
L_0x131058110 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131058180 .functor AND 1, L_0x131057e40, L_0x131059c10, L_0x131058110, C4<1>;
v0x13101f190_0 .net "C1", 0 0, L_0x131057d90;  1 drivers
v0x13101f230_0 .net "C2", 0 0, L_0x131058020;  1 drivers
v0x13101f2e0_0 .net "C3", 0 0, L_0x131058110;  1 drivers
v0x13101f390_0 .net "TempOut", 0 0, L_0x131057e40;  1 drivers
v0x13101f440_0 .net "data", 0 0, L_0x131058290;  1 drivers
v0x13101f510_0 .net "out", 0 0, L_0x131058180;  1 drivers
v0x13101f5a0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101f630_0 .net "sel", 0 0, L_0x131059c10;  alias, 1 drivers
S_0x13101ec60 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13101ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131057e40 .functor NAND 1, L_0x131057d90, L_0x131057f10, C4<1>, C4<1>;
L_0x131057f10 .functor NAND 1, L_0x131058020, L_0x131057e40, C4<1>, C4<1>;
v0x13101eea0_0 .net "C2", 0 0, L_0x131057f10;  1 drivers
v0x13101ef50_0 .net "In1", 0 0, L_0x131057d90;  alias, 1 drivers
v0x13101eff0_0 .net "In2", 0 0, L_0x131058020;  alias, 1 drivers
v0x13101f0a0_0 .net "OutSR", 0 0, L_0x131057e40;  alias, 1 drivers
S_0x13101f6f0 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x13101c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131058370 .functor NAND 1, L_0x131058850, L_0x131059c10, o0x128008700, C4<1>;
L_0x1310585e0 .functor NAND 1, L_0x131058370, L_0x131059c10, o0x128008700, C4<1>;
L_0x1310586d0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131058740 .functor AND 1, L_0x131058420, L_0x131059c10, L_0x1310586d0, C4<1>;
v0x13101fe60_0 .net "C1", 0 0, L_0x131058370;  1 drivers
v0x13101ff00_0 .net "C2", 0 0, L_0x1310585e0;  1 drivers
v0x13101ffb0_0 .net "C3", 0 0, L_0x1310586d0;  1 drivers
v0x131020060_0 .net "TempOut", 0 0, L_0x131058420;  1 drivers
v0x131020110_0 .net "data", 0 0, L_0x131058850;  1 drivers
v0x1310201e0_0 .net "out", 0 0, L_0x131058740;  1 drivers
v0x131020270_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131020300_0 .net "sel", 0 0, L_0x131059c10;  alias, 1 drivers
S_0x13101f950 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13101f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131058420 .functor NAND 1, L_0x131058370, L_0x1310584d0, C4<1>, C4<1>;
L_0x1310584d0 .functor NAND 1, L_0x1310585e0, L_0x131058420, C4<1>, C4<1>;
v0x13101fb80_0 .net "C2", 0 0, L_0x1310584d0;  1 drivers
v0x13101fc20_0 .net "In1", 0 0, L_0x131058370;  alias, 1 drivers
v0x13101fcc0_0 .net "In2", 0 0, L_0x1310585e0;  alias, 1 drivers
v0x13101fd70_0 .net "OutSR", 0 0, L_0x131058420;  alias, 1 drivers
S_0x131020440 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x13101c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131058960 .functor NAND 1, L_0x131058e20, L_0x131059c10, o0x128008700, C4<1>;
L_0x131058bb0 .functor NAND 1, L_0x131058960, L_0x131059c10, o0x128008700, C4<1>;
L_0x131058ca0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131058d10 .functor AND 1, L_0x131058a10, L_0x131059c10, L_0x131058ca0, C4<1>;
v0x131020b50_0 .net "C1", 0 0, L_0x131058960;  1 drivers
v0x131020bf0_0 .net "C2", 0 0, L_0x131058bb0;  1 drivers
v0x131020ca0_0 .net "C3", 0 0, L_0x131058ca0;  1 drivers
v0x131020d50_0 .net "TempOut", 0 0, L_0x131058a10;  1 drivers
v0x131020e00_0 .net "data", 0 0, L_0x131058e20;  1 drivers
v0x131020ed0_0 .net "out", 0 0, L_0x131058d10;  1 drivers
v0x131020f60_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131020ff0_0 .net "sel", 0 0, L_0x131059c10;  alias, 1 drivers
S_0x131020660 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131020440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131058a10 .functor NAND 1, L_0x131058960, L_0x131058ac0, C4<1>, C4<1>;
L_0x131058ac0 .functor NAND 1, L_0x131058bb0, L_0x131058a10, C4<1>, C4<1>;
v0x131020870_0 .net "C2", 0 0, L_0x131058ac0;  1 drivers
v0x131020910_0 .net "In1", 0 0, L_0x131058960;  alias, 1 drivers
v0x1310209b0_0 .net "In2", 0 0, L_0x131058bb0;  alias, 1 drivers
v0x131020a60_0 .net "OutSR", 0 0, L_0x131058a10;  alias, 1 drivers
S_0x1310210b0 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x13101c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131058f00 .functor NAND 1, L_0x1310593e0, L_0x131059c10, o0x128008700, C4<1>;
L_0x131059170 .functor NAND 1, L_0x131058f00, L_0x131059c10, o0x128008700, C4<1>;
L_0x131059260 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310592d0 .functor AND 1, L_0x131058fb0, L_0x131059c10, L_0x131059260, C4<1>;
v0x131021800_0 .net "C1", 0 0, L_0x131058f00;  1 drivers
v0x1310218a0_0 .net "C2", 0 0, L_0x131059170;  1 drivers
v0x131021950_0 .net "C3", 0 0, L_0x131059260;  1 drivers
v0x131021a00_0 .net "TempOut", 0 0, L_0x131058fb0;  1 drivers
v0x131021ab0_0 .net "data", 0 0, L_0x1310593e0;  1 drivers
v0x131021b80_0 .net "out", 0 0, L_0x1310592d0;  1 drivers
v0x131021c10_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131021ca0_0 .net "sel", 0 0, L_0x131059c10;  alias, 1 drivers
S_0x1310212d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310210b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131058fb0 .functor NAND 1, L_0x131058f00, L_0x131059060, C4<1>, C4<1>;
L_0x131059060 .functor NAND 1, L_0x131059170, L_0x131058fb0, C4<1>, C4<1>;
v0x131021510_0 .net "C2", 0 0, L_0x131059060;  1 drivers
v0x1310215c0_0 .net "In1", 0 0, L_0x131058f00;  alias, 1 drivers
v0x131021660_0 .net "In2", 0 0, L_0x131059170;  alias, 1 drivers
v0x131021710_0 .net "OutSR", 0 0, L_0x131058fb0;  alias, 1 drivers
S_0x131021d60 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x13101c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131059500 .functor NAND 1, L_0x131057a70, L_0x131059c10, o0x128008700, C4<1>;
L_0x131059750 .functor NAND 1, L_0x131059500, L_0x131059c10, o0x128008700, C4<1>;
L_0x131059840 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310598b0 .functor AND 1, L_0x1310595b0, L_0x131059c10, L_0x131059840, C4<1>;
v0x1310224b0_0 .net "C1", 0 0, L_0x131059500;  1 drivers
v0x131022550_0 .net "C2", 0 0, L_0x131059750;  1 drivers
v0x131022600_0 .net "C3", 0 0, L_0x131059840;  1 drivers
v0x1310226b0_0 .net "TempOut", 0 0, L_0x1310595b0;  1 drivers
v0x131022760_0 .net "data", 0 0, L_0x131057a70;  1 drivers
v0x131022830_0 .net "out", 0 0, L_0x1310598b0;  1 drivers
v0x1310228c0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13101bfb0_0 .net "sel", 0 0, L_0x131059c10;  alias, 1 drivers
S_0x131021f80 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131021d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310595b0 .functor NAND 1, L_0x131059500, L_0x131059660, C4<1>, C4<1>;
L_0x131059660 .functor NAND 1, L_0x131059750, L_0x1310595b0, C4<1>, C4<1>;
v0x1310221c0_0 .net "C2", 0 0, L_0x131059660;  1 drivers
v0x131022270_0 .net "In1", 0 0, L_0x131059500;  alias, 1 drivers
v0x131022310_0 .net "In2", 0 0, L_0x131059750;  alias, 1 drivers
v0x1310223c0_0 .net "OutSR", 0 0, L_0x1310595b0;  alias, 1 drivers
S_0x131022ef0 .scope module, "word2" "word8bit" 2 158, 2 6 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x1310296f0_0 .net "data_in", 7 0, o0x128009a80;  alias, 0 drivers
v0x1310297e0_0 .net8 "data_out", 7 0, RS_0x128009ab0;  alias, 8 drivers
v0x1310298b0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131029940_0 .net "sel", 0 0, L_0x13105ca10;  1 drivers
L_0x13105a110 .part o0x128009a80, 0, 1;
L_0x13105a650 .part o0x128009a80, 1, 1;
L_0x13105acb0 .part o0x128009a80, 2, 1;
L_0x13105b290 .part o0x128009a80, 3, 1;
L_0x13105b850 .part o0x128009a80, 4, 1;
L_0x13105be20 .part o0x128009a80, 5, 1;
L_0x13105c3e0 .part o0x128009a80, 6, 1;
L_0x13105aa30 .part o0x128009a80, 7, 1;
LS_0x13105ab10_0_0 .concat8 [ 1 1 1 1], L_0x13105a020, L_0x13105a560, L_0x131029a40, L_0x13105b180;
LS_0x13105ab10_0_4 .concat8 [ 1 1 1 1], L_0x13105b740, L_0x13105bd10, L_0x13105c2d0, L_0x13105c8b0;
L_0x13105ab10 .concat8 [ 4 4 0 0], LS_0x13105ab10_0_0, LS_0x13105ab10_0_4;
S_0x1310230c0 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x131022ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131059cb0 .functor NAND 1, L_0x13105a110, L_0x13105ca10, o0x128008700, C4<1>;
L_0x131059ec0 .functor NAND 1, L_0x131059cb0, L_0x13105ca10, o0x128008700, C4<1>;
L_0x131059fb0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105a020 .functor AND 1, L_0x131059d20, L_0x13105ca10, L_0x131059fb0, C4<1>;
v0x131023810_0 .net "C1", 0 0, L_0x131059cb0;  1 drivers
v0x1310238b0_0 .net "C2", 0 0, L_0x131059ec0;  1 drivers
v0x131023960_0 .net "C3", 0 0, L_0x131059fb0;  1 drivers
v0x131023a10_0 .net "TempOut", 0 0, L_0x131059d20;  1 drivers
v0x131023ac0_0 .net "data", 0 0, L_0x13105a110;  1 drivers
v0x131023b90_0 .net "out", 0 0, L_0x13105a020;  1 drivers
v0x131023c20_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131023cb0_0 .net "sel", 0 0, L_0x13105ca10;  alias, 1 drivers
S_0x1310232e0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310230c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131059d20 .functor NAND 1, L_0x131059cb0, L_0x131059dd0, C4<1>, C4<1>;
L_0x131059dd0 .functor NAND 1, L_0x131059ec0, L_0x131059d20, C4<1>, C4<1>;
v0x131023520_0 .net "C2", 0 0, L_0x131059dd0;  1 drivers
v0x1310235d0_0 .net "In1", 0 0, L_0x131059cb0;  alias, 1 drivers
v0x131023670_0 .net "In2", 0 0, L_0x131059ec0;  alias, 1 drivers
v0x131023720_0 .net "OutSR", 0 0, L_0x131059d20;  alias, 1 drivers
S_0x131023d80 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x131022ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105a1b0 .functor NAND 1, L_0x13105a650, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105a400 .functor NAND 1, L_0x13105a1b0, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105a4f0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105a560 .functor AND 1, L_0x13105a260, L_0x13105ca10, L_0x13105a4f0, C4<1>;
v0x1310244d0_0 .net "C1", 0 0, L_0x13105a1b0;  1 drivers
v0x131024570_0 .net "C2", 0 0, L_0x13105a400;  1 drivers
v0x131024620_0 .net "C3", 0 0, L_0x13105a4f0;  1 drivers
v0x1310246d0_0 .net "TempOut", 0 0, L_0x13105a260;  1 drivers
v0x131024780_0 .net "data", 0 0, L_0x13105a650;  1 drivers
v0x131024850_0 .net "out", 0 0, L_0x13105a560;  1 drivers
v0x1310248e0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131024970_0 .net "sel", 0 0, L_0x13105ca10;  alias, 1 drivers
S_0x131023fb0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131023d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105a260 .functor NAND 1, L_0x13105a1b0, L_0x13105a310, C4<1>, C4<1>;
L_0x13105a310 .functor NAND 1, L_0x13105a400, L_0x13105a260, C4<1>, C4<1>;
v0x1310241e0_0 .net "C2", 0 0, L_0x13105a310;  1 drivers
v0x131024290_0 .net "In1", 0 0, L_0x13105a1b0;  alias, 1 drivers
v0x131024330_0 .net "In2", 0 0, L_0x13105a400;  alias, 1 drivers
v0x1310243e0_0 .net "OutSR", 0 0, L_0x13105a260;  alias, 1 drivers
S_0x131024a40 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x131022ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105a6f0 .functor NAND 1, L_0x13105acb0, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105a940 .functor NAND 1, L_0x13105a6f0, L_0x13105ca10, o0x128008700, C4<1>;
L_0x1310299d0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131029a40 .functor AND 1, L_0x13105a7a0, L_0x13105ca10, L_0x1310299d0, C4<1>;
v0x1310251a0_0 .net "C1", 0 0, L_0x13105a6f0;  1 drivers
v0x131025240_0 .net "C2", 0 0, L_0x13105a940;  1 drivers
v0x1310252f0_0 .net "C3", 0 0, L_0x1310299d0;  1 drivers
v0x1310253a0_0 .net "TempOut", 0 0, L_0x13105a7a0;  1 drivers
v0x131025450_0 .net "data", 0 0, L_0x13105acb0;  1 drivers
v0x131025520_0 .net "out", 0 0, L_0x131029a40;  1 drivers
v0x1310255b0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131025640_0 .net "sel", 0 0, L_0x13105ca10;  alias, 1 drivers
S_0x131024c80 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131024a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105a7a0 .functor NAND 1, L_0x13105a6f0, L_0x13105a850, C4<1>, C4<1>;
L_0x13105a850 .functor NAND 1, L_0x13105a940, L_0x13105a7a0, C4<1>, C4<1>;
v0x131024eb0_0 .net "C2", 0 0, L_0x13105a850;  1 drivers
v0x131024f60_0 .net "In1", 0 0, L_0x13105a6f0;  alias, 1 drivers
v0x131025000_0 .net "In2", 0 0, L_0x13105a940;  alias, 1 drivers
v0x1310250b0_0 .net "OutSR", 0 0, L_0x13105a7a0;  alias, 1 drivers
S_0x131025720 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x131022ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105ad90 .functor NAND 1, L_0x13105b290, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105b020 .functor NAND 1, L_0x13105ad90, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105b110 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105b180 .functor AND 1, L_0x13105ae40, L_0x13105ca10, L_0x13105b110, C4<1>;
v0x131025e70_0 .net "C1", 0 0, L_0x13105ad90;  1 drivers
v0x131025f10_0 .net "C2", 0 0, L_0x13105b020;  1 drivers
v0x131025fc0_0 .net "C3", 0 0, L_0x13105b110;  1 drivers
v0x131026070_0 .net "TempOut", 0 0, L_0x13105ae40;  1 drivers
v0x131026120_0 .net "data", 0 0, L_0x13105b290;  1 drivers
v0x1310261f0_0 .net "out", 0 0, L_0x13105b180;  1 drivers
v0x131026280_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131026310_0 .net "sel", 0 0, L_0x13105ca10;  alias, 1 drivers
S_0x131025940 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131025720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105ae40 .functor NAND 1, L_0x13105ad90, L_0x13105af10, C4<1>, C4<1>;
L_0x13105af10 .functor NAND 1, L_0x13105b020, L_0x13105ae40, C4<1>, C4<1>;
v0x131025b80_0 .net "C2", 0 0, L_0x13105af10;  1 drivers
v0x131025c30_0 .net "In1", 0 0, L_0x13105ad90;  alias, 1 drivers
v0x131025cd0_0 .net "In2", 0 0, L_0x13105b020;  alias, 1 drivers
v0x131025d80_0 .net "OutSR", 0 0, L_0x13105ae40;  alias, 1 drivers
S_0x1310263d0 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x131022ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105b370 .functor NAND 1, L_0x13105b850, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105b5e0 .functor NAND 1, L_0x13105b370, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105b6d0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105b740 .functor AND 1, L_0x13105b420, L_0x13105ca10, L_0x13105b6d0, C4<1>;
v0x131026b40_0 .net "C1", 0 0, L_0x13105b370;  1 drivers
v0x131026be0_0 .net "C2", 0 0, L_0x13105b5e0;  1 drivers
v0x131026c90_0 .net "C3", 0 0, L_0x13105b6d0;  1 drivers
v0x131026d40_0 .net "TempOut", 0 0, L_0x13105b420;  1 drivers
v0x131026df0_0 .net "data", 0 0, L_0x13105b850;  1 drivers
v0x131026ec0_0 .net "out", 0 0, L_0x13105b740;  1 drivers
v0x131026f50_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131026fe0_0 .net "sel", 0 0, L_0x13105ca10;  alias, 1 drivers
S_0x131026630 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310263d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105b420 .functor NAND 1, L_0x13105b370, L_0x13105b4d0, C4<1>, C4<1>;
L_0x13105b4d0 .functor NAND 1, L_0x13105b5e0, L_0x13105b420, C4<1>, C4<1>;
v0x131026860_0 .net "C2", 0 0, L_0x13105b4d0;  1 drivers
v0x131026900_0 .net "In1", 0 0, L_0x13105b370;  alias, 1 drivers
v0x1310269a0_0 .net "In2", 0 0, L_0x13105b5e0;  alias, 1 drivers
v0x131026a50_0 .net "OutSR", 0 0, L_0x13105b420;  alias, 1 drivers
S_0x131027120 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x131022ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105b960 .functor NAND 1, L_0x13105be20, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105bbb0 .functor NAND 1, L_0x13105b960, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105bca0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105bd10 .functor AND 1, L_0x13105ba10, L_0x13105ca10, L_0x13105bca0, C4<1>;
v0x131027830_0 .net "C1", 0 0, L_0x13105b960;  1 drivers
v0x1310278d0_0 .net "C2", 0 0, L_0x13105bbb0;  1 drivers
v0x131027980_0 .net "C3", 0 0, L_0x13105bca0;  1 drivers
v0x131027a30_0 .net "TempOut", 0 0, L_0x13105ba10;  1 drivers
v0x131027ae0_0 .net "data", 0 0, L_0x13105be20;  1 drivers
v0x131027bb0_0 .net "out", 0 0, L_0x13105bd10;  1 drivers
v0x131027c40_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131027cd0_0 .net "sel", 0 0, L_0x13105ca10;  alias, 1 drivers
S_0x131027340 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131027120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105ba10 .functor NAND 1, L_0x13105b960, L_0x13105bac0, C4<1>, C4<1>;
L_0x13105bac0 .functor NAND 1, L_0x13105bbb0, L_0x13105ba10, C4<1>, C4<1>;
v0x131027550_0 .net "C2", 0 0, L_0x13105bac0;  1 drivers
v0x1310275f0_0 .net "In1", 0 0, L_0x13105b960;  alias, 1 drivers
v0x131027690_0 .net "In2", 0 0, L_0x13105bbb0;  alias, 1 drivers
v0x131027740_0 .net "OutSR", 0 0, L_0x13105ba10;  alias, 1 drivers
S_0x131027d90 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x131022ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105bf00 .functor NAND 1, L_0x13105c3e0, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105c170 .functor NAND 1, L_0x13105bf00, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105c260 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105c2d0 .functor AND 1, L_0x13105bfb0, L_0x13105ca10, L_0x13105c260, C4<1>;
v0x1310284e0_0 .net "C1", 0 0, L_0x13105bf00;  1 drivers
v0x131028580_0 .net "C2", 0 0, L_0x13105c170;  1 drivers
v0x131028630_0 .net "C3", 0 0, L_0x13105c260;  1 drivers
v0x1310286e0_0 .net "TempOut", 0 0, L_0x13105bfb0;  1 drivers
v0x131028790_0 .net "data", 0 0, L_0x13105c3e0;  1 drivers
v0x131028860_0 .net "out", 0 0, L_0x13105c2d0;  1 drivers
v0x1310288f0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131028980_0 .net "sel", 0 0, L_0x13105ca10;  alias, 1 drivers
S_0x131027fb0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131027d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105bfb0 .functor NAND 1, L_0x13105bf00, L_0x13105c060, C4<1>, C4<1>;
L_0x13105c060 .functor NAND 1, L_0x13105c170, L_0x13105bfb0, C4<1>, C4<1>;
v0x1310281f0_0 .net "C2", 0 0, L_0x13105c060;  1 drivers
v0x1310282a0_0 .net "In1", 0 0, L_0x13105bf00;  alias, 1 drivers
v0x131028340_0 .net "In2", 0 0, L_0x13105c170;  alias, 1 drivers
v0x1310283f0_0 .net "OutSR", 0 0, L_0x13105bfb0;  alias, 1 drivers
S_0x131028a40 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x131022ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105c500 .functor NAND 1, L_0x13105aa30, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105c750 .functor NAND 1, L_0x13105c500, L_0x13105ca10, o0x128008700, C4<1>;
L_0x13105c840 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105c8b0 .functor AND 1, L_0x13105c5b0, L_0x13105ca10, L_0x13105c840, C4<1>;
v0x131029190_0 .net "C1", 0 0, L_0x13105c500;  1 drivers
v0x131029230_0 .net "C2", 0 0, L_0x13105c750;  1 drivers
v0x1310292e0_0 .net "C3", 0 0, L_0x13105c840;  1 drivers
v0x131029390_0 .net "TempOut", 0 0, L_0x13105c5b0;  1 drivers
v0x131029440_0 .net "data", 0 0, L_0x13105aa30;  1 drivers
v0x131029510_0 .net "out", 0 0, L_0x13105c8b0;  1 drivers
v0x1310295a0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131029630_0 .net "sel", 0 0, L_0x13105ca10;  alias, 1 drivers
S_0x131028c60 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131028a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105c5b0 .functor NAND 1, L_0x13105c500, L_0x13105c660, C4<1>, C4<1>;
L_0x13105c660 .functor NAND 1, L_0x13105c750, L_0x13105c5b0, C4<1>, C4<1>;
v0x131028ea0_0 .net "C2", 0 0, L_0x13105c660;  1 drivers
v0x131028f50_0 .net "In1", 0 0, L_0x13105c500;  alias, 1 drivers
v0x131028ff0_0 .net "In2", 0 0, L_0x13105c750;  alias, 1 drivers
v0x1310290a0_0 .net "OutSR", 0 0, L_0x13105c5b0;  alias, 1 drivers
S_0x131029af0 .scope module, "word3" "word8bit" 2 165, 2 6 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x131030110_0 .net "data_in", 7 0, o0x128009a80;  alias, 0 drivers
v0x1310301c0_0 .net8 "data_out", 7 0, RS_0x128009ab0;  alias, 8 drivers
v0x131030260_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310302f0_0 .net "sel", 0 0, L_0x13105fa70;  1 drivers
L_0x13105cf90 .part o0x128009a80, 0, 1;
L_0x13105d4d0 .part o0x128009a80, 1, 1;
L_0x13105db30 .part o0x128009a80, 2, 1;
L_0x13105e0f0 .part o0x128009a80, 3, 1;
L_0x13105e6b0 .part o0x128009a80, 4, 1;
L_0x13105ec80 .part o0x128009a80, 5, 1;
L_0x13105f240 .part o0x128009a80, 6, 1;
L_0x13105d8b0 .part o0x128009a80, 7, 1;
LS_0x13105d990_0_0 .concat8 [ 1 1 1 1], L_0x13105cea0, L_0x13105d3e0, L_0x1310303f0, L_0x13105dfe0;
LS_0x13105d990_0_4 .concat8 [ 1 1 1 1], L_0x13105e5a0, L_0x13105eb70, L_0x13105f130, L_0x13105f710;
L_0x13105d990 .concat8 [ 4 4 0 0], LS_0x13105d990_0_0, LS_0x13105d990_0_4;
S_0x131029d00 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x131029af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105cb30 .functor NAND 1, L_0x13105cf90, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105cd40 .functor NAND 1, L_0x13105cb30, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105ce30 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105cea0 .functor AND 1, L_0x13105cba0, L_0x13105fa70, L_0x13105ce30, C4<1>;
v0x13102a430_0 .net "C1", 0 0, L_0x13105cb30;  1 drivers
v0x13102a4d0_0 .net "C2", 0 0, L_0x13105cd40;  1 drivers
v0x13102a580_0 .net "C3", 0 0, L_0x13105ce30;  1 drivers
v0x13102a630_0 .net "TempOut", 0 0, L_0x13105cba0;  1 drivers
v0x13102a6e0_0 .net "data", 0 0, L_0x13105cf90;  1 drivers
v0x13102a7b0_0 .net "out", 0 0, L_0x13105cea0;  1 drivers
v0x13102a840_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13102a8d0_0 .net "sel", 0 0, L_0x13105fa70;  alias, 1 drivers
S_0x131029f20 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131029d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105cba0 .functor NAND 1, L_0x13105cb30, L_0x13105cc50, C4<1>, C4<1>;
L_0x13105cc50 .functor NAND 1, L_0x13105cd40, L_0x13105cba0, C4<1>, C4<1>;
v0x13102a150_0 .net "C2", 0 0, L_0x13105cc50;  1 drivers
v0x13102a1f0_0 .net "In1", 0 0, L_0x13105cb30;  alias, 1 drivers
v0x13102a290_0 .net "In2", 0 0, L_0x13105cd40;  alias, 1 drivers
v0x13102a340_0 .net "OutSR", 0 0, L_0x13105cba0;  alias, 1 drivers
S_0x13102a9a0 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x131029af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105d030 .functor NAND 1, L_0x13105d4d0, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105d280 .functor NAND 1, L_0x13105d030, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105d370 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105d3e0 .functor AND 1, L_0x13105d0e0, L_0x13105fa70, L_0x13105d370, C4<1>;
v0x13102b0f0_0 .net "C1", 0 0, L_0x13105d030;  1 drivers
v0x13102b190_0 .net "C2", 0 0, L_0x13105d280;  1 drivers
v0x13102b240_0 .net "C3", 0 0, L_0x13105d370;  1 drivers
v0x13102b2f0_0 .net "TempOut", 0 0, L_0x13105d0e0;  1 drivers
v0x13102b3a0_0 .net "data", 0 0, L_0x13105d4d0;  1 drivers
v0x13102b470_0 .net "out", 0 0, L_0x13105d3e0;  1 drivers
v0x13102b500_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13102b590_0 .net "sel", 0 0, L_0x13105fa70;  alias, 1 drivers
S_0x13102abd0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13102a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105d0e0 .functor NAND 1, L_0x13105d030, L_0x13105d190, C4<1>, C4<1>;
L_0x13105d190 .functor NAND 1, L_0x13105d280, L_0x13105d0e0, C4<1>, C4<1>;
v0x13102ae00_0 .net "C2", 0 0, L_0x13105d190;  1 drivers
v0x13102aeb0_0 .net "In1", 0 0, L_0x13105d030;  alias, 1 drivers
v0x13102af50_0 .net "In2", 0 0, L_0x13105d280;  alias, 1 drivers
v0x13102b000_0 .net "OutSR", 0 0, L_0x13105d0e0;  alias, 1 drivers
S_0x13102b660 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x131029af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105d570 .functor NAND 1, L_0x13105db30, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105d7c0 .functor NAND 1, L_0x13105d570, L_0x13105fa70, o0x128008700, C4<1>;
L_0x131030380 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310303f0 .functor AND 1, L_0x13105d620, L_0x13105fa70, L_0x131030380, C4<1>;
v0x13102bdc0_0 .net "C1", 0 0, L_0x13105d570;  1 drivers
v0x13102be60_0 .net "C2", 0 0, L_0x13105d7c0;  1 drivers
v0x13102bf10_0 .net "C3", 0 0, L_0x131030380;  1 drivers
v0x13102bfc0_0 .net "TempOut", 0 0, L_0x13105d620;  1 drivers
v0x13102c070_0 .net "data", 0 0, L_0x13105db30;  1 drivers
v0x13102c140_0 .net "out", 0 0, L_0x1310303f0;  1 drivers
v0x13102c1d0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13102c260_0 .net "sel", 0 0, L_0x13105fa70;  alias, 1 drivers
S_0x13102b8a0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13102b660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105d620 .functor NAND 1, L_0x13105d570, L_0x13105d6d0, C4<1>, C4<1>;
L_0x13105d6d0 .functor NAND 1, L_0x13105d7c0, L_0x13105d620, C4<1>, C4<1>;
v0x13102bad0_0 .net "C2", 0 0, L_0x13105d6d0;  1 drivers
v0x13102bb80_0 .net "In1", 0 0, L_0x13105d570;  alias, 1 drivers
v0x13102bc20_0 .net "In2", 0 0, L_0x13105d7c0;  alias, 1 drivers
v0x13102bcd0_0 .net "OutSR", 0 0, L_0x13105d620;  alias, 1 drivers
S_0x13102c340 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x131029af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105dc10 .functor NAND 1, L_0x13105e0f0, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105de80 .functor NAND 1, L_0x13105dc10, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105df70 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105dfe0 .functor AND 1, L_0x13105dcc0, L_0x13105fa70, L_0x13105df70, C4<1>;
v0x13102ca90_0 .net "C1", 0 0, L_0x13105dc10;  1 drivers
v0x13102cb30_0 .net "C2", 0 0, L_0x13105de80;  1 drivers
v0x13102cbe0_0 .net "C3", 0 0, L_0x13105df70;  1 drivers
v0x13102cc90_0 .net "TempOut", 0 0, L_0x13105dcc0;  1 drivers
v0x13102cd40_0 .net "data", 0 0, L_0x13105e0f0;  1 drivers
v0x13102ce10_0 .net "out", 0 0, L_0x13105dfe0;  1 drivers
v0x13102cea0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13102cf30_0 .net "sel", 0 0, L_0x13105fa70;  alias, 1 drivers
S_0x13102c560 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13102c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105dcc0 .functor NAND 1, L_0x13105dc10, L_0x13105dd70, C4<1>, C4<1>;
L_0x13105dd70 .functor NAND 1, L_0x13105de80, L_0x13105dcc0, C4<1>, C4<1>;
v0x13102c7a0_0 .net "C2", 0 0, L_0x13105dd70;  1 drivers
v0x13102c850_0 .net "In1", 0 0, L_0x13105dc10;  alias, 1 drivers
v0x13102c8f0_0 .net "In2", 0 0, L_0x13105de80;  alias, 1 drivers
v0x13102c9a0_0 .net "OutSR", 0 0, L_0x13105dcc0;  alias, 1 drivers
S_0x13102cff0 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x131029af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105e1d0 .functor NAND 1, L_0x13105e6b0, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105e440 .functor NAND 1, L_0x13105e1d0, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105e530 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105e5a0 .functor AND 1, L_0x13105e280, L_0x13105fa70, L_0x13105e530, C4<1>;
v0x13102d760_0 .net "C1", 0 0, L_0x13105e1d0;  1 drivers
v0x13102d800_0 .net "C2", 0 0, L_0x13105e440;  1 drivers
v0x13102d8b0_0 .net "C3", 0 0, L_0x13105e530;  1 drivers
v0x13102d960_0 .net "TempOut", 0 0, L_0x13105e280;  1 drivers
v0x13102da10_0 .net "data", 0 0, L_0x13105e6b0;  1 drivers
v0x13102dae0_0 .net "out", 0 0, L_0x13105e5a0;  1 drivers
v0x13102db70_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13102dc00_0 .net "sel", 0 0, L_0x13105fa70;  alias, 1 drivers
S_0x13102d250 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13102cff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105e280 .functor NAND 1, L_0x13105e1d0, L_0x13105e330, C4<1>, C4<1>;
L_0x13105e330 .functor NAND 1, L_0x13105e440, L_0x13105e280, C4<1>, C4<1>;
v0x13102d480_0 .net "C2", 0 0, L_0x13105e330;  1 drivers
v0x13102d520_0 .net "In1", 0 0, L_0x13105e1d0;  alias, 1 drivers
v0x13102d5c0_0 .net "In2", 0 0, L_0x13105e440;  alias, 1 drivers
v0x13102d670_0 .net "OutSR", 0 0, L_0x13105e280;  alias, 1 drivers
S_0x13102dd40 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x131029af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105e7c0 .functor NAND 1, L_0x13105ec80, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105ea10 .functor NAND 1, L_0x13105e7c0, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105eb00 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105eb70 .functor AND 1, L_0x13105e870, L_0x13105fa70, L_0x13105eb00, C4<1>;
v0x13102e450_0 .net "C1", 0 0, L_0x13105e7c0;  1 drivers
v0x13102e4f0_0 .net "C2", 0 0, L_0x13105ea10;  1 drivers
v0x13102e5a0_0 .net "C3", 0 0, L_0x13105eb00;  1 drivers
v0x13102e650_0 .net "TempOut", 0 0, L_0x13105e870;  1 drivers
v0x13102e700_0 .net "data", 0 0, L_0x13105ec80;  1 drivers
v0x13102e7d0_0 .net "out", 0 0, L_0x13105eb70;  1 drivers
v0x13102e860_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131022950_0 .net "sel", 0 0, L_0x13105fa70;  alias, 1 drivers
S_0x13102df60 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13102dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105e870 .functor NAND 1, L_0x13105e7c0, L_0x13105e920, C4<1>, C4<1>;
L_0x13105e920 .functor NAND 1, L_0x13105ea10, L_0x13105e870, C4<1>, C4<1>;
v0x13102e170_0 .net "C2", 0 0, L_0x13105e920;  1 drivers
v0x13102e210_0 .net "In1", 0 0, L_0x13105e7c0;  alias, 1 drivers
v0x13102e2b0_0 .net "In2", 0 0, L_0x13105ea10;  alias, 1 drivers
v0x13102e360_0 .net "OutSR", 0 0, L_0x13105e870;  alias, 1 drivers
S_0x13102e8f0 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x131029af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105ed60 .functor NAND 1, L_0x13105f240, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105efd0 .functor NAND 1, L_0x13105ed60, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105f0c0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105f130 .functor AND 1, L_0x13105ee10, L_0x13105fa70, L_0x13105f0c0, C4<1>;
v0x13102ef00_0 .net "C1", 0 0, L_0x13105ed60;  1 drivers
v0x13102efa0_0 .net "C2", 0 0, L_0x13105efd0;  1 drivers
v0x13102f050_0 .net "C3", 0 0, L_0x13105f0c0;  1 drivers
v0x13102f100_0 .net "TempOut", 0 0, L_0x13105ee10;  1 drivers
v0x13102f1b0_0 .net "data", 0 0, L_0x13105f240;  1 drivers
v0x13102f280_0 .net "out", 0 0, L_0x13105f130;  1 drivers
v0x13102f310_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13102f3a0_0 .net "sel", 0 0, L_0x13105fa70;  alias, 1 drivers
S_0x13102ea60 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13102e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105ee10 .functor NAND 1, L_0x13105ed60, L_0x13105eec0, C4<1>, C4<1>;
L_0x13105eec0 .functor NAND 1, L_0x13105efd0, L_0x13105ee10, C4<1>, C4<1>;
v0x13102ec20_0 .net "C2", 0 0, L_0x13105eec0;  1 drivers
v0x13102ecc0_0 .net "In1", 0 0, L_0x13105ed60;  alias, 1 drivers
v0x13102ed60_0 .net "In2", 0 0, L_0x13105efd0;  alias, 1 drivers
v0x13102ee10_0 .net "OutSR", 0 0, L_0x13105ee10;  alias, 1 drivers
S_0x13102f460 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x131029af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105f360 .functor NAND 1, L_0x13105d8b0, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105f5b0 .functor NAND 1, L_0x13105f360, L_0x13105fa70, o0x128008700, C4<1>;
L_0x13105f6a0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105f710 .functor AND 1, L_0x13105f410, L_0x13105fa70, L_0x13105f6a0, C4<1>;
v0x13102fbb0_0 .net "C1", 0 0, L_0x13105f360;  1 drivers
v0x13102fc50_0 .net "C2", 0 0, L_0x13105f5b0;  1 drivers
v0x13102fd00_0 .net "C3", 0 0, L_0x13105f6a0;  1 drivers
v0x13102fdb0_0 .net "TempOut", 0 0, L_0x13105f410;  1 drivers
v0x13102fe60_0 .net "data", 0 0, L_0x13105d8b0;  1 drivers
v0x13102ff30_0 .net "out", 0 0, L_0x13105f710;  1 drivers
v0x13102ffc0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131030050_0 .net "sel", 0 0, L_0x13105fa70;  alias, 1 drivers
S_0x13102f680 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13102f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105f410 .functor NAND 1, L_0x13105f360, L_0x13105f4c0, C4<1>, C4<1>;
L_0x13105f4c0 .functor NAND 1, L_0x13105f5b0, L_0x13105f410, C4<1>, C4<1>;
v0x13102f8c0_0 .net "C2", 0 0, L_0x13105f4c0;  1 drivers
v0x13102f970_0 .net "In1", 0 0, L_0x13105f360;  alias, 1 drivers
v0x13102fa10_0 .net "In2", 0 0, L_0x13105f5b0;  alias, 1 drivers
v0x13102fac0_0 .net "OutSR", 0 0, L_0x13105f410;  alias, 1 drivers
S_0x1310304d0 .scope module, "word4" "word8bit" 2 172, 2 6 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x131036cd0_0 .net "data_in", 7 0, o0x128009a80;  alias, 0 drivers
v0x131036e00_0 .net8 "data_out", 7 0, RS_0x128009ab0;  alias, 8 drivers
v0x131036f10_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131036fa0_0 .net "sel", 0 0, L_0x131062a70;  1 drivers
L_0x13105ff70 .part o0x128009a80, 0, 1;
L_0x1310604b0 .part o0x128009a80, 1, 1;
L_0x131060b10 .part o0x128009a80, 2, 1;
L_0x1310610f0 .part o0x128009a80, 3, 1;
L_0x1310616b0 .part o0x128009a80, 4, 1;
L_0x131061c80 .part o0x128009a80, 5, 1;
L_0x131062240 .part o0x128009a80, 6, 1;
L_0x131060890 .part o0x128009a80, 7, 1;
LS_0x131060970_0_0 .concat8 [ 1 1 1 1], L_0x13105fe80, L_0x1310603c0, L_0x1310370a0, L_0x131060fe0;
LS_0x131060970_0_4 .concat8 [ 1 1 1 1], L_0x1310615a0, L_0x131061b70, L_0x131062130, L_0x131062710;
L_0x131060970 .concat8 [ 4 4 0 0], LS_0x131060970_0_0, LS_0x131060970_0_4;
S_0x1310306a0 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x1310304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105fb10 .functor NAND 1, L_0x13105ff70, L_0x131062a70, o0x128008700, C4<1>;
L_0x13105fd20 .functor NAND 1, L_0x13105fb10, L_0x131062a70, o0x128008700, C4<1>;
L_0x13105fe10 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13105fe80 .functor AND 1, L_0x13105fb80, L_0x131062a70, L_0x13105fe10, C4<1>;
v0x131030df0_0 .net "C1", 0 0, L_0x13105fb10;  1 drivers
v0x131030e90_0 .net "C2", 0 0, L_0x13105fd20;  1 drivers
v0x131030f40_0 .net "C3", 0 0, L_0x13105fe10;  1 drivers
v0x131030ff0_0 .net "TempOut", 0 0, L_0x13105fb80;  1 drivers
v0x1310310a0_0 .net "data", 0 0, L_0x13105ff70;  1 drivers
v0x131031170_0 .net "out", 0 0, L_0x13105fe80;  1 drivers
v0x131031200_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131031290_0 .net "sel", 0 0, L_0x131062a70;  alias, 1 drivers
S_0x1310308c0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310306a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13105fb80 .functor NAND 1, L_0x13105fb10, L_0x13105fc30, C4<1>, C4<1>;
L_0x13105fc30 .functor NAND 1, L_0x13105fd20, L_0x13105fb80, C4<1>, C4<1>;
v0x131030b00_0 .net "C2", 0 0, L_0x13105fc30;  1 drivers
v0x131030bb0_0 .net "In1", 0 0, L_0x13105fb10;  alias, 1 drivers
v0x131030c50_0 .net "In2", 0 0, L_0x13105fd20;  alias, 1 drivers
v0x131030d00_0 .net "OutSR", 0 0, L_0x13105fb80;  alias, 1 drivers
S_0x131031360 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x1310304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131060010 .functor NAND 1, L_0x1310604b0, L_0x131062a70, o0x128008700, C4<1>;
L_0x131060260 .functor NAND 1, L_0x131060010, L_0x131062a70, o0x128008700, C4<1>;
L_0x131060350 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310603c0 .functor AND 1, L_0x1310600c0, L_0x131062a70, L_0x131060350, C4<1>;
v0x131031ab0_0 .net "C1", 0 0, L_0x131060010;  1 drivers
v0x131031b50_0 .net "C2", 0 0, L_0x131060260;  1 drivers
v0x131031c00_0 .net "C3", 0 0, L_0x131060350;  1 drivers
v0x131031cb0_0 .net "TempOut", 0 0, L_0x1310600c0;  1 drivers
v0x131031d60_0 .net "data", 0 0, L_0x1310604b0;  1 drivers
v0x131031e30_0 .net "out", 0 0, L_0x1310603c0;  1 drivers
v0x131031ec0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131031f50_0 .net "sel", 0 0, L_0x131062a70;  alias, 1 drivers
S_0x131031590 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131031360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310600c0 .functor NAND 1, L_0x131060010, L_0x131060170, C4<1>, C4<1>;
L_0x131060170 .functor NAND 1, L_0x131060260, L_0x1310600c0, C4<1>, C4<1>;
v0x1310317c0_0 .net "C2", 0 0, L_0x131060170;  1 drivers
v0x131031870_0 .net "In1", 0 0, L_0x131060010;  alias, 1 drivers
v0x131031910_0 .net "In2", 0 0, L_0x131060260;  alias, 1 drivers
v0x1310319c0_0 .net "OutSR", 0 0, L_0x1310600c0;  alias, 1 drivers
S_0x131032020 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x1310304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131060550 .functor NAND 1, L_0x131060b10, L_0x131062a70, o0x128008700, C4<1>;
L_0x1310607a0 .functor NAND 1, L_0x131060550, L_0x131062a70, o0x128008700, C4<1>;
L_0x131037030 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310370a0 .functor AND 1, L_0x131060600, L_0x131062a70, L_0x131037030, C4<1>;
v0x131032780_0 .net "C1", 0 0, L_0x131060550;  1 drivers
v0x131032820_0 .net "C2", 0 0, L_0x1310607a0;  1 drivers
v0x1310328d0_0 .net "C3", 0 0, L_0x131037030;  1 drivers
v0x131032980_0 .net "TempOut", 0 0, L_0x131060600;  1 drivers
v0x131032a30_0 .net "data", 0 0, L_0x131060b10;  1 drivers
v0x131032b00_0 .net "out", 0 0, L_0x1310370a0;  1 drivers
v0x131032b90_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131032c20_0 .net "sel", 0 0, L_0x131062a70;  alias, 1 drivers
S_0x131032260 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131032020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131060600 .functor NAND 1, L_0x131060550, L_0x1310606b0, C4<1>, C4<1>;
L_0x1310606b0 .functor NAND 1, L_0x1310607a0, L_0x131060600, C4<1>, C4<1>;
v0x131032490_0 .net "C2", 0 0, L_0x1310606b0;  1 drivers
v0x131032540_0 .net "In1", 0 0, L_0x131060550;  alias, 1 drivers
v0x1310325e0_0 .net "In2", 0 0, L_0x1310607a0;  alias, 1 drivers
v0x131032690_0 .net "OutSR", 0 0, L_0x131060600;  alias, 1 drivers
S_0x131032d00 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x1310304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131060bf0 .functor NAND 1, L_0x1310610f0, L_0x131062a70, o0x128008700, C4<1>;
L_0x131060e80 .functor NAND 1, L_0x131060bf0, L_0x131062a70, o0x128008700, C4<1>;
L_0x131060f70 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131060fe0 .functor AND 1, L_0x131060ca0, L_0x131062a70, L_0x131060f70, C4<1>;
v0x131033450_0 .net "C1", 0 0, L_0x131060bf0;  1 drivers
v0x1310334f0_0 .net "C2", 0 0, L_0x131060e80;  1 drivers
v0x1310335a0_0 .net "C3", 0 0, L_0x131060f70;  1 drivers
v0x131033650_0 .net "TempOut", 0 0, L_0x131060ca0;  1 drivers
v0x131033700_0 .net "data", 0 0, L_0x1310610f0;  1 drivers
v0x1310337d0_0 .net "out", 0 0, L_0x131060fe0;  1 drivers
v0x131033860_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310338f0_0 .net "sel", 0 0, L_0x131062a70;  alias, 1 drivers
S_0x131032f20 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131032d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131060ca0 .functor NAND 1, L_0x131060bf0, L_0x131060d70, C4<1>, C4<1>;
L_0x131060d70 .functor NAND 1, L_0x131060e80, L_0x131060ca0, C4<1>, C4<1>;
v0x131033160_0 .net "C2", 0 0, L_0x131060d70;  1 drivers
v0x131033210_0 .net "In1", 0 0, L_0x131060bf0;  alias, 1 drivers
v0x1310332b0_0 .net "In2", 0 0, L_0x131060e80;  alias, 1 drivers
v0x131033360_0 .net "OutSR", 0 0, L_0x131060ca0;  alias, 1 drivers
S_0x1310339b0 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x1310304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310611d0 .functor NAND 1, L_0x1310616b0, L_0x131062a70, o0x128008700, C4<1>;
L_0x131061440 .functor NAND 1, L_0x1310611d0, L_0x131062a70, o0x128008700, C4<1>;
L_0x131061530 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310615a0 .functor AND 1, L_0x131061280, L_0x131062a70, L_0x131061530, C4<1>;
v0x131034120_0 .net "C1", 0 0, L_0x1310611d0;  1 drivers
v0x1310341c0_0 .net "C2", 0 0, L_0x131061440;  1 drivers
v0x131034270_0 .net "C3", 0 0, L_0x131061530;  1 drivers
v0x131034320_0 .net "TempOut", 0 0, L_0x131061280;  1 drivers
v0x1310343d0_0 .net "data", 0 0, L_0x1310616b0;  1 drivers
v0x1310344a0_0 .net "out", 0 0, L_0x1310615a0;  1 drivers
v0x131034530_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310345c0_0 .net "sel", 0 0, L_0x131062a70;  alias, 1 drivers
S_0x131033c10 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310339b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131061280 .functor NAND 1, L_0x1310611d0, L_0x131061330, C4<1>, C4<1>;
L_0x131061330 .functor NAND 1, L_0x131061440, L_0x131061280, C4<1>, C4<1>;
v0x131033e40_0 .net "C2", 0 0, L_0x131061330;  1 drivers
v0x131033ee0_0 .net "In1", 0 0, L_0x1310611d0;  alias, 1 drivers
v0x131033f80_0 .net "In2", 0 0, L_0x131061440;  alias, 1 drivers
v0x131034030_0 .net "OutSR", 0 0, L_0x131061280;  alias, 1 drivers
S_0x131034700 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x1310304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310617c0 .functor NAND 1, L_0x131061c80, L_0x131062a70, o0x128008700, C4<1>;
L_0x131061a10 .functor NAND 1, L_0x1310617c0, L_0x131062a70, o0x128008700, C4<1>;
L_0x131061b00 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131061b70 .functor AND 1, L_0x131061870, L_0x131062a70, L_0x131061b00, C4<1>;
v0x131034e10_0 .net "C1", 0 0, L_0x1310617c0;  1 drivers
v0x131034eb0_0 .net "C2", 0 0, L_0x131061a10;  1 drivers
v0x131034f60_0 .net "C3", 0 0, L_0x131061b00;  1 drivers
v0x131035010_0 .net "TempOut", 0 0, L_0x131061870;  1 drivers
v0x1310350c0_0 .net "data", 0 0, L_0x131061c80;  1 drivers
v0x131035190_0 .net "out", 0 0, L_0x131061b70;  1 drivers
v0x131035220_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310352b0_0 .net "sel", 0 0, L_0x131062a70;  alias, 1 drivers
S_0x131034920 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131034700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131061870 .functor NAND 1, L_0x1310617c0, L_0x131061920, C4<1>, C4<1>;
L_0x131061920 .functor NAND 1, L_0x131061a10, L_0x131061870, C4<1>, C4<1>;
v0x131034b30_0 .net "C2", 0 0, L_0x131061920;  1 drivers
v0x131034bd0_0 .net "In1", 0 0, L_0x1310617c0;  alias, 1 drivers
v0x131034c70_0 .net "In2", 0 0, L_0x131061a10;  alias, 1 drivers
v0x131034d20_0 .net "OutSR", 0 0, L_0x131061870;  alias, 1 drivers
S_0x131035370 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x1310304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131061d60 .functor NAND 1, L_0x131062240, L_0x131062a70, o0x128008700, C4<1>;
L_0x131061fd0 .functor NAND 1, L_0x131061d60, L_0x131062a70, o0x128008700, C4<1>;
L_0x1310620c0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131062130 .functor AND 1, L_0x131061e10, L_0x131062a70, L_0x1310620c0, C4<1>;
v0x131035ac0_0 .net "C1", 0 0, L_0x131061d60;  1 drivers
v0x131035b60_0 .net "C2", 0 0, L_0x131061fd0;  1 drivers
v0x131035c10_0 .net "C3", 0 0, L_0x1310620c0;  1 drivers
v0x131035cc0_0 .net "TempOut", 0 0, L_0x131061e10;  1 drivers
v0x131035d70_0 .net "data", 0 0, L_0x131062240;  1 drivers
v0x131035e40_0 .net "out", 0 0, L_0x131062130;  1 drivers
v0x131035ed0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131035f60_0 .net "sel", 0 0, L_0x131062a70;  alias, 1 drivers
S_0x131035590 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131035370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131061e10 .functor NAND 1, L_0x131061d60, L_0x131061ec0, C4<1>, C4<1>;
L_0x131061ec0 .functor NAND 1, L_0x131061fd0, L_0x131061e10, C4<1>, C4<1>;
v0x1310357d0_0 .net "C2", 0 0, L_0x131061ec0;  1 drivers
v0x131035880_0 .net "In1", 0 0, L_0x131061d60;  alias, 1 drivers
v0x131035920_0 .net "In2", 0 0, L_0x131061fd0;  alias, 1 drivers
v0x1310359d0_0 .net "OutSR", 0 0, L_0x131061e10;  alias, 1 drivers
S_0x131036020 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x1310304d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131062360 .functor NAND 1, L_0x131060890, L_0x131062a70, o0x128008700, C4<1>;
L_0x1310625b0 .functor NAND 1, L_0x131062360, L_0x131062a70, o0x128008700, C4<1>;
L_0x1310626a0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131062710 .functor AND 1, L_0x131062410, L_0x131062a70, L_0x1310626a0, C4<1>;
v0x131036770_0 .net "C1", 0 0, L_0x131062360;  1 drivers
v0x131036810_0 .net "C2", 0 0, L_0x1310625b0;  1 drivers
v0x1310368c0_0 .net "C3", 0 0, L_0x1310626a0;  1 drivers
v0x131036970_0 .net "TempOut", 0 0, L_0x131062410;  1 drivers
v0x131036a20_0 .net "data", 0 0, L_0x131060890;  1 drivers
v0x131036af0_0 .net "out", 0 0, L_0x131062710;  1 drivers
v0x131036b80_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131036c10_0 .net "sel", 0 0, L_0x131062a70;  alias, 1 drivers
S_0x131036240 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131036020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131062410 .functor NAND 1, L_0x131062360, L_0x1310624c0, C4<1>, C4<1>;
L_0x1310624c0 .functor NAND 1, L_0x1310625b0, L_0x131062410, C4<1>, C4<1>;
v0x131036480_0 .net "C2", 0 0, L_0x1310624c0;  1 drivers
v0x131036530_0 .net "In1", 0 0, L_0x131062360;  alias, 1 drivers
v0x1310365d0_0 .net "In2", 0 0, L_0x1310625b0;  alias, 1 drivers
v0x131036680_0 .net "OutSR", 0 0, L_0x131062410;  alias, 1 drivers
S_0x131037130 .scope module, "word5" "word8bit" 2 179, 2 6 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13103d910_0 .net "data_in", 7 0, o0x128009a80;  alias, 0 drivers
v0x13103d9c0_0 .net8 "data_out", 7 0, RS_0x128009ab0;  alias, 8 drivers
v0x13103da60_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13103daf0_0 .net "sel", 0 0, L_0x131065a80;  1 drivers
L_0x131062f80 .part o0x128009a80, 0, 1;
L_0x1310634c0 .part o0x128009a80, 1, 1;
L_0x131063b20 .part o0x128009a80, 2, 1;
L_0x131064100 .part o0x128009a80, 3, 1;
L_0x1310646c0 .part o0x128009a80, 4, 1;
L_0x131064c90 .part o0x128009a80, 5, 1;
L_0x131065250 .part o0x128009a80, 6, 1;
L_0x1310638a0 .part o0x128009a80, 7, 1;
LS_0x131063980_0_0 .concat8 [ 1 1 1 1], L_0x131062e90, L_0x1310633d0, L_0x13103dbf0, L_0x131063ff0;
LS_0x131063980_0_4 .concat8 [ 1 1 1 1], L_0x1310645b0, L_0x131064b80, L_0x131065140, L_0x131065720;
L_0x131063980 .concat8 [ 4 4 0 0], LS_0x131063980_0_0, LS_0x131063980_0_4;
S_0x131037300 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x131037130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131062b60 .functor NAND 1, L_0x131062f80, L_0x131065a80, o0x128008700, C4<1>;
L_0x131062d30 .functor NAND 1, L_0x131062b60, L_0x131065a80, o0x128008700, C4<1>;
L_0x131062e20 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131062e90 .functor AND 1, L_0x131062bd0, L_0x131065a80, L_0x131062e20, C4<1>;
v0x131037a30_0 .net "C1", 0 0, L_0x131062b60;  1 drivers
v0x131037ad0_0 .net "C2", 0 0, L_0x131062d30;  1 drivers
v0x131037b80_0 .net "C3", 0 0, L_0x131062e20;  1 drivers
v0x131037c30_0 .net "TempOut", 0 0, L_0x131062bd0;  1 drivers
v0x131037ce0_0 .net "data", 0 0, L_0x131062f80;  1 drivers
v0x131037db0_0 .net "out", 0 0, L_0x131062e90;  1 drivers
v0x131037e40_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131037ed0_0 .net "sel", 0 0, L_0x131065a80;  alias, 1 drivers
S_0x131037520 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131037300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131062bd0 .functor NAND 1, L_0x131062b60, L_0x131062c40, C4<1>, C4<1>;
L_0x131062c40 .functor NAND 1, L_0x131062d30, L_0x131062bd0, C4<1>, C4<1>;
v0x131037750_0 .net "C2", 0 0, L_0x131062c40;  1 drivers
v0x1310377f0_0 .net "In1", 0 0, L_0x131062b60;  alias, 1 drivers
v0x131037890_0 .net "In2", 0 0, L_0x131062d30;  alias, 1 drivers
v0x131037940_0 .net "OutSR", 0 0, L_0x131062bd0;  alias, 1 drivers
S_0x131037fa0 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x131037130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131063020 .functor NAND 1, L_0x1310634c0, L_0x131065a80, o0x128008700, C4<1>;
L_0x131063270 .functor NAND 1, L_0x131063020, L_0x131065a80, o0x128008700, C4<1>;
L_0x131063360 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310633d0 .functor AND 1, L_0x1310630d0, L_0x131065a80, L_0x131063360, C4<1>;
v0x1310386f0_0 .net "C1", 0 0, L_0x131063020;  1 drivers
v0x131038790_0 .net "C2", 0 0, L_0x131063270;  1 drivers
v0x131038840_0 .net "C3", 0 0, L_0x131063360;  1 drivers
v0x1310388f0_0 .net "TempOut", 0 0, L_0x1310630d0;  1 drivers
v0x1310389a0_0 .net "data", 0 0, L_0x1310634c0;  1 drivers
v0x131038a70_0 .net "out", 0 0, L_0x1310633d0;  1 drivers
v0x131038b00_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131038b90_0 .net "sel", 0 0, L_0x131065a80;  alias, 1 drivers
S_0x1310381d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131037fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310630d0 .functor NAND 1, L_0x131063020, L_0x131063180, C4<1>, C4<1>;
L_0x131063180 .functor NAND 1, L_0x131063270, L_0x1310630d0, C4<1>, C4<1>;
v0x131038400_0 .net "C2", 0 0, L_0x131063180;  1 drivers
v0x1310384b0_0 .net "In1", 0 0, L_0x131063020;  alias, 1 drivers
v0x131038550_0 .net "In2", 0 0, L_0x131063270;  alias, 1 drivers
v0x131038600_0 .net "OutSR", 0 0, L_0x1310630d0;  alias, 1 drivers
S_0x131038c60 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x131037130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131063560 .functor NAND 1, L_0x131063b20, L_0x131065a80, o0x128008700, C4<1>;
L_0x1310637b0 .functor NAND 1, L_0x131063560, L_0x131065a80, o0x128008700, C4<1>;
L_0x13103db80 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13103dbf0 .functor AND 1, L_0x131063610, L_0x131065a80, L_0x13103db80, C4<1>;
v0x1310393c0_0 .net "C1", 0 0, L_0x131063560;  1 drivers
v0x131039460_0 .net "C2", 0 0, L_0x1310637b0;  1 drivers
v0x131039510_0 .net "C3", 0 0, L_0x13103db80;  1 drivers
v0x1310395c0_0 .net "TempOut", 0 0, L_0x131063610;  1 drivers
v0x131039670_0 .net "data", 0 0, L_0x131063b20;  1 drivers
v0x131039740_0 .net "out", 0 0, L_0x13103dbf0;  1 drivers
v0x1310397d0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131039860_0 .net "sel", 0 0, L_0x131065a80;  alias, 1 drivers
S_0x131038ea0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131038c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131063610 .functor NAND 1, L_0x131063560, L_0x1310636c0, C4<1>, C4<1>;
L_0x1310636c0 .functor NAND 1, L_0x1310637b0, L_0x131063610, C4<1>, C4<1>;
v0x1310390d0_0 .net "C2", 0 0, L_0x1310636c0;  1 drivers
v0x131039180_0 .net "In1", 0 0, L_0x131063560;  alias, 1 drivers
v0x131039220_0 .net "In2", 0 0, L_0x1310637b0;  alias, 1 drivers
v0x1310392d0_0 .net "OutSR", 0 0, L_0x131063610;  alias, 1 drivers
S_0x131039940 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x131037130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131063c00 .functor NAND 1, L_0x131064100, L_0x131065a80, o0x128008700, C4<1>;
L_0x131063e90 .functor NAND 1, L_0x131063c00, L_0x131065a80, o0x128008700, C4<1>;
L_0x131063f80 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131063ff0 .functor AND 1, L_0x131063cb0, L_0x131065a80, L_0x131063f80, C4<1>;
v0x13103a090_0 .net "C1", 0 0, L_0x131063c00;  1 drivers
v0x13103a130_0 .net "C2", 0 0, L_0x131063e90;  1 drivers
v0x13103a1e0_0 .net "C3", 0 0, L_0x131063f80;  1 drivers
v0x13103a290_0 .net "TempOut", 0 0, L_0x131063cb0;  1 drivers
v0x13103a340_0 .net "data", 0 0, L_0x131064100;  1 drivers
v0x13103a410_0 .net "out", 0 0, L_0x131063ff0;  1 drivers
v0x13103a4a0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13103a530_0 .net "sel", 0 0, L_0x131065a80;  alias, 1 drivers
S_0x131039b60 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131039940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131063cb0 .functor NAND 1, L_0x131063c00, L_0x131063d80, C4<1>, C4<1>;
L_0x131063d80 .functor NAND 1, L_0x131063e90, L_0x131063cb0, C4<1>, C4<1>;
v0x131039da0_0 .net "C2", 0 0, L_0x131063d80;  1 drivers
v0x131039e50_0 .net "In1", 0 0, L_0x131063c00;  alias, 1 drivers
v0x131039ef0_0 .net "In2", 0 0, L_0x131063e90;  alias, 1 drivers
v0x131039fa0_0 .net "OutSR", 0 0, L_0x131063cb0;  alias, 1 drivers
S_0x13103a5f0 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x131037130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310641e0 .functor NAND 1, L_0x1310646c0, L_0x131065a80, o0x128008700, C4<1>;
L_0x131064450 .functor NAND 1, L_0x1310641e0, L_0x131065a80, o0x128008700, C4<1>;
L_0x131064540 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310645b0 .functor AND 1, L_0x131064290, L_0x131065a80, L_0x131064540, C4<1>;
v0x13103ad60_0 .net "C1", 0 0, L_0x1310641e0;  1 drivers
v0x13103ae00_0 .net "C2", 0 0, L_0x131064450;  1 drivers
v0x13103aeb0_0 .net "C3", 0 0, L_0x131064540;  1 drivers
v0x13103af60_0 .net "TempOut", 0 0, L_0x131064290;  1 drivers
v0x13103b010_0 .net "data", 0 0, L_0x1310646c0;  1 drivers
v0x13103b0e0_0 .net "out", 0 0, L_0x1310645b0;  1 drivers
v0x13103b170_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13103b200_0 .net "sel", 0 0, L_0x131065a80;  alias, 1 drivers
S_0x13103a850 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13103a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131064290 .functor NAND 1, L_0x1310641e0, L_0x131064340, C4<1>, C4<1>;
L_0x131064340 .functor NAND 1, L_0x131064450, L_0x131064290, C4<1>, C4<1>;
v0x13103aa80_0 .net "C2", 0 0, L_0x131064340;  1 drivers
v0x13103ab20_0 .net "In1", 0 0, L_0x1310641e0;  alias, 1 drivers
v0x13103abc0_0 .net "In2", 0 0, L_0x131064450;  alias, 1 drivers
v0x13103ac70_0 .net "OutSR", 0 0, L_0x131064290;  alias, 1 drivers
S_0x13103b340 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x131037130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310647d0 .functor NAND 1, L_0x131064c90, L_0x131065a80, o0x128008700, C4<1>;
L_0x131064a20 .functor NAND 1, L_0x1310647d0, L_0x131065a80, o0x128008700, C4<1>;
L_0x131064b10 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131064b80 .functor AND 1, L_0x131064880, L_0x131065a80, L_0x131064b10, C4<1>;
v0x13103ba50_0 .net "C1", 0 0, L_0x1310647d0;  1 drivers
v0x13103baf0_0 .net "C2", 0 0, L_0x131064a20;  1 drivers
v0x13103bba0_0 .net "C3", 0 0, L_0x131064b10;  1 drivers
v0x13103bc50_0 .net "TempOut", 0 0, L_0x131064880;  1 drivers
v0x13103bd00_0 .net "data", 0 0, L_0x131064c90;  1 drivers
v0x13103bdd0_0 .net "out", 0 0, L_0x131064b80;  1 drivers
v0x13103be60_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13103bef0_0 .net "sel", 0 0, L_0x131065a80;  alias, 1 drivers
S_0x13103b560 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13103b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131064880 .functor NAND 1, L_0x1310647d0, L_0x131064930, C4<1>, C4<1>;
L_0x131064930 .functor NAND 1, L_0x131064a20, L_0x131064880, C4<1>, C4<1>;
v0x13103b770_0 .net "C2", 0 0, L_0x131064930;  1 drivers
v0x13103b810_0 .net "In1", 0 0, L_0x1310647d0;  alias, 1 drivers
v0x13103b8b0_0 .net "In2", 0 0, L_0x131064a20;  alias, 1 drivers
v0x13103b960_0 .net "OutSR", 0 0, L_0x131064880;  alias, 1 drivers
S_0x13103bfb0 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x131037130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131064d70 .functor NAND 1, L_0x131065250, L_0x131065a80, o0x128008700, C4<1>;
L_0x131064fe0 .functor NAND 1, L_0x131064d70, L_0x131065a80, o0x128008700, C4<1>;
L_0x1310650d0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131065140 .functor AND 1, L_0x131064e20, L_0x131065a80, L_0x1310650d0, C4<1>;
v0x13103c700_0 .net "C1", 0 0, L_0x131064d70;  1 drivers
v0x13103c7a0_0 .net "C2", 0 0, L_0x131064fe0;  1 drivers
v0x13103c850_0 .net "C3", 0 0, L_0x1310650d0;  1 drivers
v0x13103c900_0 .net "TempOut", 0 0, L_0x131064e20;  1 drivers
v0x13103c9b0_0 .net "data", 0 0, L_0x131065250;  1 drivers
v0x13103ca80_0 .net "out", 0 0, L_0x131065140;  1 drivers
v0x13103cb10_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13103cba0_0 .net "sel", 0 0, L_0x131065a80;  alias, 1 drivers
S_0x13103c1d0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13103bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131064e20 .functor NAND 1, L_0x131064d70, L_0x131064ed0, C4<1>, C4<1>;
L_0x131064ed0 .functor NAND 1, L_0x131064fe0, L_0x131064e20, C4<1>, C4<1>;
v0x13103c410_0 .net "C2", 0 0, L_0x131064ed0;  1 drivers
v0x13103c4c0_0 .net "In1", 0 0, L_0x131064d70;  alias, 1 drivers
v0x13103c560_0 .net "In2", 0 0, L_0x131064fe0;  alias, 1 drivers
v0x13103c610_0 .net "OutSR", 0 0, L_0x131064e20;  alias, 1 drivers
S_0x13103cc60 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x131037130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131065370 .functor NAND 1, L_0x1310638a0, L_0x131065a80, o0x128008700, C4<1>;
L_0x1310655c0 .functor NAND 1, L_0x131065370, L_0x131065a80, o0x128008700, C4<1>;
L_0x1310656b0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131065720 .functor AND 1, L_0x131065420, L_0x131065a80, L_0x1310656b0, C4<1>;
v0x13103d3b0_0 .net "C1", 0 0, L_0x131065370;  1 drivers
v0x13103d450_0 .net "C2", 0 0, L_0x1310655c0;  1 drivers
v0x13103d500_0 .net "C3", 0 0, L_0x1310656b0;  1 drivers
v0x13103d5b0_0 .net "TempOut", 0 0, L_0x131065420;  1 drivers
v0x13103d660_0 .net "data", 0 0, L_0x1310638a0;  1 drivers
v0x13103d730_0 .net "out", 0 0, L_0x131065720;  1 drivers
v0x13103d7c0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13103d850_0 .net "sel", 0 0, L_0x131065a80;  alias, 1 drivers
S_0x13103ce80 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13103cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131065420 .functor NAND 1, L_0x131065370, L_0x1310654d0, C4<1>, C4<1>;
L_0x1310654d0 .functor NAND 1, L_0x1310655c0, L_0x131065420, C4<1>, C4<1>;
v0x13103d0c0_0 .net "C2", 0 0, L_0x1310654d0;  1 drivers
v0x13103d170_0 .net "In1", 0 0, L_0x131065370;  alias, 1 drivers
v0x13103d210_0 .net "In2", 0 0, L_0x1310655c0;  alias, 1 drivers
v0x13103d2c0_0 .net "OutSR", 0 0, L_0x131065420;  alias, 1 drivers
S_0x13103dcd0 .scope module, "word6" "word8bit" 2 186, 2 6 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x1310444d0_0 .net "data_in", 7 0, o0x128009a80;  alias, 0 drivers
v0x131044580_0 .net8 "data_out", 7 0, RS_0x128009ab0;  alias, 8 drivers
v0x131044620_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310446b0_0 .net "sel", 0 0, L_0x131068a80;  1 drivers
L_0x131065f80 .part o0x128009a80, 0, 1;
L_0x1310664c0 .part o0x128009a80, 1, 1;
L_0x131066b20 .part o0x128009a80, 2, 1;
L_0x131067100 .part o0x128009a80, 3, 1;
L_0x1310676c0 .part o0x128009a80, 4, 1;
L_0x131067c90 .part o0x128009a80, 5, 1;
L_0x131068250 .part o0x128009a80, 6, 1;
L_0x1310668a0 .part o0x128009a80, 7, 1;
LS_0x131066980_0_0 .concat8 [ 1 1 1 1], L_0x131065e90, L_0x1310663d0, L_0x1310447b0, L_0x131066ff0;
LS_0x131066980_0_4 .concat8 [ 1 1 1 1], L_0x1310675b0, L_0x131067b80, L_0x131068140, L_0x131068720;
L_0x131066980 .concat8 [ 4 4 0 0], LS_0x131066980_0_0, LS_0x131066980_0_4;
S_0x13103dea0 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x13103dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131065b20 .functor NAND 1, L_0x131065f80, L_0x131068a80, o0x128008700, C4<1>;
L_0x131065d30 .functor NAND 1, L_0x131065b20, L_0x131068a80, o0x128008700, C4<1>;
L_0x131065e20 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131065e90 .functor AND 1, L_0x131065b90, L_0x131068a80, L_0x131065e20, C4<1>;
v0x13103e5f0_0 .net "C1", 0 0, L_0x131065b20;  1 drivers
v0x13103e690_0 .net "C2", 0 0, L_0x131065d30;  1 drivers
v0x13103e740_0 .net "C3", 0 0, L_0x131065e20;  1 drivers
v0x13103e7f0_0 .net "TempOut", 0 0, L_0x131065b90;  1 drivers
v0x13103e8a0_0 .net "data", 0 0, L_0x131065f80;  1 drivers
v0x13103e970_0 .net "out", 0 0, L_0x131065e90;  1 drivers
v0x13103ea00_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13103ea90_0 .net "sel", 0 0, L_0x131068a80;  alias, 1 drivers
S_0x13103e0c0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13103dea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131065b90 .functor NAND 1, L_0x131065b20, L_0x131065c40, C4<1>, C4<1>;
L_0x131065c40 .functor NAND 1, L_0x131065d30, L_0x131065b90, C4<1>, C4<1>;
v0x13103e300_0 .net "C2", 0 0, L_0x131065c40;  1 drivers
v0x13103e3b0_0 .net "In1", 0 0, L_0x131065b20;  alias, 1 drivers
v0x13103e450_0 .net "In2", 0 0, L_0x131065d30;  alias, 1 drivers
v0x13103e500_0 .net "OutSR", 0 0, L_0x131065b90;  alias, 1 drivers
S_0x13103eb60 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x13103dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131066020 .functor NAND 1, L_0x1310664c0, L_0x131068a80, o0x128008700, C4<1>;
L_0x131066270 .functor NAND 1, L_0x131066020, L_0x131068a80, o0x128008700, C4<1>;
L_0x131066360 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310663d0 .functor AND 1, L_0x1310660d0, L_0x131068a80, L_0x131066360, C4<1>;
v0x13103f2b0_0 .net "C1", 0 0, L_0x131066020;  1 drivers
v0x13103f350_0 .net "C2", 0 0, L_0x131066270;  1 drivers
v0x13103f400_0 .net "C3", 0 0, L_0x131066360;  1 drivers
v0x13103f4b0_0 .net "TempOut", 0 0, L_0x1310660d0;  1 drivers
v0x13103f560_0 .net "data", 0 0, L_0x1310664c0;  1 drivers
v0x13103f630_0 .net "out", 0 0, L_0x1310663d0;  1 drivers
v0x13103f6c0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13103f750_0 .net "sel", 0 0, L_0x131068a80;  alias, 1 drivers
S_0x13103ed90 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13103eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310660d0 .functor NAND 1, L_0x131066020, L_0x131066180, C4<1>, C4<1>;
L_0x131066180 .functor NAND 1, L_0x131066270, L_0x1310660d0, C4<1>, C4<1>;
v0x13103efc0_0 .net "C2", 0 0, L_0x131066180;  1 drivers
v0x13103f070_0 .net "In1", 0 0, L_0x131066020;  alias, 1 drivers
v0x13103f110_0 .net "In2", 0 0, L_0x131066270;  alias, 1 drivers
v0x13103f1c0_0 .net "OutSR", 0 0, L_0x1310660d0;  alias, 1 drivers
S_0x13103f820 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x13103dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131066560 .functor NAND 1, L_0x131066b20, L_0x131068a80, o0x128008700, C4<1>;
L_0x1310667b0 .functor NAND 1, L_0x131066560, L_0x131068a80, o0x128008700, C4<1>;
L_0x131044740 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310447b0 .functor AND 1, L_0x131066610, L_0x131068a80, L_0x131044740, C4<1>;
v0x13103ff80_0 .net "C1", 0 0, L_0x131066560;  1 drivers
v0x131040020_0 .net "C2", 0 0, L_0x1310667b0;  1 drivers
v0x1310400d0_0 .net "C3", 0 0, L_0x131044740;  1 drivers
v0x131040180_0 .net "TempOut", 0 0, L_0x131066610;  1 drivers
v0x131040230_0 .net "data", 0 0, L_0x131066b20;  1 drivers
v0x131040300_0 .net "out", 0 0, L_0x1310447b0;  1 drivers
v0x131040390_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131040420_0 .net "sel", 0 0, L_0x131068a80;  alias, 1 drivers
S_0x13103fa60 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13103f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131066610 .functor NAND 1, L_0x131066560, L_0x1310666c0, C4<1>, C4<1>;
L_0x1310666c0 .functor NAND 1, L_0x1310667b0, L_0x131066610, C4<1>, C4<1>;
v0x13103fc90_0 .net "C2", 0 0, L_0x1310666c0;  1 drivers
v0x13103fd40_0 .net "In1", 0 0, L_0x131066560;  alias, 1 drivers
v0x13103fde0_0 .net "In2", 0 0, L_0x1310667b0;  alias, 1 drivers
v0x13103fe90_0 .net "OutSR", 0 0, L_0x131066610;  alias, 1 drivers
S_0x131040500 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x13103dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131066c00 .functor NAND 1, L_0x131067100, L_0x131068a80, o0x128008700, C4<1>;
L_0x131066e90 .functor NAND 1, L_0x131066c00, L_0x131068a80, o0x128008700, C4<1>;
L_0x131066f80 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131066ff0 .functor AND 1, L_0x131066cb0, L_0x131068a80, L_0x131066f80, C4<1>;
v0x131040c50_0 .net "C1", 0 0, L_0x131066c00;  1 drivers
v0x131040cf0_0 .net "C2", 0 0, L_0x131066e90;  1 drivers
v0x131040da0_0 .net "C3", 0 0, L_0x131066f80;  1 drivers
v0x131040e50_0 .net "TempOut", 0 0, L_0x131066cb0;  1 drivers
v0x131040f00_0 .net "data", 0 0, L_0x131067100;  1 drivers
v0x131040fd0_0 .net "out", 0 0, L_0x131066ff0;  1 drivers
v0x131041060_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310410f0_0 .net "sel", 0 0, L_0x131068a80;  alias, 1 drivers
S_0x131040720 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131040500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131066cb0 .functor NAND 1, L_0x131066c00, L_0x131066d80, C4<1>, C4<1>;
L_0x131066d80 .functor NAND 1, L_0x131066e90, L_0x131066cb0, C4<1>, C4<1>;
v0x131040960_0 .net "C2", 0 0, L_0x131066d80;  1 drivers
v0x131040a10_0 .net "In1", 0 0, L_0x131066c00;  alias, 1 drivers
v0x131040ab0_0 .net "In2", 0 0, L_0x131066e90;  alias, 1 drivers
v0x131040b60_0 .net "OutSR", 0 0, L_0x131066cb0;  alias, 1 drivers
S_0x1310411b0 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x13103dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310671e0 .functor NAND 1, L_0x1310676c0, L_0x131068a80, o0x128008700, C4<1>;
L_0x131067450 .functor NAND 1, L_0x1310671e0, L_0x131068a80, o0x128008700, C4<1>;
L_0x131067540 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x1310675b0 .functor AND 1, L_0x131067290, L_0x131068a80, L_0x131067540, C4<1>;
v0x131041920_0 .net "C1", 0 0, L_0x1310671e0;  1 drivers
v0x1310419c0_0 .net "C2", 0 0, L_0x131067450;  1 drivers
v0x131041a70_0 .net "C3", 0 0, L_0x131067540;  1 drivers
v0x131041b20_0 .net "TempOut", 0 0, L_0x131067290;  1 drivers
v0x131041bd0_0 .net "data", 0 0, L_0x1310676c0;  1 drivers
v0x131041ca0_0 .net "out", 0 0, L_0x1310675b0;  1 drivers
v0x131041d30_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131041dc0_0 .net "sel", 0 0, L_0x131068a80;  alias, 1 drivers
S_0x131041410 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310411b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131067290 .functor NAND 1, L_0x1310671e0, L_0x131067340, C4<1>, C4<1>;
L_0x131067340 .functor NAND 1, L_0x131067450, L_0x131067290, C4<1>, C4<1>;
v0x131041640_0 .net "C2", 0 0, L_0x131067340;  1 drivers
v0x1310416e0_0 .net "In1", 0 0, L_0x1310671e0;  alias, 1 drivers
v0x131041780_0 .net "In2", 0 0, L_0x131067450;  alias, 1 drivers
v0x131041830_0 .net "OutSR", 0 0, L_0x131067290;  alias, 1 drivers
S_0x131041f00 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x13103dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310677d0 .functor NAND 1, L_0x131067c90, L_0x131068a80, o0x128008700, C4<1>;
L_0x131067a20 .functor NAND 1, L_0x1310677d0, L_0x131068a80, o0x128008700, C4<1>;
L_0x131067b10 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131067b80 .functor AND 1, L_0x131067880, L_0x131068a80, L_0x131067b10, C4<1>;
v0x131042610_0 .net "C1", 0 0, L_0x1310677d0;  1 drivers
v0x1310426b0_0 .net "C2", 0 0, L_0x131067a20;  1 drivers
v0x131042760_0 .net "C3", 0 0, L_0x131067b10;  1 drivers
v0x131042810_0 .net "TempOut", 0 0, L_0x131067880;  1 drivers
v0x1310428c0_0 .net "data", 0 0, L_0x131067c90;  1 drivers
v0x131042990_0 .net "out", 0 0, L_0x131067b80;  1 drivers
v0x131042a20_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131042ab0_0 .net "sel", 0 0, L_0x131068a80;  alias, 1 drivers
S_0x131042120 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131041f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131067880 .functor NAND 1, L_0x1310677d0, L_0x131067930, C4<1>, C4<1>;
L_0x131067930 .functor NAND 1, L_0x131067a20, L_0x131067880, C4<1>, C4<1>;
v0x131042330_0 .net "C2", 0 0, L_0x131067930;  1 drivers
v0x1310423d0_0 .net "In1", 0 0, L_0x1310677d0;  alias, 1 drivers
v0x131042470_0 .net "In2", 0 0, L_0x131067a20;  alias, 1 drivers
v0x131042520_0 .net "OutSR", 0 0, L_0x131067880;  alias, 1 drivers
S_0x131042b70 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x13103dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131067d70 .functor NAND 1, L_0x131068250, L_0x131068a80, o0x128008700, C4<1>;
L_0x131067fe0 .functor NAND 1, L_0x131067d70, L_0x131068a80, o0x128008700, C4<1>;
L_0x1310680d0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131068140 .functor AND 1, L_0x131067e20, L_0x131068a80, L_0x1310680d0, C4<1>;
v0x1310432c0_0 .net "C1", 0 0, L_0x131067d70;  1 drivers
v0x131043360_0 .net "C2", 0 0, L_0x131067fe0;  1 drivers
v0x131043410_0 .net "C3", 0 0, L_0x1310680d0;  1 drivers
v0x1310434c0_0 .net "TempOut", 0 0, L_0x131067e20;  1 drivers
v0x131043570_0 .net "data", 0 0, L_0x131068250;  1 drivers
v0x131043640_0 .net "out", 0 0, L_0x131068140;  1 drivers
v0x1310436d0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131043760_0 .net "sel", 0 0, L_0x131068a80;  alias, 1 drivers
S_0x131042d90 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131042b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131067e20 .functor NAND 1, L_0x131067d70, L_0x131067ed0, C4<1>, C4<1>;
L_0x131067ed0 .functor NAND 1, L_0x131067fe0, L_0x131067e20, C4<1>, C4<1>;
v0x131042fd0_0 .net "C2", 0 0, L_0x131067ed0;  1 drivers
v0x131043080_0 .net "In1", 0 0, L_0x131067d70;  alias, 1 drivers
v0x131043120_0 .net "In2", 0 0, L_0x131067fe0;  alias, 1 drivers
v0x1310431d0_0 .net "OutSR", 0 0, L_0x131067e20;  alias, 1 drivers
S_0x131043820 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x13103dcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131068370 .functor NAND 1, L_0x1310668a0, L_0x131068a80, o0x128008700, C4<1>;
L_0x1310685c0 .functor NAND 1, L_0x131068370, L_0x131068a80, o0x128008700, C4<1>;
L_0x1310686b0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131068720 .functor AND 1, L_0x131068420, L_0x131068a80, L_0x1310686b0, C4<1>;
v0x131043f70_0 .net "C1", 0 0, L_0x131068370;  1 drivers
v0x131044010_0 .net "C2", 0 0, L_0x1310685c0;  1 drivers
v0x1310440c0_0 .net "C3", 0 0, L_0x1310686b0;  1 drivers
v0x131044170_0 .net "TempOut", 0 0, L_0x131068420;  1 drivers
v0x131044220_0 .net "data", 0 0, L_0x1310668a0;  1 drivers
v0x1310442f0_0 .net "out", 0 0, L_0x131068720;  1 drivers
v0x131044380_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131044410_0 .net "sel", 0 0, L_0x131068a80;  alias, 1 drivers
S_0x131043a40 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131043820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131068420 .functor NAND 1, L_0x131068370, L_0x1310684d0, C4<1>, C4<1>;
L_0x1310684d0 .functor NAND 1, L_0x1310685c0, L_0x131068420, C4<1>, C4<1>;
v0x131043c80_0 .net "C2", 0 0, L_0x1310684d0;  1 drivers
v0x131043d30_0 .net "In1", 0 0, L_0x131068370;  alias, 1 drivers
v0x131043dd0_0 .net "In2", 0 0, L_0x1310685c0;  alias, 1 drivers
v0x131043e80_0 .net "OutSR", 0 0, L_0x131068420;  alias, 1 drivers
S_0x131044890 .scope module, "word7" "word8bit" 2 193, 2 6 0, S_0x1310043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x13104b0d0_0 .net "data_in", 7 0, o0x128009a80;  alias, 0 drivers
v0x13104b180_0 .net8 "data_out", 7 0, RS_0x128009ab0;  alias, 8 drivers
v0x13104b220_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13104b2b0_0 .net "sel", 0 0, L_0x13106bc30;  1 drivers
L_0x131069030 .part o0x128009a80, 0, 1;
L_0x131069570 .part o0x128009a80, 1, 1;
L_0x131069bd0 .part o0x128009a80, 2, 1;
L_0x13106a1b0 .part o0x128009a80, 3, 1;
L_0x13106a770 .part o0x128009a80, 4, 1;
L_0x13106ad40 .part o0x128009a80, 5, 1;
L_0x13106b300 .part o0x128009a80, 6, 1;
L_0x131069950 .part o0x128009a80, 7, 1;
LS_0x131069a30_0_0 .concat8 [ 1 1 1 1], L_0x131068f40, L_0x131069480, L_0x13104b3b0, L_0x13106a0a0;
LS_0x131069a30_0_4 .concat8 [ 1 1 1 1], L_0x13106a660, L_0x13106ac30, L_0x13106b1f0, L_0x13106b7d0;
L_0x131069a30 .concat8 [ 4 4 0 0], LS_0x131069a30_0_0, LS_0x131069a30_0_4;
S_0x131044ae0 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x131044890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13105cab0 .functor NAND 1, L_0x131069030, L_0x13106bc30, o0x128008700, C4<1>;
L_0x131068de0 .functor NAND 1, L_0x13105cab0, L_0x13106bc30, o0x128008700, C4<1>;
L_0x131068ed0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131068f40 .functor AND 1, L_0x131068c80, L_0x13106bc30, L_0x131068ed0, C4<1>;
v0x1310451f0_0 .net "C1", 0 0, L_0x13105cab0;  1 drivers
v0x131045290_0 .net "C2", 0 0, L_0x131068de0;  1 drivers
v0x131045340_0 .net "C3", 0 0, L_0x131068ed0;  1 drivers
v0x1310453f0_0 .net "TempOut", 0 0, L_0x131068c80;  1 drivers
v0x1310454a0_0 .net "data", 0 0, L_0x131069030;  1 drivers
v0x131045570_0 .net "out", 0 0, L_0x131068f40;  1 drivers
v0x131045600_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131045690_0 .net "sel", 0 0, L_0x13106bc30;  alias, 1 drivers
S_0x131044d00 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131044ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131068c80 .functor NAND 1, L_0x13105cab0, L_0x131068cf0, C4<1>, C4<1>;
L_0x131068cf0 .functor NAND 1, L_0x131068de0, L_0x131068c80, C4<1>, C4<1>;
v0x131044f40_0 .net "C2", 0 0, L_0x131068cf0;  1 drivers
v0x131044ff0_0 .net "In1", 0 0, L_0x13105cab0;  alias, 1 drivers
v0x131045090_0 .net "In2", 0 0, L_0x131068de0;  alias, 1 drivers
v0x131045120_0 .net "OutSR", 0 0, L_0x131068c80;  alias, 1 drivers
S_0x131045760 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x131044890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x1310690d0 .functor NAND 1, L_0x131069570, L_0x13106bc30, o0x128008700, C4<1>;
L_0x131069320 .functor NAND 1, L_0x1310690d0, L_0x13106bc30, o0x128008700, C4<1>;
L_0x131069410 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x131069480 .functor AND 1, L_0x131069180, L_0x13106bc30, L_0x131069410, C4<1>;
v0x131045eb0_0 .net "C1", 0 0, L_0x1310690d0;  1 drivers
v0x131045f50_0 .net "C2", 0 0, L_0x131069320;  1 drivers
v0x131046000_0 .net "C3", 0 0, L_0x131069410;  1 drivers
v0x1310460b0_0 .net "TempOut", 0 0, L_0x131069180;  1 drivers
v0x131046160_0 .net "data", 0 0, L_0x131069570;  1 drivers
v0x131046230_0 .net "out", 0 0, L_0x131069480;  1 drivers
v0x1310462c0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131046350_0 .net "sel", 0 0, L_0x13106bc30;  alias, 1 drivers
S_0x131045990 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131045760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131069180 .functor NAND 1, L_0x1310690d0, L_0x131069230, C4<1>, C4<1>;
L_0x131069230 .functor NAND 1, L_0x131069320, L_0x131069180, C4<1>, C4<1>;
v0x131045bc0_0 .net "C2", 0 0, L_0x131069230;  1 drivers
v0x131045c70_0 .net "In1", 0 0, L_0x1310690d0;  alias, 1 drivers
v0x131045d10_0 .net "In2", 0 0, L_0x131069320;  alias, 1 drivers
v0x131045dc0_0 .net "OutSR", 0 0, L_0x131069180;  alias, 1 drivers
S_0x131046420 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x131044890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131069610 .functor NAND 1, L_0x131069bd0, L_0x13106bc30, o0x128008700, C4<1>;
L_0x131069860 .functor NAND 1, L_0x131069610, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13104b340 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13104b3b0 .functor AND 1, L_0x1310696c0, L_0x13106bc30, L_0x13104b340, C4<1>;
v0x131046b80_0 .net "C1", 0 0, L_0x131069610;  1 drivers
v0x131046c20_0 .net "C2", 0 0, L_0x131069860;  1 drivers
v0x131046cd0_0 .net "C3", 0 0, L_0x13104b340;  1 drivers
v0x131046d80_0 .net "TempOut", 0 0, L_0x1310696c0;  1 drivers
v0x131046e30_0 .net "data", 0 0, L_0x131069bd0;  1 drivers
v0x131046f00_0 .net "out", 0 0, L_0x13104b3b0;  1 drivers
v0x131046f90_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131047020_0 .net "sel", 0 0, L_0x13106bc30;  alias, 1 drivers
S_0x131046660 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131046420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x1310696c0 .functor NAND 1, L_0x131069610, L_0x131069770, C4<1>, C4<1>;
L_0x131069770 .functor NAND 1, L_0x131069860, L_0x1310696c0, C4<1>, C4<1>;
v0x131046890_0 .net "C2", 0 0, L_0x131069770;  1 drivers
v0x131046940_0 .net "In1", 0 0, L_0x131069610;  alias, 1 drivers
v0x1310469e0_0 .net "In2", 0 0, L_0x131069860;  alias, 1 drivers
v0x131046a90_0 .net "OutSR", 0 0, L_0x1310696c0;  alias, 1 drivers
S_0x131047100 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x131044890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x131069cb0 .functor NAND 1, L_0x13106a1b0, L_0x13106bc30, o0x128008700, C4<1>;
L_0x131069f40 .functor NAND 1, L_0x131069cb0, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106a030 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13106a0a0 .functor AND 1, L_0x131069d60, L_0x13106bc30, L_0x13106a030, C4<1>;
v0x131047850_0 .net "C1", 0 0, L_0x131069cb0;  1 drivers
v0x1310478f0_0 .net "C2", 0 0, L_0x131069f40;  1 drivers
v0x1310479a0_0 .net "C3", 0 0, L_0x13106a030;  1 drivers
v0x131047a50_0 .net "TempOut", 0 0, L_0x131069d60;  1 drivers
v0x131047b00_0 .net "data", 0 0, L_0x13106a1b0;  1 drivers
v0x131047bd0_0 .net "out", 0 0, L_0x13106a0a0;  1 drivers
v0x131047c60_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x131047cf0_0 .net "sel", 0 0, L_0x13106bc30;  alias, 1 drivers
S_0x131047320 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131047100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131069d60 .functor NAND 1, L_0x131069cb0, L_0x131069e30, C4<1>, C4<1>;
L_0x131069e30 .functor NAND 1, L_0x131069f40, L_0x131069d60, C4<1>, C4<1>;
v0x131047560_0 .net "C2", 0 0, L_0x131069e30;  1 drivers
v0x131047610_0 .net "In1", 0 0, L_0x131069cb0;  alias, 1 drivers
v0x1310476b0_0 .net "In2", 0 0, L_0x131069f40;  alias, 1 drivers
v0x131047760_0 .net "OutSR", 0 0, L_0x131069d60;  alias, 1 drivers
S_0x131047db0 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x131044890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106a290 .functor NAND 1, L_0x13106a770, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106a500 .functor NAND 1, L_0x13106a290, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106a5f0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13106a660 .functor AND 1, L_0x13106a340, L_0x13106bc30, L_0x13106a5f0, C4<1>;
v0x131048520_0 .net "C1", 0 0, L_0x13106a290;  1 drivers
v0x1310485c0_0 .net "C2", 0 0, L_0x13106a500;  1 drivers
v0x131048670_0 .net "C3", 0 0, L_0x13106a5f0;  1 drivers
v0x131048720_0 .net "TempOut", 0 0, L_0x13106a340;  1 drivers
v0x1310487d0_0 .net "data", 0 0, L_0x13106a770;  1 drivers
v0x1310488a0_0 .net "out", 0 0, L_0x13106a660;  1 drivers
v0x131048930_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310489c0_0 .net "sel", 0 0, L_0x13106bc30;  alias, 1 drivers
S_0x131048010 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131047db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106a340 .functor NAND 1, L_0x13106a290, L_0x13106a3f0, C4<1>, C4<1>;
L_0x13106a3f0 .functor NAND 1, L_0x13106a500, L_0x13106a340, C4<1>, C4<1>;
v0x131048240_0 .net "C2", 0 0, L_0x13106a3f0;  1 drivers
v0x1310482e0_0 .net "In1", 0 0, L_0x13106a290;  alias, 1 drivers
v0x131048380_0 .net "In2", 0 0, L_0x13106a500;  alias, 1 drivers
v0x131048430_0 .net "OutSR", 0 0, L_0x13106a340;  alias, 1 drivers
S_0x131048b00 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x131044890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106a880 .functor NAND 1, L_0x13106ad40, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106aad0 .functor NAND 1, L_0x13106a880, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106abc0 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13106ac30 .functor AND 1, L_0x13106a930, L_0x13106bc30, L_0x13106abc0, C4<1>;
v0x131049210_0 .net "C1", 0 0, L_0x13106a880;  1 drivers
v0x1310492b0_0 .net "C2", 0 0, L_0x13106aad0;  1 drivers
v0x131049360_0 .net "C3", 0 0, L_0x13106abc0;  1 drivers
v0x131049410_0 .net "TempOut", 0 0, L_0x13106a930;  1 drivers
v0x1310494c0_0 .net "data", 0 0, L_0x13106ad40;  1 drivers
v0x131049590_0 .net "out", 0 0, L_0x13106ac30;  1 drivers
v0x131049620_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x1310496b0_0 .net "sel", 0 0, L_0x13106bc30;  alias, 1 drivers
S_0x131048d20 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131048b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106a930 .functor NAND 1, L_0x13106a880, L_0x13106a9e0, C4<1>, C4<1>;
L_0x13106a9e0 .functor NAND 1, L_0x13106aad0, L_0x13106a930, C4<1>, C4<1>;
v0x131048f30_0 .net "C2", 0 0, L_0x13106a9e0;  1 drivers
v0x131048fd0_0 .net "In1", 0 0, L_0x13106a880;  alias, 1 drivers
v0x131049070_0 .net "In2", 0 0, L_0x13106aad0;  alias, 1 drivers
v0x131049120_0 .net "OutSR", 0 0, L_0x13106a930;  alias, 1 drivers
S_0x131049770 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x131044890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106ae20 .functor NAND 1, L_0x13106b300, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106b090 .functor NAND 1, L_0x13106ae20, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106b180 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13106b1f0 .functor AND 1, L_0x13106aed0, L_0x13106bc30, L_0x13106b180, C4<1>;
v0x131049ec0_0 .net "C1", 0 0, L_0x13106ae20;  1 drivers
v0x131049f60_0 .net "C2", 0 0, L_0x13106b090;  1 drivers
v0x13104a010_0 .net "C3", 0 0, L_0x13106b180;  1 drivers
v0x13104a0c0_0 .net "TempOut", 0 0, L_0x13106aed0;  1 drivers
v0x13104a170_0 .net "data", 0 0, L_0x13106b300;  1 drivers
v0x13104a240_0 .net "out", 0 0, L_0x13106b1f0;  1 drivers
v0x13104a2d0_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13104a360_0 .net "sel", 0 0, L_0x13106bc30;  alias, 1 drivers
S_0x131049990 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131049770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106aed0 .functor NAND 1, L_0x13106ae20, L_0x13106af80, C4<1>, C4<1>;
L_0x13106af80 .functor NAND 1, L_0x13106b090, L_0x13106aed0, C4<1>, C4<1>;
v0x131049bd0_0 .net "C2", 0 0, L_0x13106af80;  1 drivers
v0x131049c80_0 .net "In1", 0 0, L_0x13106ae20;  alias, 1 drivers
v0x131049d20_0 .net "In2", 0 0, L_0x13106b090;  alias, 1 drivers
v0x131049dd0_0 .net "OutSR", 0 0, L_0x13106aed0;  alias, 1 drivers
S_0x13104a420 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x131044890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106b420 .functor NAND 1, L_0x131069950, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106b670 .functor NAND 1, L_0x13106b420, L_0x13106bc30, o0x128008700, C4<1>;
L_0x13106b760 .functor NOT 1, o0x128008700, C4<0>, C4<0>, C4<0>;
L_0x13106b7d0 .functor AND 1, L_0x13106b4d0, L_0x13106bc30, L_0x13106b760, C4<1>;
v0x13104ab70_0 .net "C1", 0 0, L_0x13106b420;  1 drivers
v0x13104ac10_0 .net "C2", 0 0, L_0x13106b670;  1 drivers
v0x13104acc0_0 .net "C3", 0 0, L_0x13106b760;  1 drivers
v0x13104ad70_0 .net "TempOut", 0 0, L_0x13106b4d0;  1 drivers
v0x13104ae20_0 .net "data", 0 0, L_0x131069950;  1 drivers
v0x13104aef0_0 .net "out", 0 0, L_0x13106b7d0;  1 drivers
v0x13104af80_0 .net "rw", 0 0, o0x128008700;  alias, 0 drivers
v0x13104b010_0 .net "sel", 0 0, L_0x13106bc30;  alias, 1 drivers
S_0x13104a640 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13104a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106b4d0 .functor NAND 1, L_0x13106b420, L_0x13106b580, C4<1>, C4<1>;
L_0x13106b580 .functor NAND 1, L_0x13106b670, L_0x13106b4d0, C4<1>, C4<1>;
v0x13104a880_0 .net "C2", 0 0, L_0x13106b580;  1 drivers
v0x13104a930_0 .net "In1", 0 0, L_0x13106b420;  alias, 1 drivers
v0x13104a9d0_0 .net "In2", 0 0, L_0x13106b670;  alias, 1 drivers
v0x13104aa80_0 .net "OutSR", 0 0, L_0x13106b4d0;  alias, 1 drivers
S_0x131004560 .scope module, "word8bit_tb" "word8bit_tb" 4 4;
 .timescale -9 -12;
v0x131052720_0 .var "clk", 0 0;
v0x1310527b0_0 .var "data_in", 7 0;
v0x131052840_0 .net "data_out", 7 0, L_0x13106ca60;  1 drivers
v0x1310528d0_0 .var "rw", 0 0;
v0x131052960_0 .var "sel", 0 0;
S_0x13104b9f0 .scope module, "uut" "word8bit" 4 12, 2 6 0, S_0x131004560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 8 "data_out";
v0x131052280_0 .net "data_in", 7 0, v0x1310527b0_0;  1 drivers
v0x131052340_0 .net "data_out", 7 0, L_0x13106ca60;  alias, 1 drivers
v0x1310523e0_0 .net "rw", 0 0, v0x1310528d0_0;  1 drivers
v0x131052590_0 .net "sel", 0 0, v0x131052960_0;  1 drivers
L_0x13106c130 .part v0x1310527b0_0, 0, 1;
L_0x13106c6b0 .part v0x1310527b0_0, 1, 1;
L_0x13106ce50 .part v0x1310527b0_0, 2, 1;
L_0x13106d430 .part v0x1310527b0_0, 3, 1;
L_0x13106d9f0 .part v0x1310527b0_0, 4, 1;
L_0x13106dfc0 .part v0x1310527b0_0, 5, 1;
L_0x13106e580 .part v0x1310527b0_0, 6, 1;
L_0x13106c980 .part v0x1310527b0_0, 7, 1;
LS_0x13106ca60_0_0 .concat8 [ 1 1 1 1], L_0x13106c040, L_0x13106c5c0, L_0x13106cd60, L_0x13106d320;
LS_0x13106ca60_0_4 .concat8 [ 1 1 1 1], L_0x13106d8e0, L_0x13106deb0, L_0x13106e470, L_0x13106c870;
L_0x13106ca60 .concat8 [ 4 4 0 0], LS_0x13106ca60_0_0, LS_0x13106ca60_0_4;
S_0x13104bbe0 .scope module, "bit0" "bitcell" 2 14, 3 14 0, S_0x13104b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106bcd0 .functor NAND 1, L_0x13106c130, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106bee0 .functor NAND 1, L_0x13106bcd0, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106bfd0 .functor NOT 1, v0x1310528d0_0, C4<0>, C4<0>, C4<0>;
L_0x13106c040 .functor AND 1, L_0x13106bd40, v0x131052960_0, L_0x13106bfd0, C4<1>;
v0x13104c320_0 .net "C1", 0 0, L_0x13106bcd0;  1 drivers
v0x13104c3c0_0 .net "C2", 0 0, L_0x13106bee0;  1 drivers
v0x13104c470_0 .net "C3", 0 0, L_0x13106bfd0;  1 drivers
v0x13104c520_0 .net "TempOut", 0 0, L_0x13106bd40;  1 drivers
v0x13104c5d0_0 .net "data", 0 0, L_0x13106c130;  1 drivers
v0x13104c6a0_0 .net "out", 0 0, L_0x13106c040;  1 drivers
v0x13104c730_0 .net "rw", 0 0, v0x1310528d0_0;  alias, 1 drivers
v0x13104c7c0_0 .net "sel", 0 0, v0x131052960_0;  alias, 1 drivers
S_0x13104be20 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13104bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106bd40 .functor NAND 1, L_0x13106bcd0, L_0x13106bdf0, C4<1>, C4<1>;
L_0x13106bdf0 .functor NAND 1, L_0x13106bee0, L_0x13106bd40, C4<1>, C4<1>;
v0x13104c060_0 .net "C2", 0 0, L_0x13106bdf0;  1 drivers
v0x13104c110_0 .net "In1", 0 0, L_0x13106bcd0;  alias, 1 drivers
v0x13104c1b0_0 .net "In2", 0 0, L_0x13106bee0;  alias, 1 drivers
v0x13104c240_0 .net "OutSR", 0 0, L_0x13106bd40;  alias, 1 drivers
S_0x13104c8a0 .scope module, "bit1" "bitcell" 2 21, 3 14 0, S_0x13104b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106c210 .functor NAND 1, L_0x13106c6b0, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106c460 .functor NAND 1, L_0x13106c210, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106c550 .functor NOT 1, v0x1310528d0_0, C4<0>, C4<0>, C4<0>;
L_0x13106c5c0 .functor AND 1, L_0x13106c2c0, v0x131052960_0, L_0x13106c550, C4<1>;
v0x13104cff0_0 .net "C1", 0 0, L_0x13106c210;  1 drivers
v0x13104d090_0 .net "C2", 0 0, L_0x13106c460;  1 drivers
v0x13104d140_0 .net "C3", 0 0, L_0x13106c550;  1 drivers
v0x13104d1f0_0 .net "TempOut", 0 0, L_0x13106c2c0;  1 drivers
v0x13104d2a0_0 .net "data", 0 0, L_0x13106c6b0;  1 drivers
v0x13104d370_0 .net "out", 0 0, L_0x13106c5c0;  1 drivers
v0x13104d400_0 .net "rw", 0 0, v0x1310528d0_0;  alias, 1 drivers
v0x13104d490_0 .net "sel", 0 0, v0x131052960_0;  alias, 1 drivers
S_0x13104cad0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13104c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106c2c0 .functor NAND 1, L_0x13106c210, L_0x13106c370, C4<1>, C4<1>;
L_0x13106c370 .functor NAND 1, L_0x13106c460, L_0x13106c2c0, C4<1>, C4<1>;
v0x13104cd00_0 .net "C2", 0 0, L_0x13106c370;  1 drivers
v0x13104cdb0_0 .net "In1", 0 0, L_0x13106c210;  alias, 1 drivers
v0x13104ce50_0 .net "In2", 0 0, L_0x13106c460;  alias, 1 drivers
v0x13104cf00_0 .net "OutSR", 0 0, L_0x13106c2c0;  alias, 1 drivers
S_0x13104d570 .scope module, "bit2" "bitcell" 2 28, 3 14 0, S_0x13104b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106c750 .functor NAND 1, L_0x13106ce50, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106cc00 .functor NAND 1, L_0x13106c750, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106ccf0 .functor NOT 1, v0x1310528d0_0, C4<0>, C4<0>, C4<0>;
L_0x13106cd60 .functor AND 1, L_0x131052490, v0x131052960_0, L_0x13106ccf0, C4<1>;
v0x13104dcd0_0 .net "C1", 0 0, L_0x13106c750;  1 drivers
v0x13104dd70_0 .net "C2", 0 0, L_0x13106cc00;  1 drivers
v0x13104de20_0 .net "C3", 0 0, L_0x13106ccf0;  1 drivers
v0x13104ded0_0 .net "TempOut", 0 0, L_0x131052490;  1 drivers
v0x13104df80_0 .net "data", 0 0, L_0x13106ce50;  1 drivers
v0x13104e050_0 .net "out", 0 0, L_0x13106cd60;  1 drivers
v0x13104e0e0_0 .net "rw", 0 0, v0x1310528d0_0;  alias, 1 drivers
v0x13104e1b0_0 .net "sel", 0 0, v0x131052960_0;  alias, 1 drivers
S_0x13104d7b0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13104d570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x131052490 .functor NAND 1, L_0x13106c750, L_0x131052620, C4<1>, C4<1>;
L_0x131052620 .functor NAND 1, L_0x13106cc00, L_0x131052490, C4<1>, C4<1>;
v0x13104d9e0_0 .net "C2", 0 0, L_0x131052620;  1 drivers
v0x13104da90_0 .net "In1", 0 0, L_0x13106c750;  alias, 1 drivers
v0x13104db30_0 .net "In2", 0 0, L_0x13106cc00;  alias, 1 drivers
v0x13104dbe0_0 .net "OutSR", 0 0, L_0x131052490;  alias, 1 drivers
S_0x13104e280 .scope module, "bit3" "bitcell" 2 35, 3 14 0, S_0x13104b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106cf70 .functor NAND 1, L_0x13106d430, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106d1c0 .functor NAND 1, L_0x13106cf70, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106d2b0 .functor NOT 1, v0x1310528d0_0, C4<0>, C4<0>, C4<0>;
L_0x13106d320 .functor AND 1, L_0x13106cfe0, v0x131052960_0, L_0x13106d2b0, C4<1>;
v0x13104e9c0_0 .net "C1", 0 0, L_0x13106cf70;  1 drivers
v0x13104ea60_0 .net "C2", 0 0, L_0x13106d1c0;  1 drivers
v0x13104eb10_0 .net "C3", 0 0, L_0x13106d2b0;  1 drivers
v0x13104ebc0_0 .net "TempOut", 0 0, L_0x13106cfe0;  1 drivers
v0x13104ec70_0 .net "data", 0 0, L_0x13106d430;  1 drivers
v0x13104ed40_0 .net "out", 0 0, L_0x13106d320;  1 drivers
v0x13104edd0_0 .net "rw", 0 0, v0x1310528d0_0;  alias, 1 drivers
v0x13104ee60_0 .net "sel", 0 0, v0x131052960_0;  alias, 1 drivers
S_0x13104e4a0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13104e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106cfe0 .functor NAND 1, L_0x13106cf70, L_0x13106d0b0, C4<1>, C4<1>;
L_0x13106d0b0 .functor NAND 1, L_0x13106d1c0, L_0x13106cfe0, C4<1>, C4<1>;
v0x13104e6d0_0 .net "C2", 0 0, L_0x13106d0b0;  1 drivers
v0x13104e780_0 .net "In1", 0 0, L_0x13106cf70;  alias, 1 drivers
v0x13104e820_0 .net "In2", 0 0, L_0x13106d1c0;  alias, 1 drivers
v0x13104e8d0_0 .net "OutSR", 0 0, L_0x13106cfe0;  alias, 1 drivers
S_0x13104ef20 .scope module, "bit4" "bitcell" 2 42, 3 14 0, S_0x13104b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106d510 .functor NAND 1, L_0x13106d9f0, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106d780 .functor NAND 1, L_0x13106d510, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106d870 .functor NOT 1, v0x1310528d0_0, C4<0>, C4<0>, C4<0>;
L_0x13106d8e0 .functor AND 1, L_0x13106d5c0, v0x131052960_0, L_0x13106d870, C4<1>;
v0x13104f690_0 .net "C1", 0 0, L_0x13106d510;  1 drivers
v0x13104f730_0 .net "C2", 0 0, L_0x13106d780;  1 drivers
v0x13104f7e0_0 .net "C3", 0 0, L_0x13106d870;  1 drivers
v0x13104f890_0 .net "TempOut", 0 0, L_0x13106d5c0;  1 drivers
v0x13104f940_0 .net "data", 0 0, L_0x13106d9f0;  1 drivers
v0x13104fa10_0 .net "out", 0 0, L_0x13106d8e0;  1 drivers
v0x13104faa0_0 .net "rw", 0 0, v0x1310528d0_0;  alias, 1 drivers
v0x13104fbb0_0 .net "sel", 0 0, v0x131052960_0;  alias, 1 drivers
S_0x13104f180 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13104ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106d5c0 .functor NAND 1, L_0x13106d510, L_0x13106d670, C4<1>, C4<1>;
L_0x13106d670 .functor NAND 1, L_0x13106d780, L_0x13106d5c0, C4<1>, C4<1>;
v0x13104f3b0_0 .net "C2", 0 0, L_0x13106d670;  1 drivers
v0x13104f450_0 .net "In1", 0 0, L_0x13106d510;  alias, 1 drivers
v0x13104f4f0_0 .net "In2", 0 0, L_0x13106d780;  alias, 1 drivers
v0x13104f5a0_0 .net "OutSR", 0 0, L_0x13106d5c0;  alias, 1 drivers
S_0x13104fcc0 .scope module, "bit5" "bitcell" 2 49, 3 14 0, S_0x13104b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106db00 .functor NAND 1, L_0x13106dfc0, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106dd50 .functor NAND 1, L_0x13106db00, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106de40 .functor NOT 1, v0x1310528d0_0, C4<0>, C4<0>, C4<0>;
L_0x13106deb0 .functor AND 1, L_0x13106dbb0, v0x131052960_0, L_0x13106de40, C4<1>;
v0x1310503c0_0 .net "C1", 0 0, L_0x13106db00;  1 drivers
v0x131050460_0 .net "C2", 0 0, L_0x13106dd50;  1 drivers
v0x131050510_0 .net "C3", 0 0, L_0x13106de40;  1 drivers
v0x1310505c0_0 .net "TempOut", 0 0, L_0x13106dbb0;  1 drivers
v0x131050670_0 .net "data", 0 0, L_0x13106dfc0;  1 drivers
v0x131050740_0 .net "out", 0 0, L_0x13106deb0;  1 drivers
v0x1310507d0_0 .net "rw", 0 0, v0x1310528d0_0;  alias, 1 drivers
v0x131050860_0 .net "sel", 0 0, v0x131052960_0;  alias, 1 drivers
S_0x13104fee0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x13104fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106dbb0 .functor NAND 1, L_0x13106db00, L_0x13106dc60, C4<1>, C4<1>;
L_0x13106dc60 .functor NAND 1, L_0x13106dd50, L_0x13106dbb0, C4<1>, C4<1>;
v0x1310500f0_0 .net "C2", 0 0, L_0x13106dc60;  1 drivers
v0x131050180_0 .net "In1", 0 0, L_0x13106db00;  alias, 1 drivers
v0x131050220_0 .net "In2", 0 0, L_0x13106dd50;  alias, 1 drivers
v0x1310502d0_0 .net "OutSR", 0 0, L_0x13106dbb0;  alias, 1 drivers
S_0x131050920 .scope module, "bit6" "bitcell" 2 56, 3 14 0, S_0x13104b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106e0a0 .functor NAND 1, L_0x13106e580, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106e310 .functor NAND 1, L_0x13106e0a0, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106e400 .functor NOT 1, v0x1310528d0_0, C4<0>, C4<0>, C4<0>;
L_0x13106e470 .functor AND 1, L_0x13106e150, v0x131052960_0, L_0x13106e400, C4<1>;
v0x131051070_0 .net "C1", 0 0, L_0x13106e0a0;  1 drivers
v0x131051110_0 .net "C2", 0 0, L_0x13106e310;  1 drivers
v0x1310511c0_0 .net "C3", 0 0, L_0x13106e400;  1 drivers
v0x131051270_0 .net "TempOut", 0 0, L_0x13106e150;  1 drivers
v0x131051320_0 .net "data", 0 0, L_0x13106e580;  1 drivers
v0x1310513f0_0 .net "out", 0 0, L_0x13106e470;  1 drivers
v0x131051480_0 .net "rw", 0 0, v0x1310528d0_0;  alias, 1 drivers
v0x131051510_0 .net "sel", 0 0, v0x131052960_0;  alias, 1 drivers
S_0x131050b40 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x131050920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106e150 .functor NAND 1, L_0x13106e0a0, L_0x13106e200, C4<1>, C4<1>;
L_0x13106e200 .functor NAND 1, L_0x13106e310, L_0x13106e150, C4<1>, C4<1>;
v0x131050d80_0 .net "C2", 0 0, L_0x13106e200;  1 drivers
v0x131050e30_0 .net "In1", 0 0, L_0x13106e0a0;  alias, 1 drivers
v0x131050ed0_0 .net "In2", 0 0, L_0x13106e310;  alias, 1 drivers
v0x131050f80_0 .net "OutSR", 0 0, L_0x13106e150;  alias, 1 drivers
S_0x1310515d0 .scope module, "bit7" "bitcell" 2 63, 3 14 0, S_0x13104b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "rw";
    .port_info 3 /OUTPUT 1 "out";
L_0x13106cef0 .functor NAND 1, L_0x13106c980, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106e980 .functor NAND 1, L_0x13106cef0, v0x131052960_0, v0x1310528d0_0, C4<1>;
L_0x13106c800 .functor NOT 1, v0x1310528d0_0, C4<0>, C4<0>, C4<0>;
L_0x13106c870 .functor AND 1, L_0x13106e7e0, v0x131052960_0, L_0x13106c800, C4<1>;
v0x131051d20_0 .net "C1", 0 0, L_0x13106cef0;  1 drivers
v0x131051dc0_0 .net "C2", 0 0, L_0x13106e980;  1 drivers
v0x131051e70_0 .net "C3", 0 0, L_0x13106c800;  1 drivers
v0x131051f20_0 .net "TempOut", 0 0, L_0x13106e7e0;  1 drivers
v0x131051fd0_0 .net "data", 0 0, L_0x13106c980;  1 drivers
v0x1310520a0_0 .net "out", 0 0, L_0x13106c870;  1 drivers
v0x131052130_0 .net "rw", 0 0, v0x1310528d0_0;  alias, 1 drivers
v0x1310521c0_0 .net "sel", 0 0, v0x131052960_0;  alias, 1 drivers
S_0x1310517f0 .scope module, "B1" "SR_Latch" 3 23, 3 2 0, S_0x1310515d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In1";
    .port_info 1 /INPUT 1 "In2";
    .port_info 2 /OUTPUT 1 "OutSR";
L_0x13106e7e0 .functor NAND 1, L_0x13106cef0, L_0x13106e890, C4<1>, C4<1>;
L_0x13106e890 .functor NAND 1, L_0x13106e980, L_0x13106e7e0, C4<1>, C4<1>;
v0x131051a30_0 .net "C2", 0 0, L_0x13106e890;  1 drivers
v0x131051ae0_0 .net "In1", 0 0, L_0x13106cef0;  alias, 1 drivers
v0x131051b80_0 .net "In2", 0 0, L_0x13106e980;  alias, 1 drivers
v0x131051c30_0 .net "OutSR", 0 0, L_0x13106e7e0;  alias, 1 drivers
    .scope S_0x131004560;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131052720_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x131004560;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x131052720_0;
    %inv;
    %store/vec4 v0x131052720_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x131004560;
T_2 ;
    %vpi_call 4 27 "$monitor", "Tid: %0dns, sel=%b, rw=%b, data_in=%b, data_out=%b", $time, v0x131052960_0, v0x1310528d0_0, v0x1310527b0_0, v0x131052840_0 {0 0 0};
    %vpi_call 4 29 "$display", "\012Startverditest \012Forventet verdi data_out p\303\245 siste klokkeflanke: 00000000" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1310527b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131052960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1310528d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1310527b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131052960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1310528d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 40 "$display", "\012Skrivetest 1 \012Forventet verdi data_out p\303\245 siste klokkeflanke: 01010101" {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x1310527b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131052960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1310528d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1310527b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131052960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1310528d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 51 "$display", "\012Skrivetest 2 \012Forventet verdi data_out p\303\245 siste klokkeflanke: 10100000" {0 0 0};
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x1310527b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131052960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1310528d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1310527b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131052960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1310528d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 62 "$display", "\012Holdetest: Forrige verdi skal holdes p\303\245 n\303\245r word ikke er aktivt \012Forventet verdi data_out p\303\245 siste klokkeflanke: 10100000" {0 0 0};
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1310527b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131052960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1310528d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1310527b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131052960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1310528d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 4 73 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./minne.v";
    "./bitcell_v2.v";
    "word8bit_tb.v";
