<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
an108_adda_vga_test.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.948" period="8.000" constraintValue="8.000" deviceLimit="1.052" freqLimit="950.570" physResource="adda_pll_m0/pll_base_inst/PLL_ADV/CLKOUT0" logResource="adda_pll_m0/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="adda_pll_m0/clkout0"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="video_pll_m0/dcm_sp_inst/CLKIN" logResource="video_pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="video_pll_m0/dcm_sp_inst/CLKIN" logResource="video_pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_video_pll_m0_clkfx = PERIOD TIMEGRP &quot;video_pll_m0_clkfx&quot; TS_sys_clk_pin *         1.3 HIGH 50%;</twConstName><twItemCnt>2292</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>667</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.700</twMinPer></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/v_data_22 (SLICE_X30Y47.A1), 23 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.684</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_22</twDest><twTotPathDel>5.389</twTotPathDel><twClkSkew dest = "0.337" src = "0.359">0.022</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>wav_display_m0/q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5</twComp><twBEL>wav_display_m0/_n00482</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>wav_display_m0/_n00482</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/v_data_22_rstpot</twBEL><twBEL>wav_display_m0/v_data_22</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>2.460</twRouteDel><twTotDel>5.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.733</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_22</twDest><twTotPathDel>5.340</twTotPathDel><twClkSkew dest = "0.337" src = "0.359">0.022</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>wav_display_m0/q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5</twComp><twBEL>wav_display_m0/_n00482</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>wav_display_m0/_n00482</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/v_data_22_rstpot</twBEL><twBEL>wav_display_m0/v_data_22</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>5.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.084</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_22</twDest><twTotPathDel>4.989</twTotPathDel><twClkSkew dest = "0.337" src = "0.359">0.022</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>wav_display_m0/q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00481</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>wav_display_m0/_n00481</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/v_data_22_rstpot</twBEL><twBEL>wav_display_m0/v_data_22</twBEL></twPathDel><twLogDel>2.948</twLogDel><twRouteDel>2.041</twRouteDel><twTotDel>4.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/v_data_7 (SLICE_X30Y49.B4), 23 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.701</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>5.364</twTotPathDel><twClkSkew dest = "0.456" src = "0.486">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>wav_display_m0/q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5</twComp><twBEL>wav_display_m0/_n00482</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>wav_display_m0/_n00482</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/v_data_7_rstpot</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>2.435</twRouteDel><twTotDel>5.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.750</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>5.315</twTotPathDel><twClkSkew dest = "0.456" src = "0.486">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>wav_display_m0/q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5</twComp><twBEL>wav_display_m0/_n00482</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>wav_display_m0/_n00482</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/v_data_7_rstpot</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>2.386</twRouteDel><twTotDel>5.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.101</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_7</twDest><twTotPathDel>4.964</twTotPathDel><twClkSkew dest = "0.456" src = "0.486">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>wav_display_m0/q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00481</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>wav_display_m0/_n00481</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/v_data_7_rstpot</twBEL><twBEL>wav_display_m0/v_data_7</twBEL></twPathDel><twLogDel>2.948</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>4.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/v_data_4 (SLICE_X30Y49.A5), 23 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.763</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_4</twDest><twTotPathDel>5.302</twTotPathDel><twClkSkew dest = "0.456" src = "0.486">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>wav_display_m0/q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5</twComp><twBEL>wav_display_m0/_n00482</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>wav_display_m0/_n00482</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/v_data_4_rstpot</twBEL><twBEL>wav_display_m0/v_data_4</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>2.373</twRouteDel><twTotDel>5.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.812</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_4</twDest><twTotPathDel>5.253</twTotPathDel><twClkSkew dest = "0.456" src = "0.486">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y47.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>wav_display_m0/q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>wav_display_m0/GND_13_o_pos_x[11]_AND_22_o5</twComp><twBEL>wav_display_m0/_n00482</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>wav_display_m0/_n00482</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/v_data_4_rstpot</twBEL><twBEL>wav_display_m0/v_data_4</twBEL></twPathDel><twLogDel>2.929</twLogDel><twRouteDel>2.324</twRouteDel><twTotDel>5.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.163</twSlack><twSrc BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">wav_display_m0/v_data_4</twDest><twTotPathDel>4.902</twTotPathDel><twClkSkew dest = "0.456" src = "0.486">0.030</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>wav_display_m0/v_data_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y23.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y23.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>wav_display_m0/q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00481</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>wav_display_m0/_n00481</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>wav_display_m0/v_data&lt;23&gt;</twComp><twBEL>wav_display_m0/_n00484</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>wav_display_m0/_n0048</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>wav_display_m0/v_data&lt;15&gt;</twComp><twBEL>wav_display_m0/v_data_4_rstpot</twBEL><twBEL>wav_display_m0/v_data_4</twBEL></twPathDel><twLogDel>2.948</twLogDel><twRouteDel>1.954</twRouteDel><twTotDel>4.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">video_clk</twDestClk><twPctLog>60.1</twPctLog><twPctRoute>39.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP &quot;video_pll_m0_clkfx&quot; TS_sys_clk_pin *
        1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y23.ADDRBRDADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">wav_display_m0/rdaddress_2</twSrc><twDest BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.123" src = "0.117">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wav_display_m0/rdaddress_2</twSrc><twDest BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>wav_display_m0/rdaddress&lt;3&gt;</twComp><twBEL>wav_display_m0/rdaddress_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y23.ADDRBRDADDR5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>wav_display_m0/rdaddress&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y23.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y23.ADDRBRDADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">wav_display_m0/rdaddress_7</twSrc><twDest BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.123" src = "0.118">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wav_display_m0/rdaddress_7</twSrc><twDest BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y47.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>wav_display_m0/rdaddress&lt;7&gt;</twComp><twBEL>wav_display_m0/rdaddress_7</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y23.ADDRBRDADDR10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>wav_display_m0/rdaddress&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y23.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y23.ADDRBRDADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">wav_display_m0/rdaddress_4</twSrc><twDest BELType="RAM">wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.123" src = "0.118">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wav_display_m0/rdaddress_4</twSrc><twDest BELType='RAM'>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>wav_display_m0/rdaddress&lt;7&gt;</twComp><twBEL>wav_display_m0/rdaddress_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y23.ADDRBRDADDR7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>wav_display_m0/rdaddress&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y23.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">video_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP &quot;video_pll_m0_clkfx&quot; TS_sys_clk_pin *
        1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="11.814" period="15.384" constraintValue="15.384" deviceLimit="3.570" freqLimit="280.112" physResource="wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y23.CLKBRDCLK" clockNet="video_clk"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="video_pll_m0/clkout1_buf/I0" logResource="video_pll_m0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="video_pll_m0/clkfx"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="13.985" period="15.384" constraintValue="15.384" deviceLimit="1.399" freqLimit="714.796" physResource="wav_display_m0/timing_gen_xy_m0/i_data_d1&lt;3&gt;/CLK" logResource="wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_15/CLK" locationPin="SLICE_X18Y49.CLK" clockNet="video_clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_adda_pll_m0_clkout1 = PERIOD TIMEGRP &quot;adda_pll_m0_clkout1&quot; TS_sys_clk_pin *         0.64516129 HIGH 50%;</twConstName><twItemCnt>1744</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>301</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.898</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9280_sample_m0/state_FSM_FFd1 (SLICE_X20Y30.B5), 10 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.102</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType="FF">ad9280_sample_m0/state_FSM_FFd1</twDest><twTotPathDel>4.744</twTotPathDel><twClkSkew dest = "0.510" src = "0.542">0.032</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType='FF'>ad9280_sample_m0/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>ad9280_sample_m0/state_FSM_FFd2</twComp><twBEL>ad9280_sample_m0/state_FSM_FFd1-In1</twBEL><twBEL>ad9280_sample_m0/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>3.480</twRouteDel><twTotDel>4.744</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.673</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_4</twSrc><twDest BELType="FF">ad9280_sample_m0/state_FSM_FFd1</twDest><twTotPathDel>4.171</twTotPathDel><twClkSkew dest = "0.510" src = "0.544">0.034</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_4</twSrc><twDest BELType='FF'>ad9280_sample_m0/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;7&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>ad9280_sample_m0/state_FSM_FFd2</twComp><twBEL>ad9280_sample_m0/state_FSM_FFd1-In1</twBEL><twBEL>ad9280_sample_m0/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>2.907</twRouteDel><twTotDel>4.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.704</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_1</twSrc><twDest BELType="FF">ad9280_sample_m0/state_FSM_FFd1</twDest><twTotPathDel>4.142</twTotPathDel><twClkSkew dest = "0.510" src = "0.542">0.032</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_1</twSrc><twDest BELType='FF'>ad9280_sample_m0/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>ad9280_sample_m0/state_FSM_FFd2</twComp><twBEL>ad9280_sample_m0/state_FSM_FFd1-In1</twBEL><twBEL>ad9280_sample_m0/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>2.878</twRouteDel><twTotDel>4.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="95" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9280_sample_m0/sample_cnt_9 (SLICE_X26Y42.CIN), 95 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.447</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType="FF">ad9280_sample_m0/sample_cnt_9</twDest><twTotPathDel>4.425</twTotPathDel><twClkSkew dest = "0.188" src = "0.194">0.006</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType='FF'>ad9280_sample_m0/sample_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_lut&lt;1&gt;</twBEL><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;7&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;9&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_xor&lt;9&gt;</twBEL><twBEL>ad9280_sample_m0/sample_cnt_9</twBEL></twPathDel><twLogDel>1.922</twLogDel><twRouteDel>2.503</twRouteDel><twTotDel>4.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.464</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType="FF">ad9280_sample_m0/sample_cnt_9</twDest><twTotPathDel>4.408</twTotPathDel><twClkSkew dest = "0.188" src = "0.194">0.006</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType='FF'>ad9280_sample_m0/sample_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_lut&lt;3&gt;</twBEL><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;7&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;9&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_xor&lt;9&gt;</twBEL><twBEL>ad9280_sample_m0/sample_cnt_9</twBEL></twPathDel><twLogDel>1.751</twLogDel><twRouteDel>2.657</twRouteDel><twTotDel>4.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.510</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType="FF">ad9280_sample_m0/sample_cnt_9</twDest><twTotPathDel>4.362</twTotPathDel><twClkSkew dest = "0.188" src = "0.194">0.006</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType='FF'>ad9280_sample_m0/sample_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_lut&lt;2&gt;</twBEL><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;7&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y42.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;9&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_xor&lt;9&gt;</twBEL><twBEL>ad9280_sample_m0/sample_cnt_9</twBEL></twPathDel><twLogDel>1.767</twLogDel><twRouteDel>2.595</twRouteDel><twTotDel>4.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="54" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9280_sample_m0/sample_cnt_7 (SLICE_X26Y41.CIN), 54 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.530</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType="FF">ad9280_sample_m0/sample_cnt_7</twDest><twTotPathDel>4.339</twTotPathDel><twClkSkew dest = "0.185" src = "0.194">0.009</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType='FF'>ad9280_sample_m0/sample_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_lut&lt;1&gt;</twBEL><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;7&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twBEL><twBEL>ad9280_sample_m0/sample_cnt_7</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>4.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.547</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType="FF">ad9280_sample_m0/sample_cnt_7</twDest><twTotPathDel>4.322</twTotPathDel><twClkSkew dest = "0.185" src = "0.194">0.009</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType='FF'>ad9280_sample_m0/sample_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_lut&lt;3&gt;</twBEL><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;7&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twBEL><twBEL>ad9280_sample_m0/sample_cnt_7</twBEL></twPathDel><twLogDel>1.668</twLogDel><twRouteDel>2.654</twRouteDel><twTotDel>4.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>26.593</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType="FF">ad9280_sample_m0/sample_cnt_7</twDest><twTotPathDel>4.276</twTotPathDel><twClkSkew dest = "0.185" src = "0.194">0.009</twClkSkew><twDelConst>31.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.234" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_0</twSrc><twDest BELType='FF'>ad9280_sample_m0/sample_cnt_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o_inv</twComp><twBEL>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ad9280_sample_m0/sample_cnt[10]_GND_12_o_equal_15_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y40.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_lut&lt;2&gt;</twBEL><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;7&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;7&gt;</twBEL><twBEL>ad9280_sample_m0/sample_cnt_7</twBEL></twPathDel><twLogDel>1.684</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>4.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adda_pll_m0_clkout1 = PERIOD TIMEGRP &quot;adda_pll_m0_clkout1&quot; TS_sys_clk_pin *
        0.64516129 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9280_sample_m0/wait_cnt_23 (SLICE_X20Y29.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.437</twSlack><twSrc BELType="FF">ad9280_sample_m0/wait_cnt_23</twSrc><twDest BELType="FF">ad9280_sample_m0/wait_cnt_23</twDest><twTotPathDel>0.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/wait_cnt_23</twSrc><twDest BELType='FF'>ad9280_sample_m0/wait_cnt_23</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X20Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ad9280_sample_m0/wait_cnt&lt;24&gt;</twComp><twBEL>ad9280_sample_m0/wait_cnt_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling">0.047</twDelInfo><twComp>ad9280_sample_m0/wait_cnt&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ad9280_sample_m0/wait_cnt&lt;24&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_wait_cnt_eqn_231</twBEL><twBEL>ad9280_sample_m0/wait_cnt_23</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.047</twRouteDel><twTotDel>0.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>89.2</twPctLog><twPctRoute>10.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9280_sample_m0/sample_cnt_8 (SLICE_X26Y42.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.525</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_8</twSrc><twDest BELType="FF">ad9280_sample_m0/sample_cnt_8</twDest><twTotPathDel>0.525</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_8</twSrc><twDest BELType='FF'>ad9280_sample_m0/sample_cnt_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;9&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y42.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.243</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;9&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_lut&lt;8&gt;</twBEL><twBEL>ad9280_sample_m0/Mcount_sample_cnt_xor&lt;9&gt;</twBEL><twBEL>ad9280_sample_m0/sample_cnt_8</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.048</twRouteDel><twTotDel>0.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>90.9</twPctLog><twPctRoute>9.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ad9280_sample_m0/sample_cnt_1 (SLICE_X26Y40.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.536</twSlack><twSrc BELType="FF">ad9280_sample_m0/sample_cnt_1</twSrc><twDest BELType="FF">ad9280_sample_m0/sample_cnt_1</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ad9280_sample_m0/sample_cnt_1</twSrc><twDest BELType='FF'>ad9280_sample_m0/sample_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/sample_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>ad9280_sample_m0/sample_cnt&lt;3&gt;</twComp><twBEL>ad9280_sample_m0/Mcount_sample_cnt_lut&lt;1&gt;</twBEL><twBEL>ad9280_sample_m0/Mcount_sample_cnt_cy&lt;3&gt;</twBEL><twBEL>ad9280_sample_m0/sample_cnt_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.000">ad9280_clk_OBUF</twDestClk><twPctLog>87.9</twPctLog><twPctRoute>12.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_adda_pll_m0_clkout1 = PERIOD TIMEGRP &quot;adda_pll_m0_clkout1&quot; TS_sys_clk_pin *
        0.64516129 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="27.430" period="31.000" constraintValue="31.000" deviceLimit="3.570" freqLimit="280.112" physResource="wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y23.CLKAWRCLK" clockNet="ad9280_clk_OBUF"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tbcper_I" slack="28.334" period="31.000" constraintValue="31.000" deviceLimit="2.666" freqLimit="375.094" physResource="adda_pll_m0/clkout2_buf/I0" logResource="adda_pll_m0/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="adda_pll_m0/clkout1"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="30.520" period="31.000" constraintValue="31.000" deviceLimit="0.480" freqLimit="2083.333" physResource="ad9280_sample_m0/sample_cnt&lt;3&gt;/CLK" logResource="ad9280_sample_m0/sample_cnt_0/CK" locationPin="SLICE_X26Y40.CLK" clockNet="ad9280_clk_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_adda_pll_m0_clkout0 = PERIOD TIMEGRP &quot;adda_pll_m0_clkout0&quot; TS_sys_clk_pin *         2.5 HIGH 50%;</twConstName><twItemCnt>54</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point rom_addr_8 (SLICE_X32Y14.CIN), 8 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.196</twSlack><twSrc BELType="FF">rom_addr_0</twSrc><twDest BELType="FF">rom_addr_8</twDest><twTotPathDel>1.696</twTotPathDel><twClkSkew dest = "0.195" src = "0.204">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_0</twSrc><twDest BELType='FF'>rom_addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rom_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>Mcount_rom_addr_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_rom_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y14.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>rom_addr&lt;8&gt;</twComp><twBEL>Mcount_rom_addr_xor&lt;8&gt;</twBEL><twBEL>rom_addr_8</twBEL></twPathDel><twLogDel>1.279</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>1.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.287</twSlack><twSrc BELType="FF">rom_addr_4</twSrc><twDest BELType="FF">rom_addr_8</twDest><twTotPathDel>1.604</twTotPathDel><twClkSkew dest = "0.195" src = "0.205">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_4</twSrc><twDest BELType='FF'>rom_addr_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>rom_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>rom_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>rom_addr&lt;4&gt;_rt</twBEL><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y14.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>rom_addr&lt;8&gt;</twComp><twBEL>Mcount_rom_addr_xor&lt;8&gt;</twBEL><twBEL>rom_addr_8</twBEL></twPathDel><twLogDel>1.188</twLogDel><twRouteDel>0.416</twRouteDel><twTotDel>1.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>74.1</twPctLog><twPctRoute>25.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.321</twSlack><twSrc BELType="FF">rom_addr_3</twSrc><twDest BELType="FF">rom_addr_8</twDest><twTotPathDel>1.571</twTotPathDel><twClkSkew dest = "0.195" src = "0.204">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_3</twSrc><twDest BELType='FF'>rom_addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr&lt;3&gt;_rt</twBEL><twBEL>Mcount_rom_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y14.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>rom_addr&lt;8&gt;</twComp><twBEL>Mcount_rom_addr_xor&lt;8&gt;</twBEL><twBEL>rom_addr_8</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>1.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point rom_addr_6 (SLICE_X32Y13.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.210</twSlack><twSrc BELType="FF">rom_addr_0</twSrc><twDest BELType="FF">rom_addr_6</twDest><twTotPathDel>1.681</twTotPathDel><twClkSkew dest = "0.194" src = "0.204">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_0</twSrc><twDest BELType='FF'>rom_addr_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rom_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>Mcount_rom_addr_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_rom_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL><twBEL>rom_addr_6</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>0.414</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.335</twSlack><twSrc BELType="FF">rom_addr_3</twSrc><twDest BELType="FF">rom_addr_6</twDest><twTotPathDel>1.556</twTotPathDel><twClkSkew dest = "0.194" src = "0.204">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_3</twSrc><twDest BELType='FF'>rom_addr_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr&lt;3&gt;_rt</twBEL><twBEL>Mcount_rom_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL><twBEL>rom_addr_6</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>0.471</twRouteDel><twTotDel>1.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.401</twSlack><twSrc BELType="FF">rom_addr_1</twSrc><twDest BELType="FF">rom_addr_6</twDest><twTotPathDel>1.490</twTotPathDel><twClkSkew dest = "0.194" src = "0.204">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_1</twSrc><twDest BELType='FF'>rom_addr_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>rom_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr&lt;1&gt;_rt</twBEL><twBEL>Mcount_rom_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL><twBEL>rom_addr_6</twBEL></twPathDel><twLogDel>1.243</twLogDel><twRouteDel>0.247</twRouteDel><twTotDel>1.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>83.4</twPctLog><twPctRoute>16.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point rom_addr_7 (SLICE_X32Y13.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.210</twSlack><twSrc BELType="FF">rom_addr_0</twSrc><twDest BELType="FF">rom_addr_7</twDest><twTotPathDel>1.681</twTotPathDel><twClkSkew dest = "0.194" src = "0.204">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_0</twSrc><twDest BELType='FF'>rom_addr_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>rom_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>Mcount_rom_addr_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_rom_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL><twBEL>rom_addr_7</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>0.414</twRouteDel><twTotDel>1.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>75.4</twPctLog><twPctRoute>24.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.335</twSlack><twSrc BELType="FF">rom_addr_3</twSrc><twDest BELType="FF">rom_addr_7</twDest><twTotPathDel>1.556</twTotPathDel><twClkSkew dest = "0.194" src = "0.204">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_3</twSrc><twDest BELType='FF'>rom_addr_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr&lt;3&gt;_rt</twBEL><twBEL>Mcount_rom_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL><twBEL>rom_addr_7</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>0.471</twRouteDel><twTotDel>1.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.401</twSlack><twSrc BELType="FF">rom_addr_1</twSrc><twDest BELType="FF">rom_addr_7</twDest><twTotPathDel>1.490</twTotPathDel><twClkSkew dest = "0.194" src = "0.204">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.183" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rom_addr_1</twSrc><twDest BELType='FF'>rom_addr_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>rom_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr&lt;1&gt;_rt</twBEL><twBEL>Mcount_rom_addr_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_rom_addr_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>Mcount_rom_addr_cy&lt;7&gt;</twBEL><twBEL>rom_addr_7</twBEL></twPathDel><twLogDel>1.243</twLogDel><twRouteDel>0.247</twRouteDel><twTotDel>1.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>83.4</twPctLog><twPctRoute>16.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adda_pll_m0_clkout0 = PERIOD TIMEGRP &quot;adda_pll_m0_clkout0&quot; TS_sys_clk_pin *
        2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X1Y6.ADDRAWRADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">rom_addr_6</twSrc><twDest BELType="RAM">da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.122" src = "0.116">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rom_addr_6</twSrc><twDest BELType='RAM'>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y13.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>rom_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y6.ADDRAWRADDR10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>rom_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y6.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X1Y6.ADDRAWRADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">rom_addr_5</twSrc><twDest BELType="RAM">da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.122" src = "0.116">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rom_addr_5</twSrc><twDest BELType='RAM'>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>rom_addr&lt;7&gt;</twComp><twBEL>rom_addr_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y6.ADDRAWRADDR9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>rom_addr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y6.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X1Y6.ADDRAWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">rom_addr_3</twSrc><twDest BELType="RAM">da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.292</twTotPathDel><twClkSkew dest = "0.122" src = "0.115">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rom_addr_3</twSrc><twDest BELType='RAM'>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twSrcClk><twPathDel><twSite>SLICE_X32Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp><twBEL>rom_addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y6.ADDRAWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>rom_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y6.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ad9708_clk_OBUF</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_adda_pll_m0_clkout0 = PERIOD TIMEGRP &quot;adda_pll_m0_clkout0&quot; TS_sys_clk_pin *
        2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="da_rom_m0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y6.CLKAWRCLK" clockNet="ad9708_clk_OBUF"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="adda_pll_m0/clkout1_buf/I0" logResource="adda_pll_m0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="adda_pll_m0/clkout0"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="7.525" period="8.000" constraintValue="8.000" deviceLimit="0.475" freqLimit="2105.263" physResource="rom_addr&lt;3&gt;/CLK" logResource="rom_addr_0/CK" locationPin="SLICE_X32Y12.CLK" clockNet="ad9708_clk_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="97"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="8.925" errors="0" errorRollup="0" items="0" itemsRollup="4090"/><twConstRollup name="TS_video_pll_m0_clkfx" fullName="TS_video_pll_m0_clkfx = PERIOD TIMEGRP &quot;video_pll_m0_clkfx&quot; TS_sys_clk_pin *         1.3 HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="5.700" actualRollup="N/A" errors="0" errorRollup="0" items="2292" itemsRollup="0"/><twConstRollup name="TS_adda_pll_m0_clkout1" fullName="TS_adda_pll_m0_clkout1 = PERIOD TIMEGRP &quot;adda_pll_m0_clkout1&quot; TS_sys_clk_pin *         0.64516129 HIGH 50%;" type="child" depth="1" requirement="31.000" prefType="period" actual="4.898" actualRollup="N/A" errors="0" errorRollup="0" items="1744" itemsRollup="0"/><twConstRollup name="TS_adda_pll_m0_clkout0" fullName="TS_adda_pll_m0_clkout0 = PERIOD TIMEGRP &quot;adda_pll_m0_clkout0&quot; TS_sys_clk_pin *         2.5 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="54" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="98">0</twUnmetConstCnt><twDataSheet anchorID="99" twNameLen="15"><twClk2SUList anchorID="100" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>5.700</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="101"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>4090</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1015</twConnCnt></twConstCov><twStats anchorID="102"><twMinPer>8.000</twMinPer><twFootnote number="1" /><twMaxFreq>125.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jul 06 17:41:11 2019 </twTimestamp></twFoot><twClientInfo anchorID="103"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 224 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
