{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519816577637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519816577637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 12:16:17 2018 " "Processing started: Wed Feb 28 12:16:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519816577637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519816577637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea8 -c Tarea8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea8 -c Tarea8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519816577637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519816577855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec/tarea6/vhdl3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec/tarea6/vhdl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driver7Segmentos-Conversor " "Found design unit 1: driver7Segmentos-Conversor" {  } { { "../Tarea6/Vhdl3.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea6/Vhdl3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""} { "Info" "ISGN_ENTITY_NAME" "1 driver7Segmentos " "Found entity 1: driver7Segmentos" {  } { { "../Tarea6/Vhdl3.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea6/Vhdl3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pec02/documents/pec/tarea7b/clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pec02/documents/pec/tarea7b/clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockGen-Structure " "Found design unit 1: clockGen-Structure" {  } { { "../Tarea7b/clock_gen.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea7b/clock_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockGen " "Found entity 1: clockGen" {  } { { "../Tarea7b/clock_gen.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea7b/clock_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tarea8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tarea8-Structure " "Found design unit 1: Tarea8-Structure" {  } { { "Tarea8.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea8/Tarea8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tarea8 " "Found entity 1: Tarea8" {  } { { "Tarea8.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea8/Tarea8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519816578214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea8 " "Elaborating entity \"Tarea8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519816578230 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Tarea8.vhd(13) " "VHDL Signal Declaration warning at Tarea8.vhd(13): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Tarea8.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea8/Tarea8.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1519816578230 "|Tarea8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver7Segmentos driver7Segmentos:visor0 " "Elaborating entity \"driver7Segmentos\" for hierarchy \"driver7Segmentos:visor0\"" {  } { { "Tarea8.vhd" "visor0" { Text "C:/Users/pec02/Documents/PEC/Tarea8/Tarea8.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519816578230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGen clockGen:clock0 " "Elaborating entity \"clockGen\" for hierarchy \"clockGen:clock0\"" {  } { { "Tarea8.vhd" "clock0" { Text "C:/Users/pec02/Documents/PEC/Tarea8/Tarea8.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519816578245 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Tarea8.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea8/Tarea8.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519816578526 "|Tarea8|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Tarea8.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea8/Tarea8.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519816578526 "|Tarea8|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Tarea8.vhd" "" { Text "C:/Users/pec02/Documents/PEC/Tarea8/Tarea8.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519816578526 "|Tarea8|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519816578526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519816578651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519816578651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519816578682 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519816578682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519816578682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519816578682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519816578698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 12:16:18 2018 " "Processing ended: Wed Feb 28 12:16:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519816578698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519816578698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519816578698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519816578698 ""}
