$date
	Sun Oct 16 22:45:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2b_tb $end
$var wire 1 ! f $end
$var reg 3 " w [2:0] $end
$scope module q $end
$var wire 3 # w [2:0] $end
$var wire 1 $ h $end
$var wire 1 % g $end
$var wire 1 ! f $end
$scope module stage0 $end
$var wire 1 & s $end
$var wire 2 ' w [1:0] $end
$var reg 1 % f $end
$upscope $end
$scope module stage1 $end
$var wire 1 ( s $end
$var wire 2 ) w [1:0] $end
$var reg 1 $ f $end
$upscope $end
$scope module stage2 $end
$var wire 1 * s $end
$var wire 2 + w [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
0*
b10 )
0(
b0 '
0&
0%
0$
b0 #
b0 "
0!
$end
#20
0!
0%
b10 +
1$
b10 '
b11 )
b1 "
b1 #
#40
b0 '
1&
b10 )
1(
b10 "
b10 #
#60
1!
b11 +
1%
b10 '
b11 )
b11 "
b11 #
#80
0!
0%
b0 +
0$
b0 '
0&
b10 )
0(
1*
b100 "
b100 #
#100
1!
0%
b10 +
1$
b10 '
b11 )
b101 "
b101 #
#120
b0 '
1&
b10 )
1(
b110 "
b110 #
#140
b11 +
1%
b10 '
b11 )
b111 "
b111 #
#160
