// Seed: 504420943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always
    if (1'b0)
      `define pp_5 0
  initial if (1'b0 - id_2) $display(`pp_5 | id_1 - ~|`pp_5, 1);
  assign `pp_5 = `pp_5;
  wor id_6, id_7, id_8;
  assign id_3 = id_2;
  id_9(
      id_8 ? `pp_5 : 1
  );
endmodule
module module_1 (
    id_1#(
        .id_2(1),
        .id_3(id_4),
        .id_5(1),
        .id_6(1),
        .id_7(1),
        .sum (1 != id_3)
    ),
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule : SymbolIdentifier
