INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_data_mem/sim/single_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/ip/single_text_mem/sim/single_text_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_text_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sources_1/imports/lab4/single_cpu/single_cpu.srcs/sources_1/new/single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/联想/OneDrive/桌面/final/pipeline_cpu.srcs/sim_1/new/pipeline_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_sim
