#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000104e510 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 16;
 .timescale -9 -12;
v0000000002892670_0 .var "CLK", 0 0;
v0000000002891810_0 .var "Reset_L", 0 0;
v0000000002892350_0 .net "currentPC", 63 0, v00000000028914f0_0;  1 drivers
v0000000002890910_0 .net "dMemOut", 63 0, v000000000107dc20_0;  1 drivers
v0000000002890eb0_0 .var "passed", 7 0;
v0000000002890af0_0 .var "startPC", 63 0;
v0000000002890d70_0 .var "watchdog", 15 0;
E_0000000001068fe0 .event edge, v0000000002890d70_0;
S_000000000107c1e0 .scope task, "allPassed" "allPassed" 2 33, 2 33 0, S_000000000104e510;
 .timescale -9 -12;
v000000000107d040_0 .var "numTests", 7 0;
v000000000107caa0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v000000000107caa0_0;
    %load/vec4 v000000000107d040_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 37 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 38 "$display", "Some tests failed: %d of %d passed", v000000000107caa0_0, v000000000107d040_0 {0 0 0};
T_0.1 ;
    %end;
S_0000000001033bf0 .scope task, "passTest" "passTest" 2 24, 2 24 0, S_000000000104e510;
 .timescale -9 -12;
v000000000107dea0_0 .var "actualOut", 63 0;
v000000000107dfe0_0 .var "expectedOut", 63 0;
v000000000107e260_0 .var "passed", 7 0;
v000000000107d220_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v000000000107dea0_0;
    %load/vec4 v000000000107dfe0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 29 "$display", "%s passed", v000000000107d220_0 {0 0 0};
    %load/vec4 v000000000107e260_0;
    %addi 1, 0, 8;
    %store/vec4 v000000000107e260_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 30 "$display", "%s failed: 0x%x should be 0x%x", v000000000107d220_0, v000000000107dea0_0, v000000000107dfe0_0 {0 0 0};
T_1.3 ;
    %end;
S_0000000001033d70 .scope module, "uut" "singlecycle" 2 53, 3 1 0, S_000000000104e510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "dmemout"
    .port_info 4 /INPUT 1 "CLK"
v0000000002892530_0 .net "CLK", 0 0, v0000000002892670_0;  1 drivers
v00000000028925d0_0 .net *"_s5", 4 0, L_0000000001094520;  1 drivers
v0000000002892210_0 .net *"_s7", 4 0, L_0000000001093620;  1 drivers
v00000000028913b0_0 .net "aluBusB", 63 0, L_0000000001094e80;  1 drivers
v0000000002890ff0_0 .net "aluctrl", 3 0, v000000000107d4a0_0;  1 drivers
v0000000002892710_0 .net "aluout", 63 0, v000000000107e080_0;  1 drivers
v0000000002891450_0 .net "alusrc", 0 0, v000000000107d540_0;  1 drivers
v0000000002891f90_0 .net "branch", 0 0, v000000000107d400_0;  1 drivers
v0000000002891270_0 .net "busw", 63 0, L_0000000001094660;  1 drivers
v00000000028914f0_0 .var "currentpc", 63 0;
v0000000002891090_0 .net "dmemout", 63 0, v000000000107dc20_0;  alias, 1 drivers
v00000000028919f0_0 .net "instruction", 31 0, v000000000107e4e0_0;  1 drivers
v0000000002891590_0 .net "mem2reg", 0 0, v000000000107cdc0_0;  1 drivers
v0000000002891630_0 .net "memread", 0 0, v000000000107d860_0;  1 drivers
v0000000002891e50_0 .net "memwrite", 0 0, v000000000107d900_0;  1 drivers
v0000000002891ef0_0 .net "nextpc", 63 0, v000000000107d7c0_0;  1 drivers
v0000000002891d10_0 .net "opcode", 10 0, L_0000000001093ee0;  1 drivers
v0000000002890cd0_0 .net "rd", 4 0, L_0000000001094ac0;  1 drivers
v0000000002890e10_0 .net "reg2loc", 0 0, v000000000107c8c0_0;  1 drivers
v00000000028927b0_0 .net "regoutA", 63 0, L_000000000106c240;  1 drivers
v0000000002891130_0 .net "regoutB", 63 0, L_000000000106c780;  1 drivers
v00000000028909b0_0 .net "regwrite", 0 0, v000000000107cc80_0;  1 drivers
v0000000002891bd0_0 .net "resetl", 0 0, v0000000002891810_0;  1 drivers
v00000000028911d0_0 .net "rm", 4 0, L_0000000001094fc0;  1 drivers
v00000000028916d0_0 .net "rn", 4 0, L_0000000001094840;  1 drivers
v0000000002891b30_0 .net "signExtImm64", 63 0, v0000000002891310_0;  1 drivers
v00000000028920d0_0 .net "signop", 2 0, v000000000107e300_0;  1 drivers
v0000000002891770_0 .net "startpc", 63 0, v0000000002890af0_0;  1 drivers
v0000000002892170_0 .net "uncond_branch", 0 0, v000000000107c960_0;  1 drivers
v00000000028922b0_0 .net "zero", 0 0, L_0000000001094b60;  1 drivers
L_0000000001094ac0 .part v000000000107e4e0_0, 0, 5;
L_0000000001094fc0 .part v000000000107e4e0_0, 5, 5;
L_0000000001094520 .part v000000000107e4e0_0, 0, 5;
L_0000000001093620 .part v000000000107e4e0_0, 16, 5;
L_0000000001094840 .functor MUXZ 5, L_0000000001093620, L_0000000001094520, v000000000107c8c0_0, C4<>;
L_0000000001093ee0 .part v000000000107e4e0_0, 21, 11;
L_00000000010951a0 .part v000000000107e4e0_0, 0, 26;
L_00000000010948e0 .part L_0000000001093ee0, 0, 2;
L_0000000001094e80 .functor MUXZ 64, L_000000000106c780, v0000000002891310_0, v000000000107d540_0, C4<>;
L_0000000001094660 .functor MUXZ 64, v000000000107e080_0, v000000000107dc20_0, v000000000107cdc0_0, C4<>;
S_00000000010142c0 .scope module, "ALU" "ALU" 3 109, 4 11 0, S_0000000001033d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_000000000106b320 .param/l "n" 0 4 13, +C4<00000000000000000000000001000000>;
v000000000107d2c0_0 .net "ALUCtrl", 3 0, v000000000107d4a0_0;  alias, 1 drivers
v000000000107cbe0_0 .net "BusA", 63 0, L_000000000106c240;  alias, 1 drivers
v000000000107e6c0_0 .net "BusB", 63 0, L_0000000001094e80;  alias, 1 drivers
v000000000107e080_0 .var "BusW", 63 0;
v000000000107e3a0_0 .net "Zero", 0 0, L_0000000001094b60;  alias, 1 drivers
L_0000000002892968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000107e1c0_0 .net/2u *"_s0", 63 0, L_0000000002892968;  1 drivers
v000000000107db80_0 .net *"_s2", 0 0, L_00000000010936c0;  1 drivers
L_00000000028929b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000107e760_0 .net/2s *"_s4", 1 0, L_00000000028929b0;  1 drivers
L_00000000028929f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000107de00_0 .net/2s *"_s6", 1 0, L_00000000028929f8;  1 drivers
v000000000107d0e0_0 .net *"_s8", 1 0, L_00000000010938a0;  1 drivers
E_000000000106ba60 .event edge, v000000000107e6c0_0, v000000000107cbe0_0, v000000000107d2c0_0;
L_00000000010936c0 .cmp/eq 64, v000000000107e080_0, L_0000000002892968;
L_00000000010938a0 .functor MUXZ 2, L_00000000028929f8, L_00000000028929b0, L_00000000010936c0, C4<>;
L_0000000001094b60 .delay 1 (1000,1000,1000) L_0000000001094b60/d;
L_0000000001094b60/d .part L_00000000010938a0, 0, 1;
S_0000000001014440 .scope module, "control" "control" 3 82, 5 17 0, S_0000000001033d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 3 "signop"
    .port_info 10 /INPUT 11 "opcode"
v000000000107d4a0_0 .var "aluop", 3 0;
v000000000107d540_0 .var "alusrc", 0 0;
v000000000107d400_0 .var "branch", 0 0;
v000000000107cdc0_0 .var "mem2reg", 0 0;
v000000000107d860_0 .var "memread", 0 0;
v000000000107d900_0 .var "memwrite", 0 0;
v000000000107e120_0 .net "opcode", 10 0, L_0000000001093ee0;  alias, 1 drivers
v000000000107c8c0_0 .var "reg2loc", 0 0;
v000000000107cc80_0 .var "regwrite", 0 0;
v000000000107e300_0 .var "signop", 2 0;
v000000000107c960_0 .var "uncond_branch", 0 0;
E_000000000106af20 .event edge, v000000000107e120_0;
S_000000000100f680 .scope module, "dataMem" "DataMemory" 3 117, 6 5 0, S_0000000001033d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v000000000107ca00_0 .net "Address", 63 0, v000000000107e080_0;  alias, 1 drivers
v000000000107dd60_0 .net "Clock", 0 0, v0000000002892670_0;  alias, 1 drivers
v000000000107d360_0 .net "MemoryRead", 0 0, v000000000107d860_0;  alias, 1 drivers
v000000000107d680_0 .net "MemoryWrite", 0 0, v000000000107d900_0;  alias, 1 drivers
v000000000107dc20_0 .var "ReadData", 63 0;
v000000000107df40_0 .net "WriteData", 63 0, L_000000000106c780;  alias, 1 drivers
v000000000107d5e0 .array "memBank", 0 1023, 7 0;
E_000000000106b8e0 .event posedge, v000000000107dd60_0;
S_000000000100f800 .scope task, "initset" "initset" 6 16, 6 16 0, S_000000000100f680;
 .timescale -9 -12;
v000000000107cd20_0 .var "addr", 63 0;
v000000000107ce60_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dataMem.initset ;
    %load/vec4 v000000000107ce60_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v000000000107cd20_0;
    %store/vec4a v000000000107d5e0, 4, 0;
    %load/vec4 v000000000107ce60_0;
    %parti/s 8, 48, 7;
    %load/vec4 v000000000107cd20_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000000000107d5e0, 4, 0;
    %load/vec4 v000000000107ce60_0;
    %parti/s 8, 40, 7;
    %load/vec4 v000000000107cd20_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000000000107d5e0, 4, 0;
    %load/vec4 v000000000107ce60_0;
    %parti/s 8, 32, 7;
    %load/vec4 v000000000107cd20_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000000000107d5e0, 4, 0;
    %load/vec4 v000000000107ce60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000000000107cd20_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000000000107d5e0, 4, 0;
    %load/vec4 v000000000107ce60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000107cd20_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000000000107d5e0, 4, 0;
    %load/vec4 v000000000107ce60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000107cd20_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000000000107d5e0, 4, 0;
    %load/vec4 v000000000107ce60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000107cd20_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000000000107d5e0, 4, 0;
    %end;
S_000000000100ce60 .scope module, "imem" "InstructionMemory" 3 68, 7 3 0, S_0000000001033d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_00000000010328a0 .param/l "MemSize" 0 7 5, +C4<00000000000000000000000000101000>;
P_00000000010328d8 .param/l "T_rd" 0 7 4, +C4<00000000000000000000000000010100>;
v000000000107cf00_0 .net "Address", 63 0, v00000000028914f0_0;  alias, 1 drivers
v000000000107e4e0_0 .var "Data", 31 0;
E_000000000106b860 .event edge, v000000000107cf00_0;
S_000000000100cfe0 .scope module, "nextPCLogic" "NextPCLogic" 3 73, 8 3 0, S_0000000001033d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v000000000107cfa0_0 .net "ALUZero", 0 0, L_0000000001094b60;  alias, 1 drivers
v000000000107e440_0 .net "Branch", 0 0, v000000000107d400_0;  alias, 1 drivers
v000000000107d180_0 .net "CurrentPC", 63 0, v00000000028914f0_0;  alias, 1 drivers
v000000000107d7c0_0 .var "NextPC", 63 0;
v000000000107d720_0 .net "SignExtImm64", 63 0, v0000000002891310_0;  alias, 1 drivers
v000000000107d9a0_0 .net "Uncondbranch", 0 0, v000000000107c960_0;  alias, 1 drivers
v000000000107e580_0 .var "realImm64", 63 0;
E_000000000106b120/0 .event edge, v000000000107d720_0, v000000000107c960_0, v000000000107cf00_0, v000000000107e580_0;
E_000000000106b120/1 .event edge, v000000000107d400_0, v000000000107e3a0_0;
E_000000000106b120 .event/or E_000000000106b120/0, E_000000000106b120/1;
S_0000000000ff0280 .scope module, "regfile" "RegisterFile" 3 96, 9 3 0, S_0000000001033d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
L_000000000106c240/d .functor BUFZ 64, L_00000000010942a0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000000000106c240 .delay 64 (2000,2000,2000) L_000000000106c240/d;
L_000000000106c780/d .functor BUFZ 64, L_0000000001094d40, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000000000106c780 .delay 64 (2000,2000,2000) L_000000000106c780/d;
v000000000107e620_0 .net "BusA", 63 0, L_000000000106c240;  alias, 1 drivers
v000000000107da40_0 .net "BusB", 63 0, L_000000000106c780;  alias, 1 drivers
v000000000107dae0_0 .net "BusW", 63 0, L_0000000001094660;  alias, 1 drivers
v000000000107dcc0_0 .net "Clk", 0 0, v0000000002892670_0;  alias, 1 drivers
v0000000001050030_0 .net "RA", 4 0, L_0000000001094fc0;  alias, 1 drivers
v00000000010500d0_0 .net "RB", 4 0, L_0000000001094840;  alias, 1 drivers
v0000000002891c70_0 .net "RW", 4 0, L_0000000001094ac0;  alias, 1 drivers
v0000000002891a90_0 .net "RegWr", 0 0, v000000000107cc80_0;  alias, 1 drivers
v0000000002890a50_0 .net *"_s0", 63 0, L_00000000010942a0;  1 drivers
v0000000002891db0_0 .net *"_s10", 6 0, L_0000000001094a20;  1 drivers
L_0000000002892920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002890c30_0 .net *"_s13", 1 0, L_0000000002892920;  1 drivers
v0000000002890f50_0 .net *"_s2", 6 0, L_00000000010934e0;  1 drivers
L_00000000028928d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002890b90_0 .net *"_s5", 1 0, L_00000000028928d8;  1 drivers
v00000000028923f0_0 .net *"_s8", 63 0, L_0000000001094d40;  1 drivers
v0000000002891950 .array "registers", 0 31, 63 0;
E_000000000106b360 .event negedge, v000000000107dd60_0;
L_00000000010942a0 .array/port v0000000002891950, L_00000000010934e0;
L_00000000010934e0 .concat [ 5 2 0 0], L_0000000001094fc0, L_00000000028928d8;
L_0000000001094d40 .array/port v0000000002891950, L_0000000001094a20;
L_0000000001094a20 .concat [ 5 2 0 0], L_0000000001094840, L_0000000002892920;
S_0000000000ff0400 .scope module, "signextender" "SignExtender" 3 61, 10 3 0, S_0000000001033d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm26"
    .port_info 2 /INPUT 3 "Ctrl"
    .port_info 3 /INPUT 2 "ShiftBits"
v0000000002891310_0 .var "BusImm", 63 0;
v0000000002892030_0 .net "Ctrl", 2 0, v000000000107e300_0;  alias, 1 drivers
v00000000028918b0_0 .net "Imm26", 25 0, L_00000000010951a0;  1 drivers
v0000000002892490_0 .net "ShiftBits", 1 0, L_00000000010948e0;  1 drivers
E_000000000106aea0 .event edge, v000000000107e300_0, v00000000028918b0_0, v0000000002892490_0;
    .scope S_0000000000ff0400;
T_3 ;
    %wait E_000000000106aea0;
    %load/vec4 v0000000002892030_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v00000000028918b0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002891310_0, 0, 64;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002892030_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000000028918b0_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v00000000028918b0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002891310_0, 0, 64;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000002892030_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v00000000028918b0_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v00000000028918b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002891310_0, 0, 64;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000000002892030_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v00000000028918b0_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v00000000028918b0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002891310_0, 0, 64;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000000002892030_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0000000002892490_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v00000000028918b0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002891310_0, 0, 64;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000000002892490_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028918b0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000000002891310_0, 0, 64;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000000002892490_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000028918b0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0000000002891310_0, 0, 64;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000000002892490_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v00000000028918b0_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0000000002891310_0, 0, 64;
T_3.16 ;
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000100ce60;
T_4 ;
    %wait E_000000000106b860;
    %delay 4000, 0;
    %load/vec4 v000000000107cf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 64;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 64;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.13 ;
    %pushi/vec4 3533430284, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.14 ;
    %pushi/vec4 3534968717, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.15 ;
    %pushi/vec4 3536506638, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.16 ;
    %pushi/vec4 3538044559, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.17 ;
    %pushi/vec4 2332885385, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.18 ;
    %pushi/vec4 2332950825, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.19 ;
    %pushi/vec4 2333016361, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v000000000107e4e0_0, 0, 32;
    %jmp T_4.23;
T_4.23 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000100cfe0;
T_5 ;
    %wait E_000000000106b120;
    %load/vec4 v000000000107d720_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000107e580_0, 0, 64;
    %load/vec4 v000000000107d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000000000107d180_0;
    %load/vec4 v000000000107e580_0;
    %add;
    %assign/vec4 v000000000107d7c0_0, 2000;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000107e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000107cfa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v000000000107d180_0;
    %load/vec4 v000000000107e580_0;
    %add;
    %assign/vec4 v000000000107d7c0_0, 2000;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000000000107d180_0;
    %addi 4, 0, 64;
    %assign/vec4 v000000000107d7c0_0, 2000;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000000000107d180_0;
    %addi 4, 0, 64;
    %assign/vec4 v000000000107d7c0_0, 2000;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000001014440;
T_6 ;
    %wait E_000000000106af20;
    %load/vec4 v000000000107e120_0;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 1160, 1, 11;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 1672, 1, 11;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 31, 11;
    %cmp/z;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 1440, 7, 11;
    %cmp/z;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/z;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/z;
    %jmp/1 T_6.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107c8c0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107c960_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d400_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107d860_0, 2000;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000107cdc0_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107d900_0, 2000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000107d540_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000107cc80_0, 2000;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000107d4a0_0, 2000;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000107e300_0, 2000;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000ff0280;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000002891950, 4, 0;
    %end;
    .thread T_7;
    .scope S_0000000000ff0280;
T_8 ;
    %wait E_000000000106b360;
    %load/vec4 v0000000002891a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000000002891c70_0;
    %pad/u 32;
    %cmpi/ne 31, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000000000107dae0_0;
    %load/vec4 v0000000002891c70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000000002891950, 0, 4;
T_8.2 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000010142c0;
T_9 ;
    %wait E_000000000106ba60;
    %load/vec4 v000000000107d2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v000000000107cbe0_0;
    %load/vec4 v000000000107e6c0_0;
    %and;
    %assign/vec4 v000000000107e080_0, 20000;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v000000000107cbe0_0;
    %load/vec4 v000000000107e6c0_0;
    %or;
    %assign/vec4 v000000000107e080_0, 20000;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v000000000107cbe0_0;
    %ix/getv 4, v000000000107e6c0_0;
    %shiftl 4;
    %assign/vec4 v000000000107e080_0, 20000;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v000000000107cbe0_0;
    %ix/getv 4, v000000000107e6c0_0;
    %shiftr 4;
    %assign/vec4 v000000000107e080_0, 20000;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v000000000107cbe0_0;
    %load/vec4 v000000000107e6c0_0;
    %add;
    %assign/vec4 v000000000107e080_0, 20000;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v000000000107cbe0_0;
    %load/vec4 v000000000107e6c0_0;
    %sub;
    %assign/vec4 v000000000107e080_0, 20000;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000000000107e6c0_0;
    %assign/vec4 v000000000107e080_0, 20000;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000100f680;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000000000107cd20_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v000000000107ce60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_000000000100f800;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v000000000107cd20_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v000000000107ce60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_000000000100f800;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v000000000107cd20_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v000000000107ce60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_000000000100f800;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v000000000107cd20_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v000000000107ce60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_000000000100f800;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v000000000107cd20_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000000000107ce60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_000000000100f800;
    %join;
    %pushi/vec4 48, 0, 64;
    %store/vec4 v000000000107cd20_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448528384, 0, 29;
    %store/vec4 v000000000107ce60_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_000000000100f800;
    %join;
    %end;
    .thread T_10;
    .scope S_000000000100f680;
T_11 ;
    %wait E_000000000106b8e0;
    %load/vec4 v000000000107d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v000000000107ca00_0;
    %load/vec4a v000000000107d5e0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000107dc20_0, 4, 5;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000000000107d5e0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000107dc20_0, 4, 5;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000000000107d5e0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000107dc20_0, 4, 5;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000000000107d5e0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000107dc20_0, 4, 5;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000000000107d5e0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000107dc20_0, 4, 5;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000000000107d5e0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000107dc20_0, 4, 5;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000000000107d5e0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000107dc20_0, 4, 5;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000000000107d5e0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000107dc20_0, 4, 5;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000100f680;
T_12 ;
    %wait E_000000000106b8e0;
    %load/vec4 v000000000107d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000000000107df40_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v000000000107ca00_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v000000000107d5e0, 0, 4;
    %load/vec4 v000000000107df40_0;
    %parti/s 8, 48, 7;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v000000000107d5e0, 0, 4;
    %load/vec4 v000000000107df40_0;
    %parti/s 8, 40, 7;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v000000000107d5e0, 0, 4;
    %load/vec4 v000000000107df40_0;
    %parti/s 8, 32, 7;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v000000000107d5e0, 0, 4;
    %load/vec4 v000000000107df40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v000000000107d5e0, 0, 4;
    %load/vec4 v000000000107df40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v000000000107d5e0, 0, 4;
    %load/vec4 v000000000107df40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v000000000107d5e0, 0, 4;
    %load/vec4 v000000000107df40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000107ca00_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v000000000107d5e0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000001033d70;
T_13 ;
    %wait E_000000000106b360;
    %load/vec4 v0000000002891bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000002891ef0_0;
    %assign/vec4 v00000000028914f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000002891770_0;
    %assign/vec4 v00000000028914f0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000104e510;
T_14 ;
    %vpi_call 2 20 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000000000104e510;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002891810_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000002890af0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000002890eb0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002890d70_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002891810_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000002890af0_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002891810_0, 0, 1;
T_15.0 ;
    %load/vec4 v0000000002892350_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %delay 120000, 0;
    %vpi_call 2 90 "$display", "CurrentPC:%h", v0000000002892350_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %delay 120000, 0;
    %load/vec4 v0000000002890910_0;
    %store/vec4 v000000000107dea0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v000000000107dfe0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v000000000107d220_0, 0, 257;
    %load/vec4 v0000000002890eb0_0;
    %store/vec4 v000000000107e260_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0000000001033bf0;
    %join;
    %load/vec4 v000000000107e260_0;
    %store/vec4 v0000000002890eb0_0, 0, 8;
T_15.2 ;
    %load/vec4 v0000000002892350_0;
    %cmpi/u 92, 0, 64;
    %jmp/0xz T_15.3, 5;
    %delay 120000, 0;
    %vpi_call 2 99 "$display", "CurrentPC:%h", v0000000002892350_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %delay 120000, 0;
    %load/vec4 v0000000002890910_0;
    %store/vec4 v000000000107dea0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v000000000107dfe0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v000000000107d220_0, 0, 257;
    %load/vec4 v0000000002890eb0_0;
    %store/vec4 v000000000107e260_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0000000001033bf0;
    %join;
    %load/vec4 v000000000107e260_0;
    %store/vec4 v0000000002890eb0_0, 0, 8;
    %load/vec4 v0000000002890eb0_0;
    %store/vec4 v000000000107caa0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000000000107d040_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_000000000107c1e0;
    %join;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000000000104e510;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002892670_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000000000104e510;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0000000002892670_0;
    %inv;
    %store/vec4 v0000000002892670_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0000000002892670_0;
    %inv;
    %store/vec4 v0000000002892670_0, 0, 1;
    %load/vec4 v0000000002890d70_0;
    %addi 1, 0, 16;
    %store/vec4 v0000000002890d70_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000104e510;
T_18 ;
    %wait E_0000000001068fe0;
    %load/vec4 v0000000002890d70_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 126 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "./SingleCycleProc.v";
    "./ALU-2.v";
    "./SingleCycleControl.v";
    "./DataMemory.v";
    "./InstructionMemory-1.v";
    "./NextPCLogic.v";
    "./RegisterFile.v";
    "./SignExtender.v";
