# Reading E:/EYantra2k20/modelsim_ase/tcl/vsim/pref.tcl
# do AND_GATE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/EYantra2k20/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/AND_GATE {E:/AND_GATE/AND_GATE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:40 on Oct 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AND_GATE" E:/AND_GATE/AND_GATE.v 
# -- Compiling module AND_GATE
# 
# Top level modules:
# 	AND_GATE
# End time: 01:01:40 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/AND_GATE {E:/AND_GATE/AND_GATE_TEST_BENCH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:01:40 on Oct 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/AND_GATE" E:/AND_GATE/AND_GATE_TEST_BENCH.v 
# -- Compiling module AND_GATE_TEST_BENCH
# 
# Top level modules:
# 	AND_GATE_TEST_BENCH
# End time: 01:01:40 on Oct 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  AND_GATE_TEST_BENCH
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" AND_GATE_TEST_BENCH 
# Start time: 01:01:41 on Oct 17,2020
# Loading work.AND_GATE_TEST_BENCH
# Loading work.AND_GATE
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 01:04:00 on Oct 17,2020, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
