
fat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800c380  0800c380  0001c380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c858  0800c858  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800c858  0800c858  0001c858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c860  0800c860  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c860  0800c860  0001c860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c864  0800c864  0001c864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800c868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014b6c  20000090  0800c8f8  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014bfc  0800c8f8  00024bfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028c15  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004f7e  00000000  00000000  00048cd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d70  00000000  00000000  0004dc58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001b50  00000000  00000000  0004f9c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027ee4  00000000  00000000  00051518  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001a3a8  00000000  00000000  000793fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dbf37  00000000  00000000  000937a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016f6db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000081bc  00000000  00000000  0016f758  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c368 	.word	0x0800c368

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800c368 	.word	0x0800c368

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_I2S_TxCpltCallback+0x20>)
 800057e:	4293      	cmp	r3, r2
 8000580:	d101      	bne.n	8000586 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 8000582:	f004 f9df 	bl	8004944 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40003c00 	.word	0x40003c00

08000594 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
	...

080005a4 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a04      	ldr	r2, [pc, #16]	; (80005c4 <HAL_I2S_ErrorCallback+0x20>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d101      	bne.n	80005ba <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 80005b6:	f7ff ffed 	bl	8000594 <AUDIO_OUT_Error_CallBack>
  }
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40003c00 	.word	0x40003c00

080005c8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4603      	mov	r3, r0
 80005d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	4a08      	ldr	r2, [pc, #32]	; (80005f8 <disk_status+0x30>)
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	4413      	add	r3, r2
 80005da:	685b      	ldr	r3, [r3, #4]
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	79fa      	ldrb	r2, [r7, #7]
 80005e0:	4905      	ldr	r1, [pc, #20]	; (80005f8 <disk_status+0x30>)
 80005e2:	440a      	add	r2, r1
 80005e4:	7a12      	ldrb	r2, [r2, #8]
 80005e6:	4610      	mov	r0, r2
 80005e8:	4798      	blx	r3
 80005ea:	4603      	mov	r3, r0
 80005ec:	73fb      	strb	r3, [r7, #15]
  return stat;
 80005ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	200000c4 	.word	0x200000c4

080005fc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8000606:	2300      	movs	r3, #0
 8000608:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	4a0d      	ldr	r2, [pc, #52]	; (8000644 <disk_initialize+0x48>)
 800060e:	5cd3      	ldrb	r3, [r2, r3]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d111      	bne.n	8000638 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	4a0b      	ldr	r2, [pc, #44]	; (8000644 <disk_initialize+0x48>)
 8000618:	2101      	movs	r1, #1
 800061a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	4a09      	ldr	r2, [pc, #36]	; (8000644 <disk_initialize+0x48>)
 8000620:	009b      	lsls	r3, r3, #2
 8000622:	4413      	add	r3, r2
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	79fa      	ldrb	r2, [r7, #7]
 800062a:	4906      	ldr	r1, [pc, #24]	; (8000644 <disk_initialize+0x48>)
 800062c:	440a      	add	r2, r1
 800062e:	7a12      	ldrb	r2, [r2, #8]
 8000630:	4610      	mov	r0, r2
 8000632:	4798      	blx	r3
 8000634:	4603      	mov	r3, r0
 8000636:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8000638:	7bfb      	ldrb	r3, [r7, #15]
}
 800063a:	4618      	mov	r0, r3
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	200000c4 	.word	0x200000c4

08000648 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8000648:	b590      	push	{r4, r7, lr}
 800064a:	b087      	sub	sp, #28
 800064c:	af00      	add	r7, sp, #0
 800064e:	60b9      	str	r1, [r7, #8]
 8000650:	607a      	str	r2, [r7, #4]
 8000652:	603b      	str	r3, [r7, #0]
 8000654:	4603      	mov	r3, r0
 8000656:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8000658:	7bfb      	ldrb	r3, [r7, #15]
 800065a:	4a0a      	ldr	r2, [pc, #40]	; (8000684 <disk_read+0x3c>)
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	4413      	add	r3, r2
 8000660:	685b      	ldr	r3, [r3, #4]
 8000662:	689c      	ldr	r4, [r3, #8]
 8000664:	7bfb      	ldrb	r3, [r7, #15]
 8000666:	4a07      	ldr	r2, [pc, #28]	; (8000684 <disk_read+0x3c>)
 8000668:	4413      	add	r3, r2
 800066a:	7a18      	ldrb	r0, [r3, #8]
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	68b9      	ldr	r1, [r7, #8]
 8000672:	47a0      	blx	r4
 8000674:	4603      	mov	r3, r0
 8000676:	75fb      	strb	r3, [r7, #23]
  return res;
 8000678:	7dfb      	ldrb	r3, [r7, #23]
}
 800067a:	4618      	mov	r0, r3
 800067c:	371c      	adds	r7, #28
 800067e:	46bd      	mov	sp, r7
 8000680:	bd90      	pop	{r4, r7, pc}
 8000682:	bf00      	nop
 8000684:	200000c4 	.word	0x200000c4

08000688 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8000688:	b590      	push	{r4, r7, lr}
 800068a:	b087      	sub	sp, #28
 800068c:	af00      	add	r7, sp, #0
 800068e:	60b9      	str	r1, [r7, #8]
 8000690:	607a      	str	r2, [r7, #4]
 8000692:	603b      	str	r3, [r7, #0]
 8000694:	4603      	mov	r3, r0
 8000696:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8000698:	7bfb      	ldrb	r3, [r7, #15]
 800069a:	4a0a      	ldr	r2, [pc, #40]	; (80006c4 <disk_write+0x3c>)
 800069c:	009b      	lsls	r3, r3, #2
 800069e:	4413      	add	r3, r2
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	68dc      	ldr	r4, [r3, #12]
 80006a4:	7bfb      	ldrb	r3, [r7, #15]
 80006a6:	4a07      	ldr	r2, [pc, #28]	; (80006c4 <disk_write+0x3c>)
 80006a8:	4413      	add	r3, r2
 80006aa:	7a18      	ldrb	r0, [r3, #8]
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	68b9      	ldr	r1, [r7, #8]
 80006b2:	47a0      	blx	r4
 80006b4:	4603      	mov	r3, r0
 80006b6:	75fb      	strb	r3, [r7, #23]
  return res;
 80006b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	371c      	adds	r7, #28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd90      	pop	{r4, r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200000c4 	.word	0x200000c4

080006c8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	603a      	str	r2, [r7, #0]
 80006d2:	71fb      	strb	r3, [r7, #7]
 80006d4:	460b      	mov	r3, r1
 80006d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	4a09      	ldr	r2, [pc, #36]	; (8000700 <disk_ioctl+0x38>)
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	4413      	add	r3, r2
 80006e0:	685b      	ldr	r3, [r3, #4]
 80006e2:	691b      	ldr	r3, [r3, #16]
 80006e4:	79fa      	ldrb	r2, [r7, #7]
 80006e6:	4906      	ldr	r1, [pc, #24]	; (8000700 <disk_ioctl+0x38>)
 80006e8:	440a      	add	r2, r1
 80006ea:	7a10      	ldrb	r0, [r2, #8]
 80006ec:	79b9      	ldrb	r1, [r7, #6]
 80006ee:	683a      	ldr	r2, [r7, #0]
 80006f0:	4798      	blx	r3
 80006f2:	4603      	mov	r3, r0
 80006f4:	73fb      	strb	r3, [r7, #15]
  return res;
 80006f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3710      	adds	r7, #16
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	200000c4 	.word	0x200000c4

08000704 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8000708:	490a      	ldr	r1, [pc, #40]	; (8000734 <MX_FATFS_Init+0x30>)
 800070a:	480b      	ldr	r0, [pc, #44]	; (8000738 <MX_FATFS_Init+0x34>)
 800070c:	f002 fd24 	bl	8003158 <FATFS_LinkDriver>
 8000710:	4603      	mov	r3, r0
 8000712:	461a      	mov	r2, r3
 8000714:	4b09      	ldr	r3, [pc, #36]	; (800073c <MX_FATFS_Init+0x38>)
 8000716:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    printf("# FatFs Init %s!\r\n", retUSER == 0 ? "Successfully" : "Failed");
 8000718:	4b08      	ldr	r3, [pc, #32]	; (800073c <MX_FATFS_Init+0x38>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d101      	bne.n	8000724 <MX_FATFS_Init+0x20>
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <MX_FATFS_Init+0x3c>)
 8000722:	e000      	b.n	8000726 <MX_FATFS_Init+0x22>
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <MX_FATFS_Init+0x40>)
 8000726:	4619      	mov	r1, r3
 8000728:	4807      	ldr	r0, [pc, #28]	; (8000748 <MX_FATFS_Init+0x44>)
 800072a:	f00a fed5 	bl	800b4d8 <iprintf>
    /* USER CODE END Init */
}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20013fcc 	.word	0x20013fcc
 8000738:	2000000c 	.word	0x2000000c
 800073c:	20013fd0 	.word	0x20013fd0
 8000740:	0800c380 	.word	0x0800c380
 8000744:	0800c390 	.word	0x0800c390
 8000748:	0800c398 	.word	0x0800c398

0800074c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3301      	adds	r3, #1
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800075c:	89fb      	ldrh	r3, [r7, #14]
 800075e:	021b      	lsls	r3, r3, #8
 8000760:	b21a      	sxth	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	b21b      	sxth	r3, r3
 8000768:	4313      	orrs	r3, r2
 800076a:	b21b      	sxth	r3, r3
 800076c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800076e:	89fb      	ldrh	r3, [r7, #14]
}
 8000770:	4618      	mov	r0, r3
 8000772:	3714      	adds	r7, #20
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr

0800077c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3303      	adds	r3, #3
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	021b      	lsls	r3, r3, #8
 8000790:	687a      	ldr	r2, [r7, #4]
 8000792:	3202      	adds	r2, #2
 8000794:	7812      	ldrb	r2, [r2, #0]
 8000796:	4313      	orrs	r3, r2
 8000798:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	021b      	lsls	r3, r3, #8
 800079e:	687a      	ldr	r2, [r7, #4]
 80007a0:	3201      	adds	r2, #1
 80007a2:	7812      	ldrb	r2, [r2, #0]
 80007a4:	4313      	orrs	r3, r2
 80007a6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	021b      	lsls	r3, r3, #8
 80007ac:	687a      	ldr	r2, [r7, #4]
 80007ae:	7812      	ldrb	r2, [r2, #0]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	60fb      	str	r3, [r7, #12]
	return rv;
 80007b4:	68fb      	ldr	r3, [r7, #12]
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr

080007c2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
 80007ca:	460b      	mov	r3, r1
 80007cc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	1c5a      	adds	r2, r3, #1
 80007d2:	607a      	str	r2, [r7, #4]
 80007d4:	887a      	ldrh	r2, [r7, #2]
 80007d6:	b2d2      	uxtb	r2, r2
 80007d8:	701a      	strb	r2, [r3, #0]
 80007da:	887b      	ldrh	r3, [r7, #2]
 80007dc:	0a1b      	lsrs	r3, r3, #8
 80007de:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	1c5a      	adds	r2, r3, #1
 80007e4:	607a      	str	r2, [r7, #4]
 80007e6:	887a      	ldrh	r2, [r7, #2]
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	701a      	strb	r2, [r3, #0]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	1c5a      	adds	r2, r3, #1
 8000806:	607a      	str	r2, [r7, #4]
 8000808:	683a      	ldr	r2, [r7, #0]
 800080a:	b2d2      	uxtb	r2, r2
 800080c:	701a      	strb	r2, [r3, #0]
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	0a1b      	lsrs	r3, r3, #8
 8000812:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	1c5a      	adds	r2, r3, #1
 8000818:	607a      	str	r2, [r7, #4]
 800081a:	683a      	ldr	r2, [r7, #0]
 800081c:	b2d2      	uxtb	r2, r2
 800081e:	701a      	strb	r2, [r3, #0]
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	0a1b      	lsrs	r3, r3, #8
 8000824:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	1c5a      	adds	r2, r3, #1
 800082a:	607a      	str	r2, [r7, #4]
 800082c:	683a      	ldr	r2, [r7, #0]
 800082e:	b2d2      	uxtb	r2, r2
 8000830:	701a      	strb	r2, [r3, #0]
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	0a1b      	lsrs	r3, r3, #8
 8000836:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	1c5a      	adds	r2, r3, #1
 800083c:	607a      	str	r2, [r7, #4]
 800083e:	683a      	ldr	r2, [r7, #0]
 8000840:	b2d2      	uxtb	r2, r2
 8000842:	701a      	strb	r2, [r3, #0]
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8000850:	b480      	push	{r7}
 8000852:	b087      	sub	sp, #28
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d00d      	beq.n	8000886 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800086a:	693a      	ldr	r2, [r7, #16]
 800086c:	1c53      	adds	r3, r2, #1
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	1c59      	adds	r1, r3, #1
 8000874:	6179      	str	r1, [r7, #20]
 8000876:	7812      	ldrb	r2, [r2, #0]
 8000878:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	3b01      	subs	r3, #1
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d1f1      	bne.n	800086a <mem_cpy+0x1a>
	}
}
 8000886:	bf00      	nop
 8000888:	371c      	adds	r7, #28
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8000892:	b480      	push	{r7}
 8000894:	b087      	sub	sp, #28
 8000896:	af00      	add	r7, sp, #0
 8000898:	60f8      	str	r0, [r7, #12]
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	1c5a      	adds	r2, r3, #1
 80008a6:	617a      	str	r2, [r7, #20]
 80008a8:	68ba      	ldr	r2, [r7, #8]
 80008aa:	b2d2      	uxtb	r2, r2
 80008ac:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	3b01      	subs	r3, #1
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d1f3      	bne.n	80008a2 <mem_set+0x10>
}
 80008ba:	bf00      	nop
 80008bc:	371c      	adds	r7, #28
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr

080008c6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80008c6:	b480      	push	{r7}
 80008c8:	b089      	sub	sp, #36	; 0x24
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	60f8      	str	r0, [r7, #12]
 80008ce:	60b9      	str	r1, [r7, #8]
 80008d0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	61fb      	str	r3, [r7, #28]
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	61fa      	str	r2, [r7, #28]
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	4619      	mov	r1, r3
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	1c5a      	adds	r2, r3, #1
 80008ec:	61ba      	str	r2, [r7, #24]
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	1acb      	subs	r3, r1, r3
 80008f2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	3b01      	subs	r3, #1
 80008f8:	607b      	str	r3, [r7, #4]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d002      	beq.n	8000906 <mem_cmp+0x40>
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d0eb      	beq.n	80008de <mem_cmp+0x18>

	return r;
 8000906:	697b      	ldr	r3, [r7, #20]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3724      	adds	r7, #36	; 0x24
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800091e:	e002      	b.n	8000926 <chk_chr+0x12>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	3301      	adds	r3, #1
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d005      	beq.n	800093a <chk_chr+0x26>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	461a      	mov	r2, r3
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	4293      	cmp	r3, r2
 8000938:	d1f2      	bne.n	8000920 <chk_chr+0xc>
	return *str;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	781b      	ldrb	r3, [r3, #0]
}
 800093e:	4618      	mov	r0, r3
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
	...

0800094c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	68bb      	ldr	r3, [r7, #8]
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	e029      	b.n	80009b4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8000960:	4a27      	ldr	r2, [pc, #156]	; (8000a00 <chk_lock+0xb4>)
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	011b      	lsls	r3, r3, #4
 8000966:	4413      	add	r3, r2
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d01d      	beq.n	80009aa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800096e:	4a24      	ldr	r2, [pc, #144]	; (8000a00 <chk_lock+0xb4>)
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	011b      	lsls	r3, r3, #4
 8000974:	4413      	add	r3, r2
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	429a      	cmp	r2, r3
 800097e:	d116      	bne.n	80009ae <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8000980:	4a1f      	ldr	r2, [pc, #124]	; (8000a00 <chk_lock+0xb4>)
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	011b      	lsls	r3, r3, #4
 8000986:	4413      	add	r3, r2
 8000988:	3304      	adds	r3, #4
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8000990:	429a      	cmp	r2, r3
 8000992:	d10c      	bne.n	80009ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8000994:	4a1a      	ldr	r2, [pc, #104]	; (8000a00 <chk_lock+0xb4>)
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	011b      	lsls	r3, r3, #4
 800099a:	4413      	add	r3, r2
 800099c:	3308      	adds	r3, #8
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d102      	bne.n	80009ae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80009a8:	e007      	b.n	80009ba <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80009aa:	2301      	movs	r3, #1
 80009ac:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	3301      	adds	r3, #1
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d0d2      	beq.n	8000960 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d109      	bne.n	80009d4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d102      	bne.n	80009cc <chk_lock+0x80>
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	2b02      	cmp	r3, #2
 80009ca:	d101      	bne.n	80009d0 <chk_lock+0x84>
 80009cc:	2300      	movs	r3, #0
 80009ce:	e010      	b.n	80009f2 <chk_lock+0xa6>
 80009d0:	2312      	movs	r3, #18
 80009d2:	e00e      	b.n	80009f2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d108      	bne.n	80009ec <chk_lock+0xa0>
 80009da:	4a09      	ldr	r2, [pc, #36]	; (8000a00 <chk_lock+0xb4>)
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	011b      	lsls	r3, r3, #4
 80009e0:	4413      	add	r3, r2
 80009e2:	330c      	adds	r3, #12
 80009e4:	881b      	ldrh	r3, [r3, #0]
 80009e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80009ea:	d101      	bne.n	80009f0 <chk_lock+0xa4>
 80009ec:	2310      	movs	r3, #16
 80009ee:	e000      	b.n	80009f2 <chk_lock+0xa6>
 80009f0:	2300      	movs	r3, #0
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3714      	adds	r7, #20
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	200000b4 	.word	0x200000b4

08000a04 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	607b      	str	r3, [r7, #4]
 8000a0e:	e002      	b.n	8000a16 <enq_lock+0x12>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	3301      	adds	r3, #1
 8000a14:	607b      	str	r3, [r7, #4]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d106      	bne.n	8000a2a <enq_lock+0x26>
 8000a1c:	4a09      	ldr	r2, [pc, #36]	; (8000a44 <enq_lock+0x40>)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	011b      	lsls	r3, r3, #4
 8000a22:	4413      	add	r3, r2
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d1f2      	bne.n	8000a10 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	bf14      	ite	ne
 8000a30:	2301      	movne	r3, #1
 8000a32:	2300      	moveq	r3, #0
 8000a34:	b2db      	uxtb	r3, r3
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	200000b4 	.word	0x200000b4

08000a48 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	e01f      	b.n	8000a98 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8000a58:	4a41      	ldr	r2, [pc, #260]	; (8000b60 <inc_lock+0x118>)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	011b      	lsls	r3, r3, #4
 8000a5e:	4413      	add	r3, r2
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	429a      	cmp	r2, r3
 8000a68:	d113      	bne.n	8000a92 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8000a6a:	4a3d      	ldr	r2, [pc, #244]	; (8000b60 <inc_lock+0x118>)
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	011b      	lsls	r3, r3, #4
 8000a70:	4413      	add	r3, r2
 8000a72:	3304      	adds	r3, #4
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8000a7a:	429a      	cmp	r2, r3
 8000a7c:	d109      	bne.n	8000a92 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8000a7e:	4a38      	ldr	r2, [pc, #224]	; (8000b60 <inc_lock+0x118>)
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	011b      	lsls	r3, r3, #4
 8000a84:	4413      	add	r3, r2
 8000a86:	3308      	adds	r3, #8
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d006      	beq.n	8000aa0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	3301      	adds	r3, #1
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d0dc      	beq.n	8000a58 <inc_lock+0x10>
 8000a9e:	e000      	b.n	8000aa2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8000aa0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d132      	bne.n	8000b0e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	e002      	b.n	8000ab4 <inc_lock+0x6c>
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	3301      	adds	r3, #1
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d106      	bne.n	8000ac8 <inc_lock+0x80>
 8000aba:	4a29      	ldr	r2, [pc, #164]	; (8000b60 <inc_lock+0x118>)
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	011b      	lsls	r3, r3, #4
 8000ac0:	4413      	add	r3, r2
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d1f2      	bne.n	8000aae <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d101      	bne.n	8000ad2 <inc_lock+0x8a>
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e040      	b.n	8000b54 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	4922      	ldr	r1, [pc, #136]	; (8000b60 <inc_lock+0x118>)
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	011b      	lsls	r3, r3, #4
 8000adc:	440b      	add	r3, r1
 8000ade:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	689a      	ldr	r2, [r3, #8]
 8000ae4:	491e      	ldr	r1, [pc, #120]	; (8000b60 <inc_lock+0x118>)
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	011b      	lsls	r3, r3, #4
 8000aea:	440b      	add	r3, r1
 8000aec:	3304      	adds	r3, #4
 8000aee:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	695a      	ldr	r2, [r3, #20]
 8000af4:	491a      	ldr	r1, [pc, #104]	; (8000b60 <inc_lock+0x118>)
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	011b      	lsls	r3, r3, #4
 8000afa:	440b      	add	r3, r1
 8000afc:	3308      	adds	r3, #8
 8000afe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8000b00:	4a17      	ldr	r2, [pc, #92]	; (8000b60 <inc_lock+0x118>)
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	011b      	lsls	r3, r3, #4
 8000b06:	4413      	add	r3, r2
 8000b08:	330c      	adds	r3, #12
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d009      	beq.n	8000b28 <inc_lock+0xe0>
 8000b14:	4a12      	ldr	r2, [pc, #72]	; (8000b60 <inc_lock+0x118>)
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	011b      	lsls	r3, r3, #4
 8000b1a:	4413      	add	r3, r2
 8000b1c:	330c      	adds	r3, #12
 8000b1e:	881b      	ldrh	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <inc_lock+0xe0>
 8000b24:	2300      	movs	r3, #0
 8000b26:	e015      	b.n	8000b54 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d108      	bne.n	8000b40 <inc_lock+0xf8>
 8000b2e:	4a0c      	ldr	r2, [pc, #48]	; (8000b60 <inc_lock+0x118>)
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	011b      	lsls	r3, r3, #4
 8000b34:	4413      	add	r3, r2
 8000b36:	330c      	adds	r3, #12
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	3301      	adds	r3, #1
 8000b3c:	b29a      	uxth	r2, r3
 8000b3e:	e001      	b.n	8000b44 <inc_lock+0xfc>
 8000b40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b44:	4906      	ldr	r1, [pc, #24]	; (8000b60 <inc_lock+0x118>)
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	011b      	lsls	r3, r3, #4
 8000b4a:	440b      	add	r3, r1
 8000b4c:	330c      	adds	r3, #12
 8000b4e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	3301      	adds	r3, #1
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	200000b4 	.word	0x200000b4

08000b64 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b085      	sub	sp, #20
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3b01      	subs	r3, #1
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d125      	bne.n	8000bc4 <dec_lock+0x60>
		n = Files[i].ctr;
 8000b78:	4a17      	ldr	r2, [pc, #92]	; (8000bd8 <dec_lock+0x74>)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	011b      	lsls	r3, r3, #4
 8000b7e:	4413      	add	r3, r2
 8000b80:	330c      	adds	r3, #12
 8000b82:	881b      	ldrh	r3, [r3, #0]
 8000b84:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8000b86:	89fb      	ldrh	r3, [r7, #14]
 8000b88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b8c:	d101      	bne.n	8000b92 <dec_lock+0x2e>
 8000b8e:	2300      	movs	r3, #0
 8000b90:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8000b92:	89fb      	ldrh	r3, [r7, #14]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d002      	beq.n	8000b9e <dec_lock+0x3a>
 8000b98:	89fb      	ldrh	r3, [r7, #14]
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8000b9e:	4a0e      	ldr	r2, [pc, #56]	; (8000bd8 <dec_lock+0x74>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	011b      	lsls	r3, r3, #4
 8000ba4:	4413      	add	r3, r2
 8000ba6:	330c      	adds	r3, #12
 8000ba8:	89fa      	ldrh	r2, [r7, #14]
 8000baa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8000bac:	89fb      	ldrh	r3, [r7, #14]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d105      	bne.n	8000bbe <dec_lock+0x5a>
 8000bb2:	4a09      	ldr	r2, [pc, #36]	; (8000bd8 <dec_lock+0x74>)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	011b      	lsls	r3, r3, #4
 8000bb8:	4413      	add	r3, r2
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	737b      	strb	r3, [r7, #13]
 8000bc2:	e001      	b.n	8000bc8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8000bc8:	7b7b      	ldrb	r3, [r7, #13]
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3714      	adds	r7, #20
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	200000b4 	.word	0x200000b4

08000bdc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8000be4:	2300      	movs	r3, #0
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	e010      	b.n	8000c0c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8000bea:	4a0d      	ldr	r2, [pc, #52]	; (8000c20 <clear_lock+0x44>)
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	011b      	lsls	r3, r3, #4
 8000bf0:	4413      	add	r3, r2
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d105      	bne.n	8000c06 <clear_lock+0x2a>
 8000bfa:	4a09      	ldr	r2, [pc, #36]	; (8000c20 <clear_lock+0x44>)
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	4413      	add	r3, r2
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d0eb      	beq.n	8000bea <clear_lock+0xe>
	}
}
 8000c12:	bf00      	nop
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	200000b4 	.word	0x200000b4

08000c24 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	78db      	ldrb	r3, [r3, #3]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d034      	beq.n	8000ca2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c3c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	7858      	ldrb	r0, [r3, #1]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8000c48:	2301      	movs	r3, #1
 8000c4a:	697a      	ldr	r2, [r7, #20]
 8000c4c:	f7ff fd1c 	bl	8000688 <disk_write>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d002      	beq.n	8000c5c <sync_window+0x38>
			res = FR_DISK_ERR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	73fb      	strb	r3, [r7, #15]
 8000c5a:	e022      	b.n	8000ca2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2200      	movs	r2, #0
 8000c60:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6a1b      	ldr	r3, [r3, #32]
 8000c66:	697a      	ldr	r2, [r7, #20]
 8000c68:	1ad2      	subs	r2, r2, r3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	699b      	ldr	r3, [r3, #24]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d217      	bcs.n	8000ca2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	789b      	ldrb	r3, [r3, #2]
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	e010      	b.n	8000c9c <sync_window+0x78>
					wsect += fs->fsize;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	4413      	add	r3, r2
 8000c82:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	7858      	ldrb	r0, [r3, #1]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8000c8e:	2301      	movs	r3, #1
 8000c90:	697a      	ldr	r2, [r7, #20]
 8000c92:	f7ff fcf9 	bl	8000688 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	3b01      	subs	r3, #1
 8000c9a:	613b      	str	r3, [r7, #16]
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d8eb      	bhi.n	8000c7a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8000ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3718      	adds	r7, #24
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}

08000cac <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cbe:	683a      	ldr	r2, [r7, #0]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d01b      	beq.n	8000cfc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f7ff ffad 	bl	8000c24 <sync_window>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d113      	bne.n	8000cfc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	7858      	ldrb	r0, [r3, #1]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8000cde:	2301      	movs	r3, #1
 8000ce0:	683a      	ldr	r2, [r7, #0]
 8000ce2:	f7ff fcb1 	bl	8000648 <disk_read>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d004      	beq.n	8000cf6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8000cec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000cf0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	683a      	ldr	r2, [r7, #0]
 8000cfa:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f7ff ff87 	bl	8000c24 <sync_window>
 8000d16:	4603      	mov	r3, r0
 8000d18:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d158      	bne.n	8000dd2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2b03      	cmp	r3, #3
 8000d26:	d148      	bne.n	8000dba <sync_fs+0xb2>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	791b      	ldrb	r3, [r3, #4]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d144      	bne.n	8000dba <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	3330      	adds	r3, #48	; 0x30
 8000d34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff fda9 	bl	8000892 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3330      	adds	r3, #48	; 0x30
 8000d44:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8000d48:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff fd38 	bl	80007c2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	3330      	adds	r3, #48	; 0x30
 8000d56:	4921      	ldr	r1, [pc, #132]	; (8000ddc <sync_fs+0xd4>)
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff fd4d 	bl	80007f8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	3330      	adds	r3, #48	; 0x30
 8000d62:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8000d66:	491e      	ldr	r1, [pc, #120]	; (8000de0 <sync_fs+0xd8>)
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fd45 	bl	80007f8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	3330      	adds	r3, #48	; 0x30
 8000d72:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	691b      	ldr	r3, [r3, #16]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4610      	mov	r0, r2
 8000d7e:	f7ff fd3b 	bl	80007f8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3330      	adds	r3, #48	; 0x30
 8000d86:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4610      	mov	r0, r2
 8000d92:	f7ff fd31 	bl	80007f8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	69db      	ldr	r3, [r3, #28]
 8000d9a:	1c5a      	adds	r2, r3, #1
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	7858      	ldrb	r0, [r3, #1]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dae:	2301      	movs	r3, #1
 8000db0:	f7ff fc6a 	bl	8000688 <disk_write>
			fs->fsi_flag = 0;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2200      	movs	r2, #0
 8000db8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	785b      	ldrb	r3, [r3, #1]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff fc80 	bl	80006c8 <disk_ioctl>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <sync_fs+0xca>
 8000dce:	2301      	movs	r3, #1
 8000dd0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8000dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	41615252 	.word	0x41615252
 8000de0:	61417272 	.word	0x61417272

08000de4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	3b02      	subs	r3, #2
 8000df2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	695b      	ldr	r3, [r3, #20]
 8000df8:	3b02      	subs	r3, #2
 8000dfa:	683a      	ldr	r2, [r7, #0]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d301      	bcc.n	8000e04 <clust2sect+0x20>
 8000e00:	2300      	movs	r3, #0
 8000e02:	e008      	b.n	8000e16 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	895b      	ldrh	r3, [r3, #10]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	fb03 f202 	mul.w	r2, r3, r2
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e14:	4413      	add	r3, r2
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b086      	sub	sp, #24
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
 8000e2a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d904      	bls.n	8000e42 <get_fat+0x20>
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	695b      	ldr	r3, [r3, #20]
 8000e3c:	683a      	ldr	r2, [r7, #0]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d302      	bcc.n	8000e48 <get_fat+0x26>
		val = 1;	/* Internal error */
 8000e42:	2301      	movs	r3, #1
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	e08c      	b.n	8000f62 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8000e48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e4c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d045      	beq.n	8000ee2 <get_fat+0xc0>
 8000e56:	2b03      	cmp	r3, #3
 8000e58:	d05d      	beq.n	8000f16 <get_fat+0xf4>
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d177      	bne.n	8000f4e <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	085b      	lsrs	r3, r3, #1
 8000e66:	68fa      	ldr	r2, [r7, #12]
 8000e68:	4413      	add	r3, r2
 8000e6a:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	6a1a      	ldr	r2, [r3, #32]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	0a5b      	lsrs	r3, r3, #9
 8000e74:	4413      	add	r3, r2
 8000e76:	4619      	mov	r1, r3
 8000e78:	6938      	ldr	r0, [r7, #16]
 8000e7a:	f7ff ff17 	bl	8000cac <move_window>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d167      	bne.n	8000f54 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	1c5a      	adds	r2, r3, #1
 8000e88:	60fa      	str	r2, [r7, #12]
 8000e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4413      	add	r3, r2
 8000e92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000e96:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	6a1a      	ldr	r2, [r3, #32]
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	0a5b      	lsrs	r3, r3, #9
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	6938      	ldr	r0, [r7, #16]
 8000ea6:	f7ff ff01 	bl	8000cac <move_window>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d153      	bne.n	8000f58 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4413      	add	r3, r2
 8000eba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ebe:	021b      	lsls	r3, r3, #8
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d002      	beq.n	8000ed8 <get_fat+0xb6>
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	091b      	lsrs	r3, r3, #4
 8000ed6:	e002      	b.n	8000ede <get_fat+0xbc>
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ede:	617b      	str	r3, [r7, #20]
			break;
 8000ee0:	e03f      	b.n	8000f62 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	6a1a      	ldr	r2, [r3, #32]
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	0a1b      	lsrs	r3, r3, #8
 8000eea:	4413      	add	r3, r2
 8000eec:	4619      	mov	r1, r3
 8000eee:	6938      	ldr	r0, [r7, #16]
 8000ef0:	f7ff fedc 	bl	8000cac <move_window>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d130      	bne.n	8000f5c <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8000f08:	4413      	add	r3, r2
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff fc1e 	bl	800074c <ld_word>
 8000f10:	4603      	mov	r3, r0
 8000f12:	617b      	str	r3, [r7, #20]
			break;
 8000f14:	e025      	b.n	8000f62 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	6a1a      	ldr	r2, [r3, #32]
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	09db      	lsrs	r3, r3, #7
 8000f1e:	4413      	add	r3, r2
 8000f20:	4619      	mov	r1, r3
 8000f22:	6938      	ldr	r0, [r7, #16]
 8000f24:	f7ff fec2 	bl	8000cac <move_window>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d118      	bne.n	8000f60 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8000f3c:	4413      	add	r3, r2
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fc1c 	bl	800077c <ld_dword>
 8000f44:	4603      	mov	r3, r0
 8000f46:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000f4a:	617b      	str	r3, [r7, #20]
			break;
 8000f4c:	e009      	b.n	8000f62 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8000f4e:	2301      	movs	r3, #1
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	e006      	b.n	8000f62 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8000f54:	bf00      	nop
 8000f56:	e004      	b.n	8000f62 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8000f58:	bf00      	nop
 8000f5a:	e002      	b.n	8000f62 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8000f5c:	bf00      	nop
 8000f5e:	e000      	b.n	8000f62 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8000f60:	bf00      	nop
		}
	}

	return val;
 8000f62:	697b      	ldr	r3, [r7, #20]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3718      	adds	r7, #24
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8000f6c:	b590      	push	{r4, r7, lr}
 8000f6e:	b089      	sub	sp, #36	; 0x24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	f240 80d6 	bls.w	8001130 <put_fat+0x1c4>
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	695b      	ldr	r3, [r3, #20]
 8000f88:	68ba      	ldr	r2, [r7, #8]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	f080 80d0 	bcs.w	8001130 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d073      	beq.n	8001080 <put_fat+0x114>
 8000f98:	2b03      	cmp	r3, #3
 8000f9a:	f000 8091 	beq.w	80010c0 <put_fat+0x154>
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	f040 80c6 	bne.w	8001130 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	61bb      	str	r3, [r7, #24]
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	085b      	lsrs	r3, r3, #1
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4413      	add	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	6a1a      	ldr	r2, [r3, #32]
 8000fb6:	69bb      	ldr	r3, [r7, #24]
 8000fb8:	0a5b      	lsrs	r3, r3, #9
 8000fba:	4413      	add	r3, r2
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f7ff fe74 	bl	8000cac <move_window>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8000fc8:	7ffb      	ldrb	r3, [r7, #31]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f040 80a9 	bne.w	8001122 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	1c59      	adds	r1, r3, #1
 8000fda:	61b9      	str	r1, [r7, #24]
 8000fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fe0:	4413      	add	r3, r2
 8000fe2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d00d      	beq.n	800100a <put_fat+0x9e>
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	b25b      	sxtb	r3, r3
 8000ff4:	f003 030f 	and.w	r3, r3, #15
 8000ff8:	b25a      	sxtb	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	b25b      	sxtb	r3, r3
 8001002:	4313      	orrs	r3, r2
 8001004:	b25b      	sxtb	r3, r3
 8001006:	b2db      	uxtb	r3, r3
 8001008:	e001      	b.n	800100e <put_fat+0xa2>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	697a      	ldr	r2, [r7, #20]
 8001010:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	2201      	movs	r2, #1
 8001016:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	6a1a      	ldr	r2, [r3, #32]
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	0a5b      	lsrs	r3, r3, #9
 8001020:	4413      	add	r3, r2
 8001022:	4619      	mov	r1, r3
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f7ff fe41 	bl	8000cac <move_window>
 800102a:	4603      	mov	r3, r0
 800102c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800102e:	7ffb      	ldrb	r3, [r7, #31]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d178      	bne.n	8001126 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800103a:	69bb      	ldr	r3, [r7, #24]
 800103c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001040:	4413      	add	r3, r2
 8001042:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <put_fat+0xea>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	091b      	lsrs	r3, r3, #4
 8001052:	b2db      	uxtb	r3, r3
 8001054:	e00e      	b.n	8001074 <put_fat+0x108>
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	b25b      	sxtb	r3, r3
 800105c:	f023 030f 	bic.w	r3, r3, #15
 8001060:	b25a      	sxtb	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	0a1b      	lsrs	r3, r3, #8
 8001066:	b25b      	sxtb	r3, r3
 8001068:	f003 030f 	and.w	r3, r3, #15
 800106c:	b25b      	sxtb	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b25b      	sxtb	r3, r3
 8001072:	b2db      	uxtb	r3, r3
 8001074:	697a      	ldr	r2, [r7, #20]
 8001076:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2201      	movs	r2, #1
 800107c:	70da      	strb	r2, [r3, #3]
			break;
 800107e:	e057      	b.n	8001130 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6a1a      	ldr	r2, [r3, #32]
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	0a1b      	lsrs	r3, r3, #8
 8001088:	4413      	add	r3, r2
 800108a:	4619      	mov	r1, r3
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff fe0d 	bl	8000cac <move_window>
 8001092:	4603      	mov	r3, r0
 8001094:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001096:	7ffb      	ldrb	r3, [r7, #31]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d146      	bne.n	800112a <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80010aa:	4413      	add	r3, r2
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	b292      	uxth	r2, r2
 80010b0:	4611      	mov	r1, r2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fb85 	bl	80007c2 <st_word>
			fs->wflag = 1;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	2201      	movs	r2, #1
 80010bc:	70da      	strb	r2, [r3, #3]
			break;
 80010be:	e037      	b.n	8001130 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	6a1a      	ldr	r2, [r3, #32]
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	09db      	lsrs	r3, r3, #7
 80010c8:	4413      	add	r3, r2
 80010ca:	4619      	mov	r1, r3
 80010cc:	68f8      	ldr	r0, [r7, #12]
 80010ce:	f7ff fded 	bl	8000cac <move_window>
 80010d2:	4603      	mov	r3, r0
 80010d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80010d6:	7ffb      	ldrb	r3, [r7, #31]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d128      	bne.n	800112e <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80010f0:	4413      	add	r3, r2
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff fb42 	bl	800077c <ld_dword>
 80010f8:	4603      	mov	r3, r0
 80010fa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80010fe:	4323      	orrs	r3, r4
 8001100:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001110:	4413      	add	r3, r2
 8001112:	6879      	ldr	r1, [r7, #4]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fb6f 	bl	80007f8 <st_dword>
			fs->wflag = 1;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2201      	movs	r2, #1
 800111e:	70da      	strb	r2, [r3, #3]
			break;
 8001120:	e006      	b.n	8001130 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8001122:	bf00      	nop
 8001124:	e004      	b.n	8001130 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8001126:	bf00      	nop
 8001128:	e002      	b.n	8001130 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800112a:	bf00      	nop
 800112c:	e000      	b.n	8001130 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800112e:	bf00      	nop
		}
	}
	return res;
 8001130:	7ffb      	ldrb	r3, [r7, #31]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3724      	adds	r7, #36	; 0x24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd90      	pop	{r4, r7, pc}

0800113a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b088      	sub	sp, #32
 800113e:	af00      	add	r7, sp, #0
 8001140:	60f8      	str	r0, [r7, #12]
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8001146:	2300      	movs	r3, #0
 8001148:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d904      	bls.n	8001160 <remove_chain+0x26>
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	429a      	cmp	r2, r3
 800115e:	d301      	bcc.n	8001164 <remove_chain+0x2a>
 8001160:	2302      	movs	r3, #2
 8001162:	e04b      	b.n	80011fc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00c      	beq.n	8001184 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800116a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800116e:	6879      	ldr	r1, [r7, #4]
 8001170:	69b8      	ldr	r0, [r7, #24]
 8001172:	f7ff fefb 	bl	8000f6c <put_fat>
 8001176:	4603      	mov	r3, r0
 8001178:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800117a:	7ffb      	ldrb	r3, [r7, #31]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <remove_chain+0x4a>
 8001180:	7ffb      	ldrb	r3, [r7, #31]
 8001182:	e03b      	b.n	80011fc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8001184:	68b9      	ldr	r1, [r7, #8]
 8001186:	68f8      	ldr	r0, [r7, #12]
 8001188:	f7ff fe4b 	bl	8000e22 <get_fat>
 800118c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d031      	beq.n	80011f8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d101      	bne.n	800119e <remove_chain+0x64>
 800119a:	2302      	movs	r3, #2
 800119c:	e02e      	b.n	80011fc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011a4:	d101      	bne.n	80011aa <remove_chain+0x70>
 80011a6:	2301      	movs	r3, #1
 80011a8:	e028      	b.n	80011fc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80011aa:	2200      	movs	r2, #0
 80011ac:	68b9      	ldr	r1, [r7, #8]
 80011ae:	69b8      	ldr	r0, [r7, #24]
 80011b0:	f7ff fedc 	bl	8000f6c <put_fat>
 80011b4:	4603      	mov	r3, r0
 80011b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80011b8:	7ffb      	ldrb	r3, [r7, #31]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <remove_chain+0x88>
 80011be:	7ffb      	ldrb	r3, [r7, #31]
 80011c0:	e01c      	b.n	80011fc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	691a      	ldr	r2, [r3, #16]
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	3b02      	subs	r3, #2
 80011cc:	429a      	cmp	r2, r3
 80011ce:	d20b      	bcs.n	80011e8 <remove_chain+0xae>
			fs->free_clst++;
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	691b      	ldr	r3, [r3, #16]
 80011d4:	1c5a      	adds	r2, r3, #1
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	791b      	ldrb	r3, [r3, #4]
 80011de:	f043 0301 	orr.w	r3, r3, #1
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	68ba      	ldr	r2, [r7, #8]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d3c6      	bcc.n	8001184 <remove_chain+0x4a>
 80011f6:	e000      	b.n	80011fa <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80011f8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3720      	adds	r7, #32
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b088      	sub	sp, #32
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d10d      	bne.n	8001236 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d004      	beq.n	8001230 <create_chain+0x2c>
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	429a      	cmp	r2, r3
 800122e:	d31b      	bcc.n	8001268 <create_chain+0x64>
 8001230:	2301      	movs	r3, #1
 8001232:	61bb      	str	r3, [r7, #24]
 8001234:	e018      	b.n	8001268 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8001236:	6839      	ldr	r1, [r7, #0]
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff fdf2 	bl	8000e22 <get_fat>
 800123e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d801      	bhi.n	800124a <create_chain+0x46>
 8001246:	2301      	movs	r3, #1
 8001248:	e070      	b.n	800132c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001250:	d101      	bne.n	8001256 <create_chain+0x52>
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	e06a      	b.n	800132c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	429a      	cmp	r2, r3
 800125e:	d201      	bcs.n	8001264 <create_chain+0x60>
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	e063      	b.n	800132c <create_chain+0x128>
		scl = clst;
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	3301      	adds	r3, #1
 8001270:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	69fa      	ldr	r2, [r7, #28]
 8001278:	429a      	cmp	r2, r3
 800127a:	d307      	bcc.n	800128c <create_chain+0x88>
				ncl = 2;
 800127c:	2302      	movs	r3, #2
 800127e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8001280:	69fa      	ldr	r2, [r7, #28]
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	429a      	cmp	r2, r3
 8001286:	d901      	bls.n	800128c <create_chain+0x88>
 8001288:	2300      	movs	r3, #0
 800128a:	e04f      	b.n	800132c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800128c:	69f9      	ldr	r1, [r7, #28]
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff fdc7 	bl	8000e22 <get_fat>
 8001294:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d00e      	beq.n	80012ba <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d003      	beq.n	80012aa <create_chain+0xa6>
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80012a8:	d101      	bne.n	80012ae <create_chain+0xaa>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	e03e      	b.n	800132c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80012ae:	69fa      	ldr	r2, [r7, #28]
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d1da      	bne.n	800126c <create_chain+0x68>
 80012b6:	2300      	movs	r3, #0
 80012b8:	e038      	b.n	800132c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80012ba:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80012bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80012c0:	69f9      	ldr	r1, [r7, #28]
 80012c2:	6938      	ldr	r0, [r7, #16]
 80012c4:	f7ff fe52 	bl	8000f6c <put_fat>
 80012c8:	4603      	mov	r3, r0
 80012ca:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d109      	bne.n	80012e6 <create_chain+0xe2>
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d006      	beq.n	80012e6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80012d8:	69fa      	ldr	r2, [r7, #28]
 80012da:	6839      	ldr	r1, [r7, #0]
 80012dc:	6938      	ldr	r0, [r7, #16]
 80012de:	f7ff fe45 	bl	8000f6c <put_fat>
 80012e2:	4603      	mov	r3, r0
 80012e4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80012e6:	7dfb      	ldrb	r3, [r7, #23]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d116      	bne.n	800131a <create_chain+0x116>
		fs->last_clst = ncl;
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	69fa      	ldr	r2, [r7, #28]
 80012f0:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	691a      	ldr	r2, [r3, #16]
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	3b02      	subs	r3, #2
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d804      	bhi.n	800130a <create_chain+0x106>
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	1e5a      	subs	r2, r3, #1
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	791b      	ldrb	r3, [r3, #4]
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	b2da      	uxtb	r2, r3
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	711a      	strb	r2, [r3, #4]
 8001318:	e007      	b.n	800132a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800131a:	7dfb      	ldrb	r3, [r7, #23]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d102      	bne.n	8001326 <create_chain+0x122>
 8001320:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001324:	e000      	b.n	8001328 <create_chain+0x124>
 8001326:	2301      	movs	r3, #1
 8001328:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800132a:	69fb      	ldr	r3, [r7, #28]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3720      	adds	r7, #32
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8001334:	b480      	push	{r7}
 8001336:	b087      	sub	sp, #28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001348:	3304      	adds	r3, #4
 800134a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	0a5b      	lsrs	r3, r3, #9
 8001350:	68fa      	ldr	r2, [r7, #12]
 8001352:	8952      	ldrh	r2, [r2, #10]
 8001354:	fbb3 f3f2 	udiv	r3, r3, r2
 8001358:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	1d1a      	adds	r2, r3, #4
 800135e:	613a      	str	r2, [r7, #16]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <clmt_clust+0x3a>
 800136a:	2300      	movs	r3, #0
 800136c:	e010      	b.n	8001390 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800136e:	697a      	ldr	r2, [r7, #20]
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	429a      	cmp	r2, r3
 8001374:	d307      	bcc.n	8001386 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8001376:	697a      	ldr	r2, [r7, #20]
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	3304      	adds	r3, #4
 8001382:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001384:	e7e9      	b.n	800135a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8001386:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	4413      	add	r3, r2
}
 8001390:	4618      	mov	r0, r3
 8001392:	371c      	adds	r7, #28
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80013b2:	d204      	bcs.n	80013be <dir_sdi+0x22>
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	f003 031f 	and.w	r3, r3, #31
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <dir_sdi+0x26>
		return FR_INT_ERR;
 80013be:	2302      	movs	r3, #2
 80013c0:	e063      	b.n	800148a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	683a      	ldr	r2, [r7, #0]
 80013c6:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d106      	bne.n	80013e2 <dir_sdi+0x46>
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d902      	bls.n	80013e2 <dir_sdi+0x46>
		clst = fs->dirbase;
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d10c      	bne.n	8001402 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	095b      	lsrs	r3, r3, #5
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	8912      	ldrh	r2, [r2, #8]
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d301      	bcc.n	80013f8 <dir_sdi+0x5c>
 80013f4:	2302      	movs	r3, #2
 80013f6:	e048      	b.n	800148a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	61da      	str	r2, [r3, #28]
 8001400:	e029      	b.n	8001456 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	895b      	ldrh	r3, [r3, #10]
 8001406:	025b      	lsls	r3, r3, #9
 8001408:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800140a:	e019      	b.n	8001440 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6979      	ldr	r1, [r7, #20]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fd06 	bl	8000e22 <get_fat>
 8001416:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800141e:	d101      	bne.n	8001424 <dir_sdi+0x88>
 8001420:	2301      	movs	r3, #1
 8001422:	e032      	b.n	800148a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d904      	bls.n	8001434 <dir_sdi+0x98>
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	695b      	ldr	r3, [r3, #20]
 800142e:	697a      	ldr	r2, [r7, #20]
 8001430:	429a      	cmp	r2, r3
 8001432:	d301      	bcc.n	8001438 <dir_sdi+0x9c>
 8001434:	2302      	movs	r3, #2
 8001436:	e028      	b.n	800148a <dir_sdi+0xee>
			ofs -= csz;
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001440:	683a      	ldr	r2, [r7, #0]
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	429a      	cmp	r2, r3
 8001446:	d2e1      	bcs.n	800140c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8001448:	6979      	ldr	r1, [r7, #20]
 800144a:	6938      	ldr	r0, [r7, #16]
 800144c:	f7ff fcca 	bl	8000de4 <clust2sect>
 8001450:	4602      	mov	r2, r0
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69db      	ldr	r3, [r3, #28]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d101      	bne.n	8001468 <dir_sdi+0xcc>
 8001464:	2302      	movs	r3, #2
 8001466:	e010      	b.n	800148a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69da      	ldr	r2, [r3, #28]
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	0a5b      	lsrs	r3, r3, #9
 8001470:	441a      	add	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001482:	441a      	add	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	3718      	adds	r7, #24
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b086      	sub	sp, #24
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
 800149a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	695b      	ldr	r3, [r3, #20]
 80014a6:	3320      	adds	r3, #32
 80014a8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d003      	beq.n	80014ba <dir_next+0x28>
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80014b8:	d301      	bcc.n	80014be <dir_next+0x2c>
 80014ba:	2304      	movs	r3, #4
 80014bc:	e0aa      	b.n	8001614 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	f040 8098 	bne.w	80015fa <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	69db      	ldr	r3, [r3, #28]
 80014ce:	1c5a      	adds	r2, r3, #1
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d10b      	bne.n	80014f4 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	095b      	lsrs	r3, r3, #5
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	8912      	ldrh	r2, [r2, #8]
 80014e4:	4293      	cmp	r3, r2
 80014e6:	f0c0 8088 	bcc.w	80015fa <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	61da      	str	r2, [r3, #28]
 80014f0:	2304      	movs	r3, #4
 80014f2:	e08f      	b.n	8001614 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	0a5b      	lsrs	r3, r3, #9
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	8952      	ldrh	r2, [r2, #10]
 80014fc:	3a01      	subs	r2, #1
 80014fe:	4013      	ands	r3, r2
 8001500:	2b00      	cmp	r3, #0
 8001502:	d17a      	bne.n	80015fa <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	4619      	mov	r1, r3
 800150c:	4610      	mov	r0, r2
 800150e:	f7ff fc88 	bl	8000e22 <get_fat>
 8001512:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d801      	bhi.n	800151e <dir_next+0x8c>
 800151a:	2302      	movs	r3, #2
 800151c:	e07a      	b.n	8001614 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001524:	d101      	bne.n	800152a <dir_next+0x98>
 8001526:	2301      	movs	r3, #1
 8001528:	e074      	b.n	8001614 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	697a      	ldr	r2, [r7, #20]
 8001530:	429a      	cmp	r2, r3
 8001532:	d358      	bcc.n	80015e6 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d104      	bne.n	8001544 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	61da      	str	r2, [r3, #28]
 8001540:	2304      	movs	r3, #4
 8001542:	e067      	b.n	8001614 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	4619      	mov	r1, r3
 800154c:	4610      	mov	r0, r2
 800154e:	f7ff fe59 	bl	8001204 <create_chain>
 8001552:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <dir_next+0xcc>
 800155a:	2307      	movs	r3, #7
 800155c:	e05a      	b.n	8001614 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d101      	bne.n	8001568 <dir_next+0xd6>
 8001564:	2302      	movs	r3, #2
 8001566:	e055      	b.n	8001614 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800156e:	d101      	bne.n	8001574 <dir_next+0xe2>
 8001570:	2301      	movs	r3, #1
 8001572:	e04f      	b.n	8001614 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f7ff fb55 	bl	8000c24 <sync_window>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <dir_next+0xf2>
 8001580:	2301      	movs	r3, #1
 8001582:	e047      	b.n	8001614 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	3330      	adds	r3, #48	; 0x30
 8001588:	f44f 7200 	mov.w	r2, #512	; 0x200
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff f97f 	bl	8000892 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8001594:	2300      	movs	r3, #0
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	6979      	ldr	r1, [r7, #20]
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f7ff fc22 	bl	8000de4 <clust2sect>
 80015a0:	4602      	mov	r2, r0
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80015a6:	e012      	b.n	80015ce <dir_next+0x13c>
						fs->wflag = 1;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2201      	movs	r2, #1
 80015ac:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80015ae:	68f8      	ldr	r0, [r7, #12]
 80015b0:	f7ff fb38 	bl	8000c24 <sync_window>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <dir_next+0x12c>
 80015ba:	2301      	movs	r3, #1
 80015bc:	e02a      	b.n	8001614 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	3301      	adds	r3, #1
 80015c2:	613b      	str	r3, [r7, #16]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015c8:	1c5a      	adds	r2, r3, #1
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	895b      	ldrh	r3, [r3, #10]
 80015d2:	461a      	mov	r2, r3
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d3e6      	bcc.n	80015a8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad2      	subs	r2, r2, r3
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80015ec:	6979      	ldr	r1, [r7, #20]
 80015ee:	68f8      	ldr	r0, [r7, #12]
 80015f0:	f7ff fbf8 	bl	8000de4 <clust2sect>
 80015f4:	4602      	mov	r2, r0
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	68ba      	ldr	r2, [r7, #8]
 80015fe:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800160c:	441a      	add	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8001612:	2300      	movs	r3, #0
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}

0800161c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800162c:	2100      	movs	r1, #0
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff feb4 	bl	800139c <dir_sdi>
 8001634:	4603      	mov	r3, r0
 8001636:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8001638:	7dfb      	ldrb	r3, [r7, #23]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d12b      	bne.n	8001696 <dir_alloc+0x7a>
		n = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	4619      	mov	r1, r3
 8001648:	68f8      	ldr	r0, [r7, #12]
 800164a:	f7ff fb2f 	bl	8000cac <move_window>
 800164e:	4603      	mov	r3, r0
 8001650:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8001652:	7dfb      	ldrb	r3, [r7, #23]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d11d      	bne.n	8001694 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6a1b      	ldr	r3, [r3, #32]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2be5      	cmp	r3, #229	; 0xe5
 8001660:	d004      	beq.n	800166c <dir_alloc+0x50>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a1b      	ldr	r3, [r3, #32]
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d107      	bne.n	800167c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	3301      	adds	r3, #1
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	429a      	cmp	r2, r3
 8001678:	d102      	bne.n	8001680 <dir_alloc+0x64>
 800167a:	e00c      	b.n	8001696 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8001680:	2101      	movs	r1, #1
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff ff05 	bl	8001492 <dir_next>
 8001688:	4603      	mov	r3, r0
 800168a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800168c:	7dfb      	ldrb	r3, [r7, #23]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0d7      	beq.n	8001642 <dir_alloc+0x26>
 8001692:	e000      	b.n	8001696 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8001694:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8001696:	7dfb      	ldrb	r3, [r7, #23]
 8001698:	2b04      	cmp	r3, #4
 800169a:	d101      	bne.n	80016a0 <dir_alloc+0x84>
 800169c:	2307      	movs	r3, #7
 800169e:	75fb      	strb	r3, [r7, #23]
	return res;
 80016a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b084      	sub	sp, #16
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
 80016b2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	331a      	adds	r3, #26
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff f847 	bl	800074c <ld_word>
 80016be:	4603      	mov	r3, r0
 80016c0:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b03      	cmp	r3, #3
 80016c8:	d109      	bne.n	80016de <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	3314      	adds	r3, #20
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff f83c 	bl	800074c <ld_word>
 80016d4:	4603      	mov	r3, r0
 80016d6:	041b      	lsls	r3, r3, #16
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	4313      	orrs	r3, r2
 80016dc:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80016de:	68fb      	ldr	r3, [r7, #12]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	331a      	adds	r3, #26
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	b292      	uxth	r2, r2
 80016fc:	4611      	mov	r1, r2
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff f85f 	bl	80007c2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b03      	cmp	r3, #3
 800170a:	d109      	bne.n	8001720 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	f103 0214 	add.w	r2, r3, #20
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	0c1b      	lsrs	r3, r3, #16
 8001716:	b29b      	uxth	r3, r3
 8001718:	4619      	mov	r1, r3
 800171a:	4610      	mov	r0, r2
 800171c:	f7ff f851 	bl	80007c2 <st_word>
	}
}
 8001720:	bf00      	nop
 8001722:	3710      	adds	r7, #16
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8001736:	2100      	movs	r1, #0
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff fe2f 	bl	800139c <dir_sdi>
 800173e:	4603      	mov	r3, r0
 8001740:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8001742:	7dfb      	ldrb	r3, [r7, #23]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <dir_find+0x24>
 8001748:	7dfb      	ldrb	r3, [r7, #23]
 800174a:	e03e      	b.n	80017ca <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	4619      	mov	r1, r3
 8001752:	6938      	ldr	r0, [r7, #16]
 8001754:	f7ff faaa 	bl	8000cac <move_window>
 8001758:	4603      	mov	r3, r0
 800175a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d12f      	bne.n	80017c2 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a1b      	ldr	r3, [r3, #32]
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d102      	bne.n	8001776 <dir_find+0x4e>
 8001770:	2304      	movs	r3, #4
 8001772:	75fb      	strb	r3, [r7, #23]
 8001774:	e028      	b.n	80017c8 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a1b      	ldr	r3, [r3, #32]
 800177a:	330b      	adds	r3, #11
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001782:	b2da      	uxtb	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	330b      	adds	r3, #11
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	f003 0308 	and.w	r3, r3, #8
 8001794:	2b00      	cmp	r3, #0
 8001796:	d10a      	bne.n	80017ae <dir_find+0x86>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a18      	ldr	r0, [r3, #32]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3324      	adds	r3, #36	; 0x24
 80017a0:	220b      	movs	r2, #11
 80017a2:	4619      	mov	r1, r3
 80017a4:	f7ff f88f 	bl	80008c6 <mem_cmp>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d00b      	beq.n	80017c6 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80017ae:	2100      	movs	r1, #0
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f7ff fe6e 	bl	8001492 <dir_next>
 80017b6:	4603      	mov	r3, r0
 80017b8:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80017ba:	7dfb      	ldrb	r3, [r7, #23]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d0c5      	beq.n	800174c <dir_find+0x24>
 80017c0:	e002      	b.n	80017c8 <dir_find+0xa0>
		if (res != FR_OK) break;
 80017c2:	bf00      	nop
 80017c4:	e000      	b.n	80017c8 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80017c6:	bf00      	nop

	return res;
 80017c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80017d2:	b580      	push	{r7, lr}
 80017d4:	b084      	sub	sp, #16
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80017e0:	2101      	movs	r1, #1
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff ff1a 	bl	800161c <dir_alloc>
 80017e8:	4603      	mov	r3, r0
 80017ea:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d11c      	bne.n	800182c <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69db      	ldr	r3, [r3, #28]
 80017f6:	4619      	mov	r1, r3
 80017f8:	68b8      	ldr	r0, [r7, #8]
 80017fa:	f7ff fa57 	bl	8000cac <move_window>
 80017fe:	4603      	mov	r3, r0
 8001800:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d111      	bne.n	800182c <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	2220      	movs	r2, #32
 800180e:	2100      	movs	r1, #0
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff f83e 	bl	8000892 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a18      	ldr	r0, [r3, #32]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3324      	adds	r3, #36	; 0x24
 800181e:	220b      	movs	r2, #11
 8001820:	4619      	mov	r1, r3
 8001822:	f7ff f815 	bl	8000850 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	2201      	movs	r2, #1
 800182a:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800182c:	7bfb      	ldrb	r3, [r7, #15]
}
 800182e:	4618      	mov	r0, r3
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3324      	adds	r3, #36	; 0x24
 800184c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800184e:	220b      	movs	r2, #11
 8001850:	2120      	movs	r1, #32
 8001852:	68b8      	ldr	r0, [r7, #8]
 8001854:	f7ff f81d 	bl	8000892 <mem_set>
	si = i = 0; ni = 8;
 8001858:	2300      	movs	r3, #0
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	617b      	str	r3, [r7, #20]
 8001860:	2308      	movs	r3, #8
 8001862:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	1c5a      	adds	r2, r3, #1
 8001868:	617a      	str	r2, [r7, #20]
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	4413      	add	r3, r2
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8001872:	7ffb      	ldrb	r3, [r7, #31]
 8001874:	2b20      	cmp	r3, #32
 8001876:	d94e      	bls.n	8001916 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8001878:	7ffb      	ldrb	r3, [r7, #31]
 800187a:	2b2f      	cmp	r3, #47	; 0x2f
 800187c:	d006      	beq.n	800188c <create_name+0x54>
 800187e:	7ffb      	ldrb	r3, [r7, #31]
 8001880:	2b5c      	cmp	r3, #92	; 0x5c
 8001882:	d110      	bne.n	80018a6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8001884:	e002      	b.n	800188c <create_name+0x54>
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	68fa      	ldr	r2, [r7, #12]
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	4413      	add	r3, r2
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b2f      	cmp	r3, #47	; 0x2f
 8001896:	d0f6      	beq.n	8001886 <create_name+0x4e>
 8001898:	68fa      	ldr	r2, [r7, #12]
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	4413      	add	r3, r2
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	2b5c      	cmp	r3, #92	; 0x5c
 80018a2:	d0f0      	beq.n	8001886 <create_name+0x4e>
			break;
 80018a4:	e038      	b.n	8001918 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80018a6:	7ffb      	ldrb	r3, [r7, #31]
 80018a8:	2b2e      	cmp	r3, #46	; 0x2e
 80018aa:	d003      	beq.n	80018b4 <create_name+0x7c>
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d30c      	bcc.n	80018ce <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	2b0b      	cmp	r3, #11
 80018b8:	d002      	beq.n	80018c0 <create_name+0x88>
 80018ba:	7ffb      	ldrb	r3, [r7, #31]
 80018bc:	2b2e      	cmp	r3, #46	; 0x2e
 80018be:	d001      	beq.n	80018c4 <create_name+0x8c>
 80018c0:	2306      	movs	r3, #6
 80018c2:	e044      	b.n	800194e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80018c4:	2308      	movs	r3, #8
 80018c6:	613b      	str	r3, [r7, #16]
 80018c8:	230b      	movs	r3, #11
 80018ca:	61bb      	str	r3, [r7, #24]
			continue;
 80018cc:	e022      	b.n	8001914 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80018ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	da04      	bge.n	80018e0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80018d6:	7ffb      	ldrb	r3, [r7, #31]
 80018d8:	3b80      	subs	r3, #128	; 0x80
 80018da:	4a1f      	ldr	r2, [pc, #124]	; (8001958 <create_name+0x120>)
 80018dc:	5cd3      	ldrb	r3, [r2, r3]
 80018de:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80018e0:	7ffb      	ldrb	r3, [r7, #31]
 80018e2:	4619      	mov	r1, r3
 80018e4:	481d      	ldr	r0, [pc, #116]	; (800195c <create_name+0x124>)
 80018e6:	f7ff f815 	bl	8000914 <chk_chr>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <create_name+0xbc>
 80018f0:	2306      	movs	r3, #6
 80018f2:	e02c      	b.n	800194e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80018f4:	7ffb      	ldrb	r3, [r7, #31]
 80018f6:	2b60      	cmp	r3, #96	; 0x60
 80018f8:	d905      	bls.n	8001906 <create_name+0xce>
 80018fa:	7ffb      	ldrb	r3, [r7, #31]
 80018fc:	2b7a      	cmp	r3, #122	; 0x7a
 80018fe:	d802      	bhi.n	8001906 <create_name+0xce>
 8001900:	7ffb      	ldrb	r3, [r7, #31]
 8001902:	3b20      	subs	r3, #32
 8001904:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1c5a      	adds	r2, r3, #1
 800190a:	613a      	str	r2, [r7, #16]
 800190c:	68ba      	ldr	r2, [r7, #8]
 800190e:	4413      	add	r3, r2
 8001910:	7ffa      	ldrb	r2, [r7, #31]
 8001912:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8001914:	e7a6      	b.n	8001864 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8001916:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	441a      	add	r2, r3
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d101      	bne.n	800192c <create_name+0xf4>
 8001928:	2306      	movs	r3, #6
 800192a:	e010      	b.n	800194e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2be5      	cmp	r3, #229	; 0xe5
 8001932:	d102      	bne.n	800193a <create_name+0x102>
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	2205      	movs	r2, #5
 8001938:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800193a:	7ffb      	ldrb	r3, [r7, #31]
 800193c:	2b20      	cmp	r3, #32
 800193e:	d801      	bhi.n	8001944 <create_name+0x10c>
 8001940:	2204      	movs	r2, #4
 8001942:	e000      	b.n	8001946 <create_name+0x10e>
 8001944:	2200      	movs	r2, #0
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	330b      	adds	r3, #11
 800194a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800194c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800194e:	4618      	mov	r0, r3
 8001950:	3720      	adds	r7, #32
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	0800c720 	.word	0x0800c720
 800195c:	0800c3ac 	.word	0x0800c3ac

08001960 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8001974:	e002      	b.n	800197c <follow_path+0x1c>
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b2f      	cmp	r3, #47	; 0x2f
 8001982:	d0f8      	beq.n	8001976 <follow_path+0x16>
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b5c      	cmp	r3, #92	; 0x5c
 800198a:	d0f4      	beq.n	8001976 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	2200      	movs	r2, #0
 8001990:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b1f      	cmp	r3, #31
 8001998:	d80a      	bhi.n	80019b0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2280      	movs	r2, #128	; 0x80
 800199e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80019a2:	2100      	movs	r1, #0
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff fcf9 	bl	800139c <dir_sdi>
 80019aa:	4603      	mov	r3, r0
 80019ac:	75fb      	strb	r3, [r7, #23]
 80019ae:	e043      	b.n	8001a38 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80019b0:	463b      	mov	r3, r7
 80019b2:	4619      	mov	r1, r3
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff ff3f 	bl	8001838 <create_name>
 80019ba:	4603      	mov	r3, r0
 80019bc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80019be:	7dfb      	ldrb	r3, [r7, #23]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d134      	bne.n	8001a2e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff feaf 	bl	8001728 <dir_find>
 80019ca:	4603      	mov	r3, r0
 80019cc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80019d4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80019d6:	7dfb      	ldrb	r3, [r7, #23]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d00a      	beq.n	80019f2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80019dc:	7dfb      	ldrb	r3, [r7, #23]
 80019de:	2b04      	cmp	r3, #4
 80019e0:	d127      	bne.n	8001a32 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80019e2:	7afb      	ldrb	r3, [r7, #11]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d122      	bne.n	8001a32 <follow_path+0xd2>
 80019ec:	2305      	movs	r3, #5
 80019ee:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80019f0:	e01f      	b.n	8001a32 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80019f2:	7afb      	ldrb	r3, [r7, #11]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d11c      	bne.n	8001a36 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	799b      	ldrb	r3, [r3, #6]
 8001a00:	f003 0310 	and.w	r3, r3, #16
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d102      	bne.n	8001a0e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8001a08:	2305      	movs	r3, #5
 8001a0a:	75fb      	strb	r3, [r7, #23]
 8001a0c:	e014      	b.n	8001a38 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	695b      	ldr	r3, [r3, #20]
 8001a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a1c:	4413      	add	r3, r2
 8001a1e:	4619      	mov	r1, r3
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f7ff fe42 	bl	80016aa <ld_clust>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8001a2c:	e7c0      	b.n	80019b0 <follow_path+0x50>
			if (res != FR_OK) break;
 8001a2e:	bf00      	nop
 8001a30:	e002      	b.n	8001a38 <follow_path+0xd8>
				break;
 8001a32:	bf00      	nop
 8001a34:	e000      	b.n	8001a38 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8001a36:	bf00      	nop
			}
		}
	}

	return res;
 8001a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b087      	sub	sp, #28
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a4e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d031      	beq.n	8001abc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	617b      	str	r3, [r7, #20]
 8001a5e:	e002      	b.n	8001a66 <get_ldnumber+0x24>
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	3301      	adds	r3, #1
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b20      	cmp	r3, #32
 8001a6c:	d903      	bls.n	8001a76 <get_ldnumber+0x34>
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b3a      	cmp	r3, #58	; 0x3a
 8001a74:	d1f4      	bne.n	8001a60 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b3a      	cmp	r3, #58	; 0x3a
 8001a7c:	d11c      	bne.n	8001ab8 <get_ldnumber+0x76>
			tp = *path;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	60fa      	str	r2, [r7, #12]
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	3b30      	subs	r3, #48	; 0x30
 8001a8e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	2b09      	cmp	r3, #9
 8001a94:	d80e      	bhi.n	8001ab4 <get_ldnumber+0x72>
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d10a      	bne.n	8001ab4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d107      	bne.n	8001ab4 <get_ldnumber+0x72>
					vol = (int)i;
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	e002      	b.n	8001abe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8001ab8:	2300      	movs	r3, #0
 8001aba:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8001abc:	693b      	ldr	r3, [r7, #16]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	371c      	adds	r7, #28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
	...

08001acc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	70da      	strb	r2, [r3, #3]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ae2:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8001ae4:	6839      	ldr	r1, [r7, #0]
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff f8e0 	bl	8000cac <move_window>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <check_fs+0x2a>
 8001af2:	2304      	movs	r3, #4
 8001af4:	e038      	b.n	8001b68 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	3330      	adds	r3, #48	; 0x30
 8001afa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7fe fe24 	bl	800074c <ld_word>
 8001b04:	4603      	mov	r3, r0
 8001b06:	461a      	mov	r2, r3
 8001b08:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d001      	beq.n	8001b14 <check_fs+0x48>
 8001b10:	2303      	movs	r3, #3
 8001b12:	e029      	b.n	8001b68 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001b1a:	2be9      	cmp	r3, #233	; 0xe9
 8001b1c:	d009      	beq.n	8001b32 <check_fs+0x66>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001b24:	2beb      	cmp	r3, #235	; 0xeb
 8001b26:	d11e      	bne.n	8001b66 <check_fs+0x9a>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001b2e:	2b90      	cmp	r3, #144	; 0x90
 8001b30:	d119      	bne.n	8001b66 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3330      	adds	r3, #48	; 0x30
 8001b36:	3336      	adds	r3, #54	; 0x36
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7fe fe1f 	bl	800077c <ld_dword>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001b44:	4a0a      	ldr	r2, [pc, #40]	; (8001b70 <check_fs+0xa4>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d101      	bne.n	8001b4e <check_fs+0x82>
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	e00c      	b.n	8001b68 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	3330      	adds	r3, #48	; 0x30
 8001b52:	3352      	adds	r3, #82	; 0x52
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe fe11 	bl	800077c <ld_dword>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <check_fs+0xa8>)
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d101      	bne.n	8001b66 <check_fs+0x9a>
 8001b62:	2300      	movs	r3, #0
 8001b64:	e000      	b.n	8001b68 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8001b66:	2302      	movs	r3, #2
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	00544146 	.word	0x00544146
 8001b74:	33544146 	.word	0x33544146

08001b78 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b096      	sub	sp, #88	; 0x58
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	4613      	mov	r3, r2
 8001b84:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	f7ff ff58 	bl	8001a42 <get_ldnumber>
 8001b92:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8001b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	da01      	bge.n	8001b9e <find_volume+0x26>
 8001b9a:	230b      	movs	r3, #11
 8001b9c:	e22e      	b.n	8001ffc <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8001b9e:	4aa8      	ldr	r2, [pc, #672]	; (8001e40 <find_volume+0x2c8>)
 8001ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8001ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <find_volume+0x3a>
 8001bae:	230c      	movs	r3, #12
 8001bb0:	e224      	b.n	8001ffc <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001bb6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8001bb8:	79fb      	ldrb	r3, [r7, #7]
 8001bba:	f023 0301 	bic.w	r3, r3, #1
 8001bbe:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8001bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d01a      	beq.n	8001bfe <find_volume+0x86>
		stat = disk_status(fs->drv);
 8001bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bca:	785b      	ldrb	r3, [r3, #1]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7fe fcfb 	bl	80005c8 <disk_status>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8001bd8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d10c      	bne.n	8001bfe <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d007      	beq.n	8001bfa <find_volume+0x82>
 8001bea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8001bf6:	230a      	movs	r3, #10
 8001bf8:	e200      	b.n	8001ffc <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	e1fe      	b.n	8001ffc <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8001bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8001c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c06:	b2da      	uxtb	r2, r3
 8001c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c0a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8001c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c0e:	785b      	ldrb	r3, [r3, #1]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fcf3 	bl	80005fc <disk_initialize>
 8001c16:	4603      	mov	r3, r0
 8001c18:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8001c1c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e1e7      	b.n	8001ffc <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d007      	beq.n	8001c42 <find_volume+0xca>
 8001c32:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8001c3e:	230a      	movs	r3, #10
 8001c40:	e1dc      	b.n	8001ffc <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8001c46:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001c48:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001c4a:	f7ff ff3f 	bl	8001acc <check_fs>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8001c54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d14b      	bne.n	8001cf4 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	643b      	str	r3, [r7, #64]	; 0x40
 8001c60:	e01f      	b.n	8001ca2 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8001c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c64:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001c68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c6a:	011b      	lsls	r3, r3, #4
 8001c6c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8001c70:	4413      	add	r3, r2
 8001c72:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8001c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c76:	3304      	adds	r3, #4
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d006      	beq.n	8001c8c <find_volume+0x114>
 8001c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c80:	3308      	adds	r3, #8
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7fe fd7a 	bl	800077c <ld_dword>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	e000      	b.n	8001c8e <find_volume+0x116>
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8001c96:	440b      	add	r3, r1
 8001c98:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8001c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	643b      	str	r3, [r7, #64]	; 0x40
 8001ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ca4:	2b03      	cmp	r3, #3
 8001ca6:	d9dc      	bls.n	8001c62 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8001ca8:	2300      	movs	r3, #0
 8001caa:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8001cac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d002      	beq.n	8001cb8 <find_volume+0x140>
 8001cb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8001cb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001cc0:	4413      	add	r3, r2
 8001cc2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8001cc6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8001cc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d005      	beq.n	8001cda <find_volume+0x162>
 8001cce:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001cd0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001cd2:	f7ff fefb 	bl	8001acc <check_fs>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	e000      	b.n	8001cdc <find_volume+0x164>
 8001cda:	2303      	movs	r3, #3
 8001cdc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8001ce0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d905      	bls.n	8001cf4 <find_volume+0x17c>
 8001ce8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cea:	3301      	adds	r3, #1
 8001cec:	643b      	str	r3, [r7, #64]	; 0x40
 8001cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cf0:	2b03      	cmp	r3, #3
 8001cf2:	d9e1      	bls.n	8001cb8 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8001cf4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001cf8:	2b04      	cmp	r3, #4
 8001cfa:	d101      	bne.n	8001d00 <find_volume+0x188>
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e17d      	b.n	8001ffc <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8001d00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d901      	bls.n	8001d0c <find_volume+0x194>
 8001d08:	230d      	movs	r3, #13
 8001d0a:	e177      	b.n	8001ffc <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8001d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d0e:	3330      	adds	r3, #48	; 0x30
 8001d10:	330b      	adds	r3, #11
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fd1a 	bl	800074c <ld_word>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d1e:	d001      	beq.n	8001d24 <find_volume+0x1ac>
 8001d20:	230d      	movs	r3, #13
 8001d22:	e16b      	b.n	8001ffc <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8001d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d26:	3330      	adds	r3, #48	; 0x30
 8001d28:	3316      	adds	r3, #22
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fd0e 	bl	800074c <ld_word>
 8001d30:	4603      	mov	r3, r0
 8001d32:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8001d34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d106      	bne.n	8001d48 <find_volume+0x1d0>
 8001d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d3c:	3330      	adds	r3, #48	; 0x30
 8001d3e:	3324      	adds	r3, #36	; 0x24
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7fe fd1b 	bl	800077c <ld_dword>
 8001d46:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8001d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d4a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d4c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8001d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d50:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8001d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d56:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8001d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d5a:	789b      	ldrb	r3, [r3, #2]
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d005      	beq.n	8001d6c <find_volume+0x1f4>
 8001d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d62:	789b      	ldrb	r3, [r3, #2]
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d001      	beq.n	8001d6c <find_volume+0x1f4>
 8001d68:	230d      	movs	r3, #13
 8001d6a:	e147      	b.n	8001ffc <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8001d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d6e:	789b      	ldrb	r3, [r3, #2]
 8001d70:	461a      	mov	r2, r3
 8001d72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d74:	fb02 f303 	mul.w	r3, r2, r3
 8001d78:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8001d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d84:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8001d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d88:	895b      	ldrh	r3, [r3, #10]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d008      	beq.n	8001da0 <find_volume+0x228>
 8001d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d90:	895b      	ldrh	r3, [r3, #10]
 8001d92:	461a      	mov	r2, r3
 8001d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d96:	895b      	ldrh	r3, [r3, #10]
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <find_volume+0x22c>
 8001da0:	230d      	movs	r3, #13
 8001da2:	e12b      	b.n	8001ffc <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8001da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001da6:	3330      	adds	r3, #48	; 0x30
 8001da8:	3311      	adds	r3, #17
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fcce 	bl	800074c <ld_word>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001db6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8001db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dba:	891b      	ldrh	r3, [r3, #8]
 8001dbc:	f003 030f 	and.w	r3, r3, #15
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <find_volume+0x252>
 8001dc6:	230d      	movs	r3, #13
 8001dc8:	e118      	b.n	8001ffc <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8001dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dcc:	3330      	adds	r3, #48	; 0x30
 8001dce:	3313      	adds	r3, #19
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7fe fcbb 	bl	800074c <ld_word>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8001dda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d106      	bne.n	8001dee <find_volume+0x276>
 8001de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001de2:	3330      	adds	r3, #48	; 0x30
 8001de4:	3320      	adds	r3, #32
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fcc8 	bl	800077c <ld_dword>
 8001dec:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8001dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df0:	3330      	adds	r3, #48	; 0x30
 8001df2:	330e      	adds	r3, #14
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe fca9 	bl	800074c <ld_word>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8001dfe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <find_volume+0x290>
 8001e04:	230d      	movs	r3, #13
 8001e06:	e0f9      	b.n	8001ffc <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8001e08:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001e0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e0c:	4413      	add	r3, r2
 8001e0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e10:	8912      	ldrh	r2, [r2, #8]
 8001e12:	0912      	lsrs	r2, r2, #4
 8001e14:	b292      	uxth	r2, r2
 8001e16:	4413      	add	r3, r2
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8001e1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d201      	bcs.n	8001e26 <find_volume+0x2ae>
 8001e22:	230d      	movs	r3, #13
 8001e24:	e0ea      	b.n	8001ffc <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8001e26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e2e:	8952      	ldrh	r2, [r2, #10]
 8001e30:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8001e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d103      	bne.n	8001e44 <find_volume+0x2cc>
 8001e3c:	230d      	movs	r3, #13
 8001e3e:	e0dd      	b.n	8001ffc <find_volume+0x484>
 8001e40:	200000ac 	.word	0x200000ac
		fmt = FS_FAT32;
 8001e44:	2303      	movs	r3, #3
 8001e46:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d802      	bhi.n	8001e5a <find_volume+0x2e2>
 8001e54:	2302      	movs	r3, #2
 8001e56:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d802      	bhi.n	8001e6a <find_volume+0x2f2>
 8001e64:	2301      	movs	r3, #1
 8001e66:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6c:	1c9a      	adds	r2, r3, #2
 8001e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e70:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8001e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e74:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001e76:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8001e78:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001e7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e7c:	441a      	add	r2, r3
 8001e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e80:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8001e82:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e86:	441a      	add	r2, r3
 8001e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e8a:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8001e8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001e90:	2b03      	cmp	r3, #3
 8001e92:	d11e      	bne.n	8001ed2 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8001e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e96:	3330      	adds	r3, #48	; 0x30
 8001e98:	332a      	adds	r3, #42	; 0x2a
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7fe fc56 	bl	800074c <ld_word>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <find_volume+0x332>
 8001ea6:	230d      	movs	r3, #13
 8001ea8:	e0a8      	b.n	8001ffc <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8001eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eac:	891b      	ldrh	r3, [r3, #8]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <find_volume+0x33e>
 8001eb2:	230d      	movs	r3, #13
 8001eb4:	e0a2      	b.n	8001ffc <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8001eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eb8:	3330      	adds	r3, #48	; 0x30
 8001eba:	332c      	adds	r3, #44	; 0x2c
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe fc5d 	bl	800077c <ld_dword>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ec6:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8001ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	647b      	str	r3, [r7, #68]	; 0x44
 8001ed0:	e01f      	b.n	8001f12 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8001ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ed4:	891b      	ldrh	r3, [r3, #8]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <find_volume+0x366>
 8001eda:	230d      	movs	r3, #13
 8001edc:	e08e      	b.n	8001ffc <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8001ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ee0:	6a1a      	ldr	r2, [r3, #32]
 8001ee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ee4:	441a      	add	r2, r3
 8001ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ee8:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8001eea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d103      	bne.n	8001efa <find_volume+0x382>
 8001ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	e00a      	b.n	8001f10 <find_volume+0x398>
 8001efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001efc:	695a      	ldr	r2, [r3, #20]
 8001efe:	4613      	mov	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4413      	add	r3, r2
 8001f04:	085a      	lsrs	r2, r3, #1
 8001f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8001f10:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8001f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f14:	699a      	ldr	r2, [r3, #24]
 8001f16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f18:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001f1c:	0a5b      	lsrs	r3, r3, #9
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d201      	bcs.n	8001f26 <find_volume+0x3ae>
 8001f22:	230d      	movs	r3, #13
 8001f24:	e06a      	b.n	8001ffc <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8001f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f2c:	611a      	str	r2, [r3, #16]
 8001f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f30:	691a      	ldr	r2, [r3, #16]
 8001f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f34:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8001f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f38:	2280      	movs	r2, #128	; 0x80
 8001f3a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8001f3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001f40:	2b03      	cmp	r3, #3
 8001f42:	d149      	bne.n	8001fd8 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8001f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f46:	3330      	adds	r3, #48	; 0x30
 8001f48:	3330      	adds	r3, #48	; 0x30
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7fe fbfe 	bl	800074c <ld_word>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d140      	bne.n	8001fd8 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8001f56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f58:	3301      	adds	r3, #1
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001f5e:	f7fe fea5 	bl	8000cac <move_window>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d137      	bne.n	8001fd8 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8001f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8001f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f70:	3330      	adds	r3, #48	; 0x30
 8001f72:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe fbe8 	bl	800074c <ld_word>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	461a      	mov	r2, r3
 8001f80:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d127      	bne.n	8001fd8 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8001f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f8a:	3330      	adds	r3, #48	; 0x30
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe fbf5 	bl	800077c <ld_dword>
 8001f92:	4602      	mov	r2, r0
 8001f94:	4b1b      	ldr	r3, [pc, #108]	; (8002004 <find_volume+0x48c>)
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d11e      	bne.n	8001fd8 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8001f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f9c:	3330      	adds	r3, #48	; 0x30
 8001f9e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe fbea 	bl	800077c <ld_dword>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	4b17      	ldr	r3, [pc, #92]	; (8002008 <find_volume+0x490>)
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d113      	bne.n	8001fd8 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8001fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fb2:	3330      	adds	r3, #48	; 0x30
 8001fb4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7fe fbdf 	bl	800077c <ld_dword>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fc2:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8001fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fc6:	3330      	adds	r3, #48	; 0x30
 8001fc8:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7fe fbd5 	bl	800077c <ld_dword>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fd6:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8001fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fda:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8001fde:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8001fe0:	4b0a      	ldr	r3, [pc, #40]	; (800200c <find_volume+0x494>)
 8001fe2:	881b      	ldrh	r3, [r3, #0]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	4b08      	ldr	r3, [pc, #32]	; (800200c <find_volume+0x494>)
 8001fea:	801a      	strh	r2, [r3, #0]
 8001fec:	4b07      	ldr	r3, [pc, #28]	; (800200c <find_volume+0x494>)
 8001fee:	881a      	ldrh	r2, [r3, #0]
 8001ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ff2:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8001ff4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001ff6:	f7fe fdf1 	bl	8000bdc <clear_lock>
#endif
	return FR_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3758      	adds	r7, #88	; 0x58
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	41615252 	.word	0x41615252
 8002008:	61417272 	.word	0x61417272
 800200c:	200000b0 	.word	0x200000b0

08002010 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800201a:	2309      	movs	r3, #9
 800201c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d01c      	beq.n	800205e <validate+0x4e>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d018      	beq.n	800205e <validate+0x4e>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d013      	beq.n	800205e <validate+0x4e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	889a      	ldrh	r2, [r3, #4]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	88db      	ldrh	r3, [r3, #6]
 8002040:	429a      	cmp	r2, r3
 8002042:	d10c      	bne.n	800205e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	785b      	ldrb	r3, [r3, #1]
 800204a:	4618      	mov	r0, r3
 800204c:	f7fe fabc 	bl	80005c8 <disk_status>
 8002050:	4603      	mov	r3, r0
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <validate+0x4e>
			res = FR_OK;
 800205a:	2300      	movs	r3, #0
 800205c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800205e:	7bfb      	ldrb	r3, [r7, #15]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d102      	bne.n	800206a <validate+0x5a>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	e000      	b.n	800206c <validate+0x5c>
 800206a:	2300      	movs	r3, #0
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	6013      	str	r3, [r2, #0]
	return res;
 8002070:	7bfb      	ldrb	r3, [r7, #15]
}
 8002072:	4618      	mov	r0, r3
 8002074:	3710      	adds	r7, #16
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
	...

0800207c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	4613      	mov	r3, r2
 8002088:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800208e:	f107 0310 	add.w	r3, r7, #16
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff fcd5 	bl	8001a42 <get_ldnumber>
 8002098:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	2b00      	cmp	r3, #0
 800209e:	da01      	bge.n	80020a4 <f_mount+0x28>
 80020a0:	230b      	movs	r3, #11
 80020a2:	e02b      	b.n	80020fc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80020a4:	4a17      	ldr	r2, [pc, #92]	; (8002104 <f_mount+0x88>)
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ac:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d005      	beq.n	80020c0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80020b4:	69b8      	ldr	r0, [r7, #24]
 80020b6:	f7fe fd91 	bl	8000bdc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	2200      	movs	r2, #0
 80020be:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d002      	beq.n	80020cc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	490d      	ldr	r1, [pc, #52]	; (8002104 <f_mount+0x88>)
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d002      	beq.n	80020e2 <f_mount+0x66>
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d001      	beq.n	80020e6 <f_mount+0x6a>
 80020e2:	2300      	movs	r3, #0
 80020e4:	e00a      	b.n	80020fc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80020e6:	f107 010c 	add.w	r1, r7, #12
 80020ea:	f107 0308 	add.w	r3, r7, #8
 80020ee:	2200      	movs	r2, #0
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fd41 	bl	8001b78 <find_volume>
 80020f6:	4603      	mov	r3, r0
 80020f8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80020fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3720      	adds	r7, #32
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	200000ac 	.word	0x200000ac

08002108 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b098      	sub	sp, #96	; 0x60
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	4613      	mov	r3, r2
 8002114:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d101      	bne.n	8002120 <f_open+0x18>
 800211c:	2309      	movs	r3, #9
 800211e:	e1ac      	b.n	800247a <f_open+0x372>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002126:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8002128:	79fa      	ldrb	r2, [r7, #7]
 800212a:	f107 0110 	add.w	r1, r7, #16
 800212e:	f107 0308 	add.w	r3, r7, #8
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff fd20 	bl	8001b78 <find_volume>
 8002138:	4603      	mov	r3, r0
 800213a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800213e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002142:	2b00      	cmp	r3, #0
 8002144:	f040 8190 	bne.w	8002468 <f_open+0x360>
		dj.obj.fs = fs;
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800214c:	68ba      	ldr	r2, [r7, #8]
 800214e:	f107 0314 	add.w	r3, r7, #20
 8002152:	4611      	mov	r1, r2
 8002154:	4618      	mov	r0, r3
 8002156:	f7ff fc03 	bl	8001960 <follow_path>
 800215a:	4603      	mov	r3, r0
 800215c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8002160:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002164:	2b00      	cmp	r3, #0
 8002166:	d11a      	bne.n	800219e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8002168:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800216c:	b25b      	sxtb	r3, r3
 800216e:	2b00      	cmp	r3, #0
 8002170:	da03      	bge.n	800217a <f_open+0x72>
				res = FR_INVALID_NAME;
 8002172:	2306      	movs	r3, #6
 8002174:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002178:	e011      	b.n	800219e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf14      	ite	ne
 8002184:	2301      	movne	r3, #1
 8002186:	2300      	moveq	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	461a      	mov	r2, r3
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4611      	mov	r1, r2
 8002192:	4618      	mov	r0, r3
 8002194:	f7fe fbda 	bl	800094c <chk_lock>
 8002198:	4603      	mov	r3, r0
 800219a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	f003 031c 	and.w	r3, r3, #28
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d07e      	beq.n	80022a6 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 80021a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d017      	beq.n	80021e0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80021b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80021b4:	2b04      	cmp	r3, #4
 80021b6:	d10e      	bne.n	80021d6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80021b8:	f7fe fc24 	bl	8000a04 <enq_lock>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d006      	beq.n	80021d0 <f_open+0xc8>
 80021c2:	f107 0314 	add.w	r3, r7, #20
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fb03 	bl	80017d2 <dir_register>
 80021cc:	4603      	mov	r3, r0
 80021ce:	e000      	b.n	80021d2 <f_open+0xca>
 80021d0:	2312      	movs	r3, #18
 80021d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	f043 0308 	orr.w	r3, r3, #8
 80021dc:	71fb      	strb	r3, [r7, #7]
 80021de:	e010      	b.n	8002202 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80021e0:	7ebb      	ldrb	r3, [r7, #26]
 80021e2:	f003 0311 	and.w	r3, r3, #17
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <f_open+0xea>
					res = FR_DENIED;
 80021ea:	2307      	movs	r3, #7
 80021ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80021f0:	e007      	b.n	8002202 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d002      	beq.n	8002202 <f_open+0xfa>
 80021fc:	2308      	movs	r3, #8
 80021fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8002202:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002206:	2b00      	cmp	r3, #0
 8002208:	d167      	bne.n	80022da <f_open+0x1d2>
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	f003 0308 	and.w	r3, r3, #8
 8002210:	2b00      	cmp	r3, #0
 8002212:	d062      	beq.n	80022da <f_open+0x1d2>
				dw = GET_FATTIME();
 8002214:	4b9b      	ldr	r3, [pc, #620]	; (8002484 <f_open+0x37c>)
 8002216:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8002218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800221a:	330e      	adds	r3, #14
 800221c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800221e:	4618      	mov	r0, r3
 8002220:	f7fe faea 	bl	80007f8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8002224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002226:	3316      	adds	r3, #22
 8002228:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800222a:	4618      	mov	r0, r3
 800222c:	f7fe fae4 	bl	80007f8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8002230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002232:	330b      	adds	r3, #11
 8002234:	2220      	movs	r2, #32
 8002236:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800223c:	4611      	mov	r1, r2
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff fa33 	bl	80016aa <ld_clust>
 8002244:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800224a:	2200      	movs	r2, #0
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff fa4b 	bl	80016e8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8002252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002254:	331c      	adds	r3, #28
 8002256:	2100      	movs	r1, #0
 8002258:	4618      	mov	r0, r3
 800225a:	f7fe facd 	bl	80007f8 <st_dword>
					fs->wflag = 1;
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	2201      	movs	r2, #1
 8002262:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8002264:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002266:	2b00      	cmp	r3, #0
 8002268:	d037      	beq.n	80022da <f_open+0x1d2>
						dw = fs->winsect;
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800226e:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	2200      	movs	r2, #0
 8002276:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002278:	4618      	mov	r0, r3
 800227a:	f7fe ff5e 	bl	800113a <remove_chain>
 800227e:	4603      	mov	r3, r0
 8002280:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8002284:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002288:	2b00      	cmp	r3, #0
 800228a:	d126      	bne.n	80022da <f_open+0x1d2>
							res = move_window(fs, dw);
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002290:	4618      	mov	r0, r3
 8002292:	f7fe fd0b 	bl	8000cac <move_window>
 8002296:	4603      	mov	r3, r0
 8002298:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80022a0:	3a01      	subs	r2, #1
 80022a2:	60da      	str	r2, [r3, #12]
 80022a4:	e019      	b.n	80022da <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80022a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d115      	bne.n	80022da <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80022ae:	7ebb      	ldrb	r3, [r7, #26]
 80022b0:	f003 0310 	and.w	r3, r3, #16
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d003      	beq.n	80022c0 <f_open+0x1b8>
					res = FR_NO_FILE;
 80022b8:	2304      	movs	r3, #4
 80022ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80022be:	e00c      	b.n	80022da <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d007      	beq.n	80022da <f_open+0x1d2>
 80022ca:	7ebb      	ldrb	r3, [r7, #26]
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d002      	beq.n	80022da <f_open+0x1d2>
						res = FR_DENIED;
 80022d4:	2307      	movs	r3, #7
 80022d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80022da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d128      	bne.n	8002334 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	f003 0308 	and.w	r3, r3, #8
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 80022ec:	79fb      	ldrb	r3, [r7, #7]
 80022ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022f2:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80022fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	f023 0301 	bic.w	r3, r3, #1
 8002308:	2b00      	cmp	r3, #0
 800230a:	bf14      	ite	ne
 800230c:	2301      	movne	r3, #1
 800230e:	2300      	moveq	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	461a      	mov	r2, r3
 8002314:	f107 0314 	add.w	r3, r7, #20
 8002318:	4611      	mov	r1, r2
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe fb94 	bl	8000a48 <inc_lock>
 8002320:	4602      	mov	r2, r0
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d102      	bne.n	8002334 <f_open+0x22c>
 800232e:	2302      	movs	r3, #2
 8002330:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8002334:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002338:	2b00      	cmp	r3, #0
 800233a:	f040 8095 	bne.w	8002468 <f_open+0x360>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff f9b0 	bl	80016aa <ld_clust>
 800234a:	4602      	mov	r2, r0
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8002350:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002352:	331c      	adds	r3, #28
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe fa11 	bl	800077c <ld_dword>
 800235a:	4602      	mov	r2, r0
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	88da      	ldrh	r2, [r3, #6]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	79fa      	ldrb	r2, [r7, #7]
 8002378:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	3330      	adds	r3, #48	; 0x30
 8002390:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002394:	2100      	movs	r1, #0
 8002396:	4618      	mov	r0, r3
 8002398:	f7fe fa7b 	bl	8000892 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	f003 0320 	and.w	r3, r3, #32
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d060      	beq.n	8002468 <f_open+0x360>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d05c      	beq.n	8002468 <f_open+0x360>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	895b      	ldrh	r3, [r3, #10]
 80023ba:	025b      	lsls	r3, r3, #9
 80023bc:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	657b      	str	r3, [r7, #84]	; 0x54
 80023ca:	e016      	b.n	80023fa <f_open+0x2f2>
					clst = get_fat(&fp->obj, clst);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7fe fd26 	bl	8000e22 <get_fat>
 80023d6:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80023d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d802      	bhi.n	80023e4 <f_open+0x2dc>
 80023de:	2302      	movs	r3, #2
 80023e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80023e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023ea:	d102      	bne.n	80023f2 <f_open+0x2ea>
 80023ec:	2301      	movs	r3, #1
 80023ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80023f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80023f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	657b      	str	r3, [r7, #84]	; 0x54
 80023fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d103      	bne.n	800240a <f_open+0x302>
 8002402:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002404:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002406:	429a      	cmp	r2, r3
 8002408:	d8e0      	bhi.n	80023cc <f_open+0x2c4>
				}
				fp->clust = clst;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800240e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8002410:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002414:	2b00      	cmp	r3, #0
 8002416:	d127      	bne.n	8002468 <f_open+0x360>
 8002418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800241a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800241e:	2b00      	cmp	r3, #0
 8002420:	d022      	beq.n	8002468 <f_open+0x360>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002426:	4618      	mov	r0, r3
 8002428:	f7fe fcdc 	bl	8000de4 <clust2sect>
 800242c:	6478      	str	r0, [r7, #68]	; 0x44
 800242e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002430:	2b00      	cmp	r3, #0
 8002432:	d103      	bne.n	800243c <f_open+0x334>
						res = FR_INT_ERR;
 8002434:	2302      	movs	r3, #2
 8002436:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800243a:	e015      	b.n	8002468 <f_open+0x360>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800243c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800243e:	0a5a      	lsrs	r2, r3, #9
 8002440:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002442:	441a      	add	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	7858      	ldrb	r0, [r3, #1]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6a1a      	ldr	r2, [r3, #32]
 8002456:	2301      	movs	r3, #1
 8002458:	f7fe f8f6 	bl	8000648 <disk_read>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <f_open+0x360>
 8002462:	2301      	movs	r3, #1
 8002464:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8002468:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800246c:	2b00      	cmp	r3, #0
 800246e:	d002      	beq.n	8002476 <f_open+0x36e>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8002476:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800247a:	4618      	mov	r0, r3
 800247c:	3760      	adds	r7, #96	; 0x60
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	50640000 	.word	0x50640000

08002488 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08e      	sub	sp, #56	; 0x38
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
 8002494:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f107 0214 	add.w	r2, r7, #20
 80024a6:	4611      	mov	r1, r2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff fdb1 	bl	8002010 <validate>
 80024ae:	4603      	mov	r3, r0
 80024b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80024b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d107      	bne.n	80024cc <f_read+0x44>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	7d5b      	ldrb	r3, [r3, #21]
 80024c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80024c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d002      	beq.n	80024d2 <f_read+0x4a>
 80024cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80024d0:	e115      	b.n	80026fe <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	7d1b      	ldrb	r3, [r3, #20]
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <f_read+0x5a>
 80024de:	2307      	movs	r3, #7
 80024e0:	e10d      	b.n	80026fe <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	68da      	ldr	r2, [r3, #12]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	6a3b      	ldr	r3, [r7, #32]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	f240 80fe 	bls.w	80026f4 <f_read+0x26c>
 80024f8:	6a3b      	ldr	r3, [r7, #32]
 80024fa:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80024fc:	e0fa      	b.n	80026f4 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002506:	2b00      	cmp	r3, #0
 8002508:	f040 80c6 	bne.w	8002698 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	0a5b      	lsrs	r3, r3, #9
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	8952      	ldrh	r2, [r2, #10]
 8002516:	3a01      	subs	r2, #1
 8002518:	4013      	ands	r3, r2
 800251a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d12f      	bne.n	8002582 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d103      	bne.n	8002532 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	633b      	str	r3, [r7, #48]	; 0x30
 8002530:	e013      	b.n	800255a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002536:	2b00      	cmp	r3, #0
 8002538:	d007      	beq.n	800254a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	4619      	mov	r1, r3
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f7fe fef7 	bl	8001334 <clmt_clust>
 8002546:	6338      	str	r0, [r7, #48]	; 0x30
 8002548:	e007      	b.n	800255a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	69db      	ldr	r3, [r3, #28]
 8002550:	4619      	mov	r1, r3
 8002552:	4610      	mov	r0, r2
 8002554:	f7fe fc65 	bl	8000e22 <get_fat>
 8002558:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800255a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800255c:	2b01      	cmp	r3, #1
 800255e:	d804      	bhi.n	800256a <f_read+0xe2>
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2202      	movs	r2, #2
 8002564:	755a      	strb	r2, [r3, #21]
 8002566:	2302      	movs	r3, #2
 8002568:	e0c9      	b.n	80026fe <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800256a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800256c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002570:	d104      	bne.n	800257c <f_read+0xf4>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2201      	movs	r2, #1
 8002576:	755a      	strb	r2, [r3, #21]
 8002578:	2301      	movs	r3, #1
 800257a:	e0c0      	b.n	80026fe <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002580:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	69db      	ldr	r3, [r3, #28]
 8002588:	4619      	mov	r1, r3
 800258a:	4610      	mov	r0, r2
 800258c:	f7fe fc2a 	bl	8000de4 <clust2sect>
 8002590:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d104      	bne.n	80025a2 <f_read+0x11a>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2202      	movs	r2, #2
 800259c:	755a      	strb	r2, [r3, #21]
 800259e:	2302      	movs	r3, #2
 80025a0:	e0ad      	b.n	80026fe <f_read+0x276>
			sect += csect;
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	4413      	add	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	0a5b      	lsrs	r3, r3, #9
 80025ae:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80025b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d039      	beq.n	800262a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80025b6:	69fa      	ldr	r2, [r7, #28]
 80025b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025ba:	4413      	add	r3, r2
 80025bc:	697a      	ldr	r2, [r7, #20]
 80025be:	8952      	ldrh	r2, [r2, #10]
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d905      	bls.n	80025d0 <f_read+0x148>
					cc = fs->csize - csect;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	895b      	ldrh	r3, [r3, #10]
 80025c8:	461a      	mov	r2, r3
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	7858      	ldrb	r0, [r3, #1]
 80025d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025da:	f7fe f835 	bl	8000648 <disk_read>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d004      	beq.n	80025ee <f_read+0x166>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2201      	movs	r2, #1
 80025e8:	755a      	strb	r2, [r3, #21]
 80025ea:	2301      	movs	r3, #1
 80025ec:	e087      	b.n	80026fe <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	7d1b      	ldrb	r3, [r3, #20]
 80025f2:	b25b      	sxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	da14      	bge.n	8002622 <f_read+0x19a>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6a1a      	ldr	r2, [r3, #32]
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002602:	429a      	cmp	r2, r3
 8002604:	d90d      	bls.n	8002622 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6a1a      	ldr	r2, [r3, #32]
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	025b      	lsls	r3, r3, #9
 8002610:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002612:	18d0      	adds	r0, r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	3330      	adds	r3, #48	; 0x30
 8002618:	f44f 7200 	mov.w	r2, #512	; 0x200
 800261c:	4619      	mov	r1, r3
 800261e:	f7fe f917 	bl	8000850 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8002622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002624:	025b      	lsls	r3, r3, #9
 8002626:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8002628:	e050      	b.n	80026cc <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6a1b      	ldr	r3, [r3, #32]
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	429a      	cmp	r2, r3
 8002632:	d02e      	beq.n	8002692 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	7d1b      	ldrb	r3, [r3, #20]
 8002638:	b25b      	sxtb	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	da18      	bge.n	8002670 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	7858      	ldrb	r0, [r3, #1]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6a1a      	ldr	r2, [r3, #32]
 800264c:	2301      	movs	r3, #1
 800264e:	f7fe f81b 	bl	8000688 <disk_write>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d004      	beq.n	8002662 <f_read+0x1da>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2201      	movs	r2, #1
 800265c:	755a      	strb	r2, [r3, #21]
 800265e:	2301      	movs	r3, #1
 8002660:	e04d      	b.n	80026fe <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	7d1b      	ldrb	r3, [r3, #20]
 8002666:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800266a:	b2da      	uxtb	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	7858      	ldrb	r0, [r3, #1]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800267a:	2301      	movs	r3, #1
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	f7fd ffe3 	bl	8000648 <disk_read>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d004      	beq.n	8002692 <f_read+0x20a>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2201      	movs	r2, #1
 800268c:	755a      	strb	r2, [r3, #21]
 800268e:	2301      	movs	r3, #1
 8002690:	e035      	b.n	80026fe <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80026a4:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80026a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d901      	bls.n	80026b2 <f_read+0x22a>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	699b      	ldr	r3, [r3, #24]
 80026bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026c0:	4413      	add	r3, r2
 80026c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026c4:	4619      	mov	r1, r3
 80026c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80026c8:	f7fe f8c2 	bl	8000850 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80026cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026d0:	4413      	add	r3, r2
 80026d2:	627b      	str	r3, [r7, #36]	; 0x24
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	699a      	ldr	r2, [r3, #24]
 80026d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026da:	441a      	add	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	619a      	str	r2, [r3, #24]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026e6:	441a      	add	r2, r3
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f47f af01 	bne.w	80024fe <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3738      	adds	r7, #56	; 0x38
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b08c      	sub	sp, #48	; 0x30
 800270a:	af00      	add	r7, sp, #0
 800270c:	60f8      	str	r0, [r7, #12]
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	607a      	str	r2, [r7, #4]
 8002712:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	2200      	movs	r2, #0
 800271c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f107 0210 	add.w	r2, r7, #16
 8002724:	4611      	mov	r1, r2
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff fc72 	bl	8002010 <validate>
 800272c:	4603      	mov	r3, r0
 800272e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8002732:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002736:	2b00      	cmp	r3, #0
 8002738:	d107      	bne.n	800274a <f_write+0x44>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	7d5b      	ldrb	r3, [r3, #21]
 800273e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002742:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002746:	2b00      	cmp	r3, #0
 8002748:	d002      	beq.n	8002750 <f_write+0x4a>
 800274a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800274e:	e14b      	b.n	80029e8 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	7d1b      	ldrb	r3, [r3, #20]
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b00      	cmp	r3, #0
 800275a:	d101      	bne.n	8002760 <f_write+0x5a>
 800275c:	2307      	movs	r3, #7
 800275e:	e143      	b.n	80029e8 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	699a      	ldr	r2, [r3, #24]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	441a      	add	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	429a      	cmp	r2, r3
 800276e:	f080 812d 	bcs.w	80029cc <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	43db      	mvns	r3, r3
 8002778:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800277a:	e127      	b.n	80029cc <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002784:	2b00      	cmp	r3, #0
 8002786:	f040 80e3 	bne.w	8002950 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	699b      	ldr	r3, [r3, #24]
 800278e:	0a5b      	lsrs	r3, r3, #9
 8002790:	693a      	ldr	r2, [r7, #16]
 8002792:	8952      	ldrh	r2, [r2, #10]
 8002794:	3a01      	subs	r2, #1
 8002796:	4013      	ands	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d143      	bne.n	8002828 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d10c      	bne.n	80027c2 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80027ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d11a      	bne.n	80027ea <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2100      	movs	r1, #0
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7fe fd23 	bl	8001204 <create_chain>
 80027be:	62b8      	str	r0, [r7, #40]	; 0x28
 80027c0:	e013      	b.n	80027ea <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d007      	beq.n	80027da <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	4619      	mov	r1, r3
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f7fe fdaf 	bl	8001334 <clmt_clust>
 80027d6:	62b8      	str	r0, [r7, #40]	; 0x28
 80027d8:	e007      	b.n	80027ea <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	69db      	ldr	r3, [r3, #28]
 80027e0:	4619      	mov	r1, r3
 80027e2:	4610      	mov	r0, r2
 80027e4:	f7fe fd0e 	bl	8001204 <create_chain>
 80027e8:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80027ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80f2 	beq.w	80029d6 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80027f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d104      	bne.n	8002802 <f_write+0xfc>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2202      	movs	r2, #2
 80027fc:	755a      	strb	r2, [r3, #21]
 80027fe:	2302      	movs	r3, #2
 8002800:	e0f2      	b.n	80029e8 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8002802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002804:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002808:	d104      	bne.n	8002814 <f_write+0x10e>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2201      	movs	r2, #1
 800280e:	755a      	strb	r2, [r3, #21]
 8002810:	2301      	movs	r3, #1
 8002812:	e0e9      	b.n	80029e8 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002818:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d102      	bne.n	8002828 <f_write+0x122>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002826:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	7d1b      	ldrb	r3, [r3, #20]
 800282c:	b25b      	sxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	da18      	bge.n	8002864 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	7858      	ldrb	r0, [r3, #1]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a1a      	ldr	r2, [r3, #32]
 8002840:	2301      	movs	r3, #1
 8002842:	f7fd ff21 	bl	8000688 <disk_write>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d004      	beq.n	8002856 <f_write+0x150>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2201      	movs	r2, #1
 8002850:	755a      	strb	r2, [r3, #21]
 8002852:	2301      	movs	r3, #1
 8002854:	e0c8      	b.n	80029e8 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	7d1b      	ldrb	r3, [r3, #20]
 800285a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800285e:	b2da      	uxtb	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	4619      	mov	r1, r3
 800286c:	4610      	mov	r0, r2
 800286e:	f7fe fab9 	bl	8000de4 <clust2sect>
 8002872:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d104      	bne.n	8002884 <f_write+0x17e>
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2202      	movs	r2, #2
 800287e:	755a      	strb	r2, [r3, #21]
 8002880:	2302      	movs	r3, #2
 8002882:	e0b1      	b.n	80029e8 <f_write+0x2e2>
			sect += csect;
 8002884:	697a      	ldr	r2, [r7, #20]
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	4413      	add	r3, r2
 800288a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	0a5b      	lsrs	r3, r3, #9
 8002890:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8002892:	6a3b      	ldr	r3, [r7, #32]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d03c      	beq.n	8002912 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	4413      	add	r3, r2
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	8952      	ldrh	r2, [r2, #10]
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d905      	bls.n	80028b2 <f_write+0x1ac>
					cc = fs->csize - csect;
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	895b      	ldrh	r3, [r3, #10]
 80028aa:	461a      	mov	r2, r3
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	7858      	ldrb	r0, [r3, #1]
 80028b6:	6a3b      	ldr	r3, [r7, #32]
 80028b8:	697a      	ldr	r2, [r7, #20]
 80028ba:	69f9      	ldr	r1, [r7, #28]
 80028bc:	f7fd fee4 	bl	8000688 <disk_write>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d004      	beq.n	80028d0 <f_write+0x1ca>
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2201      	movs	r2, #1
 80028ca:	755a      	strb	r2, [r3, #21]
 80028cc:	2301      	movs	r3, #1
 80028ce:	e08b      	b.n	80029e8 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6a1a      	ldr	r2, [r3, #32]
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	6a3a      	ldr	r2, [r7, #32]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d915      	bls.n	800290a <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6a1a      	ldr	r2, [r3, #32]
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	025b      	lsls	r3, r3, #9
 80028ee:	69fa      	ldr	r2, [r7, #28]
 80028f0:	4413      	add	r3, r2
 80028f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028f6:	4619      	mov	r1, r3
 80028f8:	f7fd ffaa 	bl	8000850 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	7d1b      	ldrb	r3, [r3, #20]
 8002900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002904:	b2da      	uxtb	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800290a:	6a3b      	ldr	r3, [r7, #32]
 800290c:	025b      	lsls	r3, r3, #9
 800290e:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8002910:	e03f      	b.n	8002992 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	429a      	cmp	r2, r3
 800291a:	d016      	beq.n	800294a <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	699a      	ldr	r2, [r3, #24]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8002924:	429a      	cmp	r2, r3
 8002926:	d210      	bcs.n	800294a <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	7858      	ldrb	r0, [r3, #1]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002932:	2301      	movs	r3, #1
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	f7fd fe87 	bl	8000648 <disk_read>
 800293a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800293c:	2b00      	cmp	r3, #0
 800293e:	d004      	beq.n	800294a <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2201      	movs	r2, #1
 8002944:	755a      	strb	r2, [r3, #21]
 8002946:	2301      	movs	r3, #1
 8002948:	e04e      	b.n	80029e8 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002958:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800295c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800295e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	429a      	cmp	r2, r3
 8002964:	d901      	bls.n	800296a <f_write+0x264>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002978:	4413      	add	r3, r2
 800297a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800297c:	69f9      	ldr	r1, [r7, #28]
 800297e:	4618      	mov	r0, r3
 8002980:	f7fd ff66 	bl	8000850 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	7d1b      	ldrb	r3, [r3, #20]
 8002988:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800298c:	b2da      	uxtb	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8002992:	69fa      	ldr	r2, [r7, #28]
 8002994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002996:	4413      	add	r3, r2
 8002998:	61fb      	str	r3, [r7, #28]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	699a      	ldr	r2, [r3, #24]
 800299e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a0:	441a      	add	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	619a      	str	r2, [r3, #24]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	bf38      	it	cc
 80029b2:	461a      	movcc	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	60da      	str	r2, [r3, #12]
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029be:	441a      	add	r2, r3
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f47f aed4 	bne.w	800277c <f_write+0x76>
 80029d4:	e000      	b.n	80029d8 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80029d6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	7d1b      	ldrb	r3, [r3, #20]
 80029dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3730      	adds	r7, #48	; 0x30
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f107 0208 	add.w	r2, r7, #8
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff fb05 	bl	8002010 <validate>
 8002a06:	4603      	mov	r3, r0
 8002a08:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002a0a:	7dfb      	ldrb	r3, [r7, #23]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d167      	bne.n	8002ae0 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	7d1b      	ldrb	r3, [r3, #20]
 8002a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d061      	beq.n	8002ae0 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	7d1b      	ldrb	r3, [r3, #20]
 8002a20:	b25b      	sxtb	r3, r3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	da15      	bge.n	8002a52 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	7858      	ldrb	r0, [r3, #1]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a1a      	ldr	r2, [r3, #32]
 8002a34:	2301      	movs	r3, #1
 8002a36:	f7fd fe27 	bl	8000688 <disk_write>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <f_sync+0x54>
 8002a40:	2301      	movs	r3, #1
 8002a42:	e04e      	b.n	8002ae2 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	7d1b      	ldrb	r3, [r3, #20]
 8002a48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a4c:	b2da      	uxtb	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8002a52:	4b26      	ldr	r3, [pc, #152]	; (8002aec <f_sync+0xfc>)
 8002a54:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4610      	mov	r0, r2
 8002a60:	f7fe f924 	bl	8000cac <move_window>
 8002a64:	4603      	mov	r3, r0
 8002a66:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8002a68:	7dfb      	ldrb	r3, [r7, #23]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d138      	bne.n	8002ae0 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a72:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	330b      	adds	r3, #11
 8002a78:	781a      	ldrb	r2, [r3, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	330b      	adds	r3, #11
 8002a7e:	f042 0220 	orr.w	r2, r2, #32
 8002a82:	b2d2      	uxtb	r2, r2
 8002a84:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6818      	ldr	r0, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	68f9      	ldr	r1, [r7, #12]
 8002a92:	f7fe fe29 	bl	80016e8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f103 021c 	add.w	r2, r3, #28
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	f7fd fea8 	bl	80007f8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	3316      	adds	r3, #22
 8002aac:	6939      	ldr	r1, [r7, #16]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fd fea2 	bl	80007f8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	3312      	adds	r3, #18
 8002ab8:	2100      	movs	r1, #0
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fd fe81 	bl	80007c2 <st_word>
					fs->wflag = 1;
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7fe f91d 	bl	8000d08 <sync_fs>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	7d1b      	ldrb	r3, [r3, #20]
 8002ad6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ada:	b2da      	uxtb	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8002ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3718      	adds	r7, #24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	50640000 	.word	0x50640000

08002af0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7ff ff79 	bl	80029f0 <f_sync>
 8002afe:	4603      	mov	r3, r0
 8002b00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8002b02:	7bfb      	ldrb	r3, [r7, #15]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d118      	bne.n	8002b3a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f107 0208 	add.w	r2, r7, #8
 8002b0e:	4611      	mov	r1, r2
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7ff fa7d 	bl	8002010 <validate>
 8002b16:	4603      	mov	r3, r0
 8002b18:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10c      	bne.n	8002b3a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7fe f81d 	bl	8000b64 <dec_lock>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8002b2e:	7bfb      	ldrb	r3, [r7, #15]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d102      	bne.n	8002b3a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b090      	sub	sp, #64	; 0x40
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f107 0208 	add.w	r2, r7, #8
 8002b54:	4611      	mov	r1, r2
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff fa5a 	bl	8002010 <validate>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8002b62:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d103      	bne.n	8002b72 <f_lseek+0x2e>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	7d5b      	ldrb	r3, [r3, #21]
 8002b6e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8002b72:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <f_lseek+0x3c>
 8002b7a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002b7e:	e1e6      	b.n	8002f4e <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80d1 	beq.w	8002d2c <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b90:	d15a      	bne.n	8002c48 <f_lseek+0x104>
			tbl = fp->cltbl;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b96:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8002b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9a:	1d1a      	adds	r2, r3, #4
 8002b9c:	627a      	str	r2, [r7, #36]	; 0x24
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	617b      	str	r3, [r7, #20]
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8002bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d03a      	beq.n	8002c28 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8002bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bbc:	3302      	adds	r3, #2
 8002bbe:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8002bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7fe f927 	bl	8000e22 <get_fat>
 8002bd4:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8002bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d804      	bhi.n	8002be6 <f_lseek+0xa2>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2202      	movs	r2, #2
 8002be0:	755a      	strb	r2, [r3, #21]
 8002be2:	2302      	movs	r3, #2
 8002be4:	e1b3      	b.n	8002f4e <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8002be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bec:	d104      	bne.n	8002bf8 <f_lseek+0xb4>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	755a      	strb	r2, [r3, #21]
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e1aa      	b.n	8002f4e <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d0de      	beq.n	8002bc0 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8002c02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d809      	bhi.n	8002c1e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	1d1a      	adds	r2, r3, #4
 8002c0e:	627a      	str	r2, [r7, #36]	; 0x24
 8002c10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c16:	1d1a      	adds	r2, r3, #4
 8002c18:	627a      	str	r2, [r7, #36]	; 0x24
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d3c4      	bcc.n	8002bb2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c2e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8002c30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d803      	bhi.n	8002c40 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8002c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	e184      	b.n	8002f4a <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8002c40:	2311      	movs	r3, #17
 8002c42:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8002c46:	e180      	b.n	8002f4a <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	683a      	ldr	r2, [r7, #0]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d902      	bls.n	8002c58 <f_lseek+0x114>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 8172 	beq.w	8002f4a <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f7fe fb61 	bl	8001334 <clmt_clust>
 8002c72:	4602      	mov	r2, r0
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4610      	mov	r0, r2
 8002c82:	f7fe f8af 	bl	8000de4 <clust2sect>
 8002c86:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d104      	bne.n	8002c98 <f_lseek+0x154>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2202      	movs	r2, #2
 8002c92:	755a      	strb	r2, [r3, #21]
 8002c94:	2302      	movs	r3, #2
 8002c96:	e15a      	b.n	8002f4e <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	0a5b      	lsrs	r3, r3, #9
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	8952      	ldrh	r2, [r2, #10]
 8002ca2:	3a01      	subs	r2, #1
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	69ba      	ldr	r2, [r7, #24]
 8002ca8:	4413      	add	r3, r2
 8002caa:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 8148 	beq.w	8002f4a <f_lseek+0x406>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	f000 8142 	beq.w	8002f4a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	7d1b      	ldrb	r3, [r3, #20]
 8002cca:	b25b      	sxtb	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	da18      	bge.n	8002d02 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	7858      	ldrb	r0, [r3, #1]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a1a      	ldr	r2, [r3, #32]
 8002cde:	2301      	movs	r3, #1
 8002ce0:	f7fd fcd2 	bl	8000688 <disk_write>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d004      	beq.n	8002cf4 <f_lseek+0x1b0>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	755a      	strb	r2, [r3, #21]
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e12c      	b.n	8002f4e <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	7d1b      	ldrb	r3, [r3, #20]
 8002cf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	7858      	ldrb	r0, [r3, #1]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	f7fd fc9a 	bl	8000648 <disk_read>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d004      	beq.n	8002d24 <f_lseek+0x1e0>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	755a      	strb	r2, [r3, #21]
 8002d20:	2301      	movs	r3, #1
 8002d22:	e114      	b.n	8002f4e <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	621a      	str	r2, [r3, #32]
 8002d2a:	e10e      	b.n	8002f4a <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	683a      	ldr	r2, [r7, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d908      	bls.n	8002d48 <f_lseek+0x204>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	7d1b      	ldrb	r3, [r3, #20]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d102      	bne.n	8002d48 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	699b      	ldr	r3, [r3, #24]
 8002d4c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	637b      	str	r3, [r7, #52]	; 0x34
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d56:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	f000 80a7 	beq.w	8002eae <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	895b      	ldrh	r3, [r3, #10]
 8002d64:	025b      	lsls	r3, r3, #9
 8002d66:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8002d68:	6a3b      	ldr	r3, [r7, #32]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d01b      	beq.n	8002da6 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	1e5a      	subs	r2, r3, #1
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	1e59      	subs	r1, r3, #1
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d30f      	bcc.n	8002da6 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	1e5a      	subs	r2, r3, #1
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	425b      	negs	r3, r3
 8002d8e:	401a      	ands	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	683a      	ldr	r2, [r7, #0]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002da4:	e022      	b.n	8002dec <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8002dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d119      	bne.n	8002de6 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2100      	movs	r1, #0
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fe fa24 	bl	8001204 <create_chain>
 8002dbc:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8002dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d104      	bne.n	8002dce <f_lseek+0x28a>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	755a      	strb	r2, [r3, #21]
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e0bf      	b.n	8002f4e <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8002dce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dd4:	d104      	bne.n	8002de0 <f_lseek+0x29c>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	755a      	strb	r2, [r3, #21]
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e0b6      	b.n	8002f4e <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002de4:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002dea:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8002dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d05d      	beq.n	8002eae <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8002df2:	e03a      	b.n	8002e6a <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	603b      	str	r3, [r7, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	699a      	ldr	r2, [r3, #24]
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	441a      	add	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	7d1b      	ldrb	r3, [r3, #20]
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00b      	beq.n	8002e2c <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe f9f3 	bl	8001204 <create_chain>
 8002e1e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8002e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d108      	bne.n	8002e38 <f_lseek+0x2f4>
							ofs = 0; break;
 8002e26:	2300      	movs	r3, #0
 8002e28:	603b      	str	r3, [r7, #0]
 8002e2a:	e022      	b.n	8002e72 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7fd fff6 	bl	8000e22 <get_fat>
 8002e36:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8002e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e3e:	d104      	bne.n	8002e4a <f_lseek+0x306>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	755a      	strb	r2, [r3, #21]
 8002e46:	2301      	movs	r3, #1
 8002e48:	e081      	b.n	8002f4e <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8002e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d904      	bls.n	8002e5a <f_lseek+0x316>
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d304      	bcc.n	8002e64 <f_lseek+0x320>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	755a      	strb	r2, [r3, #21]
 8002e60:	2302      	movs	r3, #2
 8002e62:	e074      	b.n	8002f4e <f_lseek+0x40a>
					fp->clust = clst;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e68:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d8c0      	bhi.n	8002df4 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	699a      	ldr	r2, [r3, #24]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	441a      	add	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d012      	beq.n	8002eae <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7fd ffa9 	bl	8000de4 <clust2sect>
 8002e92:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8002e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d104      	bne.n	8002ea4 <f_lseek+0x360>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	755a      	strb	r2, [r3, #21]
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	e054      	b.n	8002f4e <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	0a5b      	lsrs	r3, r3, #9
 8002ea8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002eaa:	4413      	add	r3, r2
 8002eac:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	699a      	ldr	r2, [r3, #24]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d90a      	bls.n	8002ed0 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	699a      	ldr	r2, [r3, #24]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	7d1b      	ldrb	r3, [r3, #20]
 8002ec6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d036      	beq.n	8002f4a <f_lseek+0x406>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d031      	beq.n	8002f4a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	7d1b      	ldrb	r3, [r3, #20]
 8002eea:	b25b      	sxtb	r3, r3
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	da18      	bge.n	8002f22 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	7858      	ldrb	r0, [r3, #1]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a1a      	ldr	r2, [r3, #32]
 8002efe:	2301      	movs	r3, #1
 8002f00:	f7fd fbc2 	bl	8000688 <disk_write>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d004      	beq.n	8002f14 <f_lseek+0x3d0>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	755a      	strb	r2, [r3, #21]
 8002f10:	2301      	movs	r3, #1
 8002f12:	e01c      	b.n	8002f4e <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	7d1b      	ldrb	r3, [r3, #20]
 8002f18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	7858      	ldrb	r0, [r3, #1]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f30:	f7fd fb8a 	bl	8000648 <disk_read>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d004      	beq.n	8002f44 <f_lseek+0x400>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	755a      	strb	r2, [r3, #21]
 8002f40:	2301      	movs	r3, #1
 8002f42:	e004      	b.n	8002f4e <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f48:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8002f4a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3740      	adds	r7, #64	; 0x40
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b092      	sub	sp, #72	; 0x48
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	60f8      	str	r0, [r7, #12]
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8002f62:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002f66:	f107 030c 	add.w	r3, r7, #12
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7fe fe03 	bl	8001b78 <find_volume>
 8002f72:	4603      	mov	r3, r0
 8002f74:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8002f78:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f040 8099 	bne.w	80030b4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8002f82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8002f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	3b02      	subs	r3, #2
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d804      	bhi.n	8002fa0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8002f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f98:	691a      	ldr	r2, [r3, #16]
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	e089      	b.n	80030b4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8002fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d128      	bne.n	8002ffe <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8002fac:	2302      	movs	r3, #2
 8002fae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8002fb4:	f107 0314 	add.w	r3, r7, #20
 8002fb8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7fd ff31 	bl	8000e22 <get_fat>
 8002fc0:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8002fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fc8:	d103      	bne.n	8002fd2 <f_getfree+0x7c>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8002fd0:	e063      	b.n	800309a <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8002fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d103      	bne.n	8002fe0 <f_getfree+0x8a>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8002fde:	e05c      	b.n	800309a <f_getfree+0x144>
					if (stat == 0) nfree++;
 8002fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d102      	bne.n	8002fec <f_getfree+0x96>
 8002fe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fe8:	3301      	adds	r3, #1
 8002fea:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8002fec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fee:	3301      	adds	r3, #1
 8002ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d3db      	bcc.n	8002fb4 <f_getfree+0x5e>
 8002ffc:	e04d      	b.n	800309a <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8002ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800300a:	2300      	movs	r3, #0
 800300c:	637b      	str	r3, [r7, #52]	; 0x34
 800300e:	2300      	movs	r3, #0
 8003010:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8003012:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003014:	2b00      	cmp	r3, #0
 8003016:	d113      	bne.n	8003040 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8003018:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800301a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800301c:	1c5a      	adds	r2, r3, #1
 800301e:	63ba      	str	r2, [r7, #56]	; 0x38
 8003020:	4619      	mov	r1, r3
 8003022:	f7fd fe43 	bl	8000cac <move_window>
 8003026:	4603      	mov	r3, r0
 8003028:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800302c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003030:	2b00      	cmp	r3, #0
 8003032:	d131      	bne.n	8003098 <f_getfree+0x142>
							p = fs->win;
 8003034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003036:	3330      	adds	r3, #48	; 0x30
 8003038:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800303a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800303e:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8003040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	2b02      	cmp	r3, #2
 8003046:	d10f      	bne.n	8003068 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8003048:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800304a:	f7fd fb7f 	bl	800074c <ld_word>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d102      	bne.n	800305a <f_getfree+0x104>
 8003054:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003056:	3301      	adds	r3, #1
 8003058:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800305a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305c:	3302      	adds	r3, #2
 800305e:	633b      	str	r3, [r7, #48]	; 0x30
 8003060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003062:	3b02      	subs	r3, #2
 8003064:	637b      	str	r3, [r7, #52]	; 0x34
 8003066:	e010      	b.n	800308a <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8003068:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800306a:	f7fd fb87 	bl	800077c <ld_dword>
 800306e:	4603      	mov	r3, r0
 8003070:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d102      	bne.n	800307e <f_getfree+0x128>
 8003078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800307a:	3301      	adds	r3, #1
 800307c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800307e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003080:	3304      	adds	r3, #4
 8003082:	633b      	str	r3, [r7, #48]	; 0x30
 8003084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003086:	3b04      	subs	r3, #4
 8003088:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800308a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800308c:	3b01      	subs	r3, #1
 800308e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1bd      	bne.n	8003012 <f_getfree+0xbc>
 8003096:	e000      	b.n	800309a <f_getfree+0x144>
							if (res != FR_OK) break;
 8003098:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800309e:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80030a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80030a4:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80030a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a8:	791a      	ldrb	r2, [r3, #4]
 80030aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ac:	f042 0201 	orr.w	r2, r2, #1
 80030b0:	b2d2      	uxtb	r2, r2
 80030b2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80030b4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3748      	adds	r7, #72	; 0x48
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b087      	sub	sp, #28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	4613      	mov	r3, r2
 80030cc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80030ce:	2301      	movs	r3, #1
 80030d0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80030d2:	2300      	movs	r3, #0
 80030d4:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 80030d6:	4b1f      	ldr	r3, [pc, #124]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 80030d8:	7a5b      	ldrb	r3, [r3, #9]
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d831      	bhi.n	8003144 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80030e0:	4b1c      	ldr	r3, [pc, #112]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 80030e2:	7a5b      	ldrb	r3, [r3, #9]
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	461a      	mov	r2, r3
 80030e8:	4b1a      	ldr	r3, [pc, #104]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 80030ea:	2100      	movs	r1, #0
 80030ec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 80030ee:	4b19      	ldr	r3, [pc, #100]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 80030f0:	7a5b      	ldrb	r3, [r3, #9]
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	4a17      	ldr	r2, [pc, #92]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 80030fe:	4b15      	ldr	r3, [pc, #84]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 8003100:	7a5b      	ldrb	r3, [r3, #9]
 8003102:	b2db      	uxtb	r3, r3
 8003104:	461a      	mov	r2, r3
 8003106:	4b13      	ldr	r3, [pc, #76]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 8003108:	4413      	add	r3, r2
 800310a:	79fa      	ldrb	r2, [r7, #7]
 800310c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800310e:	4b11      	ldr	r3, [pc, #68]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 8003110:	7a5b      	ldrb	r3, [r3, #9]
 8003112:	b2db      	uxtb	r3, r3
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	b2d1      	uxtb	r1, r2
 8003118:	4a0e      	ldr	r2, [pc, #56]	; (8003154 <FATFS_LinkDriverEx+0x94>)
 800311a:	7251      	strb	r1, [r2, #9]
 800311c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800311e:	7dbb      	ldrb	r3, [r7, #22]
 8003120:	3330      	adds	r3, #48	; 0x30
 8003122:	b2da      	uxtb	r2, r3
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	3301      	adds	r3, #1
 800312c:	223a      	movs	r2, #58	; 0x3a
 800312e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	3302      	adds	r3, #2
 8003134:	222f      	movs	r2, #47	; 0x2f
 8003136:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	3303      	adds	r3, #3
 800313c:	2200      	movs	r2, #0
 800313e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8003140:	2300      	movs	r3, #0
 8003142:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8003144:	7dfb      	ldrb	r3, [r7, #23]
}
 8003146:	4618      	mov	r0, r3
 8003148:	371c      	adds	r7, #28
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	200000c4 	.word	0x200000c4

08003158 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8003162:	2200      	movs	r2, #0
 8003164:	6839      	ldr	r1, [r7, #0]
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f7ff ffaa 	bl	80030c0 <FATFS_LinkDriverEx>
 800316c:	4603      	mov	r3, r0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <__io_putchar>:
  * @param  None
  * @retval None
  */

PUTCHAR_PROTOTYPE
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 0xFFFF);
 8003180:	1d39      	adds	r1, r7, #4
 8003182:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003186:	2201      	movs	r2, #1
 8003188:	4803      	ldr	r0, [pc, #12]	; (8003198 <__io_putchar+0x20>)
 800318a:	f004 fec4 	bl	8007f16 <HAL_UART_Transmit>

  return ch;
 800318e:	687b      	ldr	r3, [r7, #4]
}
 8003190:	4618      	mov	r0, r3
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20013f18 	.word	0x20013f18

0800319c <exf_getfree>:

#include "fops.h"
#include "printf.h"
//#include "printf.h"
void exf_getfree(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
    FATFS *fs;
    DWORD fre_clust, fre_sect, tot_sect;

    if(f_getfree(USERPath, &fre_clust, &fs) == FR_OK)
 80031a2:	1d3a      	adds	r2, r7, #4
 80031a4:	463b      	mov	r3, r7
 80031a6:	4619      	mov	r1, r3
 80031a8:	4813      	ldr	r0, [pc, #76]	; (80031f8 <exf_getfree+0x5c>)
 80031aa:	f7ff fed4 	bl	8002f56 <f_getfree>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d11c      	bne.n	80031ee <exf_getfree+0x52>
    {
        tot_sect = (fs->n_fatent - 2) * fs->csize;		// 
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	3b02      	subs	r3, #2
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	8952      	ldrh	r2, [r2, #10]
 80031be:	fb02 f303 	mul.w	r3, r2, r3
 80031c2:	60fb      	str	r3, [r7, #12]
        fre_sect = fre_clust * fs->csize;				// 
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	895b      	ldrh	r3, [r3, #10]
 80031c8:	461a      	mov	r2, r3
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	fb03 f302 	mul.w	r3, r3, r2
 80031d0:	60bb      	str	r3, [r7, #8]

        tot_sect >>= 11;		// MB
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	0adb      	lsrs	r3, r3, #11
 80031d6:	60fb      	str	r3, [r7, #12]
        fre_sect >>= 11;		// MB
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	0adb      	lsrs	r3, r3, #11
 80031dc:	60bb      	str	r3, [r7, #8]

        printf("# SD Card Total Size:%ldMB\r\n", tot_sect);
 80031de:	68f9      	ldr	r1, [r7, #12]
 80031e0:	4806      	ldr	r0, [pc, #24]	; (80031fc <exf_getfree+0x60>)
 80031e2:	f008 f979 	bl	800b4d8 <iprintf>
        printf("# SD Card Free  Size:%ldMB\r\n", fre_sect);
 80031e6:	68b9      	ldr	r1, [r7, #8]
 80031e8:	4805      	ldr	r0, [pc, #20]	; (8003200 <exf_getfree+0x64>)
 80031ea:	f008 f975 	bl	800b4d8 <iprintf>
    }
}
 80031ee:	bf00      	nop
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20013fcc 	.word	0x20013fcc
 80031fc:	0800c3f0 	.word	0x0800c3f0
 8003200:	0800c410 	.word	0x0800c410

08003204 <exf_mount>:

void exf_mount(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
    printf("# SD Card Mount %s!\r\n", f_mount(&USERFatFS, USERPath, 1) == FR_OK ? "Successfullly" : "Failed");
 8003208:	2201      	movs	r2, #1
 800320a:	4908      	ldr	r1, [pc, #32]	; (800322c <exf_mount+0x28>)
 800320c:	4808      	ldr	r0, [pc, #32]	; (8003230 <exf_mount+0x2c>)
 800320e:	f7fe ff35 	bl	800207c <f_mount>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d101      	bne.n	800321c <exf_mount+0x18>
 8003218:	4b06      	ldr	r3, [pc, #24]	; (8003234 <exf_mount+0x30>)
 800321a:	e000      	b.n	800321e <exf_mount+0x1a>
 800321c:	4b06      	ldr	r3, [pc, #24]	; (8003238 <exf_mount+0x34>)
 800321e:	4619      	mov	r1, r3
 8003220:	4806      	ldr	r0, [pc, #24]	; (800323c <exf_mount+0x38>)
 8003222:	f008 f959 	bl	800b4d8 <iprintf>
}
 8003226:	bf00      	nop
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	20013fcc 	.word	0x20013fcc
 8003230:	20014204 	.word	0x20014204
 8003234:	0800c430 	.word	0x0800c430
 8003238:	0800c440 	.word	0x0800c440
 800323c:	0800c448 	.word	0x0800c448

08003240 <exf_open>:

uint8_t exf_open(const void* filename, BYTE mode)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	460b      	mov	r3, r1
 800324a:	70fb      	strb	r3, [r7, #3]
    return f_open(&USERFile, filename, mode) == FR_OK ? 0 : 1;
 800324c:	78fb      	ldrb	r3, [r7, #3]
 800324e:	461a      	mov	r2, r3
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	4806      	ldr	r0, [pc, #24]	; (800326c <exf_open+0x2c>)
 8003254:	f7fe ff58 	bl	8002108 <f_open>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	bf14      	ite	ne
 800325e:	2301      	movne	r3, #1
 8003260:	2300      	moveq	r3, #0
 8003262:	b2db      	uxtb	r3, r3
}
 8003264:	4618      	mov	r0, r3
 8003266:	3708      	adds	r7, #8
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	20013fd4 	.word	0x20013fd4

08003270 <exf_write>:

uint8_t exf_write(const void* filename, const void* buf, uint32_t len)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
    uint32_t btw = 0;
 800327c:	2300      	movs	r3, #0
 800327e:	617b      	str	r3, [r7, #20]
    return f_write(&USERFile, buf, len, &btw) == FR_OK ? 0 : 1;
 8003280:	f107 0314 	add.w	r3, r7, #20
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	68b9      	ldr	r1, [r7, #8]
 8003288:	4806      	ldr	r0, [pc, #24]	; (80032a4 <exf_write+0x34>)
 800328a:	f7ff fa3c 	bl	8002706 <f_write>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	bf14      	ite	ne
 8003294:	2301      	movne	r3, #1
 8003296:	2300      	moveq	r3, #0
 8003298:	b2db      	uxtb	r3, r3
}
 800329a:	4618      	mov	r0, r3
 800329c:	3718      	adds	r7, #24
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20013fd4 	.word	0x20013fd4

080032a8 <exf_read>:

uint8_t exf_read(const void* filename, void* buf, uint32_t len)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
    uint32_t btr = 0;
 80032b4:	2300      	movs	r3, #0
 80032b6:	617b      	str	r3, [r7, #20]
    return f_read(&USERFile, buf, len, &btr) == FR_OK ? 0 : 1;
 80032b8:	f107 0314 	add.w	r3, r7, #20
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	4806      	ldr	r0, [pc, #24]	; (80032dc <exf_read+0x34>)
 80032c2:	f7ff f8e1 	bl	8002488 <f_read>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	bf14      	ite	ne
 80032cc:	2301      	movne	r3, #1
 80032ce:	2300      	moveq	r3, #0
 80032d0:	b2db      	uxtb	r3, r3
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	20013fd4 	.word	0x20013fd4

080032e0 <exf_lseek>:

uint8_t exf_lseek(DWORD offset)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
    return f_lseek(&USERFile, offset) == FR_OK ? 0 : 1;
 80032e8:	6879      	ldr	r1, [r7, #4]
 80032ea:	4806      	ldr	r0, [pc, #24]	; (8003304 <exf_lseek+0x24>)
 80032ec:	f7ff fc2a 	bl	8002b44 <f_lseek>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	bf14      	ite	ne
 80032f6:	2301      	movne	r3, #1
 80032f8:	2300      	moveq	r3, #0
 80032fa:	b2db      	uxtb	r3, r3
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	20013fd4 	.word	0x20013fd4

08003308 <exf_close>:

void exf_close(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
    f_close(&USERFile);
 800330c:	4802      	ldr	r0, [pc, #8]	; (8003318 <exf_close+0x10>)
 800330e:	f7ff fbef 	bl	8002af0 <f_close>
}
 8003312:	bf00      	nop
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	20013fd4 	.word	0x20013fd4

0800331c <FATFS_RdWrTest>:

void FATFS_RdWrTest(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b088      	sub	sp, #32
 8003320:	af00      	add	r7, sp, #0
    char* filename = "test.txt";
 8003322:	4b26      	ldr	r3, [pc, #152]	; (80033bc <FATFS_RdWrTest+0xa0>)
 8003324:	61fb      	str	r3, [r7, #28]
    uint8_t bufw[10] = "HelloWorld";
 8003326:	4a26      	ldr	r2, [pc, #152]	; (80033c0 <FATFS_RdWrTest+0xa4>)
 8003328:	f107 0310 	add.w	r3, r7, #16
 800332c:	ca07      	ldmia	r2, {r0, r1, r2}
 800332e:	c303      	stmia	r3!, {r0, r1}
 8003330:	801a      	strh	r2, [r3, #0]
    uint8_t bufr[10];

    if(exf_open(filename, FA_OPEN_ALWAYS | FA_WRITE | FA_READ) != 0)
 8003332:	2113      	movs	r1, #19
 8003334:	69f8      	ldr	r0, [r7, #28]
 8003336:	f7ff ff83 	bl	8003240 <exf_open>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d004      	beq.n	800334a <FATFS_RdWrTest+0x2e>
    {
        printf("##[Error]: open %s failed!\r\n", filename);
 8003340:	69f9      	ldr	r1, [r7, #28]
 8003342:	4820      	ldr	r0, [pc, #128]	; (80033c4 <FATFS_RdWrTest+0xa8>)
 8003344:	f008 f8c8 	bl	800b4d8 <iprintf>
        return;
 8003348:	e034      	b.n	80033b4 <FATFS_RdWrTest+0x98>
    }

    if(exf_write(filename, bufw, sizeof(bufw)) != 0)
 800334a:	f107 0310 	add.w	r3, r7, #16
 800334e:	220a      	movs	r2, #10
 8003350:	4619      	mov	r1, r3
 8003352:	69f8      	ldr	r0, [r7, #28]
 8003354:	f7ff ff8c 	bl	8003270 <exf_write>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d004      	beq.n	8003368 <FATFS_RdWrTest+0x4c>
    {
        printf("##[Error]: write %s failed!\r\n", filename);
 800335e:	69f9      	ldr	r1, [r7, #28]
 8003360:	4819      	ldr	r0, [pc, #100]	; (80033c8 <FATFS_RdWrTest+0xac>)
 8003362:	f008 f8b9 	bl	800b4d8 <iprintf>
        goto __exit;
 8003366:	e022      	b.n	80033ae <FATFS_RdWrTest+0x92>
    }

    exf_lseek(0);
 8003368:	2000      	movs	r0, #0
 800336a:	f7ff ffb9 	bl	80032e0 <exf_lseek>

    if(exf_read(filename, bufr, 10) != 0)
 800336e:	1d3b      	adds	r3, r7, #4
 8003370:	220a      	movs	r2, #10
 8003372:	4619      	mov	r1, r3
 8003374:	69f8      	ldr	r0, [r7, #28]
 8003376:	f7ff ff97 	bl	80032a8 <exf_read>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d004      	beq.n	800338a <FATFS_RdWrTest+0x6e>
    {
        printf("##[Error]: read %s failed!\r\n", filename);
 8003380:	69f9      	ldr	r1, [r7, #28]
 8003382:	4812      	ldr	r0, [pc, #72]	; (80033cc <FATFS_RdWrTest+0xb0>)
 8003384:	f008 f8a8 	bl	800b4d8 <iprintf>
        goto __exit;
 8003388:	e011      	b.n	80033ae <FATFS_RdWrTest+0x92>
    }

    printf("# FatFs Read & Write Test %s!\r\n", memcmp(bufr, bufw, sizeof(bufw)) == 0 ? "Successfully" : "Failed");
 800338a:	f107 0110 	add.w	r1, r7, #16
 800338e:	1d3b      	adds	r3, r7, #4
 8003390:	220a      	movs	r2, #10
 8003392:	4618      	mov	r0, r3
 8003394:	f008 f87e 	bl	800b494 <memcmp>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <FATFS_RdWrTest+0x86>
 800339e:	4b0c      	ldr	r3, [pc, #48]	; (80033d0 <FATFS_RdWrTest+0xb4>)
 80033a0:	e000      	b.n	80033a4 <FATFS_RdWrTest+0x88>
 80033a2:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <FATFS_RdWrTest+0xb8>)
 80033a4:	4619      	mov	r1, r3
 80033a6:	480c      	ldr	r0, [pc, #48]	; (80033d8 <FATFS_RdWrTest+0xbc>)
 80033a8:	f008 f896 	bl	800b4d8 <iprintf>

    goto __exit;
 80033ac:	bf00      	nop

__exit:
    exf_close();
 80033ae:	f7ff ffab 	bl	8003308 <exf_close>
    return;
 80033b2:	bf00      	nop
}
 80033b4:	3720      	adds	r7, #32
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	0800c460 	.word	0x0800c460
 80033c0:	0800c4fc 	.word	0x0800c4fc
 80033c4:	0800c46c 	.word	0x0800c46c
 80033c8:	0800c48c 	.word	0x0800c48c
 80033cc:	0800c4ac 	.word	0x0800c4ac
 80033d0:	0800c4cc 	.word	0x0800c4cc
 80033d4:	0800c440 	.word	0x0800c440
 80033d8:	0800c4dc 	.word	0x0800c4dc

080033dc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80033dc:	b590      	push	{r4, r7, lr}
 80033de:	b085      	sub	sp, #20
 80033e0:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 80033e2:	f04f 0300 	mov.w	r3, #0
 80033e6:	f04f 0400 	mov.w	r4, #0
 80033ea:	e9c7 3400 	strd	r3, r4, [r7]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80033ee:	f001 fae7 	bl	80049c0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80033f2:	f000 f873 	bl	80034dc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80033f6:	f000 f9cf 	bl	8003798 <MX_GPIO_Init>
	MX_DMA_Init();
 80033fa:	f000 f9ad 	bl	8003758 <MX_DMA_Init>
	MX_SPI1_Init();
 80033fe:	f000 f94b 	bl	8003698 <MX_SPI1_Init>
	MX_UART4_Init();
 8003402:	f000 f97f 	bl	8003704 <MX_UART4_Init>
	MX_I2C1_Init();
 8003406:	f000 f8eb 	bl	80035e0 <MX_I2C1_Init>
	MX_I2S3_Init();
 800340a:	f000 f917 	bl	800363c <MX_I2S3_Init>
//		printf("## [Warining]: sd card not found !\r\n");
//	}

//	 SD

	CardSize = SD_GetSectorCount();
 800340e:	f000 fd22 	bl	8003e56 <SD_GetSectorCount>
 8003412:	4603      	mov	r3, r0
 8003414:	f04f 0400 	mov.w	r4, #0
 8003418:	e9c7 3400 	strd	r3, r4, [r7]

	// 
	CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 800341c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003420:	f04f 0300 	mov.w	r3, #0
 8003424:	f04f 0400 	mov.w	r4, #0
 8003428:	0254      	lsls	r4, r2, #9
 800342a:	ea44 54d1 	orr.w	r4, r4, r1, lsr #23
 800342e:	024b      	lsls	r3, r1, #9
 8003430:	f04f 0100 	mov.w	r1, #0
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	0d19      	lsrs	r1, r3, #20
 800343a:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
 800343e:	0d22      	lsrs	r2, r4, #20
 8003440:	e9c7 1200 	strd	r1, r2, [r7]

	// 
	printf("# SD Card Type:0x%02X\r\n", SD_Type);
 8003444:	4b1c      	ldr	r3, [pc, #112]	; (80034b8 <main+0xdc>)
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	4619      	mov	r1, r3
 800344a:	481c      	ldr	r0, [pc, #112]	; (80034bc <main+0xe0>)
 800344c:	f008 f844 	bl	800b4d8 <iprintf>
	printf("# SD Card Size:%luMB\r\n", (uint32_t) CardSize);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	4619      	mov	r1, r3
 8003454:	481a      	ldr	r0, [pc, #104]	; (80034c0 <main+0xe4>)
 8003456:	f008 f83f 	bl	800b4d8 <iprintf>
	HAL_Delay(1000);
 800345a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800345e:	f001 faf1 	bl	8004a44 <HAL_Delay>
//	{
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// 
//		HAL_Delay(1000);
//	}

	printf(
 8003462:	4818      	ldr	r0, [pc, #96]	; (80034c4 <main+0xe8>)
 8003464:	f008 f8ac 	bl	800b5c0 <puts>
			"\r\n\r\n####################### HAL Libary SD Card SPI FATFS Demo ################################\r\n");
	MX_FATFS_Init();
 8003468:	f7fd f94c 	bl	8000704 <MX_FATFS_Init>
	exf_mount();
 800346c:	f7ff feca 	bl	8003204 <exf_mount>
	exf_getfree();
 8003470:	f7ff fe94 	bl	800319c <exf_getfree>
	FATFS_RdWrTest();
 8003474:	f7ff ff52 	bl	800331c <FATFS_RdWrTest>
	xMutex = xSemaphoreCreateMutex();
 8003478:	2001      	movs	r0, #1
 800347a:	f005 fd36 	bl	8008eea <xQueueCreateMutex>
 800347e:	4602      	mov	r2, r0
 8003480:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <main+0xec>)
 8003482:	601a      	str	r2, [r3, #0]


//	xTaskCreate(Task1, "task1", 500, NULL, 1, NULL);
//	xTaskCreate(Task3, "task3", 500, NULL, 1, NULL);

	xTaskCreate(Task1, "task1", 500, NULL, 1, NULL);
 8003484:	2300      	movs	r3, #0
 8003486:	9301      	str	r3, [sp, #4]
 8003488:	2301      	movs	r3, #1
 800348a:	9300      	str	r3, [sp, #0]
 800348c:	2300      	movs	r3, #0
 800348e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003492:	490e      	ldr	r1, [pc, #56]	; (80034cc <main+0xf0>)
 8003494:	480e      	ldr	r0, [pc, #56]	; (80034d0 <main+0xf4>)
 8003496:	f006 fadf 	bl	8009a58 <xTaskCreate>
	xTaskCreate(Task2, "task2", 500, NULL, 1, NULL);
 800349a:	2300      	movs	r3, #0
 800349c:	9301      	str	r3, [sp, #4]
 800349e:	2301      	movs	r3, #1
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	2300      	movs	r3, #0
 80034a4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80034a8:	490a      	ldr	r1, [pc, #40]	; (80034d4 <main+0xf8>)
 80034aa:	480b      	ldr	r0, [pc, #44]	; (80034d8 <main+0xfc>)
 80034ac:	f006 fad4 	bl	8009a58 <xTaskCreate>

	vTaskStartScheduler();
 80034b0:	f006 fc44 	bl	8009d3c <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
 80034b4:	e7fe      	b.n	80034b4 <main+0xd8>
 80034b6:	bf00      	nop
 80034b8:	200000d0 	.word	0x200000d0
 80034bc:	0800c544 	.word	0x0800c544
 80034c0:	0800c55c 	.word	0x0800c55c
 80034c4:	0800c574 	.word	0x0800c574
 80034c8:	200144ec 	.word	0x200144ec
 80034cc:	0800c5d4 	.word	0x0800c5d4
 80034d0:	080038e9 	.word	0x080038e9
 80034d4:	0800c5dc 	.word	0x0800c5dc
 80034d8:	080039c1 	.word	0x080039c1

080034dc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b098      	sub	sp, #96	; 0x60
 80034e0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80034e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80034e6:	2230      	movs	r2, #48	; 0x30
 80034e8:	2100      	movs	r1, #0
 80034ea:	4618      	mov	r0, r3
 80034ec:	f007 ffec 	bl	800b4c8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80034f0:	f107 031c 	add.w	r3, r7, #28
 80034f4:	2200      	movs	r2, #0
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	605a      	str	r2, [r3, #4]
 80034fa:	609a      	str	r2, [r3, #8]
 80034fc:	60da      	str	r2, [r3, #12]
 80034fe:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8003500:	f107 030c 	add.w	r3, r7, #12
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	605a      	str	r2, [r3, #4]
 800350a:	609a      	str	r2, [r3, #8]
 800350c:	60da      	str	r2, [r3, #12]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800350e:	2300      	movs	r3, #0
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	4b31      	ldr	r3, [pc, #196]	; (80035d8 <SystemClock_Config+0xfc>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	4a30      	ldr	r2, [pc, #192]	; (80035d8 <SystemClock_Config+0xfc>)
 8003518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800351c:	6413      	str	r3, [r2, #64]	; 0x40
 800351e:	4b2e      	ldr	r3, [pc, #184]	; (80035d8 <SystemClock_Config+0xfc>)
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003526:	60bb      	str	r3, [r7, #8]
 8003528:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800352a:	2300      	movs	r3, #0
 800352c:	607b      	str	r3, [r7, #4]
 800352e:	4b2b      	ldr	r3, [pc, #172]	; (80035dc <SystemClock_Config+0x100>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a2a      	ldr	r2, [pc, #168]	; (80035dc <SystemClock_Config+0x100>)
 8003534:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003538:	6013      	str	r3, [r2, #0]
 800353a:	4b28      	ldr	r3, [pc, #160]	; (80035dc <SystemClock_Config+0x100>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003542:	607b      	str	r3, [r7, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003546:	2301      	movs	r3, #1
 8003548:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800354a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800354e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003550:	2302      	movs	r3, #2
 8003552:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003554:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003558:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800355a:	2308      	movs	r3, #8
 800355c:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 336;
 800355e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003562:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003564:	2302      	movs	r3, #2
 8003566:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8003568:	2304      	movs	r3, #4
 800356a:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800356c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003570:	4618      	mov	r0, r3
 8003572:	f002 fef7 	bl	8006364 <HAL_RCC_OscConfig>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <SystemClock_Config+0xa4>
		Error_Handler();
 800357c:	f000 fad0 	bl	8003b20 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003580:	230f      	movs	r3, #15
 8003582:	61fb      	str	r3, [r7, #28]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003584:	2302      	movs	r3, #2
 8003586:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003588:	2300      	movs	r3, #0
 800358a:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800358c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003590:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003592:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003596:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8003598:	f107 031c 	add.w	r3, r7, #28
 800359c:	2105      	movs	r1, #5
 800359e:	4618      	mov	r0, r3
 80035a0:	f003 f950 	bl	8006844 <HAL_RCC_ClockConfig>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <SystemClock_Config+0xd2>
		Error_Handler();
 80035aa:	f000 fab9 	bl	8003b20 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80035ae:	2301      	movs	r3, #1
 80035b0:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 80035b2:	f240 130f 	movw	r3, #271	; 0x10f
 80035b6:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 80035b8:	2306      	movs	r3, #6
 80035ba:	617b      	str	r3, [r7, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80035bc:	f107 030c 	add.w	r3, r7, #12
 80035c0:	4618      	mov	r0, r3
 80035c2:	f003 fb63 	bl	8006c8c <HAL_RCCEx_PeriphCLKConfig>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <SystemClock_Config+0xf4>
		Error_Handler();
 80035cc:	f000 faa8 	bl	8003b20 <Error_Handler>
	}
}
 80035d0:	bf00      	nop
 80035d2:	3760      	adds	r7, #96	; 0x60
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40023800 	.word	0x40023800
 80035dc:	40007000 	.word	0x40007000

080035e0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80035e4:	4b12      	ldr	r3, [pc, #72]	; (8003630 <MX_I2C1_Init+0x50>)
 80035e6:	4a13      	ldr	r2, [pc, #76]	; (8003634 <MX_I2C1_Init+0x54>)
 80035e8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80035ea:	4b11      	ldr	r3, [pc, #68]	; (8003630 <MX_I2C1_Init+0x50>)
 80035ec:	4a12      	ldr	r2, [pc, #72]	; (8003638 <MX_I2C1_Init+0x58>)
 80035ee:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80035f0:	4b0f      	ldr	r3, [pc, #60]	; (8003630 <MX_I2C1_Init+0x50>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80035f6:	4b0e      	ldr	r3, [pc, #56]	; (8003630 <MX_I2C1_Init+0x50>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80035fc:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <MX_I2C1_Init+0x50>)
 80035fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003602:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003604:	4b0a      	ldr	r3, [pc, #40]	; (8003630 <MX_I2C1_Init+0x50>)
 8003606:	2200      	movs	r2, #0
 8003608:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800360a:	4b09      	ldr	r3, [pc, #36]	; (8003630 <MX_I2C1_Init+0x50>)
 800360c:	2200      	movs	r2, #0
 800360e:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003610:	4b07      	ldr	r3, [pc, #28]	; (8003630 <MX_I2C1_Init+0x50>)
 8003612:	2200      	movs	r2, #0
 8003614:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003616:	4b06      	ldr	r3, [pc, #24]	; (8003630 <MX_I2C1_Init+0x50>)
 8003618:	2200      	movs	r2, #0
 800361a:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 800361c:	4804      	ldr	r0, [pc, #16]	; (8003630 <MX_I2C1_Init+0x50>)
 800361e:	f002 f8dd 	bl	80057dc <HAL_I2C_Init>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <MX_I2C1_Init+0x4c>
		Error_Handler();
 8003628:	f000 fa7a 	bl	8003b20 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800362c:	bf00      	nop
 800362e:	bd80      	pop	{r7, pc}
 8003630:	20014434 	.word	0x20014434
 8003634:	40005400 	.word	0x40005400
 8003638:	000186a0 	.word	0x000186a0

0800363c <MX_I2S3_Init>:
/**
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void) {
 800363c:	b580      	push	{r7, lr}
 800363e:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 8003640:	4b13      	ldr	r3, [pc, #76]	; (8003690 <MX_I2S3_Init+0x54>)
 8003642:	4a14      	ldr	r2, [pc, #80]	; (8003694 <MX_I2S3_Init+0x58>)
 8003644:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8003646:	4b12      	ldr	r3, [pc, #72]	; (8003690 <MX_I2S3_Init+0x54>)
 8003648:	f44f 7200 	mov.w	r2, #512	; 0x200
 800364c:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800364e:	4b10      	ldr	r3, [pc, #64]	; (8003690 <MX_I2S3_Init+0x54>)
 8003650:	2200      	movs	r2, #0
 8003652:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8003654:	4b0e      	ldr	r3, [pc, #56]	; (8003690 <MX_I2S3_Init+0x54>)
 8003656:	2200      	movs	r2, #0
 8003658:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800365a:	4b0d      	ldr	r3, [pc, #52]	; (8003690 <MX_I2S3_Init+0x54>)
 800365c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003660:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8003662:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <MX_I2S3_Init+0x54>)
 8003664:	f64a 4244 	movw	r2, #44100	; 0xac44
 8003668:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800366a:	4b09      	ldr	r3, [pc, #36]	; (8003690 <MX_I2S3_Init+0x54>)
 800366c:	2200      	movs	r2, #0
 800366e:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8003670:	4b07      	ldr	r3, [pc, #28]	; (8003690 <MX_I2S3_Init+0x54>)
 8003672:	2200      	movs	r2, #0
 8003674:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8003676:	4b06      	ldr	r3, [pc, #24]	; (8003690 <MX_I2S3_Init+0x54>)
 8003678:	2200      	movs	r2, #0
 800367a:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 800367c:	4804      	ldr	r0, [pc, #16]	; (8003690 <MX_I2S3_Init+0x54>)
 800367e:	f002 f9e5 	bl	8005a4c <HAL_I2S_Init>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <MX_I2S3_Init+0x50>
		Error_Handler();
 8003688:	f000 fa4a 	bl	8003b20 <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 800368c:	bf00      	nop
 800368e:	bd80      	pop	{r7, pc}
 8003690:	200144f0 	.word	0x200144f0
 8003694:	40003c00 	.word	0x40003c00

08003698 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
void MX_SPI1_Init(void) {
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 800369c:	4b17      	ldr	r3, [pc, #92]	; (80036fc <MX_SPI1_Init+0x64>)
 800369e:	4a18      	ldr	r2, [pc, #96]	; (8003700 <MX_SPI1_Init+0x68>)
 80036a0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80036a2:	4b16      	ldr	r3, [pc, #88]	; (80036fc <MX_SPI1_Init+0x64>)
 80036a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80036a8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80036aa:	4b14      	ldr	r3, [pc, #80]	; (80036fc <MX_SPI1_Init+0x64>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80036b0:	4b12      	ldr	r3, [pc, #72]	; (80036fc <MX_SPI1_Init+0x64>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80036b6:	4b11      	ldr	r3, [pc, #68]	; (80036fc <MX_SPI1_Init+0x64>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036bc:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <MX_SPI1_Init+0x64>)
 80036be:	2200      	movs	r2, #0
 80036c0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80036c2:	4b0e      	ldr	r3, [pc, #56]	; (80036fc <MX_SPI1_Init+0x64>)
 80036c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036c8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80036ca:	4b0c      	ldr	r3, [pc, #48]	; (80036fc <MX_SPI1_Init+0x64>)
 80036cc:	2208      	movs	r2, #8
 80036ce:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036d0:	4b0a      	ldr	r3, [pc, #40]	; (80036fc <MX_SPI1_Init+0x64>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036d6:	4b09      	ldr	r3, [pc, #36]	; (80036fc <MX_SPI1_Init+0x64>)
 80036d8:	2200      	movs	r2, #0
 80036da:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036dc:	4b07      	ldr	r3, [pc, #28]	; (80036fc <MX_SPI1_Init+0x64>)
 80036de:	2200      	movs	r2, #0
 80036e0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80036e2:	4b06      	ldr	r3, [pc, #24]	; (80036fc <MX_SPI1_Init+0x64>)
 80036e4:	220a      	movs	r2, #10
 80036e6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80036e8:	4804      	ldr	r0, [pc, #16]	; (80036fc <MX_SPI1_Init+0x64>)
 80036ea:	f003 fc0d 	bl	8006f08 <HAL_SPI_Init>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <MX_SPI1_Init+0x60>
		Error_Handler();
 80036f4:	f000 fa14 	bl	8003b20 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80036f8:	bf00      	nop
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20013f5c 	.word	0x20013f5c
 8003700:	40013000 	.word	0x40013000

08003704 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8003708:	4b11      	ldr	r3, [pc, #68]	; (8003750 <MX_UART4_Init+0x4c>)
 800370a:	4a12      	ldr	r2, [pc, #72]	; (8003754 <MX_UART4_Init+0x50>)
 800370c:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 800370e:	4b10      	ldr	r3, [pc, #64]	; (8003750 <MX_UART4_Init+0x4c>)
 8003710:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003714:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003716:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <MX_UART4_Init+0x4c>)
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 800371c:	4b0c      	ldr	r3, [pc, #48]	; (8003750 <MX_UART4_Init+0x4c>)
 800371e:	2200      	movs	r2, #0
 8003720:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8003722:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <MX_UART4_Init+0x4c>)
 8003724:	2200      	movs	r2, #0
 8003726:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8003728:	4b09      	ldr	r3, [pc, #36]	; (8003750 <MX_UART4_Init+0x4c>)
 800372a:	220c      	movs	r2, #12
 800372c:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800372e:	4b08      	ldr	r3, [pc, #32]	; (8003750 <MX_UART4_Init+0x4c>)
 8003730:	2200      	movs	r2, #0
 8003732:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003734:	4b06      	ldr	r3, [pc, #24]	; (8003750 <MX_UART4_Init+0x4c>)
 8003736:	2200      	movs	r2, #0
 8003738:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 800373a:	4805      	ldr	r0, [pc, #20]	; (8003750 <MX_UART4_Init+0x4c>)
 800373c:	f004 fb9e 	bl	8007e7c <HAL_UART_Init>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <MX_UART4_Init+0x46>
		Error_Handler();
 8003746:	f000 f9eb 	bl	8003b20 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 800374a:	bf00      	nop
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	20013f18 	.word	0x20013f18
 8003754:	40004c00 	.word	0x40004c00

08003758 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800375e:	2300      	movs	r3, #0
 8003760:	607b      	str	r3, [r7, #4]
 8003762:	4b0c      	ldr	r3, [pc, #48]	; (8003794 <MX_DMA_Init+0x3c>)
 8003764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003766:	4a0b      	ldr	r2, [pc, #44]	; (8003794 <MX_DMA_Init+0x3c>)
 8003768:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800376c:	6313      	str	r3, [r2, #48]	; 0x30
 800376e:	4b09      	ldr	r3, [pc, #36]	; (8003794 <MX_DMA_Init+0x3c>)
 8003770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003772:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003776:	607b      	str	r3, [r7, #4]
 8003778:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800377a:	2200      	movs	r2, #0
 800377c:	2100      	movs	r1, #0
 800377e:	2010      	movs	r0, #16
 8003780:	f001 fa3a 	bl	8004bf8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003784:	2010      	movs	r0, #16
 8003786:	f001 fa53 	bl	8004c30 <HAL_NVIC_EnableIRQ>

}
 800378a:	bf00      	nop
 800378c:	3708      	adds	r7, #8
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	40023800 	.word	0x40023800

08003798 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003798:	b580      	push	{r7, lr}
 800379a:	b08c      	sub	sp, #48	; 0x30
 800379c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800379e:	f107 031c 	add.w	r3, r7, #28
 80037a2:	2200      	movs	r2, #0
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	605a      	str	r2, [r3, #4]
 80037a8:	609a      	str	r2, [r3, #8]
 80037aa:	60da      	str	r2, [r3, #12]
 80037ac:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80037ae:	2300      	movs	r3, #0
 80037b0:	61bb      	str	r3, [r7, #24]
 80037b2:	4b49      	ldr	r3, [pc, #292]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b6:	4a48      	ldr	r2, [pc, #288]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037b8:	f043 0310 	orr.w	r3, r3, #16
 80037bc:	6313      	str	r3, [r2, #48]	; 0x30
 80037be:	4b46      	ldr	r3, [pc, #280]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	f003 0310 	and.w	r3, r3, #16
 80037c6:	61bb      	str	r3, [r7, #24]
 80037c8:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
 80037ce:	4b42      	ldr	r3, [pc, #264]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d2:	4a41      	ldr	r2, [pc, #260]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037d8:	6313      	str	r3, [r2, #48]	; 0x30
 80037da:	4b3f      	ldr	r3, [pc, #252]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80037e6:	2300      	movs	r3, #0
 80037e8:	613b      	str	r3, [r7, #16]
 80037ea:	4b3b      	ldr	r3, [pc, #236]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ee:	4a3a      	ldr	r2, [pc, #232]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	6313      	str	r3, [r2, #48]	; 0x30
 80037f6:	4b38      	ldr	r3, [pc, #224]	; (80038d8 <MX_GPIO_Init+0x140>)
 80037f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	613b      	str	r3, [r7, #16]
 8003800:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	60fb      	str	r3, [r7, #12]
 8003806:	4b34      	ldr	r3, [pc, #208]	; (80038d8 <MX_GPIO_Init+0x140>)
 8003808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380a:	4a33      	ldr	r2, [pc, #204]	; (80038d8 <MX_GPIO_Init+0x140>)
 800380c:	f043 0308 	orr.w	r3, r3, #8
 8003810:	6313      	str	r3, [r2, #48]	; 0x30
 8003812:	4b31      	ldr	r3, [pc, #196]	; (80038d8 <MX_GPIO_Init+0x140>)
 8003814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003816:	f003 0308 	and.w	r3, r3, #8
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800381e:	2300      	movs	r3, #0
 8003820:	60bb      	str	r3, [r7, #8]
 8003822:	4b2d      	ldr	r3, [pc, #180]	; (80038d8 <MX_GPIO_Init+0x140>)
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	4a2c      	ldr	r2, [pc, #176]	; (80038d8 <MX_GPIO_Init+0x140>)
 8003828:	f043 0304 	orr.w	r3, r3, #4
 800382c:	6313      	str	r3, [r2, #48]	; 0x30
 800382e:	4b2a      	ldr	r3, [pc, #168]	; (80038d8 <MX_GPIO_Init+0x140>)
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	f003 0304 	and.w	r3, r3, #4
 8003836:	60bb      	str	r3, [r7, #8]
 8003838:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800383a:	2300      	movs	r3, #0
 800383c:	607b      	str	r3, [r7, #4]
 800383e:	4b26      	ldr	r3, [pc, #152]	; (80038d8 <MX_GPIO_Init+0x140>)
 8003840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003842:	4a25      	ldr	r2, [pc, #148]	; (80038d8 <MX_GPIO_Init+0x140>)
 8003844:	f043 0302 	orr.w	r3, r3, #2
 8003848:	6313      	str	r3, [r2, #48]	; 0x30
 800384a:	4b23      	ldr	r3, [pc, #140]	; (80038d8 <MX_GPIO_Init+0x140>)
 800384c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	607b      	str	r3, [r7, #4]
 8003854:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8003856:	2200      	movs	r2, #0
 8003858:	2110      	movs	r1, #16
 800385a:	4820      	ldr	r0, [pc, #128]	; (80038dc <MX_GPIO_Init+0x144>)
 800385c:	f001 ff72 	bl	8005744 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14,
 8003860:	2200      	movs	r2, #0
 8003862:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8003866:	481e      	ldr	r0, [pc, #120]	; (80038e0 <MX_GPIO_Init+0x148>)
 8003868:	f001 ff6c 	bl	8005744 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : PE4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800386c:	2310      	movs	r3, #16
 800386e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003870:	2301      	movs	r3, #1
 8003872:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003874:	2300      	movs	r3, #0
 8003876:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003878:	2300      	movs	r3, #0
 800387a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800387c:	f107 031c 	add.w	r3, r7, #28
 8003880:	4619      	mov	r1, r3
 8003882:	4816      	ldr	r0, [pc, #88]	; (80038dc <MX_GPIO_Init+0x144>)
 8003884:	f001 fcca 	bl	800521c <HAL_GPIO_Init>

	/*Configure GPIO pins : PD12 PD13 PD14 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14;
 8003888:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800388c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800388e:	2301      	movs	r3, #1
 8003890:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003892:	2300      	movs	r3, #0
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003896:	2300      	movs	r3, #0
 8003898:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800389a:	f107 031c 	add.w	r3, r7, #28
 800389e:	4619      	mov	r1, r3
 80038a0:	480f      	ldr	r0, [pc, #60]	; (80038e0 <MX_GPIO_Init+0x148>)
 80038a2:	f001 fcbb 	bl	800521c <HAL_GPIO_Init>

	/*Configure GPIO pin : PE0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80038a6:	2301      	movs	r3, #1
 80038a8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80038aa:	4b0e      	ldr	r3, [pc, #56]	; (80038e4 <MX_GPIO_Init+0x14c>)
 80038ac:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ae:	2300      	movs	r3, #0
 80038b0:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038b2:	f107 031c 	add.w	r3, r7, #28
 80038b6:	4619      	mov	r1, r3
 80038b8:	4808      	ldr	r0, [pc, #32]	; (80038dc <MX_GPIO_Init+0x144>)
 80038ba:	f001 fcaf 	bl	800521c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 80038be:	2200      	movs	r2, #0
 80038c0:	210f      	movs	r1, #15
 80038c2:	2006      	movs	r0, #6
 80038c4:	f001 f998 	bl	8004bf8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80038c8:	2006      	movs	r0, #6
 80038ca:	f001 f9b1 	bl	8004c30 <HAL_NVIC_EnableIRQ>

}
 80038ce:	bf00      	nop
 80038d0:	3730      	adds	r7, #48	; 0x30
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	40023800 	.word	0x40023800
 80038dc:	40021000 	.word	0x40021000
 80038e0:	40020c00 	.word	0x40020c00
 80038e4:	10110000 	.word	0x10110000

080038e8 <Task1>:

/* USER CODE BEGIN 4 */
void Task1(void *pvParameters) {
 80038e8:	b580      	push	{r7, lr}
 80038ea:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	1d3b      	adds	r3, r7, #4
 80038f2:	6018      	str	r0, [r3, #0]
	uint8_t count=0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f

	for (;;) {
		xSemaphoreTake(xMutex, portMAX_DELAY);
 80038fa:	4b2b      	ldr	r3, [pc, #172]	; (80039a8 <Task1+0xc0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003902:	4618      	mov	r0, r3
 8003904:	f005 fe1c 	bl	8009540 <xQueueSemaphoreTake>
		FIL test;
		if (f_open(&test, "TEST.TXT", FA_WRITE) != 0) {
 8003908:	f107 030c 	add.w	r3, r7, #12
 800390c:	2202      	movs	r2, #2
 800390e:	4927      	ldr	r1, [pc, #156]	; (80039ac <Task1+0xc4>)
 8003910:	4618      	mov	r0, r3
 8003912:	f7fe fbf9 	bl	8002108 <f_open>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d003      	beq.n	8003924 <Task1+0x3c>
			printf("open file err in task1\r\n");
 800391c:	4824      	ldr	r0, [pc, #144]	; (80039b0 <Task1+0xc8>)
 800391e:	f007 fe4f 	bl	800b5c0 <puts>
 8003922:	e002      	b.n	800392a <Task1+0x42>
		} else {
			printf("file open ok in task1\r\n");
 8003924:	4823      	ldr	r0, [pc, #140]	; (80039b4 <Task1+0xcc>)
 8003926:	f007 fe4b 	bl	800b5c0 <puts>
		}

		char buff[13];
		memset(buff, 0, 13);
 800392a:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800392e:	220d      	movs	r2, #13
 8003930:	2100      	movs	r1, #0
 8003932:	4618      	mov	r0, r3
 8003934:	f007 fdc8 	bl	800b4c8 <memset>
		if(count%2){
 8003938:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d009      	beq.n	800395a <Task1+0x72>
			sprintf(buff, "%s", "DataWriteT");
 8003946:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800394a:	4a1b      	ldr	r2, [pc, #108]	; (80039b8 <Task1+0xd0>)
 800394c:	ca07      	ldmia	r2, {r0, r1, r2}
 800394e:	c303      	stmia	r3!, {r0, r1}
 8003950:	801a      	strh	r2, [r3, #0]
 8003952:	3302      	adds	r3, #2
 8003954:	0c12      	lsrs	r2, r2, #16
 8003956:	701a      	strb	r2, [r3, #0]
 8003958:	e008      	b.n	800396c <Task1+0x84>
		}else{
			sprintf(buff, "%s", "DataWriteF");
 800395a:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800395e:	4a17      	ldr	r2, [pc, #92]	; (80039bc <Task1+0xd4>)
 8003960:	ca07      	ldmia	r2, {r0, r1, r2}
 8003962:	c303      	stmia	r3!, {r0, r1}
 8003964:	801a      	strh	r2, [r3, #0]
 8003966:	3302      	adds	r3, #2
 8003968:	0c12      	lsrs	r2, r2, #16
 800396a:	701a      	strb	r2, [r3, #0]
		}


		UINT byteswrite;
		f_write(&test, buff, 12, &byteswrite);
 800396c:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8003970:	f507 7110 	add.w	r1, r7, #576	; 0x240
 8003974:	f107 000c 	add.w	r0, r7, #12
 8003978:	220c      	movs	r2, #12
 800397a:	f7fe fec4 	bl	8002706 <f_write>
//		printf("data write is %s in task 1\r\n", buff);
//		printf("bytes write is %d in task 1\r\n", byteswrite);
		f_close(&test);
 800397e:	f107 030c 	add.w	r3, r7, #12
 8003982:	4618      	mov	r0, r3
 8003984:	f7ff f8b4 	bl	8002af0 <f_close>
		count++;
 8003988:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800398c:	3301      	adds	r3, #1
 800398e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		xSemaphoreGive(xMutex);
 8003992:	4b05      	ldr	r3, [pc, #20]	; (80039a8 <Task1+0xc0>)
 8003994:	6818      	ldr	r0, [r3, #0]
 8003996:	2300      	movs	r3, #0
 8003998:	2200      	movs	r2, #0
 800399a:	2100      	movs	r1, #0
 800399c:	f005 fabe 	bl	8008f1c <xQueueGenericSend>
		vTaskDelay(1);
 80039a0:	2001      	movs	r0, #1
 80039a2:	f006 f997 	bl	8009cd4 <vTaskDelay>
	for (;;) {
 80039a6:	e7a8      	b.n	80038fa <Task1+0x12>
 80039a8:	200144ec 	.word	0x200144ec
 80039ac:	0800c5e4 	.word	0x0800c5e4
 80039b0:	0800c5f0 	.word	0x0800c5f0
 80039b4:	0800c608 	.word	0x0800c608
 80039b8:	0800c620 	.word	0x0800c620
 80039bc:	0800c62c 	.word	0x0800c62c

080039c0 <Task2>:
	}

}

void Task2(void *pvParameters) {
 80039c0:	b580      	push	{r7, lr}
 80039c2:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	1d3b      	adds	r3, r7, #4
 80039ca:	6018      	str	r0, [r3, #0]

	while (1) {

		xSemaphoreTake(xMutex, portMAX_DELAY);
 80039cc:	4b1e      	ldr	r3, [pc, #120]	; (8003a48 <Task2+0x88>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80039d4:	4618      	mov	r0, r3
 80039d6:	f005 fdb3 	bl	8009540 <xQueueSemaphoreTake>
		FIL test_1;
		if (f_open(&test_1, "TEST.TXT", FA_READ) != 0) {
 80039da:	f107 0308 	add.w	r3, r7, #8
 80039de:	2201      	movs	r2, #1
 80039e0:	491a      	ldr	r1, [pc, #104]	; (8003a4c <Task2+0x8c>)
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7fe fb90 	bl	8002108 <f_open>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <Task2+0x36>
			printf("open file err in task2\r\n");
 80039ee:	4818      	ldr	r0, [pc, #96]	; (8003a50 <Task2+0x90>)
 80039f0:	f007 fde6 	bl	800b5c0 <puts>
 80039f4:	e002      	b.n	80039fc <Task2+0x3c>
		} else {
			printf("file open ok in task2\r\n");
 80039f6:	4817      	ldr	r0, [pc, #92]	; (8003a54 <Task2+0x94>)
 80039f8:	f007 fde2 	bl	800b5c0 <puts>
		}

		char buff[11];
		memset(buff, 0, 11);
 80039fc:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8003a00:	220b      	movs	r2, #11
 8003a02:	2100      	movs	r1, #0
 8003a04:	4618      	mov	r0, r3
 8003a06:	f007 fd5f 	bl	800b4c8 <memset>
		UINT bytesread;
		f_read(&test_1, buff, 11, &bytesread);
 8003a0a:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8003a0e:	f507 710f 	add.w	r1, r7, #572	; 0x23c
 8003a12:	f107 0008 	add.w	r0, r7, #8
 8003a16:	220b      	movs	r2, #11
 8003a18:	f7fe fd36 	bl	8002488 <f_read>

		printf("data read is %s in task 2\r\n", buff);
 8003a1c:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8003a20:	4619      	mov	r1, r3
 8003a22:	480d      	ldr	r0, [pc, #52]	; (8003a58 <Task2+0x98>)
 8003a24:	f007 fd58 	bl	800b4d8 <iprintf>
//		printf("bytes read is %d in task 2\r\n", bytesread);
		f_close(&test_1);
 8003a28:	f107 0308 	add.w	r3, r7, #8
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff f85f 	bl	8002af0 <f_close>
		xSemaphoreGive(xMutex);
 8003a32:	4b05      	ldr	r3, [pc, #20]	; (8003a48 <Task2+0x88>)
 8003a34:	6818      	ldr	r0, [r3, #0]
 8003a36:	2300      	movs	r3, #0
 8003a38:	2200      	movs	r2, #0
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	f005 fa6e 	bl	8008f1c <xQueueGenericSend>
		vTaskDelay(1);
 8003a40:	2001      	movs	r0, #1
 8003a42:	f006 f947 	bl	8009cd4 <vTaskDelay>
	while (1) {
 8003a46:	e7c1      	b.n	80039cc <Task2+0xc>
 8003a48:	200144ec 	.word	0x200144ec
 8003a4c:	0800c5e4 	.word	0x0800c5e4
 8003a50:	0800c638 	.word	0x0800c638
 8003a54:	0800c650 	.word	0x0800c650
 8003a58:	0800c668 	.word	0x0800c668

08003a5c <HAL_GPIO_EXTI_Callback>:
//		HAL_SPI_Transmit(&hspi1,data,1,10);
//		HAL_SPI_Transmit(&hspi1,ads,1,10);
//		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	if (GPIO_Pin == GPIO_PIN_0) {
 8003a66:	88fb      	ldrh	r3, [r7, #6]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d137      	bne.n	8003adc <HAL_GPIO_EXTI_Callback+0x80>
		xHigherPriorityTaskWoken = pdFALSE;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	60fb      	str	r3, [r7, #12]
		if (flag == pdTRUE) {
 8003a70:	4b1c      	ldr	r3, [pc, #112]	; (8003ae4 <HAL_GPIO_EXTI_Callback+0x88>)
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d107      	bne.n	8003a88 <HAL_GPIO_EXTI_Callback+0x2c>
			xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
 8003a78:	4b1b      	ldr	r3, [pc, #108]	; (8003ae8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f107 020c 	add.w	r2, r7, #12
 8003a80:	4611      	mov	r1, r2
 8003a82:	4618      	mov	r0, r3
 8003a84:	f005 fbe9 	bl	800925a <xQueueGiveFromISR>
		} else {
			//do nothing
		}

		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8003a88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a8c:	4817      	ldr	r0, [pc, #92]	; (8003aec <HAL_GPIO_EXTI_Callback+0x90>)
 8003a8e:	f001 fe72 	bl	8005776 <HAL_GPIO_TogglePin>
		uint8_t data_1 = 0x5f | 0x80;
 8003a92:	23df      	movs	r3, #223	; 0xdf
 8003a94:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8003a96:	2200      	movs	r2, #0
 8003a98:	2108      	movs	r1, #8
 8003a9a:	4815      	ldr	r0, [pc, #84]	; (8003af0 <HAL_GPIO_EXTI_Callback+0x94>)
 8003a9c:	f001 fe52 	bl	8005744 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &data_1, 1, 10);
 8003aa0:	f107 010b 	add.w	r1, r7, #11
 8003aa4:	230a      	movs	r3, #10
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	4812      	ldr	r0, [pc, #72]	; (8003af4 <HAL_GPIO_EXTI_Callback+0x98>)
 8003aaa:	f003 fab9 	bl	8007020 <HAL_SPI_Transmit>
		////	HAL_Delay(10);
		HAL_SPI_Receive(&hspi1, &data_1, 1, 10);
 8003aae:	f107 010b 	add.w	r1, r7, #11
 8003ab2:	230a      	movs	r3, #10
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	480f      	ldr	r0, [pc, #60]	; (8003af4 <HAL_GPIO_EXTI_Callback+0x98>)
 8003ab8:	f003 fbe6 	bl	8007288 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8003abc:	2201      	movs	r2, #1
 8003abe:	2108      	movs	r1, #8
 8003ac0:	480b      	ldr	r0, [pc, #44]	; (8003af0 <HAL_GPIO_EXTI_Callback+0x94>)
 8003ac2:	f001 fe3f 	bl	8005744 <HAL_GPIO_WritePin>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d007      	beq.n	8003adc <HAL_GPIO_EXTI_Callback+0x80>
 8003acc:	4b0a      	ldr	r3, [pc, #40]	; (8003af8 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	f3bf 8f4f 	dsb	sy
 8003ad8:	f3bf 8f6f 	isb	sy
	}

}
 8003adc:	bf00      	nop
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	20000000 	.word	0x20000000
 8003ae8:	20014488 	.word	0x20014488
 8003aec:	40020c00 	.word	0x40020c00
 8003af0:	40021000 	.word	0x40021000
 8003af4:	20013f5c 	.word	0x20013f5c
 8003af8:	e000ed04 	.word	0xe000ed04

08003afc <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a04      	ldr	r2, [pc, #16]	; (8003b1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d101      	bne.n	8003b12 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8003b0e:	f000 ff79 	bl	8004a04 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8003b12:	bf00      	nop
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	40001000 	.word	0x40001000

08003b20 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b24:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003b26:	e7fe      	b.n	8003b26 <Error_Handler+0x6>

08003b28 <SPI1_Error>:

///////////////////////////////////////////////////////  //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 8003b2c:	4b0b      	ldr	r3, [pc, #44]	; (8003b5c <SPI1_Error+0x34>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	4b0a      	ldr	r3, [pc, #40]	; (8003b5c <SPI1_Error+0x34>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b3a:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 8003b3c:	4807      	ldr	r0, [pc, #28]	; (8003b5c <SPI1_Error+0x34>)
 8003b3e:	f003 fa47 	bl	8006fd0 <HAL_SPI_DeInit>
    MX_SPI1_Init();
 8003b42:	f7ff fda9 	bl	8003698 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8003b46:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <SPI1_Error+0x34>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	4b03      	ldr	r3, [pc, #12]	; (8003b5c <SPI1_Error+0x34>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b54:	601a      	str	r2, [r3, #0]
}
 8003b56:	bf00      	nop
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20013f5c 	.word	0x20013f5c

08003b60 <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af02      	add	r7, sp, #8
 8003b66:	4603      	mov	r3, r0
 8003b68:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 8003b6e:	f107 020f 	add.w	r2, r7, #15
 8003b72:	1df9      	adds	r1, r7, #7
 8003b74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	4806      	ldr	r0, [pc, #24]	; (8003b98 <SPI1_ReadWriteByte+0x38>)
 8003b7e:	f003 fc8c 	bl	800749a <HAL_SPI_TransmitReceive>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d001      	beq.n	8003b8c <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8003b88:	f7ff ffce 	bl	8003b28 <SPI1_Error>
    }
    return RxData;
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	20013f5c 	.word	0x20013f5c

08003b9c <SD_SPI_ReadWriteByte>:
 * SDSPI
 * @param  TxData 
 * @return        SPI
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff ffd9 	bl	8003b60 <SPI1_ReadWriteByte>
 8003bae:	4603      	mov	r3, r0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3708      	adds	r7, #8
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <SD_SPI_Init>:

/// SPI
void SD_SPI_Init(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 8003bbc:	f7ff fd6c 	bl	8003698 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8003bc0:	4b08      	ldr	r3, [pc, #32]	; (8003be4 <SD_SPI_Init+0x2c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4b07      	ldr	r3, [pc, #28]	; (8003be4 <SD_SPI_Init+0x2c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bce:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 8003bd0:	20ff      	movs	r0, #255	; 0xff
 8003bd2:	f7ff ffe3 	bl	8003b9c <SD_SPI_ReadWriteByte>
    SD_CS_H();
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	2110      	movs	r1, #16
 8003bda:	4803      	ldr	r0, [pc, #12]	; (8003be8 <SD_SPI_Init+0x30>)
 8003bdc:	f001 fdb2 	bl	8005744 <HAL_GPIO_WritePin>
}
 8003be0:	bf00      	nop
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	20013f5c 	.word	0x20013f5c
 8003be8:	40021000 	.word	0x40021000

08003bec <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI   /////////////////////////////////////////////////////////////

//,SPI
void SD_DisSelect(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
    SD_CS_H();
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	2110      	movs	r1, #16
 8003bf4:	4803      	ldr	r0, [pc, #12]	; (8003c04 <SD_DisSelect+0x18>)
 8003bf6:	f001 fda5 	bl	8005744 <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//8
 8003bfa:	20ff      	movs	r0, #255	; 0xff
 8003bfc:	f7ff ffce 	bl	8003b9c <SD_SPI_ReadWriteByte>
}
 8003c00:	bf00      	nop
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40021000 	.word	0x40021000

08003c08 <SD_Select>:
/**
 * SD
 * @return  0  1
 */
uint8_t SD_Select(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
    SD_CS_L();
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2110      	movs	r1, #16
 8003c10:	4807      	ldr	r0, [pc, #28]	; (8003c30 <SD_Select+0x28>)
 8003c12:	f001 fd97 	bl	8005744 <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //
 8003c16:	f000 f80d 	bl	8003c34 <SD_WaitReady>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d101      	bne.n	8003c24 <SD_Select+0x1c>
 8003c20:	2300      	movs	r3, #0
 8003c22:	e002      	b.n	8003c2a <SD_Select+0x22>
    SD_DisSelect();
 8003c24:	f7ff ffe2 	bl	8003bec <SD_DisSelect>
    return 1;//
 8003c28:	2301      	movs	r3, #1
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40021000 	.word	0x40021000

08003c34 <SD_WaitReady>:
/**
 * SD
 * @return  0  other
 */
uint8_t SD_WaitReady(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 8003c3e:	20ff      	movs	r0, #255	; 0xff
 8003c40:	f7ff ffac 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2bff      	cmp	r3, #255	; 0xff
 8003c48:	d101      	bne.n	8003c4e <SD_WaitReady+0x1a>
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	e007      	b.n	8003c5e <SD_WaitReady+0x2a>
        t++;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3301      	adds	r3, #1
 8003c52:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a04      	ldr	r2, [pc, #16]	; (8003c68 <SD_WaitReady+0x34>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d9f0      	bls.n	8003c3e <SD_WaitReady+0xa>
    return 1;
 8003c5c:	2301      	movs	r3, #1
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	00fffffe 	.word	0x00fffffe

08003c6c <SD_GetResponse>:
 * SD
 * @param  Response 
 * @return          0  other
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	4603      	mov	r3, r0
 8003c74:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //
 8003c76:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003c7a:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //
 8003c7c:	e002      	b.n	8003c84 <SD_GetResponse+0x18>
 8003c7e:	89fb      	ldrh	r3, [r7, #14]
 8003c80:	3b01      	subs	r3, #1
 8003c82:	81fb      	strh	r3, [r7, #14]
 8003c84:	20ff      	movs	r0, #255	; 0xff
 8003c86:	f7ff ff89 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d002      	beq.n	8003c9a <SD_GetResponse+0x2e>
 8003c94:	89fb      	ldrh	r3, [r7, #14]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1f1      	bne.n	8003c7e <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //
 8003c9a:	89fb      	ldrh	r3, [r7, #14]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d101      	bne.n	8003ca4 <SD_GetResponse+0x38>
 8003ca0:	23ff      	movs	r3, #255	; 0xff
 8003ca2:	e000      	b.n	8003ca6 <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <SD_RecvData>:
 * @param  buf 
 * @param  len 
 * @return     0  other
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //SD0xFE
 8003cba:	20fe      	movs	r0, #254	; 0xfe
 8003cbc:	f7ff ffd6 	bl	8003c6c <SD_GetResponse>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00b      	beq.n	8003cde <SD_RecvData+0x30>
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e015      	b.n	8003cf6 <SD_RecvData+0x48>
    while (len--) //
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 8003cca:	20ff      	movs	r0, #255	; 0xff
 8003ccc:	f7ff ff66 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	701a      	strb	r2, [r3, #0]
        buf++;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	607b      	str	r3, [r7, #4]
    while (len--) //
 8003cde:	887b      	ldrh	r3, [r7, #2]
 8003ce0:	1e5a      	subs	r2, r3, #1
 8003ce2:	807a      	strh	r2, [r7, #2]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1f0      	bne.n	8003cca <SD_RecvData+0x1c>
    }
    //2CRCdummy CRC
    SD_SPI_ReadWriteByte(0xFF);
 8003ce8:	20ff      	movs	r0, #255	; 0xff
 8003cea:	f7ff ff57 	bl	8003b9c <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 8003cee:	20ff      	movs	r0, #255	; 0xff
 8003cf0:	f7ff ff54 	bl	8003b9c <SD_SPI_ReadWriteByte>
    return 0;//
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <SD_SendBlock>:
 * @param  buf size=512
 * @param  cmd 
 * @return     0  other
 */
uint8_t SD_SendBlock(uint8_t*buf, uint8_t cmd)
{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b084      	sub	sp, #16
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
 8003d06:	460b      	mov	r3, r1
 8003d08:	70fb      	strb	r3, [r7, #3]
    uint16_t t;
    if (SD_WaitReady())return 1; //
 8003d0a:	f7ff ff93 	bl	8003c34 <SD_WaitReady>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <SD_SendBlock+0x1a>
 8003d14:	2301      	movs	r3, #1
 8003d16:	e02a      	b.n	8003d6e <SD_SendBlock+0x70>
    SD_SPI_ReadWriteByte(cmd);
 8003d18:	78fb      	ldrb	r3, [r7, #3]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7ff ff3e 	bl	8003b9c <SD_SPI_ReadWriteByte>
    if (cmd != 0XFD) //
 8003d20:	78fb      	ldrb	r3, [r7, #3]
 8003d22:	2bfd      	cmp	r3, #253	; 0xfd
 8003d24:	d022      	beq.n	8003d6c <SD_SendBlock+0x6e>
    {
        for (t = 0; t < 512; t++)SD_SPI_ReadWriteByte(buf[t]); //,
 8003d26:	2300      	movs	r3, #0
 8003d28:	81fb      	strh	r3, [r7, #14]
 8003d2a:	e009      	b.n	8003d40 <SD_SendBlock+0x42>
 8003d2c:	89fb      	ldrh	r3, [r7, #14]
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	4413      	add	r3, r2
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff ff31 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003d3a:	89fb      	ldrh	r3, [r7, #14]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	81fb      	strh	r3, [r7, #14]
 8003d40:	89fb      	ldrh	r3, [r7, #14]
 8003d42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d46:	d3f1      	bcc.n	8003d2c <SD_SendBlock+0x2e>
        SD_SPI_ReadWriteByte(0xFF);//crc
 8003d48:	20ff      	movs	r0, #255	; 0xff
 8003d4a:	f7ff ff27 	bl	8003b9c <SD_SPI_ReadWriteByte>
        SD_SPI_ReadWriteByte(0xFF);
 8003d4e:	20ff      	movs	r0, #255	; 0xff
 8003d50:	f7ff ff24 	bl	8003b9c <SD_SPI_ReadWriteByte>
        t = SD_SPI_ReadWriteByte(0xFF); //
 8003d54:	20ff      	movs	r0, #255	; 0xff
 8003d56:	f7ff ff21 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	81fb      	strh	r3, [r7, #14]
        if ((t & 0x1F) != 0x05)return 2; //
 8003d5e:	89fb      	ldrh	r3, [r7, #14]
 8003d60:	f003 031f 	and.w	r3, r3, #31
 8003d64:	2b05      	cmp	r3, #5
 8003d66:	d001      	beq.n	8003d6c <SD_SendBlock+0x6e>
 8003d68:	2302      	movs	r3, #2
 8003d6a:	e000      	b.n	8003d6e <SD_SendBlock+0x70>
    }
    return 0;//
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <SD_SendCmd>:
 * @param  arg 
 * @param  crc crc
 * @return     SD
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b084      	sub	sp, #16
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	6039      	str	r1, [r7, #0]
 8003d80:	71fb      	strb	r3, [r7, #7]
 8003d82:	4613      	mov	r3, r2
 8003d84:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 8003d86:	2300      	movs	r3, #0
 8003d88:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//
 8003d8a:	f7ff ff2f 	bl	8003bec <SD_DisSelect>
    if (SD_Select())return 0XFF; //
 8003d8e:	f7ff ff3b 	bl	8003c08 <SD_Select>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <SD_SendCmd+0x26>
 8003d98:	23ff      	movs	r3, #255	; 0xff
 8003d9a:	e038      	b.n	8003e0e <SD_SendCmd+0x98>
    //
    SD_SPI_ReadWriteByte(cmd | 0x40);//
 8003d9c:	79fb      	ldrb	r3, [r7, #7]
 8003d9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7ff fef9 	bl	8003b9c <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	0e1b      	lsrs	r3, r3, #24
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7ff fef3 	bl	8003b9c <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	0c1b      	lsrs	r3, r3, #16
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff feed 	bl	8003b9c <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	0a1b      	lsrs	r3, r3, #8
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f7ff fee7 	bl	8003b9c <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff fee2 	bl	8003b9c <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 8003dd8:	79bb      	ldrb	r3, [r7, #6]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7ff fede 	bl	8003b9c <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 8003de0:	79fb      	ldrb	r3, [r7, #7]
 8003de2:	2b0c      	cmp	r3, #12
 8003de4:	d102      	bne.n	8003dec <SD_SendCmd+0x76>
 8003de6:	20ff      	movs	r0, #255	; 0xff
 8003de8:	f7ff fed8 	bl	8003b9c <SD_SPI_ReadWriteByte>
    //
    Retry = 0X1F;
 8003dec:	231f      	movs	r3, #31
 8003dee:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 8003df0:	20ff      	movs	r0, #255	; 0xff
 8003df2:	f7ff fed3 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003df6:	4603      	mov	r3, r0
 8003df8:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 8003dfa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	da04      	bge.n	8003e0c <SD_SendCmd+0x96>
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	1e5a      	subs	r2, r3, #1
 8003e06:	73fa      	strb	r2, [r7, #15]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1f1      	bne.n	8003df0 <SD_SendCmd+0x7a>
    //
    return r1;
 8003e0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <SD_GetCSD>:
 * SDCID
 * @param  csd_data CID16
 * @return          0  1
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b084      	sub	sp, #16
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //CMD9CSD
 8003e1e:	2201      	movs	r2, #1
 8003e20:	2100      	movs	r1, #0
 8003e22:	2009      	movs	r0, #9
 8003e24:	f7ff ffa7 	bl	8003d76 <SD_SendCmd>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d105      	bne.n	8003e3e <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //16
 8003e32:	2110      	movs	r1, #16
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff ff3a 	bl	8003cae <SD_RecvData>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//
 8003e3e:	f7ff fed5 	bl	8003bec <SD_DisSelect>
    if (r1)return 1;
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <SD_GetCSD+0x36>
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e000      	b.n	8003e4e <SD_GetCSD+0x38>
    else return 0;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <SD_GetSectorCount>:
/**
 * SD
 * @return  0  otherSD
 */
uint32_t SD_GetSectorCount(void)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b086      	sub	sp, #24
 8003e5a:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //CSD0
    if (SD_GetCSD(csd) != 0) return 0;
 8003e5c:	463b      	mov	r3, r7
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f7ff ffd9 	bl	8003e16 <SD_GetCSD>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <SD_GetSectorCount+0x18>
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e040      	b.n	8003ef0 <SD_GetSectorCount+0x9a>
    //SDHC
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00
 8003e6e:	783b      	ldrb	r3, [r7, #0]
 8003e70:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e74:	2b40      	cmp	r3, #64	; 0x40
 8003e76:	d10d      	bne.n	8003e94 <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8003e78:	7a7b      	ldrb	r3, [r7, #9]
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	7a3b      	ldrb	r3, [r7, #8]
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	021b      	lsls	r3, r3, #8
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	4413      	add	r3, r2
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	3301      	adds	r3, #1
 8003e8a:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//
 8003e8c:	8a3b      	ldrh	r3, [r7, #16]
 8003e8e:	029b      	lsls	r3, r3, #10
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	e02c      	b.n	8003eee <SD_GetSectorCount+0x98>
    }
    else //V1.XX
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8003e94:	797b      	ldrb	r3, [r7, #5]
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	b2da      	uxtb	r2, r3
 8003e9c:	7abb      	ldrb	r3, [r7, #10]
 8003e9e:	09db      	lsrs	r3, r3, #7
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	4413      	add	r3, r2
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	7a7b      	ldrb	r3, [r7, #9]
 8003ea8:	005b      	lsls	r3, r3, #1
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	f003 0306 	and.w	r3, r3, #6
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	4413      	add	r3, r2
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	3302      	adds	r3, #2
 8003eb8:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8003eba:	7a3b      	ldrb	r3, [r7, #8]
 8003ebc:	099b      	lsrs	r3, r3, #6
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	79fb      	ldrb	r3, [r7, #7]
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	4413      	add	r3, r2
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	79bb      	ldrb	r3, [r7, #6]
 8003ed0:	029b      	lsls	r3, r3, #10
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	4413      	add	r3, r2
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //
 8003ee2:	8a3a      	ldrh	r2, [r7, #16]
 8003ee4:	7cfb      	ldrb	r3, [r7, #19]
 8003ee6:	3b09      	subs	r3, #9
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8003eee:	697b      	ldr	r3, [r7, #20]
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3718      	adds	r7, #24
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <SD_Initialize>:
    if (retry == 200)return 1; //
    return 0;//
}
/// SD
uint8_t SD_Initialize(void)
{
 8003ef8:	b590      	push	{r4, r7, lr}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
    uint8_t r1;      // SD
    uint16_t retry;  // 
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//IO
 8003efe:	f7ff fe5b 	bl	8003bb8 <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//SD
//    SD_Select();
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //74
 8003f02:	2300      	movs	r3, #0
 8003f04:	817b      	strh	r3, [r7, #10]
 8003f06:	e005      	b.n	8003f14 <SD_Initialize+0x1c>
 8003f08:	20ff      	movs	r0, #255	; 0xff
 8003f0a:	f7ff fe47 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003f0e:	897b      	ldrh	r3, [r7, #10]
 8003f10:	3301      	adds	r3, #1
 8003f12:	817b      	strh	r3, [r7, #10]
 8003f14:	897b      	ldrh	r3, [r7, #10]
 8003f16:	2b09      	cmp	r3, #9
 8003f18:	d9f6      	bls.n	8003f08 <SD_Initialize+0x10>
    retry = 20;
 8003f1a:	2314      	movs	r3, #20
 8003f1c:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //IDLE
 8003f1e:	2295      	movs	r2, #149	; 0x95
 8003f20:	2100      	movs	r1, #0
 8003f22:	2000      	movs	r0, #0
 8003f24:	f7ff ff27 	bl	8003d76 <SD_SendCmd>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d004      	beq.n	8003f3c <SD_Initialize+0x44>
 8003f32:	89bb      	ldrh	r3, [r7, #12]
 8003f34:	1e5a      	subs	r2, r3, #1
 8003f36:	81ba      	strh	r2, [r7, #12]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1f0      	bne.n	8003f1e <SD_Initialize+0x26>
    SD_Type = 0; //
 8003f3c:	4b67      	ldr	r3, [pc, #412]	; (80040dc <SD_Initialize+0x1e4>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	f040 80b7 	bne.w	80040b8 <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 8003f4a:	2287      	movs	r2, #135	; 0x87
 8003f4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003f50:	2008      	movs	r0, #8
 8003f52:	f7ff ff10 	bl	8003d76 <SD_SendCmd>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d15f      	bne.n	800401c <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	817b      	strh	r3, [r7, #10]
 8003f60:	e00d      	b.n	8003f7e <SD_Initialize+0x86>
 8003f62:	897c      	ldrh	r4, [r7, #10]
 8003f64:	20ff      	movs	r0, #255	; 0xff
 8003f66:	f7ff fe19 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	f107 0310 	add.w	r3, r7, #16
 8003f72:	4423      	add	r3, r4
 8003f74:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8003f78:	897b      	ldrh	r3, [r7, #10]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	817b      	strh	r3, [r7, #10]
 8003f7e:	897b      	ldrh	r3, [r7, #10]
 8003f80:	2b03      	cmp	r3, #3
 8003f82:	d9ee      	bls.n	8003f62 <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //2.7~3.6V
 8003f84:	79bb      	ldrb	r3, [r7, #6]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	f040 8096 	bne.w	80040b8 <SD_Initialize+0x1c0>
 8003f8c:	79fb      	ldrb	r3, [r7, #7]
 8003f8e:	2baa      	cmp	r3, #170	; 0xaa
 8003f90:	f040 8092 	bne.w	80040b8 <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 8003f94:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003f98:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	2037      	movs	r0, #55	; 0x37
 8003fa0:	f7ff fee9 	bl	8003d76 <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //CMD41
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003faa:	2029      	movs	r0, #41	; 0x29
 8003fac:	f7ff fee3 	bl	8003d76 <SD_SendCmd>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8003fb4:	7bfb      	ldrb	r3, [r7, #15]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d004      	beq.n	8003fc4 <SD_Initialize+0xcc>
 8003fba:	89bb      	ldrh	r3, [r7, #12]
 8003fbc:	1e5a      	subs	r2, r3, #1
 8003fbe:	81ba      	strh	r2, [r7, #12]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1ea      	bne.n	8003f9a <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //SD2.0
 8003fc4:	89bb      	ldrh	r3, [r7, #12]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d076      	beq.n	80040b8 <SD_Initialize+0x1c0>
 8003fca:	2201      	movs	r2, #1
 8003fcc:	2100      	movs	r1, #0
 8003fce:	203a      	movs	r0, #58	; 0x3a
 8003fd0:	f7ff fed1 	bl	8003d76 <SD_SendCmd>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d16e      	bne.n	80040b8 <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //OCR
 8003fda:	2300      	movs	r3, #0
 8003fdc:	817b      	strh	r3, [r7, #10]
 8003fde:	e00d      	b.n	8003ffc <SD_Initialize+0x104>
 8003fe0:	897c      	ldrh	r4, [r7, #10]
 8003fe2:	20ff      	movs	r0, #255	; 0xff
 8003fe4:	f7ff fdda 	bl	8003b9c <SD_SPI_ReadWriteByte>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	461a      	mov	r2, r3
 8003fec:	f107 0310 	add.w	r3, r7, #16
 8003ff0:	4423      	add	r3, r4
 8003ff2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8003ff6:	897b      	ldrh	r3, [r7, #10]
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	817b      	strh	r3, [r7, #10]
 8003ffc:	897b      	ldrh	r3, [r7, #10]
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	d9ee      	bls.n	8003fe0 <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //CCS
 8004002:	793b      	ldrb	r3, [r7, #4]
 8004004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <SD_Initialize+0x11c>
 800400c:	4b33      	ldr	r3, [pc, #204]	; (80040dc <SD_Initialize+0x1e4>)
 800400e:	2206      	movs	r2, #6
 8004010:	701a      	strb	r2, [r3, #0]
 8004012:	e051      	b.n	80040b8 <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 8004014:	4b31      	ldr	r3, [pc, #196]	; (80040dc <SD_Initialize+0x1e4>)
 8004016:	2204      	movs	r2, #4
 8004018:	701a      	strb	r2, [r3, #0]
 800401a:	e04d      	b.n	80040b8 <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//CMD55
 800401c:	2201      	movs	r2, #1
 800401e:	2100      	movs	r1, #0
 8004020:	2037      	movs	r0, #55	; 0x37
 8004022:	f7ff fea8 	bl	8003d76 <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//CMD41
 8004026:	2201      	movs	r2, #1
 8004028:	2100      	movs	r1, #0
 800402a:	2029      	movs	r0, #41	; 0x29
 800402c:	f7ff fea3 	bl	8003d76 <SD_SendCmd>
 8004030:	4603      	mov	r3, r0
 8004032:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 8004034:	7bfb      	ldrb	r3, [r7, #15]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d81a      	bhi.n	8004070 <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 800403a:	4b28      	ldr	r3, [pc, #160]	; (80040dc <SD_Initialize+0x1e4>)
 800403c:	2202      	movs	r2, #2
 800403e:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8004040:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004044:	81bb      	strh	r3, [r7, #12]
                do //IDLE
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//CMD55
 8004046:	2201      	movs	r2, #1
 8004048:	2100      	movs	r1, #0
 800404a:	2037      	movs	r0, #55	; 0x37
 800404c:	f7ff fe93 	bl	8003d76 <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //CMD41
 8004050:	2201      	movs	r2, #1
 8004052:	2100      	movs	r1, #0
 8004054:	2029      	movs	r0, #41	; 0x29
 8004056:	f7ff fe8e 	bl	8003d76 <SD_SendCmd>
 800405a:	4603      	mov	r3, r0
 800405c:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 800405e:	7bfb      	ldrb	r3, [r7, #15]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d01a      	beq.n	800409a <SD_Initialize+0x1a2>
 8004064:	89bb      	ldrh	r3, [r7, #12]
 8004066:	1e5a      	subs	r2, r3, #1
 8004068:	81ba      	strh	r2, [r7, #12]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1eb      	bne.n	8004046 <SD_Initialize+0x14e>
 800406e:	e014      	b.n	800409a <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 8004070:	4b1a      	ldr	r3, [pc, #104]	; (80040dc <SD_Initialize+0x1e4>)
 8004072:	2201      	movs	r2, #1
 8004074:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8004076:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800407a:	81bb      	strh	r3, [r7, #12]
                do //IDLE
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //CMD1
 800407c:	2201      	movs	r2, #1
 800407e:	2100      	movs	r1, #0
 8004080:	2001      	movs	r0, #1
 8004082:	f7ff fe78 	bl	8003d76 <SD_SendCmd>
 8004086:	4603      	mov	r3, r0
 8004088:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 800408a:	7bfb      	ldrb	r3, [r7, #15]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d004      	beq.n	800409a <SD_Initialize+0x1a2>
 8004090:	89bb      	ldrh	r3, [r7, #12]
 8004092:	1e5a      	subs	r2, r3, #1
 8004094:	81ba      	strh	r2, [r7, #12]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //
 800409a:	89bb      	ldrh	r3, [r7, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d008      	beq.n	80040b2 <SD_Initialize+0x1ba>
 80040a0:	2201      	movs	r2, #1
 80040a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80040a6:	2010      	movs	r0, #16
 80040a8:	f7ff fe65 	bl	8003d76 <SD_SendCmd>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d002      	beq.n	80040b8 <SD_Initialize+0x1c0>
 80040b2:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <SD_Initialize+0x1e4>)
 80040b4:	2200      	movs	r2, #0
 80040b6:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//
 80040b8:	f7ff fd98 	bl	8003bec <SD_DisSelect>
    if (SD_Type)return 0;
 80040bc:	4b07      	ldr	r3, [pc, #28]	; (80040dc <SD_Initialize+0x1e4>)
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <SD_Initialize+0x1d0>
 80040c4:	2300      	movs	r3, #0
 80040c6:	e005      	b.n	80040d4 <SD_Initialize+0x1dc>
    else if (r1)return r1;
 80040c8:	7bfb      	ldrb	r3, [r7, #15]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <SD_Initialize+0x1da>
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
 80040d0:	e000      	b.n	80040d4 <SD_Initialize+0x1dc>
    return 0xaa;//
 80040d2:	23aa      	movs	r3, #170	; 0xaa
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3714      	adds	r7, #20
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd90      	pop	{r4, r7, pc}
 80040dc:	200000d0 	.word	0x200000d0

080040e0 <SD_ReadDisk>:
 * @param  sector 
 * @param  cnt    
 * @return        0  other
 */
uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	4613      	mov	r3, r2
 80040ec:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector <<= 9; //
 80040ee:	4b21      	ldr	r3, [pc, #132]	; (8004174 <SD_ReadDisk+0x94>)
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	2b06      	cmp	r3, #6
 80040f4:	d002      	beq.n	80040fc <SD_ReadDisk+0x1c>
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	025b      	lsls	r3, r3, #9
 80040fa:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d111      	bne.n	8004126 <SD_ReadDisk+0x46>
    {
        r1 = SD_SendCmd(CMD17, sector, 0X01); //
 8004102:	2201      	movs	r2, #1
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	2011      	movs	r0, #17
 8004108:	f7ff fe35 	bl	8003d76 <SD_SendCmd>
 800410c:	4603      	mov	r3, r0
 800410e:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //
 8004110:	7dfb      	ldrb	r3, [r7, #23]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d127      	bne.n	8004166 <SD_ReadDisk+0x86>
        {
            r1 = SD_RecvData(buf, 512); //512
 8004116:	f44f 7100 	mov.w	r1, #512	; 0x200
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f7ff fdc7 	bl	8003cae <SD_RecvData>
 8004120:	4603      	mov	r3, r0
 8004122:	75fb      	strb	r3, [r7, #23]
 8004124:	e01f      	b.n	8004166 <SD_ReadDisk+0x86>
        }
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0X01); //
 8004126:	2201      	movs	r2, #1
 8004128:	68b9      	ldr	r1, [r7, #8]
 800412a:	2012      	movs	r0, #18
 800412c:	f7ff fe23 	bl	8003d76 <SD_SendCmd>
 8004130:	4603      	mov	r3, r0
 8004132:	75fb      	strb	r3, [r7, #23]
        do
        {
            r1 = SD_RecvData(buf, 512); //512
 8004134:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f7ff fdb8 	bl	8003cae <SD_RecvData>
 800413e:	4603      	mov	r3, r0
 8004140:	75fb      	strb	r3, [r7, #23]
            buf += 512;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004148:	60fb      	str	r3, [r7, #12]
        }
        while (--cnt && r1 == 0);
 800414a:	79fb      	ldrb	r3, [r7, #7]
 800414c:	3b01      	subs	r3, #1
 800414e:	71fb      	strb	r3, [r7, #7]
 8004150:	79fb      	ldrb	r3, [r7, #7]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d002      	beq.n	800415c <SD_ReadDisk+0x7c>
 8004156:	7dfb      	ldrb	r3, [r7, #23]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0eb      	beq.n	8004134 <SD_ReadDisk+0x54>
        SD_SendCmd(CMD12, 0, 0X01);	//
 800415c:	2201      	movs	r2, #1
 800415e:	2100      	movs	r1, #0
 8004160:	200c      	movs	r0, #12
 8004162:	f7ff fe08 	bl	8003d76 <SD_SendCmd>
    }
    SD_DisSelect();//
 8004166:	f7ff fd41 	bl	8003bec <SD_DisSelect>
    return r1;//
 800416a:	7dfb      	ldrb	r3, [r7, #23]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3718      	adds	r7, #24
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	200000d0 	.word	0x200000d0

08004178 <SD_WriteDisk>:
 * @param  sector 
 * @param  cnt    
 * @return        0  other
 */
uint8_t SD_WriteDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b086      	sub	sp, #24
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	4613      	mov	r3, r2
 8004184:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector *= 512; //
 8004186:	4b2a      	ldr	r3, [pc, #168]	; (8004230 <SD_WriteDisk+0xb8>)
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	2b06      	cmp	r3, #6
 800418c:	d002      	beq.n	8004194 <SD_WriteDisk+0x1c>
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	025b      	lsls	r3, r3, #9
 8004192:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d110      	bne.n	80041bc <SD_WriteDisk+0x44>
    {
        r1 = SD_SendCmd(CMD24, sector, 0X01); //
 800419a:	2201      	movs	r2, #1
 800419c:	68b9      	ldr	r1, [r7, #8]
 800419e:	2018      	movs	r0, #24
 80041a0:	f7ff fde9 	bl	8003d76 <SD_SendCmd>
 80041a4:	4603      	mov	r3, r0
 80041a6:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //
 80041a8:	7dfb      	ldrb	r3, [r7, #23]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d138      	bne.n	8004220 <SD_WriteDisk+0xa8>
        {
            r1 = SD_SendBlock(buf, 0xFE); //512
 80041ae:	21fe      	movs	r1, #254	; 0xfe
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f7ff fda4 	bl	8003cfe <SD_SendBlock>
 80041b6:	4603      	mov	r3, r0
 80041b8:	75fb      	strb	r3, [r7, #23]
 80041ba:	e031      	b.n	8004220 <SD_WriteDisk+0xa8>
        }
    }
    else
    {
        if (SD_Type != SD_TYPE_MMC)
 80041bc:	4b1c      	ldr	r3, [pc, #112]	; (8004230 <SD_WriteDisk+0xb8>)
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d00a      	beq.n	80041da <SD_WriteDisk+0x62>
        {
            SD_SendCmd(CMD55, 0, 0X01);
 80041c4:	2201      	movs	r2, #1
 80041c6:	2100      	movs	r1, #0
 80041c8:	2037      	movs	r0, #55	; 0x37
 80041ca:	f7ff fdd4 	bl	8003d76 <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0X01); //
 80041ce:	79fb      	ldrb	r3, [r7, #7]
 80041d0:	2201      	movs	r2, #1
 80041d2:	4619      	mov	r1, r3
 80041d4:	2017      	movs	r0, #23
 80041d6:	f7ff fdce 	bl	8003d76 <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0X01); //
 80041da:	2201      	movs	r2, #1
 80041dc:	68b9      	ldr	r1, [r7, #8]
 80041de:	2019      	movs	r0, #25
 80041e0:	f7ff fdc9 	bl	8003d76 <SD_SendCmd>
 80041e4:	4603      	mov	r3, r0
 80041e6:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 80041e8:	7dfb      	ldrb	r3, [r7, #23]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d118      	bne.n	8004220 <SD_WriteDisk+0xa8>
        {
            do
            {
                r1 = SD_SendBlock(buf, 0xFC); //512
 80041ee:	21fc      	movs	r1, #252	; 0xfc
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f7ff fd84 	bl	8003cfe <SD_SendBlock>
 80041f6:	4603      	mov	r3, r0
 80041f8:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004200:	60fb      	str	r3, [r7, #12]
            }
            while (--cnt && r1 == 0);
 8004202:	79fb      	ldrb	r3, [r7, #7]
 8004204:	3b01      	subs	r3, #1
 8004206:	71fb      	strb	r3, [r7, #7]
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <SD_WriteDisk+0x9c>
 800420e:	7dfb      	ldrb	r3, [r7, #23]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d0ec      	beq.n	80041ee <SD_WriteDisk+0x76>
            r1 = SD_SendBlock(0, 0xFD); //512
 8004214:	21fd      	movs	r1, #253	; 0xfd
 8004216:	2000      	movs	r0, #0
 8004218:	f7ff fd71 	bl	8003cfe <SD_SendBlock>
 800421c:	4603      	mov	r3, r0
 800421e:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_DisSelect();//
 8004220:	f7ff fce4 	bl	8003bec <SD_DisSelect>
    return r1;//
 8004224:	7dfb      	ldrb	r3, [r7, #23]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	200000d0 	.word	0x200000d0

08004234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800423a:	2300      	movs	r3, #0
 800423c:	607b      	str	r3, [r7, #4]
 800423e:	4b10      	ldr	r3, [pc, #64]	; (8004280 <HAL_MspInit+0x4c>)
 8004240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004242:	4a0f      	ldr	r2, [pc, #60]	; (8004280 <HAL_MspInit+0x4c>)
 8004244:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004248:	6453      	str	r3, [r2, #68]	; 0x44
 800424a:	4b0d      	ldr	r3, [pc, #52]	; (8004280 <HAL_MspInit+0x4c>)
 800424c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800424e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004252:	607b      	str	r3, [r7, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004256:	2300      	movs	r3, #0
 8004258:	603b      	str	r3, [r7, #0]
 800425a:	4b09      	ldr	r3, [pc, #36]	; (8004280 <HAL_MspInit+0x4c>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	4a08      	ldr	r2, [pc, #32]	; (8004280 <HAL_MspInit+0x4c>)
 8004260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004264:	6413      	str	r3, [r2, #64]	; 0x40
 8004266:	4b06      	ldr	r3, [pc, #24]	; (8004280 <HAL_MspInit+0x4c>)
 8004268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800426e:	603b      	str	r3, [r7, #0]
 8004270:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40023800 	.word	0x40023800

08004284 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b08a      	sub	sp, #40	; 0x28
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800428c:	f107 0314 	add.w	r3, r7, #20
 8004290:	2200      	movs	r2, #0
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	605a      	str	r2, [r3, #4]
 8004296:	609a      	str	r2, [r3, #8]
 8004298:	60da      	str	r2, [r3, #12]
 800429a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a19      	ldr	r2, [pc, #100]	; (8004308 <HAL_I2C_MspInit+0x84>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d12c      	bne.n	8004300 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	613b      	str	r3, [r7, #16]
 80042aa:	4b18      	ldr	r3, [pc, #96]	; (800430c <HAL_I2C_MspInit+0x88>)
 80042ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ae:	4a17      	ldr	r2, [pc, #92]	; (800430c <HAL_I2C_MspInit+0x88>)
 80042b0:	f043 0302 	orr.w	r3, r3, #2
 80042b4:	6313      	str	r3, [r2, #48]	; 0x30
 80042b6:	4b15      	ldr	r3, [pc, #84]	; (800430c <HAL_I2C_MspInit+0x88>)
 80042b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	613b      	str	r3, [r7, #16]
 80042c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80042c2:	f44f 7310 	mov.w	r3, #576	; 0x240
 80042c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042c8:	2312      	movs	r3, #18
 80042ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042cc:	2301      	movs	r3, #1
 80042ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042d0:	2303      	movs	r3, #3
 80042d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80042d4:	2304      	movs	r3, #4
 80042d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042d8:	f107 0314 	add.w	r3, r7, #20
 80042dc:	4619      	mov	r1, r3
 80042de:	480c      	ldr	r0, [pc, #48]	; (8004310 <HAL_I2C_MspInit+0x8c>)
 80042e0:	f000 ff9c 	bl	800521c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80042e4:	2300      	movs	r3, #0
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	4b08      	ldr	r3, [pc, #32]	; (800430c <HAL_I2C_MspInit+0x88>)
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	4a07      	ldr	r2, [pc, #28]	; (800430c <HAL_I2C_MspInit+0x88>)
 80042ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80042f2:	6413      	str	r3, [r2, #64]	; 0x40
 80042f4:	4b05      	ldr	r3, [pc, #20]	; (800430c <HAL_I2C_MspInit+0x88>)
 80042f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042fc:	60fb      	str	r3, [r7, #12]
 80042fe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004300:	bf00      	nop
 8004302:	3728      	adds	r7, #40	; 0x28
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40005400 	.word	0x40005400
 800430c:	40023800 	.word	0x40023800
 8004310:	40020400 	.word	0x40020400

08004314 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b08a      	sub	sp, #40	; 0x28
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800431c:	f107 0314 	add.w	r3, r7, #20
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	605a      	str	r2, [r3, #4]
 8004326:	609a      	str	r2, [r3, #8]
 8004328:	60da      	str	r2, [r3, #12]
 800432a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a45      	ldr	r2, [pc, #276]	; (8004448 <HAL_I2S_MspInit+0x134>)
 8004332:	4293      	cmp	r3, r2
 8004334:	f040 8084 	bne.w	8004440 <HAL_I2S_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004338:	2300      	movs	r3, #0
 800433a:	613b      	str	r3, [r7, #16]
 800433c:	4b43      	ldr	r3, [pc, #268]	; (800444c <HAL_I2S_MspInit+0x138>)
 800433e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004340:	4a42      	ldr	r2, [pc, #264]	; (800444c <HAL_I2S_MspInit+0x138>)
 8004342:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004346:	6413      	str	r3, [r2, #64]	; 0x40
 8004348:	4b40      	ldr	r3, [pc, #256]	; (800444c <HAL_I2S_MspInit+0x138>)
 800434a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004350:	613b      	str	r3, [r7, #16]
 8004352:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004354:	2300      	movs	r3, #0
 8004356:	60fb      	str	r3, [r7, #12]
 8004358:	4b3c      	ldr	r3, [pc, #240]	; (800444c <HAL_I2S_MspInit+0x138>)
 800435a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435c:	4a3b      	ldr	r2, [pc, #236]	; (800444c <HAL_I2S_MspInit+0x138>)
 800435e:	f043 0301 	orr.w	r3, r3, #1
 8004362:	6313      	str	r3, [r2, #48]	; 0x30
 8004364:	4b39      	ldr	r3, [pc, #228]	; (800444c <HAL_I2S_MspInit+0x138>)
 8004366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	60fb      	str	r3, [r7, #12]
 800436e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004370:	2300      	movs	r3, #0
 8004372:	60bb      	str	r3, [r7, #8]
 8004374:	4b35      	ldr	r3, [pc, #212]	; (800444c <HAL_I2S_MspInit+0x138>)
 8004376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004378:	4a34      	ldr	r2, [pc, #208]	; (800444c <HAL_I2S_MspInit+0x138>)
 800437a:	f043 0304 	orr.w	r3, r3, #4
 800437e:	6313      	str	r3, [r2, #48]	; 0x30
 8004380:	4b32      	ldr	r3, [pc, #200]	; (800444c <HAL_I2S_MspInit+0x138>)
 8004382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004384:	f003 0304 	and.w	r3, r3, #4
 8004388:	60bb      	str	r3, [r7, #8]
 800438a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800438c:	2310      	movs	r3, #16
 800438e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004390:	2302      	movs	r3, #2
 8004392:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004394:	2300      	movs	r3, #0
 8004396:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004398:	2300      	movs	r3, #0
 800439a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800439c:	2306      	movs	r3, #6
 800439e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043a0:	f107 0314 	add.w	r3, r7, #20
 80043a4:	4619      	mov	r1, r3
 80043a6:	482a      	ldr	r0, [pc, #168]	; (8004450 <HAL_I2S_MspInit+0x13c>)
 80043a8:	f000 ff38 	bl	800521c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 80043ac:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80043b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b2:	2302      	movs	r3, #2
 80043b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b6:	2300      	movs	r3, #0
 80043b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ba:	2300      	movs	r3, #0
 80043bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80043be:	2306      	movs	r3, #6
 80043c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043c2:	f107 0314 	add.w	r3, r7, #20
 80043c6:	4619      	mov	r1, r3
 80043c8:	4822      	ldr	r0, [pc, #136]	; (8004454 <HAL_I2S_MspInit+0x140>)
 80043ca:	f000 ff27 	bl	800521c <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80043ce:	4b22      	ldr	r3, [pc, #136]	; (8004458 <HAL_I2S_MspInit+0x144>)
 80043d0:	4a22      	ldr	r2, [pc, #136]	; (800445c <HAL_I2S_MspInit+0x148>)
 80043d2:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80043d4:	4b20      	ldr	r3, [pc, #128]	; (8004458 <HAL_I2S_MspInit+0x144>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80043da:	4b1f      	ldr	r3, [pc, #124]	; (8004458 <HAL_I2S_MspInit+0x144>)
 80043dc:	2240      	movs	r2, #64	; 0x40
 80043de:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043e0:	4b1d      	ldr	r3, [pc, #116]	; (8004458 <HAL_I2S_MspInit+0x144>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80043e6:	4b1c      	ldr	r3, [pc, #112]	; (8004458 <HAL_I2S_MspInit+0x144>)
 80043e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043ec:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80043ee:	4b1a      	ldr	r3, [pc, #104]	; (8004458 <HAL_I2S_MspInit+0x144>)
 80043f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80043f4:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80043f6:	4b18      	ldr	r3, [pc, #96]	; (8004458 <HAL_I2S_MspInit+0x144>)
 80043f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80043fc:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80043fe:	4b16      	ldr	r3, [pc, #88]	; (8004458 <HAL_I2S_MspInit+0x144>)
 8004400:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004404:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004406:	4b14      	ldr	r3, [pc, #80]	; (8004458 <HAL_I2S_MspInit+0x144>)
 8004408:	2200      	movs	r2, #0
 800440a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800440c:	4b12      	ldr	r3, [pc, #72]	; (8004458 <HAL_I2S_MspInit+0x144>)
 800440e:	2204      	movs	r2, #4
 8004410:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004412:	4b11      	ldr	r3, [pc, #68]	; (8004458 <HAL_I2S_MspInit+0x144>)
 8004414:	2203      	movs	r2, #3
 8004416:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8004418:	4b0f      	ldr	r3, [pc, #60]	; (8004458 <HAL_I2S_MspInit+0x144>)
 800441a:	2200      	movs	r2, #0
 800441c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800441e:	4b0e      	ldr	r3, [pc, #56]	; (8004458 <HAL_I2S_MspInit+0x144>)
 8004420:	2200      	movs	r2, #0
 8004422:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8004424:	480c      	ldr	r0, [pc, #48]	; (8004458 <HAL_I2S_MspInit+0x144>)
 8004426:	f000 fc11 	bl	8004c4c <HAL_DMA_Init>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d001      	beq.n	8004434 <HAL_I2S_MspInit+0x120>
    {
      Error_Handler();
 8004430:	f7ff fb76 	bl	8003b20 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a08      	ldr	r2, [pc, #32]	; (8004458 <HAL_I2S_MspInit+0x144>)
 8004438:	639a      	str	r2, [r3, #56]	; 0x38
 800443a:	4a07      	ldr	r2, [pc, #28]	; (8004458 <HAL_I2S_MspInit+0x144>)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004440:	bf00      	nop
 8004442:	3728      	adds	r7, #40	; 0x28
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}
 8004448:	40003c00 	.word	0x40003c00
 800444c:	40023800 	.word	0x40023800
 8004450:	40020000 	.word	0x40020000
 8004454:	40020800 	.word	0x40020800
 8004458:	2001448c 	.word	0x2001448c
 800445c:	40026088 	.word	0x40026088

08004460 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b08a      	sub	sp, #40	; 0x28
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004468:	f107 0314 	add.w	r3, r7, #20
 800446c:	2200      	movs	r2, #0
 800446e:	601a      	str	r2, [r3, #0]
 8004470:	605a      	str	r2, [r3, #4]
 8004472:	609a      	str	r2, [r3, #8]
 8004474:	60da      	str	r2, [r3, #12]
 8004476:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a19      	ldr	r2, [pc, #100]	; (80044e4 <HAL_SPI_MspInit+0x84>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d12b      	bne.n	80044da <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004482:	2300      	movs	r3, #0
 8004484:	613b      	str	r3, [r7, #16]
 8004486:	4b18      	ldr	r3, [pc, #96]	; (80044e8 <HAL_SPI_MspInit+0x88>)
 8004488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800448a:	4a17      	ldr	r2, [pc, #92]	; (80044e8 <HAL_SPI_MspInit+0x88>)
 800448c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004490:	6453      	str	r3, [r2, #68]	; 0x44
 8004492:	4b15      	ldr	r3, [pc, #84]	; (80044e8 <HAL_SPI_MspInit+0x88>)
 8004494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004496:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800449a:	613b      	str	r3, [r7, #16]
 800449c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800449e:	2300      	movs	r3, #0
 80044a0:	60fb      	str	r3, [r7, #12]
 80044a2:	4b11      	ldr	r3, [pc, #68]	; (80044e8 <HAL_SPI_MspInit+0x88>)
 80044a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a6:	4a10      	ldr	r2, [pc, #64]	; (80044e8 <HAL_SPI_MspInit+0x88>)
 80044a8:	f043 0301 	orr.w	r3, r3, #1
 80044ac:	6313      	str	r3, [r2, #48]	; 0x30
 80044ae:	4b0e      	ldr	r3, [pc, #56]	; (80044e8 <HAL_SPI_MspInit+0x88>)
 80044b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	60fb      	str	r3, [r7, #12]
 80044b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80044ba:	23e0      	movs	r3, #224	; 0xe0
 80044bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044be:	2302      	movs	r3, #2
 80044c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044c2:	2300      	movs	r3, #0
 80044c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044c6:	2303      	movs	r3, #3
 80044c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80044ca:	2305      	movs	r3, #5
 80044cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044ce:	f107 0314 	add.w	r3, r7, #20
 80044d2:	4619      	mov	r1, r3
 80044d4:	4805      	ldr	r0, [pc, #20]	; (80044ec <HAL_SPI_MspInit+0x8c>)
 80044d6:	f000 fea1 	bl	800521c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80044da:	bf00      	nop
 80044dc:	3728      	adds	r7, #40	; 0x28
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	40013000 	.word	0x40013000
 80044e8:	40023800 	.word	0x40023800
 80044ec:	40020000 	.word	0x40020000

080044f0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a08      	ldr	r2, [pc, #32]	; (8004520 <HAL_SPI_MspDeInit+0x30>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d109      	bne.n	8004516 <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8004502:	4b08      	ldr	r3, [pc, #32]	; (8004524 <HAL_SPI_MspDeInit+0x34>)
 8004504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004506:	4a07      	ldr	r2, [pc, #28]	; (8004524 <HAL_SPI_MspDeInit+0x34>)
 8004508:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800450c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800450e:	21e0      	movs	r1, #224	; 0xe0
 8004510:	4805      	ldr	r0, [pc, #20]	; (8004528 <HAL_SPI_MspDeInit+0x38>)
 8004512:	f001 f81d 	bl	8005550 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8004516:	bf00      	nop
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	40013000 	.word	0x40013000
 8004524:	40023800 	.word	0x40023800
 8004528:	40020000 	.word	0x40020000

0800452c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b08a      	sub	sp, #40	; 0x28
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004534:	f107 0314 	add.w	r3, r7, #20
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	605a      	str	r2, [r3, #4]
 800453e:	609a      	str	r2, [r3, #8]
 8004540:	60da      	str	r2, [r3, #12]
 8004542:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a19      	ldr	r2, [pc, #100]	; (80045b0 <HAL_UART_MspInit+0x84>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d12b      	bne.n	80045a6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800454e:	2300      	movs	r3, #0
 8004550:	613b      	str	r3, [r7, #16]
 8004552:	4b18      	ldr	r3, [pc, #96]	; (80045b4 <HAL_UART_MspInit+0x88>)
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	4a17      	ldr	r2, [pc, #92]	; (80045b4 <HAL_UART_MspInit+0x88>)
 8004558:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800455c:	6413      	str	r3, [r2, #64]	; 0x40
 800455e:	4b15      	ldr	r3, [pc, #84]	; (80045b4 <HAL_UART_MspInit+0x88>)
 8004560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004562:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004566:	613b      	str	r3, [r7, #16]
 8004568:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800456a:	2300      	movs	r3, #0
 800456c:	60fb      	str	r3, [r7, #12]
 800456e:	4b11      	ldr	r3, [pc, #68]	; (80045b4 <HAL_UART_MspInit+0x88>)
 8004570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004572:	4a10      	ldr	r2, [pc, #64]	; (80045b4 <HAL_UART_MspInit+0x88>)
 8004574:	f043 0301 	orr.w	r3, r3, #1
 8004578:	6313      	str	r3, [r2, #48]	; 0x30
 800457a:	4b0e      	ldr	r3, [pc, #56]	; (80045b4 <HAL_UART_MspInit+0x88>)
 800457c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	60fb      	str	r3, [r7, #12]
 8004584:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004586:	2303      	movs	r3, #3
 8004588:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800458a:	2302      	movs	r3, #2
 800458c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800458e:	2301      	movs	r3, #1
 8004590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004592:	2303      	movs	r3, #3
 8004594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004596:	2308      	movs	r3, #8
 8004598:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800459a:	f107 0314 	add.w	r3, r7, #20
 800459e:	4619      	mov	r1, r3
 80045a0:	4805      	ldr	r0, [pc, #20]	; (80045b8 <HAL_UART_MspInit+0x8c>)
 80045a2:	f000 fe3b 	bl	800521c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80045a6:	bf00      	nop
 80045a8:	3728      	adds	r7, #40	; 0x28
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	40004c00 	.word	0x40004c00
 80045b4:	40023800 	.word	0x40023800
 80045b8:	40020000 	.word	0x40020000

080045bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08c      	sub	sp, #48	; 0x30
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80045c4:	2300      	movs	r3, #0
 80045c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80045c8:	2300      	movs	r3, #0
 80045ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80045cc:	2200      	movs	r2, #0
 80045ce:	6879      	ldr	r1, [r7, #4]
 80045d0:	2036      	movs	r0, #54	; 0x36
 80045d2:	f000 fb11 	bl	8004bf8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80045d6:	2036      	movs	r0, #54	; 0x36
 80045d8:	f000 fb2a 	bl	8004c30 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80045dc:	2300      	movs	r3, #0
 80045de:	60fb      	str	r3, [r7, #12]
 80045e0:	4b1f      	ldr	r3, [pc, #124]	; (8004660 <HAL_InitTick+0xa4>)
 80045e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e4:	4a1e      	ldr	r2, [pc, #120]	; (8004660 <HAL_InitTick+0xa4>)
 80045e6:	f043 0310 	orr.w	r3, r3, #16
 80045ea:	6413      	str	r3, [r2, #64]	; 0x40
 80045ec:	4b1c      	ldr	r3, [pc, #112]	; (8004660 <HAL_InitTick+0xa4>)
 80045ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f0:	f003 0310 	and.w	r3, r3, #16
 80045f4:	60fb      	str	r3, [r7, #12]
 80045f6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80045f8:	f107 0210 	add.w	r2, r7, #16
 80045fc:	f107 0314 	add.w	r3, r7, #20
 8004600:	4611      	mov	r1, r2
 8004602:	4618      	mov	r0, r3
 8004604:	f002 fb10 	bl	8006c28 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004608:	f002 fae6 	bl	8006bd8 <HAL_RCC_GetPCLK1Freq>
 800460c:	4603      	mov	r3, r0
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004614:	4a13      	ldr	r2, [pc, #76]	; (8004664 <HAL_InitTick+0xa8>)
 8004616:	fba2 2303 	umull	r2, r3, r2, r3
 800461a:	0c9b      	lsrs	r3, r3, #18
 800461c:	3b01      	subs	r3, #1
 800461e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004620:	4b11      	ldr	r3, [pc, #68]	; (8004668 <HAL_InitTick+0xac>)
 8004622:	4a12      	ldr	r2, [pc, #72]	; (800466c <HAL_InitTick+0xb0>)
 8004624:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004626:	4b10      	ldr	r3, [pc, #64]	; (8004668 <HAL_InitTick+0xac>)
 8004628:	f240 32e7 	movw	r2, #999	; 0x3e7
 800462c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800462e:	4a0e      	ldr	r2, [pc, #56]	; (8004668 <HAL_InitTick+0xac>)
 8004630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004632:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004634:	4b0c      	ldr	r3, [pc, #48]	; (8004668 <HAL_InitTick+0xac>)
 8004636:	2200      	movs	r2, #0
 8004638:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800463a:	4b0b      	ldr	r3, [pc, #44]	; (8004668 <HAL_InitTick+0xac>)
 800463c:	2200      	movs	r2, #0
 800463e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004640:	4809      	ldr	r0, [pc, #36]	; (8004668 <HAL_InitTick+0xac>)
 8004642:	f003 f9dd 	bl	8007a00 <HAL_TIM_Base_Init>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d104      	bne.n	8004656 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800464c:	4806      	ldr	r0, [pc, #24]	; (8004668 <HAL_InitTick+0xac>)
 800464e:	f003 fa0c 	bl	8007a6a <HAL_TIM_Base_Start_IT>
 8004652:	4603      	mov	r3, r0
 8004654:	e000      	b.n	8004658 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
}
 8004658:	4618      	mov	r0, r3
 800465a:	3730      	adds	r7, #48	; 0x30
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	40023800 	.word	0x40023800
 8004664:	431bde83 	.word	0x431bde83
 8004668:	20014538 	.word	0x20014538
 800466c:	40001000 	.word	0x40001000

08004670 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004674:	e7fe      	b.n	8004674 <NMI_Handler+0x4>

08004676 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004676:	b480      	push	{r7}
 8004678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800467a:	e7fe      	b.n	800467a <HardFault_Handler+0x4>

0800467c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004680:	e7fe      	b.n	8004680 <MemManage_Handler+0x4>

08004682 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004682:	b480      	push	{r7}
 8004684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004686:	e7fe      	b.n	8004686 <BusFault_Handler+0x4>

08004688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004688:	b480      	push	{r7}
 800468a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800468c:	e7fe      	b.n	800468c <UsageFault_Handler+0x4>

0800468e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800468e:	b480      	push	{r7}
 8004690:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004692:	bf00      	nop
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80046a0:	2001      	movs	r0, #1
 80046a2:	f001 f883 	bl	80057ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80046a6:	bf00      	nop
 80046a8:	bd80      	pop	{r7, pc}
	...

080046ac <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80046b0:	4802      	ldr	r0, [pc, #8]	; (80046bc <DMA1_Stream5_IRQHandler+0x10>)
 80046b2:	f000 fb79 	bl	8004da8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80046b6:	bf00      	nop
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	2001448c 	.word	0x2001448c

080046c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80046c4:	4802      	ldr	r0, [pc, #8]	; (80046d0 <TIM6_DAC_IRQHandler+0x10>)
 80046c6:	f003 f9f4 	bl	8007ab2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80046ca:	bf00      	nop
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	20014538 	.word	0x20014538

080046d4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046e0:	2300      	movs	r3, #0
 80046e2:	617b      	str	r3, [r7, #20]
 80046e4:	e00a      	b.n	80046fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80046e6:	f3af 8000 	nop.w
 80046ea:	4601      	mov	r1, r0
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	1c5a      	adds	r2, r3, #1
 80046f0:	60ba      	str	r2, [r7, #8]
 80046f2:	b2ca      	uxtb	r2, r1
 80046f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	3301      	adds	r3, #1
 80046fa:	617b      	str	r3, [r7, #20]
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	429a      	cmp	r2, r3
 8004702:	dbf0      	blt.n	80046e6 <_read+0x12>
	}

return len;
 8004704:	687b      	ldr	r3, [r7, #4]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3718      	adds	r7, #24
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b086      	sub	sp, #24
 8004712:	af00      	add	r7, sp, #0
 8004714:	60f8      	str	r0, [r7, #12]
 8004716:	60b9      	str	r1, [r7, #8]
 8004718:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800471a:	2300      	movs	r3, #0
 800471c:	617b      	str	r3, [r7, #20]
 800471e:	e009      	b.n	8004734 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	1c5a      	adds	r2, r3, #1
 8004724:	60ba      	str	r2, [r7, #8]
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	4618      	mov	r0, r3
 800472a:	f7fe fd25 	bl	8003178 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	3301      	adds	r3, #1
 8004732:	617b      	str	r3, [r7, #20]
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	429a      	cmp	r2, r3
 800473a:	dbf1      	blt.n	8004720 <_write+0x12>
	}
	return len;
 800473c:	687b      	ldr	r3, [r7, #4]
}
 800473e:	4618      	mov	r0, r3
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <_close>:

int _close(int file)
{
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
	return -1;
 800474e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004752:	4618      	mov	r0, r3
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
 8004766:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800476e:	605a      	str	r2, [r3, #4]
	return 0;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr

0800477e <_isatty>:

int _isatty(int file)
{
 800477e:	b480      	push	{r7}
 8004780:	b083      	sub	sp, #12
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
	return 1;
 8004786:	2301      	movs	r3, #1
}
 8004788:	4618      	mov	r0, r3
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
	return 0;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
	...

080047b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047b8:	4a14      	ldr	r2, [pc, #80]	; (800480c <_sbrk+0x5c>)
 80047ba:	4b15      	ldr	r3, [pc, #84]	; (8004810 <_sbrk+0x60>)
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047c4:	4b13      	ldr	r3, [pc, #76]	; (8004814 <_sbrk+0x64>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d102      	bne.n	80047d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80047cc:	4b11      	ldr	r3, [pc, #68]	; (8004814 <_sbrk+0x64>)
 80047ce:	4a12      	ldr	r2, [pc, #72]	; (8004818 <_sbrk+0x68>)
 80047d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80047d2:	4b10      	ldr	r3, [pc, #64]	; (8004814 <_sbrk+0x64>)
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4413      	add	r3, r2
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d207      	bcs.n	80047f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80047e0:	f006 fe2e 	bl	800b440 <__errno>
 80047e4:	4602      	mov	r2, r0
 80047e6:	230c      	movs	r3, #12
 80047e8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80047ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80047ee:	e009      	b.n	8004804 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80047f0:	4b08      	ldr	r3, [pc, #32]	; (8004814 <_sbrk+0x64>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80047f6:	4b07      	ldr	r3, [pc, #28]	; (8004814 <_sbrk+0x64>)
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4413      	add	r3, r2
 80047fe:	4a05      	ldr	r2, [pc, #20]	; (8004814 <_sbrk+0x64>)
 8004800:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004802:	68fb      	ldr	r3, [r7, #12]
}
 8004804:	4618      	mov	r0, r3
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	20020000 	.word	0x20020000
 8004810:	00000400 	.word	0x00000400
 8004814:	200000d4 	.word	0x200000d4
 8004818:	20014c00 	.word	0x20014c00

0800481c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004820:	4b08      	ldr	r3, [pc, #32]	; (8004844 <SystemInit+0x28>)
 8004822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004826:	4a07      	ldr	r2, [pc, #28]	; (8004844 <SystemInit+0x28>)
 8004828:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800482c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004830:	4b04      	ldr	r3, [pc, #16]	; (8004844 <SystemInit+0x28>)
 8004832:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004836:	609a      	str	r2, [r3, #8]
#endif
}
 8004838:	bf00      	nop
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	e000ed00 	.word	0xe000ed00

08004848 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
    BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	4603      	mov	r3, r0
 8004850:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8004852:	4b10      	ldr	r3, [pc, #64]	; (8004894 <USER_initialize+0x4c>)
 8004854:	2201      	movs	r2, #1
 8004856:	701a      	strb	r2, [r3, #0]

    printf("# SD Card Init ");
 8004858:	480f      	ldr	r0, [pc, #60]	; (8004898 <USER_initialize+0x50>)
 800485a:	f006 fe3d 	bl	800b4d8 <iprintf>
    if(SD_Initialize() == 0)
 800485e:	f7ff fb4b 	bl	8003ef8 <SD_Initialize>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d102      	bne.n	800486e <USER_initialize+0x26>
    {
        Stat = RES_OK;
 8004868:	4b0a      	ldr	r3, [pc, #40]	; (8004894 <USER_initialize+0x4c>)
 800486a:	2200      	movs	r2, #0
 800486c:	701a      	strb	r2, [r3, #0]
    }
    printf("%s!\r\n", Stat == RES_OK ? "Successfully" : "Failed");
 800486e:	4b09      	ldr	r3, [pc, #36]	; (8004894 <USER_initialize+0x4c>)
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	b2db      	uxtb	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d101      	bne.n	800487c <USER_initialize+0x34>
 8004878:	4b08      	ldr	r3, [pc, #32]	; (800489c <USER_initialize+0x54>)
 800487a:	e000      	b.n	800487e <USER_initialize+0x36>
 800487c:	4b08      	ldr	r3, [pc, #32]	; (80048a0 <USER_initialize+0x58>)
 800487e:	4619      	mov	r1, r3
 8004880:	4808      	ldr	r0, [pc, #32]	; (80048a4 <USER_initialize+0x5c>)
 8004882:	f006 fe29 	bl	800b4d8 <iprintf>

    return Stat;
 8004886:	4b03      	ldr	r3, [pc, #12]	; (8004894 <USER_initialize+0x4c>)
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	b2db      	uxtb	r3, r3
    /* USER CODE END INIT */
}
 800488c:	4618      	mov	r0, r3
 800488e:	3708      	adds	r7, #8
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	20000008 	.word	0x20000008
 8004898:	0800c684 	.word	0x0800c684
 800489c:	0800c694 	.word	0x0800c694
 80048a0:	0800c6a4 	.word	0x0800c6a4
 80048a4:	0800c6ac 	.word	0x0800c6ac

080048a8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	4603      	mov	r3, r0
 80048b0:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN STATUS */
    return RES_OK;
 80048b2:	2300      	movs	r3, #0
    /* USER CODE END STATUS */
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <USER_read>:
    BYTE pdrv,      /* Physical drive nmuber to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60b9      	str	r1, [r7, #8]
 80048c8:	607a      	str	r2, [r7, #4]
 80048ca:	603b      	str	r3, [r7, #0]
 80048cc:	4603      	mov	r3, r0
 80048ce:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN READ */
    return SD_ReadDisk(buff, sector, count) == 0 ? RES_OK : RES_ERROR;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	461a      	mov	r2, r3
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	68b8      	ldr	r0, [r7, #8]
 80048da:	f7ff fc01 	bl	80040e0 <SD_ReadDisk>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	bf14      	ite	ne
 80048e4:	2301      	movne	r3, #1
 80048e6:	2300      	moveq	r3, #0
 80048e8:	b2db      	uxtb	r3, r3
    /* USER CODE END READ */
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <USER_write>:
    BYTE pdrv,          /* Physical drive nmuber to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 80048f2:	b580      	push	{r7, lr}
 80048f4:	b084      	sub	sp, #16
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
 80048fc:	603b      	str	r3, [r7, #0]
 80048fe:	4603      	mov	r3, r0
 8004900:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN WRITE */
    /* USER CODE HERE */
    return SD_WriteDisk((uint8_t *)buff, sector, count) == 0 ? RES_OK : RES_ERROR;;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	b2db      	uxtb	r3, r3
 8004906:	461a      	mov	r2, r3
 8004908:	6879      	ldr	r1, [r7, #4]
 800490a:	68b8      	ldr	r0, [r7, #8]
 800490c:	f7ff fc34 	bl	8004178 <SD_WriteDisk>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	bf14      	ite	ne
 8004916:	2301      	movne	r3, #1
 8004918:	2300      	moveq	r3, #0
 800491a:	b2db      	uxtb	r3, r3
    /* USER CODE END WRITE */
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <USER_ioctl>:
DRESULT USER_ioctl (
    BYTE pdrv,      /* Physical drive nmuber (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	4603      	mov	r3, r0
 800492c:	603a      	str	r2, [r7, #0]
 800492e:	71fb      	strb	r3, [r7, #7]
 8004930:	460b      	mov	r3, r1
 8004932:	71bb      	strb	r3, [r7, #6]
    /* USER CODE BEGIN IOCTL */
    return RES_OK;
 8004934:	2300      	movs	r3, #0
    /* USER CODE END IOCTL */
}
 8004936:	4618      	mov	r0, r3
 8004938:	370c      	adds	r7, #12
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
	...

08004944 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8004948:	4b06      	ldr	r3, [pc, #24]	; (8004964 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	2b03      	cmp	r3, #3
 800494e:	d104      	bne.n	800495a <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 8004950:	4b05      	ldr	r3, [pc, #20]	; (8004968 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8004952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004956:	2202      	movs	r2, #2
 8004958:	701a      	strb	r2, [r3, #0]
  }
}
 800495a:	bf00      	nop
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	20014578 	.word	0x20014578
 8004968:	200000d8 	.word	0x200000d8

0800496c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800496c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80049a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004970:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004972:	e003      	b.n	800497c <LoopCopyDataInit>

08004974 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004974:	4b0c      	ldr	r3, [pc, #48]	; (80049a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004976:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004978:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800497a:	3104      	adds	r1, #4

0800497c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800497c:	480b      	ldr	r0, [pc, #44]	; (80049ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800497e:	4b0c      	ldr	r3, [pc, #48]	; (80049b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004980:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004982:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004984:	d3f6      	bcc.n	8004974 <CopyDataInit>
  ldr  r2, =_sbss
 8004986:	4a0b      	ldr	r2, [pc, #44]	; (80049b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004988:	e002      	b.n	8004990 <LoopFillZerobss>

0800498a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800498a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800498c:	f842 3b04 	str.w	r3, [r2], #4

08004990 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004990:	4b09      	ldr	r3, [pc, #36]	; (80049b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004992:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004994:	d3f9      	bcc.n	800498a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004996:	f7ff ff41 	bl	800481c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800499a:	f006 fd57 	bl	800b44c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800499e:	f7fe fd1d 	bl	80033dc <main>
  bx  lr    
 80049a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80049a4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80049a8:	0800c868 	.word	0x0800c868
  ldr  r0, =_sdata
 80049ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80049b0:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 80049b4:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 80049b8:	20014bfc 	.word	0x20014bfc

080049bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80049bc:	e7fe      	b.n	80049bc <ADC_IRQHandler>
	...

080049c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80049c4:	4b0e      	ldr	r3, [pc, #56]	; (8004a00 <HAL_Init+0x40>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a0d      	ldr	r2, [pc, #52]	; (8004a00 <HAL_Init+0x40>)
 80049ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80049d0:	4b0b      	ldr	r3, [pc, #44]	; (8004a00 <HAL_Init+0x40>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a0a      	ldr	r2, [pc, #40]	; (8004a00 <HAL_Init+0x40>)
 80049d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049dc:	4b08      	ldr	r3, [pc, #32]	; (8004a00 <HAL_Init+0x40>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a07      	ldr	r2, [pc, #28]	; (8004a00 <HAL_Init+0x40>)
 80049e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049e8:	2003      	movs	r0, #3
 80049ea:	f000 f8fa 	bl	8004be2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049ee:	2000      	movs	r0, #0
 80049f0:	f7ff fde4 	bl	80045bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049f4:	f7ff fc1e 	bl	8004234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40023c00 	.word	0x40023c00

08004a04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a04:	b480      	push	{r7}
 8004a06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a08:	4b06      	ldr	r3, [pc, #24]	; (8004a24 <HAL_IncTick+0x20>)
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	4b06      	ldr	r3, [pc, #24]	; (8004a28 <HAL_IncTick+0x24>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4413      	add	r3, r2
 8004a14:	4a04      	ldr	r2, [pc, #16]	; (8004a28 <HAL_IncTick+0x24>)
 8004a16:	6013      	str	r3, [r2, #0]
}
 8004a18:	bf00      	nop
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	20000024 	.word	0x20000024
 8004a28:	20014bb4 	.word	0x20014bb4

08004a2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	af00      	add	r7, sp, #0
  return uwTick;
 8004a30:	4b03      	ldr	r3, [pc, #12]	; (8004a40 <HAL_GetTick+0x14>)
 8004a32:	681b      	ldr	r3, [r3, #0]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	20014bb4 	.word	0x20014bb4

08004a44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a4c:	f7ff ffee 	bl	8004a2c <HAL_GetTick>
 8004a50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a5c:	d005      	beq.n	8004a6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a5e:	4b09      	ldr	r3, [pc, #36]	; (8004a84 <HAL_Delay+0x40>)
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	461a      	mov	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4413      	add	r3, r2
 8004a68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a6a:	bf00      	nop
 8004a6c:	f7ff ffde 	bl	8004a2c <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d8f7      	bhi.n	8004a6c <HAL_Delay+0x28>
  {
  }
}
 8004a7c:	bf00      	nop
 8004a7e:	3710      	adds	r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	20000024 	.word	0x20000024

08004a88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f003 0307 	and.w	r3, r3, #7
 8004a96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a98:	4b0c      	ldr	r3, [pc, #48]	; (8004acc <__NVIC_SetPriorityGrouping+0x44>)
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ab0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ab8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004aba:	4a04      	ldr	r2, [pc, #16]	; (8004acc <__NVIC_SetPriorityGrouping+0x44>)
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	60d3      	str	r3, [r2, #12]
}
 8004ac0:	bf00      	nop
 8004ac2:	3714      	adds	r7, #20
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	e000ed00 	.word	0xe000ed00

08004ad0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ad4:	4b04      	ldr	r3, [pc, #16]	; (8004ae8 <__NVIC_GetPriorityGrouping+0x18>)
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	0a1b      	lsrs	r3, r3, #8
 8004ada:	f003 0307 	and.w	r3, r3, #7
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	e000ed00 	.word	0xe000ed00

08004aec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	4603      	mov	r3, r0
 8004af4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	db0b      	blt.n	8004b16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004afe:	79fb      	ldrb	r3, [r7, #7]
 8004b00:	f003 021f 	and.w	r2, r3, #31
 8004b04:	4907      	ldr	r1, [pc, #28]	; (8004b24 <__NVIC_EnableIRQ+0x38>)
 8004b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b0a:	095b      	lsrs	r3, r3, #5
 8004b0c:	2001      	movs	r0, #1
 8004b0e:	fa00 f202 	lsl.w	r2, r0, r2
 8004b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b16:	bf00      	nop
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	e000e100 	.word	0xe000e100

08004b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	4603      	mov	r3, r0
 8004b30:	6039      	str	r1, [r7, #0]
 8004b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	db0a      	blt.n	8004b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	b2da      	uxtb	r2, r3
 8004b40:	490c      	ldr	r1, [pc, #48]	; (8004b74 <__NVIC_SetPriority+0x4c>)
 8004b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b46:	0112      	lsls	r2, r2, #4
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	440b      	add	r3, r1
 8004b4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b50:	e00a      	b.n	8004b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	b2da      	uxtb	r2, r3
 8004b56:	4908      	ldr	r1, [pc, #32]	; (8004b78 <__NVIC_SetPriority+0x50>)
 8004b58:	79fb      	ldrb	r3, [r7, #7]
 8004b5a:	f003 030f 	and.w	r3, r3, #15
 8004b5e:	3b04      	subs	r3, #4
 8004b60:	0112      	lsls	r2, r2, #4
 8004b62:	b2d2      	uxtb	r2, r2
 8004b64:	440b      	add	r3, r1
 8004b66:	761a      	strb	r2, [r3, #24]
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr
 8004b74:	e000e100 	.word	0xe000e100
 8004b78:	e000ed00 	.word	0xe000ed00

08004b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b089      	sub	sp, #36	; 0x24
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	60f8      	str	r0, [r7, #12]
 8004b84:	60b9      	str	r1, [r7, #8]
 8004b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f003 0307 	and.w	r3, r3, #7
 8004b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f1c3 0307 	rsb	r3, r3, #7
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	bf28      	it	cs
 8004b9a:	2304      	movcs	r3, #4
 8004b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	2b06      	cmp	r3, #6
 8004ba4:	d902      	bls.n	8004bac <NVIC_EncodePriority+0x30>
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	3b03      	subs	r3, #3
 8004baa:	e000      	b.n	8004bae <NVIC_EncodePriority+0x32>
 8004bac:	2300      	movs	r3, #0
 8004bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bba:	43da      	mvns	r2, r3
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	401a      	ands	r2, r3
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bc4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	fa01 f303 	lsl.w	r3, r1, r3
 8004bce:	43d9      	mvns	r1, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bd4:	4313      	orrs	r3, r2
         );
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3724      	adds	r7, #36	; 0x24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr

08004be2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b082      	sub	sp, #8
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7ff ff4c 	bl	8004a88 <__NVIC_SetPriorityGrouping>
}
 8004bf0:	bf00      	nop
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	4603      	mov	r3, r0
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
 8004c04:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c0a:	f7ff ff61 	bl	8004ad0 <__NVIC_GetPriorityGrouping>
 8004c0e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	68b9      	ldr	r1, [r7, #8]
 8004c14:	6978      	ldr	r0, [r7, #20]
 8004c16:	f7ff ffb1 	bl	8004b7c <NVIC_EncodePriority>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c20:	4611      	mov	r1, r2
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7ff ff80 	bl	8004b28 <__NVIC_SetPriority>
}
 8004c28:	bf00      	nop
 8004c2a:	3718      	adds	r7, #24
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	4603      	mov	r3, r0
 8004c38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7ff ff54 	bl	8004aec <__NVIC_EnableIRQ>
}
 8004c44:	bf00      	nop
 8004c46:	3708      	adds	r7, #8
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b086      	sub	sp, #24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c54:	2300      	movs	r3, #0
 8004c56:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c58:	f7ff fee8 	bl	8004a2c <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e099      	b.n	8004d9c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f022 0201 	bic.w	r2, r2, #1
 8004c86:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c88:	e00f      	b.n	8004caa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c8a:	f7ff fecf 	bl	8004a2c <HAL_GetTick>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	2b05      	cmp	r3, #5
 8004c96:	d908      	bls.n	8004caa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2203      	movs	r2, #3
 8004ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e078      	b.n	8004d9c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1e8      	bne.n	8004c8a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	4b38      	ldr	r3, [pc, #224]	; (8004da4 <HAL_DMA_Init+0x158>)
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ce2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d00:	2b04      	cmp	r3, #4
 8004d02:	d107      	bne.n	8004d14 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	697a      	ldr	r2, [r7, #20]
 8004d1a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	695b      	ldr	r3, [r3, #20]
 8004d22:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	f023 0307 	bic.w	r3, r3, #7
 8004d2a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	2b04      	cmp	r3, #4
 8004d3c:	d117      	bne.n	8004d6e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00e      	beq.n	8004d6e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f9e9 	bl	8005128 <DMA_CheckFifoParam>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d008      	beq.n	8004d6e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2240      	movs	r2, #64	; 0x40
 8004d60:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e016      	b.n	8004d9c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	697a      	ldr	r2, [r7, #20]
 8004d74:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 f9a0 	bl	80050bc <DMA_CalcBaseAndBitshift>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d84:	223f      	movs	r2, #63	; 0x3f
 8004d86:	409a      	lsls	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3718      	adds	r7, #24
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	f010803f 	.word	0xf010803f

08004da8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004db0:	2300      	movs	r3, #0
 8004db2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004db4:	4b92      	ldr	r3, [pc, #584]	; (8005000 <HAL_DMA_IRQHandler+0x258>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a92      	ldr	r2, [pc, #584]	; (8005004 <HAL_DMA_IRQHandler+0x25c>)
 8004dba:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbe:	0a9b      	lsrs	r3, r3, #10
 8004dc0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd2:	2208      	movs	r2, #8
 8004dd4:	409a      	lsls	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	4013      	ands	r3, r2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d01a      	beq.n	8004e14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0304 	and.w	r3, r3, #4
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d013      	beq.n	8004e14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 0204 	bic.w	r2, r2, #4
 8004dfa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e00:	2208      	movs	r2, #8
 8004e02:	409a      	lsls	r2, r3
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0c:	f043 0201 	orr.w	r2, r3, #1
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e18:	2201      	movs	r2, #1
 8004e1a:	409a      	lsls	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d012      	beq.n	8004e4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00b      	beq.n	8004e4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e36:	2201      	movs	r2, #1
 8004e38:	409a      	lsls	r2, r3
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e42:	f043 0202 	orr.w	r2, r3, #2
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e4e:	2204      	movs	r2, #4
 8004e50:	409a      	lsls	r2, r3
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	4013      	ands	r3, r2
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d012      	beq.n	8004e80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00b      	beq.n	8004e80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e6c:	2204      	movs	r2, #4
 8004e6e:	409a      	lsls	r2, r3
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e78:	f043 0204 	orr.w	r2, r3, #4
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e84:	2210      	movs	r2, #16
 8004e86:	409a      	lsls	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d043      	beq.n	8004f18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0308 	and.w	r3, r3, #8
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d03c      	beq.n	8004f18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea2:	2210      	movs	r2, #16
 8004ea4:	409a      	lsls	r2, r3
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d018      	beq.n	8004eea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d108      	bne.n	8004ed8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d024      	beq.n	8004f18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	4798      	blx	r3
 8004ed6:	e01f      	b.n	8004f18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d01b      	beq.n	8004f18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	4798      	blx	r3
 8004ee8:	e016      	b.n	8004f18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d107      	bne.n	8004f08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 0208 	bic.w	r2, r2, #8
 8004f06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d003      	beq.n	8004f18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	409a      	lsls	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	4013      	ands	r3, r2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f000 808e 	beq.w	8005046 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0310 	and.w	r3, r3, #16
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f000 8086 	beq.w	8005046 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f3e:	2220      	movs	r2, #32
 8004f40:	409a      	lsls	r2, r3
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	2b05      	cmp	r3, #5
 8004f50:	d136      	bne.n	8004fc0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0216 	bic.w	r2, r2, #22
 8004f60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	695a      	ldr	r2, [r3, #20]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d103      	bne.n	8004f82 <HAL_DMA_IRQHandler+0x1da>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d007      	beq.n	8004f92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f022 0208 	bic.w	r2, r2, #8
 8004f90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f96:	223f      	movs	r2, #63	; 0x3f
 8004f98:	409a      	lsls	r2, r3
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d07d      	beq.n	80050b2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	4798      	blx	r3
        }
        return;
 8004fbe:	e078      	b.n	80050b2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d01c      	beq.n	8005008 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d108      	bne.n	8004fee <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d030      	beq.n	8005046 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	4798      	blx	r3
 8004fec:	e02b      	b.n	8005046 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d027      	beq.n	8005046 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	4798      	blx	r3
 8004ffe:	e022      	b.n	8005046 <HAL_DMA_IRQHandler+0x29e>
 8005000:	20000004 	.word	0x20000004
 8005004:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005012:	2b00      	cmp	r3, #0
 8005014:	d10f      	bne.n	8005036 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f022 0210 	bic.w	r2, r2, #16
 8005024:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2201      	movs	r2, #1
 8005032:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503a:	2b00      	cmp	r3, #0
 800503c:	d003      	beq.n	8005046 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800504a:	2b00      	cmp	r3, #0
 800504c:	d032      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	d022      	beq.n	80050a0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2205      	movs	r2, #5
 800505e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f022 0201 	bic.w	r2, r2, #1
 8005070:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	3301      	adds	r3, #1
 8005076:	60bb      	str	r3, [r7, #8]
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	429a      	cmp	r2, r3
 800507c:	d307      	bcc.n	800508e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1f2      	bne.n	8005072 <HAL_DMA_IRQHandler+0x2ca>
 800508c:	e000      	b.n	8005090 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800508e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	4798      	blx	r3
 80050b0:	e000      	b.n	80050b4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80050b2:	bf00      	nop
    }
  }
}
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop

080050bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80050bc:	b480      	push	{r7}
 80050be:	b085      	sub	sp, #20
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	3b10      	subs	r3, #16
 80050cc:	4a14      	ldr	r2, [pc, #80]	; (8005120 <DMA_CalcBaseAndBitshift+0x64>)
 80050ce:	fba2 2303 	umull	r2, r3, r2, r3
 80050d2:	091b      	lsrs	r3, r3, #4
 80050d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80050d6:	4a13      	ldr	r2, [pc, #76]	; (8005124 <DMA_CalcBaseAndBitshift+0x68>)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4413      	add	r3, r2
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	461a      	mov	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2b03      	cmp	r3, #3
 80050e8:	d909      	bls.n	80050fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80050f2:	f023 0303 	bic.w	r3, r3, #3
 80050f6:	1d1a      	adds	r2, r3, #4
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	659a      	str	r2, [r3, #88]	; 0x58
 80050fc:	e007      	b.n	800510e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005106:	f023 0303 	bic.w	r3, r3, #3
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005112:	4618      	mov	r0, r3
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	aaaaaaab 	.word	0xaaaaaaab
 8005124:	0800c7b8 	.word	0x0800c7b8

08005128 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005130:	2300      	movs	r3, #0
 8005132:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005138:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d11f      	bne.n	8005182 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	2b03      	cmp	r3, #3
 8005146:	d855      	bhi.n	80051f4 <DMA_CheckFifoParam+0xcc>
 8005148:	a201      	add	r2, pc, #4	; (adr r2, 8005150 <DMA_CheckFifoParam+0x28>)
 800514a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800514e:	bf00      	nop
 8005150:	08005161 	.word	0x08005161
 8005154:	08005173 	.word	0x08005173
 8005158:	08005161 	.word	0x08005161
 800515c:	080051f5 	.word	0x080051f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005164:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d045      	beq.n	80051f8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005170:	e042      	b.n	80051f8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005176:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800517a:	d13f      	bne.n	80051fc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005180:	e03c      	b.n	80051fc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800518a:	d121      	bne.n	80051d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	2b03      	cmp	r3, #3
 8005190:	d836      	bhi.n	8005200 <DMA_CheckFifoParam+0xd8>
 8005192:	a201      	add	r2, pc, #4	; (adr r2, 8005198 <DMA_CheckFifoParam+0x70>)
 8005194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005198:	080051a9 	.word	0x080051a9
 800519c:	080051af 	.word	0x080051af
 80051a0:	080051a9 	.word	0x080051a9
 80051a4:	080051c1 	.word	0x080051c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	73fb      	strb	r3, [r7, #15]
      break;
 80051ac:	e02f      	b.n	800520e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d024      	beq.n	8005204 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051be:	e021      	b.n	8005204 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80051c8:	d11e      	bne.n	8005208 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80051ce:	e01b      	b.n	8005208 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d902      	bls.n	80051dc <DMA_CheckFifoParam+0xb4>
 80051d6:	2b03      	cmp	r3, #3
 80051d8:	d003      	beq.n	80051e2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80051da:	e018      	b.n	800520e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	73fb      	strb	r3, [r7, #15]
      break;
 80051e0:	e015      	b.n	800520e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d00e      	beq.n	800520c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	73fb      	strb	r3, [r7, #15]
      break;
 80051f2:	e00b      	b.n	800520c <DMA_CheckFifoParam+0xe4>
      break;
 80051f4:	bf00      	nop
 80051f6:	e00a      	b.n	800520e <DMA_CheckFifoParam+0xe6>
      break;
 80051f8:	bf00      	nop
 80051fa:	e008      	b.n	800520e <DMA_CheckFifoParam+0xe6>
      break;
 80051fc:	bf00      	nop
 80051fe:	e006      	b.n	800520e <DMA_CheckFifoParam+0xe6>
      break;
 8005200:	bf00      	nop
 8005202:	e004      	b.n	800520e <DMA_CheckFifoParam+0xe6>
      break;
 8005204:	bf00      	nop
 8005206:	e002      	b.n	800520e <DMA_CheckFifoParam+0xe6>
      break;   
 8005208:	bf00      	nop
 800520a:	e000      	b.n	800520e <DMA_CheckFifoParam+0xe6>
      break;
 800520c:	bf00      	nop
    }
  } 
  
  return status; 
 800520e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005210:	4618      	mov	r0, r3
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800521c:	b480      	push	{r7}
 800521e:	b089      	sub	sp, #36	; 0x24
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005226:	2300      	movs	r3, #0
 8005228:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800522a:	2300      	movs	r3, #0
 800522c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800522e:	2300      	movs	r3, #0
 8005230:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005232:	2300      	movs	r3, #0
 8005234:	61fb      	str	r3, [r7, #28]
 8005236:	e16b      	b.n	8005510 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005238:	2201      	movs	r2, #1
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	fa02 f303 	lsl.w	r3, r2, r3
 8005240:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	4013      	ands	r3, r2
 800524a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800524c:	693a      	ldr	r2, [r7, #16]
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	429a      	cmp	r2, r3
 8005252:	f040 815a 	bne.w	800550a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d00b      	beq.n	8005276 <HAL_GPIO_Init+0x5a>
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2b02      	cmp	r3, #2
 8005264:	d007      	beq.n	8005276 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800526a:	2b11      	cmp	r3, #17
 800526c:	d003      	beq.n	8005276 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b12      	cmp	r3, #18
 8005274:	d130      	bne.n	80052d8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	005b      	lsls	r3, r3, #1
 8005280:	2203      	movs	r2, #3
 8005282:	fa02 f303 	lsl.w	r3, r2, r3
 8005286:	43db      	mvns	r3, r3
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	4013      	ands	r3, r2
 800528c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	68da      	ldr	r2, [r3, #12]
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	fa02 f303 	lsl.w	r3, r2, r3
 800529a:	69ba      	ldr	r2, [r7, #24]
 800529c:	4313      	orrs	r3, r2
 800529e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	69ba      	ldr	r2, [r7, #24]
 80052a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052ac:	2201      	movs	r2, #1
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	fa02 f303 	lsl.w	r3, r2, r3
 80052b4:	43db      	mvns	r3, r3
 80052b6:	69ba      	ldr	r2, [r7, #24]
 80052b8:	4013      	ands	r3, r2
 80052ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	091b      	lsrs	r3, r3, #4
 80052c2:	f003 0201 	and.w	r2, r3, #1
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	69ba      	ldr	r2, [r7, #24]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	69ba      	ldr	r2, [r7, #24]
 80052d6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	005b      	lsls	r3, r3, #1
 80052e2:	2203      	movs	r2, #3
 80052e4:	fa02 f303 	lsl.w	r3, r2, r3
 80052e8:	43db      	mvns	r3, r3
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	4013      	ands	r3, r2
 80052ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	689a      	ldr	r2, [r3, #8]
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	005b      	lsls	r3, r3, #1
 80052f8:	fa02 f303 	lsl.w	r3, r2, r3
 80052fc:	69ba      	ldr	r2, [r7, #24]
 80052fe:	4313      	orrs	r3, r2
 8005300:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	2b02      	cmp	r3, #2
 800530e:	d003      	beq.n	8005318 <HAL_GPIO_Init+0xfc>
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	2b12      	cmp	r3, #18
 8005316:	d123      	bne.n	8005360 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	08da      	lsrs	r2, r3, #3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	3208      	adds	r2, #8
 8005320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005324:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	220f      	movs	r2, #15
 8005330:	fa02 f303 	lsl.w	r3, r2, r3
 8005334:	43db      	mvns	r3, r3
 8005336:	69ba      	ldr	r2, [r7, #24]
 8005338:	4013      	ands	r3, r2
 800533a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	691a      	ldr	r2, [r3, #16]
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	fa02 f303 	lsl.w	r3, r2, r3
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	4313      	orrs	r3, r2
 8005350:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	08da      	lsrs	r2, r3, #3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	3208      	adds	r2, #8
 800535a:	69b9      	ldr	r1, [r7, #24]
 800535c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	005b      	lsls	r3, r3, #1
 800536a:	2203      	movs	r2, #3
 800536c:	fa02 f303 	lsl.w	r3, r2, r3
 8005370:	43db      	mvns	r3, r3
 8005372:	69ba      	ldr	r2, [r7, #24]
 8005374:	4013      	ands	r3, r2
 8005376:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f003 0203 	and.w	r2, r3, #3
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	fa02 f303 	lsl.w	r3, r2, r3
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	4313      	orrs	r3, r2
 800538c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	69ba      	ldr	r2, [r7, #24]
 8005392:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 80b4 	beq.w	800550a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053a2:	2300      	movs	r3, #0
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	4b5f      	ldr	r3, [pc, #380]	; (8005524 <HAL_GPIO_Init+0x308>)
 80053a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053aa:	4a5e      	ldr	r2, [pc, #376]	; (8005524 <HAL_GPIO_Init+0x308>)
 80053ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053b0:	6453      	str	r3, [r2, #68]	; 0x44
 80053b2:	4b5c      	ldr	r3, [pc, #368]	; (8005524 <HAL_GPIO_Init+0x308>)
 80053b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053ba:	60fb      	str	r3, [r7, #12]
 80053bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053be:	4a5a      	ldr	r2, [pc, #360]	; (8005528 <HAL_GPIO_Init+0x30c>)
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	089b      	lsrs	r3, r3, #2
 80053c4:	3302      	adds	r3, #2
 80053c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	220f      	movs	r2, #15
 80053d6:	fa02 f303 	lsl.w	r3, r2, r3
 80053da:	43db      	mvns	r3, r3
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	4013      	ands	r3, r2
 80053e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a51      	ldr	r2, [pc, #324]	; (800552c <HAL_GPIO_Init+0x310>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d02b      	beq.n	8005442 <HAL_GPIO_Init+0x226>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a50      	ldr	r2, [pc, #320]	; (8005530 <HAL_GPIO_Init+0x314>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d025      	beq.n	800543e <HAL_GPIO_Init+0x222>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a4f      	ldr	r2, [pc, #316]	; (8005534 <HAL_GPIO_Init+0x318>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d01f      	beq.n	800543a <HAL_GPIO_Init+0x21e>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a4e      	ldr	r2, [pc, #312]	; (8005538 <HAL_GPIO_Init+0x31c>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d019      	beq.n	8005436 <HAL_GPIO_Init+0x21a>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a4d      	ldr	r2, [pc, #308]	; (800553c <HAL_GPIO_Init+0x320>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d013      	beq.n	8005432 <HAL_GPIO_Init+0x216>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a4c      	ldr	r2, [pc, #304]	; (8005540 <HAL_GPIO_Init+0x324>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d00d      	beq.n	800542e <HAL_GPIO_Init+0x212>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a4b      	ldr	r2, [pc, #300]	; (8005544 <HAL_GPIO_Init+0x328>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d007      	beq.n	800542a <HAL_GPIO_Init+0x20e>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a4a      	ldr	r2, [pc, #296]	; (8005548 <HAL_GPIO_Init+0x32c>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d101      	bne.n	8005426 <HAL_GPIO_Init+0x20a>
 8005422:	2307      	movs	r3, #7
 8005424:	e00e      	b.n	8005444 <HAL_GPIO_Init+0x228>
 8005426:	2308      	movs	r3, #8
 8005428:	e00c      	b.n	8005444 <HAL_GPIO_Init+0x228>
 800542a:	2306      	movs	r3, #6
 800542c:	e00a      	b.n	8005444 <HAL_GPIO_Init+0x228>
 800542e:	2305      	movs	r3, #5
 8005430:	e008      	b.n	8005444 <HAL_GPIO_Init+0x228>
 8005432:	2304      	movs	r3, #4
 8005434:	e006      	b.n	8005444 <HAL_GPIO_Init+0x228>
 8005436:	2303      	movs	r3, #3
 8005438:	e004      	b.n	8005444 <HAL_GPIO_Init+0x228>
 800543a:	2302      	movs	r3, #2
 800543c:	e002      	b.n	8005444 <HAL_GPIO_Init+0x228>
 800543e:	2301      	movs	r3, #1
 8005440:	e000      	b.n	8005444 <HAL_GPIO_Init+0x228>
 8005442:	2300      	movs	r3, #0
 8005444:	69fa      	ldr	r2, [r7, #28]
 8005446:	f002 0203 	and.w	r2, r2, #3
 800544a:	0092      	lsls	r2, r2, #2
 800544c:	4093      	lsls	r3, r2
 800544e:	69ba      	ldr	r2, [r7, #24]
 8005450:	4313      	orrs	r3, r2
 8005452:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005454:	4934      	ldr	r1, [pc, #208]	; (8005528 <HAL_GPIO_Init+0x30c>)
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	089b      	lsrs	r3, r3, #2
 800545a:	3302      	adds	r3, #2
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005462:	4b3a      	ldr	r3, [pc, #232]	; (800554c <HAL_GPIO_Init+0x330>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	43db      	mvns	r3, r3
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	4013      	ands	r3, r2
 8005470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800547e:	69ba      	ldr	r2, [r7, #24]
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	4313      	orrs	r3, r2
 8005484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005486:	4a31      	ldr	r2, [pc, #196]	; (800554c <HAL_GPIO_Init+0x330>)
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800548c:	4b2f      	ldr	r3, [pc, #188]	; (800554c <HAL_GPIO_Init+0x330>)
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	43db      	mvns	r3, r3
 8005496:	69ba      	ldr	r2, [r7, #24]
 8005498:	4013      	ands	r3, r2
 800549a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d003      	beq.n	80054b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80054a8:	69ba      	ldr	r2, [r7, #24]
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80054b0:	4a26      	ldr	r2, [pc, #152]	; (800554c <HAL_GPIO_Init+0x330>)
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054b6:	4b25      	ldr	r3, [pc, #148]	; (800554c <HAL_GPIO_Init+0x330>)
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	43db      	mvns	r3, r3
 80054c0:	69ba      	ldr	r2, [r7, #24]
 80054c2:	4013      	ands	r3, r2
 80054c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80054da:	4a1c      	ldr	r2, [pc, #112]	; (800554c <HAL_GPIO_Init+0x330>)
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80054e0:	4b1a      	ldr	r3, [pc, #104]	; (800554c <HAL_GPIO_Init+0x330>)
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	43db      	mvns	r3, r3
 80054ea:	69ba      	ldr	r2, [r7, #24]
 80054ec:	4013      	ands	r3, r2
 80054ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d003      	beq.n	8005504 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80054fc:	69ba      	ldr	r2, [r7, #24]
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	4313      	orrs	r3, r2
 8005502:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005504:	4a11      	ldr	r2, [pc, #68]	; (800554c <HAL_GPIO_Init+0x330>)
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	3301      	adds	r3, #1
 800550e:	61fb      	str	r3, [r7, #28]
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	2b0f      	cmp	r3, #15
 8005514:	f67f ae90 	bls.w	8005238 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005518:	bf00      	nop
 800551a:	3724      	adds	r7, #36	; 0x24
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr
 8005524:	40023800 	.word	0x40023800
 8005528:	40013800 	.word	0x40013800
 800552c:	40020000 	.word	0x40020000
 8005530:	40020400 	.word	0x40020400
 8005534:	40020800 	.word	0x40020800
 8005538:	40020c00 	.word	0x40020c00
 800553c:	40021000 	.word	0x40021000
 8005540:	40021400 	.word	0x40021400
 8005544:	40021800 	.word	0x40021800
 8005548:	40021c00 	.word	0x40021c00
 800554c:	40013c00 	.word	0x40013c00

08005550 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005550:	b480      	push	{r7}
 8005552:	b087      	sub	sp, #28
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800555a:	2300      	movs	r3, #0
 800555c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800555e:	2300      	movs	r3, #0
 8005560:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8005562:	2300      	movs	r3, #0
 8005564:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005566:	2300      	movs	r3, #0
 8005568:	617b      	str	r3, [r7, #20]
 800556a:	e0cd      	b.n	8005708 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800556c:	2201      	movs	r2, #1
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	fa02 f303 	lsl.w	r3, r2, r3
 8005574:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005576:	683a      	ldr	r2, [r7, #0]
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	4013      	ands	r3, r2
 800557c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	429a      	cmp	r2, r3
 8005584:	f040 80bd 	bne.w	8005702 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005588:	4a64      	ldr	r2, [pc, #400]	; (800571c <HAL_GPIO_DeInit+0x1cc>)
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	089b      	lsrs	r3, r3, #2
 800558e:	3302      	adds	r3, #2
 8005590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005594:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f003 0303 	and.w	r3, r3, #3
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	220f      	movs	r2, #15
 80055a0:	fa02 f303 	lsl.w	r3, r2, r3
 80055a4:	68ba      	ldr	r2, [r7, #8]
 80055a6:	4013      	ands	r3, r2
 80055a8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a5c      	ldr	r2, [pc, #368]	; (8005720 <HAL_GPIO_DeInit+0x1d0>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d02b      	beq.n	800560a <HAL_GPIO_DeInit+0xba>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a5b      	ldr	r2, [pc, #364]	; (8005724 <HAL_GPIO_DeInit+0x1d4>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d025      	beq.n	8005606 <HAL_GPIO_DeInit+0xb6>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a5a      	ldr	r2, [pc, #360]	; (8005728 <HAL_GPIO_DeInit+0x1d8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d01f      	beq.n	8005602 <HAL_GPIO_DeInit+0xb2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a59      	ldr	r2, [pc, #356]	; (800572c <HAL_GPIO_DeInit+0x1dc>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d019      	beq.n	80055fe <HAL_GPIO_DeInit+0xae>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a58      	ldr	r2, [pc, #352]	; (8005730 <HAL_GPIO_DeInit+0x1e0>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d013      	beq.n	80055fa <HAL_GPIO_DeInit+0xaa>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a57      	ldr	r2, [pc, #348]	; (8005734 <HAL_GPIO_DeInit+0x1e4>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d00d      	beq.n	80055f6 <HAL_GPIO_DeInit+0xa6>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a56      	ldr	r2, [pc, #344]	; (8005738 <HAL_GPIO_DeInit+0x1e8>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d007      	beq.n	80055f2 <HAL_GPIO_DeInit+0xa2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a55      	ldr	r2, [pc, #340]	; (800573c <HAL_GPIO_DeInit+0x1ec>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d101      	bne.n	80055ee <HAL_GPIO_DeInit+0x9e>
 80055ea:	2307      	movs	r3, #7
 80055ec:	e00e      	b.n	800560c <HAL_GPIO_DeInit+0xbc>
 80055ee:	2308      	movs	r3, #8
 80055f0:	e00c      	b.n	800560c <HAL_GPIO_DeInit+0xbc>
 80055f2:	2306      	movs	r3, #6
 80055f4:	e00a      	b.n	800560c <HAL_GPIO_DeInit+0xbc>
 80055f6:	2305      	movs	r3, #5
 80055f8:	e008      	b.n	800560c <HAL_GPIO_DeInit+0xbc>
 80055fa:	2304      	movs	r3, #4
 80055fc:	e006      	b.n	800560c <HAL_GPIO_DeInit+0xbc>
 80055fe:	2303      	movs	r3, #3
 8005600:	e004      	b.n	800560c <HAL_GPIO_DeInit+0xbc>
 8005602:	2302      	movs	r3, #2
 8005604:	e002      	b.n	800560c <HAL_GPIO_DeInit+0xbc>
 8005606:	2301      	movs	r3, #1
 8005608:	e000      	b.n	800560c <HAL_GPIO_DeInit+0xbc>
 800560a:	2300      	movs	r3, #0
 800560c:	697a      	ldr	r2, [r7, #20]
 800560e:	f002 0203 	and.w	r2, r2, #3
 8005612:	0092      	lsls	r2, r2, #2
 8005614:	4093      	lsls	r3, r2
 8005616:	68ba      	ldr	r2, [r7, #8]
 8005618:	429a      	cmp	r2, r3
 800561a:	d132      	bne.n	8005682 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800561c:	4b48      	ldr	r3, [pc, #288]	; (8005740 <HAL_GPIO_DeInit+0x1f0>)
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	43db      	mvns	r3, r3
 8005624:	4946      	ldr	r1, [pc, #280]	; (8005740 <HAL_GPIO_DeInit+0x1f0>)
 8005626:	4013      	ands	r3, r2
 8005628:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800562a:	4b45      	ldr	r3, [pc, #276]	; (8005740 <HAL_GPIO_DeInit+0x1f0>)
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	43db      	mvns	r3, r3
 8005632:	4943      	ldr	r1, [pc, #268]	; (8005740 <HAL_GPIO_DeInit+0x1f0>)
 8005634:	4013      	ands	r3, r2
 8005636:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005638:	4b41      	ldr	r3, [pc, #260]	; (8005740 <HAL_GPIO_DeInit+0x1f0>)
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	43db      	mvns	r3, r3
 8005640:	493f      	ldr	r1, [pc, #252]	; (8005740 <HAL_GPIO_DeInit+0x1f0>)
 8005642:	4013      	ands	r3, r2
 8005644:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005646:	4b3e      	ldr	r3, [pc, #248]	; (8005740 <HAL_GPIO_DeInit+0x1f0>)
 8005648:	68da      	ldr	r2, [r3, #12]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	43db      	mvns	r3, r3
 800564e:	493c      	ldr	r1, [pc, #240]	; (8005740 <HAL_GPIO_DeInit+0x1f0>)
 8005650:	4013      	ands	r3, r2
 8005652:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f003 0303 	and.w	r3, r3, #3
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	220f      	movs	r2, #15
 800565e:	fa02 f303 	lsl.w	r3, r2, r3
 8005662:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005664:	4a2d      	ldr	r2, [pc, #180]	; (800571c <HAL_GPIO_DeInit+0x1cc>)
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	089b      	lsrs	r3, r3, #2
 800566a:	3302      	adds	r3, #2
 800566c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	43da      	mvns	r2, r3
 8005674:	4829      	ldr	r0, [pc, #164]	; (800571c <HAL_GPIO_DeInit+0x1cc>)
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	089b      	lsrs	r3, r3, #2
 800567a:	400a      	ands	r2, r1
 800567c:	3302      	adds	r3, #2
 800567e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	005b      	lsls	r3, r3, #1
 800568a:	2103      	movs	r1, #3
 800568c:	fa01 f303 	lsl.w	r3, r1, r3
 8005690:	43db      	mvns	r3, r3
 8005692:	401a      	ands	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	08da      	lsrs	r2, r3, #3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	3208      	adds	r2, #8
 80056a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f003 0307 	and.w	r3, r3, #7
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	220f      	movs	r2, #15
 80056ae:	fa02 f303 	lsl.w	r3, r2, r3
 80056b2:	43db      	mvns	r3, r3
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	08d2      	lsrs	r2, r2, #3
 80056b8:	4019      	ands	r1, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	3208      	adds	r2, #8
 80056be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68da      	ldr	r2, [r3, #12]
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	2103      	movs	r1, #3
 80056cc:	fa01 f303 	lsl.w	r3, r1, r3
 80056d0:	43db      	mvns	r3, r3
 80056d2:	401a      	ands	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685a      	ldr	r2, [r3, #4]
 80056dc:	2101      	movs	r1, #1
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	fa01 f303 	lsl.w	r3, r1, r3
 80056e4:	43db      	mvns	r3, r3
 80056e6:	401a      	ands	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	689a      	ldr	r2, [r3, #8]
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	2103      	movs	r1, #3
 80056f6:	fa01 f303 	lsl.w	r3, r1, r3
 80056fa:	43db      	mvns	r3, r3
 80056fc:	401a      	ands	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	3301      	adds	r3, #1
 8005706:	617b      	str	r3, [r7, #20]
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	2b0f      	cmp	r3, #15
 800570c:	f67f af2e 	bls.w	800556c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005710:	bf00      	nop
 8005712:	371c      	adds	r7, #28
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	40013800 	.word	0x40013800
 8005720:	40020000 	.word	0x40020000
 8005724:	40020400 	.word	0x40020400
 8005728:	40020800 	.word	0x40020800
 800572c:	40020c00 	.word	0x40020c00
 8005730:	40021000 	.word	0x40021000
 8005734:	40021400 	.word	0x40021400
 8005738:	40021800 	.word	0x40021800
 800573c:	40021c00 	.word	0x40021c00
 8005740:	40013c00 	.word	0x40013c00

08005744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
 800574c:	460b      	mov	r3, r1
 800574e:	807b      	strh	r3, [r7, #2]
 8005750:	4613      	mov	r3, r2
 8005752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005754:	787b      	ldrb	r3, [r7, #1]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d003      	beq.n	8005762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800575a:	887a      	ldrh	r2, [r7, #2]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005760:	e003      	b.n	800576a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005762:	887b      	ldrh	r3, [r7, #2]
 8005764:	041a      	lsls	r2, r3, #16
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	619a      	str	r2, [r3, #24]
}
 800576a:	bf00      	nop
 800576c:	370c      	adds	r7, #12
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr

08005776 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005776:	b480      	push	{r7}
 8005778:	b083      	sub	sp, #12
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
 800577e:	460b      	mov	r3, r1
 8005780:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	695a      	ldr	r2, [r3, #20]
 8005786:	887b      	ldrh	r3, [r7, #2]
 8005788:	401a      	ands	r2, r3
 800578a:	887b      	ldrh	r3, [r7, #2]
 800578c:	429a      	cmp	r2, r3
 800578e:	d104      	bne.n	800579a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005790:	887b      	ldrh	r3, [r7, #2]
 8005792:	041a      	lsls	r2, r3, #16
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005798:	e002      	b.n	80057a0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800579a:	887a      	ldrh	r2, [r7, #2]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	619a      	str	r2, [r3, #24]
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	4603      	mov	r3, r0
 80057b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80057b6:	4b08      	ldr	r3, [pc, #32]	; (80057d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057b8:	695a      	ldr	r2, [r3, #20]
 80057ba:	88fb      	ldrh	r3, [r7, #6]
 80057bc:	4013      	ands	r3, r2
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d006      	beq.n	80057d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057c2:	4a05      	ldr	r2, [pc, #20]	; (80057d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057c4:	88fb      	ldrh	r3, [r7, #6]
 80057c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7fe f946 	bl	8003a5c <HAL_GPIO_EXTI_Callback>
  }
}
 80057d0:	bf00      	nop
 80057d2:	3708      	adds	r7, #8
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}
 80057d8:	40013c00 	.word	0x40013c00

080057dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d101      	bne.n	80057ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e11f      	b.n	8005a2e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d106      	bne.n	8005808 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f7fe fd3e 	bl	8004284 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2224      	movs	r2, #36	; 0x24
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f022 0201 	bic.w	r2, r2, #1
 800581e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800582e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800583e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005840:	f001 f9ca 	bl	8006bd8 <HAL_RCC_GetPCLK1Freq>
 8005844:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	4a7b      	ldr	r2, [pc, #492]	; (8005a38 <HAL_I2C_Init+0x25c>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d807      	bhi.n	8005860 <HAL_I2C_Init+0x84>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	4a7a      	ldr	r2, [pc, #488]	; (8005a3c <HAL_I2C_Init+0x260>)
 8005854:	4293      	cmp	r3, r2
 8005856:	bf94      	ite	ls
 8005858:	2301      	movls	r3, #1
 800585a:	2300      	movhi	r3, #0
 800585c:	b2db      	uxtb	r3, r3
 800585e:	e006      	b.n	800586e <HAL_I2C_Init+0x92>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	4a77      	ldr	r2, [pc, #476]	; (8005a40 <HAL_I2C_Init+0x264>)
 8005864:	4293      	cmp	r3, r2
 8005866:	bf94      	ite	ls
 8005868:	2301      	movls	r3, #1
 800586a:	2300      	movhi	r3, #0
 800586c:	b2db      	uxtb	r3, r3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e0db      	b.n	8005a2e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	4a72      	ldr	r2, [pc, #456]	; (8005a44 <HAL_I2C_Init+0x268>)
 800587a:	fba2 2303 	umull	r2, r3, r2, r3
 800587e:	0c9b      	lsrs	r3, r3, #18
 8005880:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68ba      	ldr	r2, [r7, #8]
 8005892:	430a      	orrs	r2, r1
 8005894:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	4a64      	ldr	r2, [pc, #400]	; (8005a38 <HAL_I2C_Init+0x25c>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d802      	bhi.n	80058b0 <HAL_I2C_Init+0xd4>
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	3301      	adds	r3, #1
 80058ae:	e009      	b.n	80058c4 <HAL_I2C_Init+0xe8>
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80058b6:	fb02 f303 	mul.w	r3, r2, r3
 80058ba:	4a63      	ldr	r2, [pc, #396]	; (8005a48 <HAL_I2C_Init+0x26c>)
 80058bc:	fba2 2303 	umull	r2, r3, r2, r3
 80058c0:	099b      	lsrs	r3, r3, #6
 80058c2:	3301      	adds	r3, #1
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	6812      	ldr	r2, [r2, #0]
 80058c8:	430b      	orrs	r3, r1
 80058ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	69db      	ldr	r3, [r3, #28]
 80058d2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80058d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	4956      	ldr	r1, [pc, #344]	; (8005a38 <HAL_I2C_Init+0x25c>)
 80058e0:	428b      	cmp	r3, r1
 80058e2:	d80d      	bhi.n	8005900 <HAL_I2C_Init+0x124>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	1e59      	subs	r1, r3, #1
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80058f2:	3301      	adds	r3, #1
 80058f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058f8:	2b04      	cmp	r3, #4
 80058fa:	bf38      	it	cc
 80058fc:	2304      	movcc	r3, #4
 80058fe:	e04f      	b.n	80059a0 <HAL_I2C_Init+0x1c4>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d111      	bne.n	800592c <HAL_I2C_Init+0x150>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	1e58      	subs	r0, r3, #1
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6859      	ldr	r1, [r3, #4]
 8005910:	460b      	mov	r3, r1
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	440b      	add	r3, r1
 8005916:	fbb0 f3f3 	udiv	r3, r0, r3
 800591a:	3301      	adds	r3, #1
 800591c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005920:	2b00      	cmp	r3, #0
 8005922:	bf0c      	ite	eq
 8005924:	2301      	moveq	r3, #1
 8005926:	2300      	movne	r3, #0
 8005928:	b2db      	uxtb	r3, r3
 800592a:	e012      	b.n	8005952 <HAL_I2C_Init+0x176>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	1e58      	subs	r0, r3, #1
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6859      	ldr	r1, [r3, #4]
 8005934:	460b      	mov	r3, r1
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	440b      	add	r3, r1
 800593a:	0099      	lsls	r1, r3, #2
 800593c:	440b      	add	r3, r1
 800593e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005942:	3301      	adds	r3, #1
 8005944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005948:	2b00      	cmp	r3, #0
 800594a:	bf0c      	ite	eq
 800594c:	2301      	moveq	r3, #1
 800594e:	2300      	movne	r3, #0
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <HAL_I2C_Init+0x17e>
 8005956:	2301      	movs	r3, #1
 8005958:	e022      	b.n	80059a0 <HAL_I2C_Init+0x1c4>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10e      	bne.n	8005980 <HAL_I2C_Init+0x1a4>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	1e58      	subs	r0, r3, #1
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6859      	ldr	r1, [r3, #4]
 800596a:	460b      	mov	r3, r1
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	440b      	add	r3, r1
 8005970:	fbb0 f3f3 	udiv	r3, r0, r3
 8005974:	3301      	adds	r3, #1
 8005976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800597a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800597e:	e00f      	b.n	80059a0 <HAL_I2C_Init+0x1c4>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	1e58      	subs	r0, r3, #1
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6859      	ldr	r1, [r3, #4]
 8005988:	460b      	mov	r3, r1
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	440b      	add	r3, r1
 800598e:	0099      	lsls	r1, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	fbb0 f3f3 	udiv	r3, r0, r3
 8005996:	3301      	adds	r3, #1
 8005998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800599c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	6809      	ldr	r1, [r1, #0]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	69da      	ldr	r2, [r3, #28]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	430a      	orrs	r2, r1
 80059c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80059ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	6911      	ldr	r1, [r2, #16]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	68d2      	ldr	r2, [r2, #12]
 80059da:	4311      	orrs	r1, r2
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	6812      	ldr	r2, [r2, #0]
 80059e0:	430b      	orrs	r3, r1
 80059e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	695a      	ldr	r2, [r3, #20]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	431a      	orrs	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	430a      	orrs	r2, r1
 80059fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0201 	orr.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	000186a0 	.word	0x000186a0
 8005a3c:	001e847f 	.word	0x001e847f
 8005a40:	003d08ff 	.word	0x003d08ff
 8005a44:	431bde83 	.word	0x431bde83
 8005a48:	10624dd3 	.word	0x10624dd3

08005a4c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b088      	sub	sp, #32
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d101      	bne.n	8005a5e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e128      	b.n	8005cb0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d109      	bne.n	8005a7e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a90      	ldr	r2, [pc, #576]	; (8005cb8 <HAL_I2S_Init+0x26c>)
 8005a76:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f7fe fc4b 	bl	8004314 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2202      	movs	r2, #2
 8005a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	69db      	ldr	r3, [r3, #28]
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	6812      	ldr	r2, [r2, #0]
 8005a90:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005a94:	f023 030f 	bic.w	r3, r3, #15
 8005a98:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d060      	beq.n	8005b6c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d102      	bne.n	8005ab8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005ab2:	2310      	movs	r3, #16
 8005ab4:	617b      	str	r3, [r7, #20]
 8005ab6:	e001      	b.n	8005abc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005ab8:	2320      	movs	r3, #32
 8005aba:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	2b20      	cmp	r3, #32
 8005ac2:	d802      	bhi.n	8005aca <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	005b      	lsls	r3, r3, #1
 8005ac8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005aca:	2001      	movs	r0, #1
 8005acc:	f001 f9c0 	bl	8006e50 <HAL_RCCEx_GetPeriphCLKFreq>
 8005ad0:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	691b      	ldr	r3, [r3, #16]
 8005ad6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ada:	d125      	bne.n	8005b28 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d010      	beq.n	8005b06 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	fbb2 f2f3 	udiv	r2, r2, r3
 8005aee:	4613      	mov	r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	4413      	add	r3, r2
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	461a      	mov	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b00:	3305      	adds	r3, #5
 8005b02:	613b      	str	r3, [r7, #16]
 8005b04:	e01f      	b.n	8005b46 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	00db      	lsls	r3, r3, #3
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b10:	4613      	mov	r3, r2
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	4413      	add	r3, r2
 8005b16:	005b      	lsls	r3, r3, #1
 8005b18:	461a      	mov	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	695b      	ldr	r3, [r3, #20]
 8005b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b22:	3305      	adds	r3, #5
 8005b24:	613b      	str	r3, [r7, #16]
 8005b26:	e00e      	b.n	8005b46 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b30:	4613      	mov	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	4413      	add	r3, r2
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	461a      	mov	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b42:	3305      	adds	r3, #5
 8005b44:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	4a5c      	ldr	r2, [pc, #368]	; (8005cbc <HAL_I2S_Init+0x270>)
 8005b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4e:	08db      	lsrs	r3, r3, #3
 8005b50:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	f003 0301 	and.w	r3, r3, #1
 8005b58:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	69bb      	ldr	r3, [r7, #24]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	085b      	lsrs	r3, r3, #1
 8005b62:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	021b      	lsls	r3, r3, #8
 8005b68:	61bb      	str	r3, [r7, #24]
 8005b6a:	e003      	b.n	8005b74 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d902      	bls.n	8005b80 <HAL_I2S_Init+0x134>
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	2bff      	cmp	r3, #255	; 0xff
 8005b7e:	d907      	bls.n	8005b90 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b84:	f043 0210 	orr.w	r2, r3, #16
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e08f      	b.n	8005cb0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691a      	ldr	r2, [r3, #16]
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	ea42 0103 	orr.w	r1, r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	69fa      	ldr	r2, [r7, #28]
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	69db      	ldr	r3, [r3, #28]
 8005baa:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005bae:	f023 030f 	bic.w	r3, r3, #15
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	6851      	ldr	r1, [r2, #4]
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	6892      	ldr	r2, [r2, #8]
 8005bba:	4311      	orrs	r1, r2
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	68d2      	ldr	r2, [r2, #12]
 8005bc0:	4311      	orrs	r1, r2
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	6992      	ldr	r2, [r2, #24]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	431a      	orrs	r2, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bd2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d161      	bne.n	8005ca0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a38      	ldr	r2, [pc, #224]	; (8005cc0 <HAL_I2S_Init+0x274>)
 8005be0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a37      	ldr	r2, [pc, #220]	; (8005cc4 <HAL_I2S_Init+0x278>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d101      	bne.n	8005bf0 <HAL_I2S_Init+0x1a4>
 8005bec:	4b36      	ldr	r3, [pc, #216]	; (8005cc8 <HAL_I2S_Init+0x27c>)
 8005bee:	e001      	b.n	8005bf4 <HAL_I2S_Init+0x1a8>
 8005bf0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005bf4:	69db      	ldr	r3, [r3, #28]
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	6812      	ldr	r2, [r2, #0]
 8005bfa:	4932      	ldr	r1, [pc, #200]	; (8005cc4 <HAL_I2S_Init+0x278>)
 8005bfc:	428a      	cmp	r2, r1
 8005bfe:	d101      	bne.n	8005c04 <HAL_I2S_Init+0x1b8>
 8005c00:	4a31      	ldr	r2, [pc, #196]	; (8005cc8 <HAL_I2S_Init+0x27c>)
 8005c02:	e001      	b.n	8005c08 <HAL_I2S_Init+0x1bc>
 8005c04:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005c08:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005c0c:	f023 030f 	bic.w	r3, r3, #15
 8005c10:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a2b      	ldr	r2, [pc, #172]	; (8005cc4 <HAL_I2S_Init+0x278>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d101      	bne.n	8005c20 <HAL_I2S_Init+0x1d4>
 8005c1c:	4b2a      	ldr	r3, [pc, #168]	; (8005cc8 <HAL_I2S_Init+0x27c>)
 8005c1e:	e001      	b.n	8005c24 <HAL_I2S_Init+0x1d8>
 8005c20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c24:	2202      	movs	r2, #2
 8005c26:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a25      	ldr	r2, [pc, #148]	; (8005cc4 <HAL_I2S_Init+0x278>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d101      	bne.n	8005c36 <HAL_I2S_Init+0x1ea>
 8005c32:	4b25      	ldr	r3, [pc, #148]	; (8005cc8 <HAL_I2S_Init+0x27c>)
 8005c34:	e001      	b.n	8005c3a <HAL_I2S_Init+0x1ee>
 8005c36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c3a:	69db      	ldr	r3, [r3, #28]
 8005c3c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c46:	d003      	beq.n	8005c50 <HAL_I2S_Init+0x204>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d103      	bne.n	8005c58 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005c50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c54:	613b      	str	r3, [r7, #16]
 8005c56:	e001      	b.n	8005c5c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	b299      	uxth	r1, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	699b      	ldr	r3, [r3, #24]
 8005c70:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8005c72:	4303      	orrs	r3, r0
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	430b      	orrs	r3, r1
 8005c78:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	897b      	ldrh	r3, [r7, #10]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005c88:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a0d      	ldr	r2, [pc, #52]	; (8005cc4 <HAL_I2S_Init+0x278>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d101      	bne.n	8005c98 <HAL_I2S_Init+0x24c>
 8005c94:	4b0c      	ldr	r3, [pc, #48]	; (8005cc8 <HAL_I2S_Init+0x27c>)
 8005c96:	e001      	b.n	8005c9c <HAL_I2S_Init+0x250>
 8005c98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c9c:	897a      	ldrh	r2, [r7, #10]
 8005c9e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2201      	movs	r2, #1
 8005caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3720      	adds	r7, #32
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	08005d9b 	.word	0x08005d9b
 8005cbc:	cccccccd 	.word	0xcccccccd
 8005cc0:	08005eb1 	.word	0x08005eb1
 8005cc4:	40003800 	.word	0x40003800
 8005cc8:	40003400 	.word	0x40003400

08005ccc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cec:	881a      	ldrh	r2, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf8:	1c9a      	adds	r2, r3, #2
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10e      	bne.n	8005d34 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	685a      	ldr	r2, [r3, #4]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d24:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7fa fc1e 	bl	8000570 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005d34:	bf00      	nop
 8005d36:	3708      	adds	r7, #8
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68da      	ldr	r2, [r3, #12]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d4e:	b292      	uxth	r2, r2
 8005d50:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d56:	1c9a      	adds	r2, r3, #2
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	3b01      	subs	r3, #1
 8005d64:	b29a      	uxth	r2, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10e      	bne.n	8005d92 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	685a      	ldr	r2, [r3, #4]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005d82:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f7ff ff9d 	bl	8005ccc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005d92:	bf00      	nop
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b086      	sub	sp, #24
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d13a      	bne.n	8005e2c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d109      	bne.n	8005dd4 <I2S_IRQHandler+0x3a>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dca:	2b40      	cmp	r3, #64	; 0x40
 8005dcc:	d102      	bne.n	8005dd4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f7ff ffb4 	bl	8005d3c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dda:	2b40      	cmp	r3, #64	; 0x40
 8005ddc:	d126      	bne.n	8005e2c <I2S_IRQHandler+0x92>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f003 0320 	and.w	r3, r3, #32
 8005de8:	2b20      	cmp	r3, #32
 8005dea:	d11f      	bne.n	8005e2c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685a      	ldr	r2, [r3, #4]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005dfa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	613b      	str	r3, [r7, #16]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	613b      	str	r3, [r7, #16]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	613b      	str	r3, [r7, #16]
 8005e10:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e1e:	f043 0202 	orr.w	r2, r3, #2
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f7fa fbbc 	bl	80005a4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b03      	cmp	r3, #3
 8005e36:	d136      	bne.n	8005ea6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d109      	bne.n	8005e56 <I2S_IRQHandler+0xbc>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e4c:	2b80      	cmp	r3, #128	; 0x80
 8005e4e:	d102      	bne.n	8005e56 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f7ff ff45 	bl	8005ce0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f003 0308 	and.w	r3, r3, #8
 8005e5c:	2b08      	cmp	r3, #8
 8005e5e:	d122      	bne.n	8005ea6 <I2S_IRQHandler+0x10c>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	f003 0320 	and.w	r3, r3, #32
 8005e6a:	2b20      	cmp	r3, #32
 8005e6c:	d11b      	bne.n	8005ea6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005e7c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005e7e:	2300      	movs	r3, #0
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	60fb      	str	r3, [r7, #12]
 8005e8a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e98:	f043 0204 	orr.w	r2, r3, #4
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f7fa fb7f 	bl	80005a4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ea6:	bf00      	nop
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
	...

08005eb0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b088      	sub	sp, #32
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4aa2      	ldr	r2, [pc, #648]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d101      	bne.n	8005ece <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005eca:	4ba2      	ldr	r3, [pc, #648]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005ecc:	e001      	b.n	8005ed2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005ece:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a9b      	ldr	r2, [pc, #620]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d101      	bne.n	8005eec <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005ee8:	4b9a      	ldr	r3, [pc, #616]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005eea:	e001      	b.n	8005ef0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005eec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005efc:	d004      	beq.n	8005f08 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f040 8099 	bne.w	800603a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	f003 0302 	and.w	r3, r3, #2
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d107      	bne.n	8005f22 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d002      	beq.n	8005f22 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f000 f925 	bl	800616c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	f003 0301 	and.w	r3, r3, #1
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d107      	bne.n	8005f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d002      	beq.n	8005f3c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f9c8 	bl	80062cc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f42:	2b40      	cmp	r3, #64	; 0x40
 8005f44:	d13a      	bne.n	8005fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	f003 0320 	and.w	r3, r3, #32
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d035      	beq.n	8005fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a7e      	ldr	r2, [pc, #504]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d101      	bne.n	8005f5e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8005f5a:	4b7e      	ldr	r3, [pc, #504]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005f5c:	e001      	b.n	8005f62 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005f5e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4979      	ldr	r1, [pc, #484]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005f6a:	428b      	cmp	r3, r1
 8005f6c:	d101      	bne.n	8005f72 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005f6e:	4b79      	ldr	r3, [pc, #484]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005f70:	e001      	b.n	8005f76 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005f72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005f76:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005f7a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	685a      	ldr	r2, [r3, #4]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f8a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	60fb      	str	r3, [r7, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	60fb      	str	r3, [r7, #12]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	60fb      	str	r3, [r7, #12]
 8005fa0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fae:	f043 0202 	orr.w	r2, r3, #2
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f7fa faf4 	bl	80005a4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	f003 0308 	and.w	r3, r3, #8
 8005fc2:	2b08      	cmp	r3, #8
 8005fc4:	f040 80be 	bne.w	8006144 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f003 0320 	and.w	r3, r3, #32
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f000 80b8 	beq.w	8006144 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005fe2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a59      	ldr	r2, [pc, #356]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d101      	bne.n	8005ff2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005fee:	4b59      	ldr	r3, [pc, #356]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005ff0:	e001      	b.n	8005ff6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005ff2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ff6:	685a      	ldr	r2, [r3, #4]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4954      	ldr	r1, [pc, #336]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005ffe:	428b      	cmp	r3, r1
 8006000:	d101      	bne.n	8006006 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006002:	4b54      	ldr	r3, [pc, #336]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8006004:	e001      	b.n	800600a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006006:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800600a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800600e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006010:	2300      	movs	r3, #0
 8006012:	60bb      	str	r3, [r7, #8]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	689b      	ldr	r3, [r3, #8]
 800601a:	60bb      	str	r3, [r7, #8]
 800601c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800602a:	f043 0204 	orr.w	r2, r3, #4
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f7fa fab6 	bl	80005a4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006038:	e084      	b.n	8006144 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	f003 0302 	and.w	r3, r3, #2
 8006040:	2b02      	cmp	r3, #2
 8006042:	d107      	bne.n	8006054 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604a:	2b00      	cmp	r3, #0
 800604c:	d002      	beq.n	8006054 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 f8be 	bl	80061d0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	f003 0301 	and.w	r3, r3, #1
 800605a:	2b01      	cmp	r3, #1
 800605c:	d107      	bne.n	800606e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006064:	2b00      	cmp	r3, #0
 8006066:	d002      	beq.n	800606e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f8fd 	bl	8006268 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006074:	2b40      	cmp	r3, #64	; 0x40
 8006076:	d12f      	bne.n	80060d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	f003 0320 	and.w	r3, r3, #32
 800607e:	2b00      	cmp	r3, #0
 8006080:	d02a      	beq.n	80060d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006090:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a2e      	ldr	r2, [pc, #184]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d101      	bne.n	80060a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800609c:	4b2d      	ldr	r3, [pc, #180]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800609e:	e001      	b.n	80060a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80060a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060a4:	685a      	ldr	r2, [r3, #4]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4929      	ldr	r1, [pc, #164]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80060ac:	428b      	cmp	r3, r1
 80060ae:	d101      	bne.n	80060b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80060b0:	4b28      	ldr	r3, [pc, #160]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80060b2:	e001      	b.n	80060b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80060b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060bc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ca:	f043 0202 	orr.w	r2, r3, #2
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7fa fa66 	bl	80005a4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	f003 0308 	and.w	r3, r3, #8
 80060de:	2b08      	cmp	r3, #8
 80060e0:	d131      	bne.n	8006146 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	f003 0320 	and.w	r3, r3, #32
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d02c      	beq.n	8006146 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a17      	ldr	r2, [pc, #92]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d101      	bne.n	80060fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80060f6:	4b17      	ldr	r3, [pc, #92]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80060f8:	e001      	b.n	80060fe <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80060fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4912      	ldr	r1, [pc, #72]	; (8006150 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006106:	428b      	cmp	r3, r1
 8006108:	d101      	bne.n	800610e <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800610a:	4b12      	ldr	r3, [pc, #72]	; (8006154 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800610c:	e001      	b.n	8006112 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800610e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006112:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006116:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	685a      	ldr	r2, [r3, #4]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006126:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006134:	f043 0204 	orr.w	r2, r3, #4
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7fa fa31 	bl	80005a4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006142:	e000      	b.n	8006146 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006144:	bf00      	nop
}
 8006146:	bf00      	nop
 8006148:	3720      	adds	r7, #32
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	40003800 	.word	0x40003800
 8006154:	40003400 	.word	0x40003400

08006158 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006178:	1c99      	adds	r1, r3, #2
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	6251      	str	r1, [r2, #36]	; 0x24
 800617e:	881a      	ldrh	r2, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800618a:	b29b      	uxth	r3, r3
 800618c:	3b01      	subs	r3, #1
 800618e:	b29a      	uxth	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006198:	b29b      	uxth	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d113      	bne.n	80061c6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	685a      	ldr	r2, [r3, #4]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80061ac:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d106      	bne.n	80061c6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f7ff ffc9 	bl	8006158 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80061c6:	bf00      	nop
 80061c8:	3708      	adds	r7, #8
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
	...

080061d0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061dc:	1c99      	adds	r1, r3, #2
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	6251      	str	r1, [r2, #36]	; 0x24
 80061e2:	8819      	ldrh	r1, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a1d      	ldr	r2, [pc, #116]	; (8006260 <I2SEx_TxISR_I2SExt+0x90>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d101      	bne.n	80061f2 <I2SEx_TxISR_I2SExt+0x22>
 80061ee:	4b1d      	ldr	r3, [pc, #116]	; (8006264 <I2SEx_TxISR_I2SExt+0x94>)
 80061f0:	e001      	b.n	80061f6 <I2SEx_TxISR_I2SExt+0x26>
 80061f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80061f6:	460a      	mov	r2, r1
 80061f8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061fe:	b29b      	uxth	r3, r3
 8006200:	3b01      	subs	r3, #1
 8006202:	b29a      	uxth	r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800620c:	b29b      	uxth	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d121      	bne.n	8006256 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a12      	ldr	r2, [pc, #72]	; (8006260 <I2SEx_TxISR_I2SExt+0x90>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d101      	bne.n	8006220 <I2SEx_TxISR_I2SExt+0x50>
 800621c:	4b11      	ldr	r3, [pc, #68]	; (8006264 <I2SEx_TxISR_I2SExt+0x94>)
 800621e:	e001      	b.n	8006224 <I2SEx_TxISR_I2SExt+0x54>
 8006220:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006224:	685a      	ldr	r2, [r3, #4]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	490d      	ldr	r1, [pc, #52]	; (8006260 <I2SEx_TxISR_I2SExt+0x90>)
 800622c:	428b      	cmp	r3, r1
 800622e:	d101      	bne.n	8006234 <I2SEx_TxISR_I2SExt+0x64>
 8006230:	4b0c      	ldr	r3, [pc, #48]	; (8006264 <I2SEx_TxISR_I2SExt+0x94>)
 8006232:	e001      	b.n	8006238 <I2SEx_TxISR_I2SExt+0x68>
 8006234:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006238:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800623c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006242:	b29b      	uxth	r3, r3
 8006244:	2b00      	cmp	r3, #0
 8006246:	d106      	bne.n	8006256 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f7ff ff81 	bl	8006158 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006256:	bf00      	nop
 8006258:	3708      	adds	r7, #8
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	40003800 	.word	0x40003800
 8006264:	40003400 	.word	0x40003400

08006268 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68d8      	ldr	r0, [r3, #12]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800627a:	1c99      	adds	r1, r3, #2
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006280:	b282      	uxth	r2, r0
 8006282:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006288:	b29b      	uxth	r3, r3
 800628a:	3b01      	subs	r3, #1
 800628c:	b29a      	uxth	r2, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	d113      	bne.n	80062c4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80062aa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d106      	bne.n	80062c4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f7ff ff4a 	bl	8006158 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80062c4:	bf00      	nop
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b082      	sub	sp, #8
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a20      	ldr	r2, [pc, #128]	; (800635c <I2SEx_RxISR_I2SExt+0x90>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d101      	bne.n	80062e2 <I2SEx_RxISR_I2SExt+0x16>
 80062de:	4b20      	ldr	r3, [pc, #128]	; (8006360 <I2SEx_RxISR_I2SExt+0x94>)
 80062e0:	e001      	b.n	80062e6 <I2SEx_RxISR_I2SExt+0x1a>
 80062e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80062e6:	68d8      	ldr	r0, [r3, #12]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ec:	1c99      	adds	r1, r3, #2
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	62d1      	str	r1, [r2, #44]	; 0x2c
 80062f2:	b282      	uxth	r2, r0
 80062f4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	3b01      	subs	r3, #1
 80062fe:	b29a      	uxth	r2, r3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006308:	b29b      	uxth	r3, r3
 800630a:	2b00      	cmp	r3, #0
 800630c:	d121      	bne.n	8006352 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a12      	ldr	r2, [pc, #72]	; (800635c <I2SEx_RxISR_I2SExt+0x90>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d101      	bne.n	800631c <I2SEx_RxISR_I2SExt+0x50>
 8006318:	4b11      	ldr	r3, [pc, #68]	; (8006360 <I2SEx_RxISR_I2SExt+0x94>)
 800631a:	e001      	b.n	8006320 <I2SEx_RxISR_I2SExt+0x54>
 800631c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	490d      	ldr	r1, [pc, #52]	; (800635c <I2SEx_RxISR_I2SExt+0x90>)
 8006328:	428b      	cmp	r3, r1
 800632a:	d101      	bne.n	8006330 <I2SEx_RxISR_I2SExt+0x64>
 800632c:	4b0c      	ldr	r3, [pc, #48]	; (8006360 <I2SEx_RxISR_I2SExt+0x94>)
 800632e:	e001      	b.n	8006334 <I2SEx_RxISR_I2SExt+0x68>
 8006330:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006334:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006338:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800633e:	b29b      	uxth	r3, r3
 8006340:	2b00      	cmp	r3, #0
 8006342:	d106      	bne.n	8006352 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f7ff ff03 	bl	8006158 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006352:	bf00      	nop
 8006354:	3708      	adds	r7, #8
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}
 800635a:	bf00      	nop
 800635c:	40003800 	.word	0x40003800
 8006360:	40003400 	.word	0x40003400

08006364 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e25b      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0301 	and.w	r3, r3, #1
 800637e:	2b00      	cmp	r3, #0
 8006380:	d075      	beq.n	800646e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006382:	4ba3      	ldr	r3, [pc, #652]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f003 030c 	and.w	r3, r3, #12
 800638a:	2b04      	cmp	r3, #4
 800638c:	d00c      	beq.n	80063a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800638e:	4ba0      	ldr	r3, [pc, #640]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006396:	2b08      	cmp	r3, #8
 8006398:	d112      	bne.n	80063c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800639a:	4b9d      	ldr	r3, [pc, #628]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063a6:	d10b      	bne.n	80063c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063a8:	4b99      	ldr	r3, [pc, #612]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d05b      	beq.n	800646c <HAL_RCC_OscConfig+0x108>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d157      	bne.n	800646c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e236      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063c8:	d106      	bne.n	80063d8 <HAL_RCC_OscConfig+0x74>
 80063ca:	4b91      	ldr	r3, [pc, #580]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a90      	ldr	r2, [pc, #576]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80063d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063d4:	6013      	str	r3, [r2, #0]
 80063d6:	e01d      	b.n	8006414 <HAL_RCC_OscConfig+0xb0>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063e0:	d10c      	bne.n	80063fc <HAL_RCC_OscConfig+0x98>
 80063e2:	4b8b      	ldr	r3, [pc, #556]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a8a      	ldr	r2, [pc, #552]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80063e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063ec:	6013      	str	r3, [r2, #0]
 80063ee:	4b88      	ldr	r3, [pc, #544]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a87      	ldr	r2, [pc, #540]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80063f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063f8:	6013      	str	r3, [r2, #0]
 80063fa:	e00b      	b.n	8006414 <HAL_RCC_OscConfig+0xb0>
 80063fc:	4b84      	ldr	r3, [pc, #528]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a83      	ldr	r2, [pc, #524]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006406:	6013      	str	r3, [r2, #0]
 8006408:	4b81      	ldr	r3, [pc, #516]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a80      	ldr	r2, [pc, #512]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 800640e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006412:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d013      	beq.n	8006444 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800641c:	f7fe fb06 	bl	8004a2c <HAL_GetTick>
 8006420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006422:	e008      	b.n	8006436 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006424:	f7fe fb02 	bl	8004a2c <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	2b64      	cmp	r3, #100	; 0x64
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e1fb      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006436:	4b76      	ldr	r3, [pc, #472]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d0f0      	beq.n	8006424 <HAL_RCC_OscConfig+0xc0>
 8006442:	e014      	b.n	800646e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006444:	f7fe faf2 	bl	8004a2c <HAL_GetTick>
 8006448:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800644a:	e008      	b.n	800645e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800644c:	f7fe faee 	bl	8004a2c <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	2b64      	cmp	r3, #100	; 0x64
 8006458:	d901      	bls.n	800645e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e1e7      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800645e:	4b6c      	ldr	r3, [pc, #432]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d1f0      	bne.n	800644c <HAL_RCC_OscConfig+0xe8>
 800646a:	e000      	b.n	800646e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800646c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 0302 	and.w	r3, r3, #2
 8006476:	2b00      	cmp	r3, #0
 8006478:	d063      	beq.n	8006542 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800647a:	4b65      	ldr	r3, [pc, #404]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	f003 030c 	and.w	r3, r3, #12
 8006482:	2b00      	cmp	r3, #0
 8006484:	d00b      	beq.n	800649e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006486:	4b62      	ldr	r3, [pc, #392]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800648e:	2b08      	cmp	r3, #8
 8006490:	d11c      	bne.n	80064cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006492:	4b5f      	ldr	r3, [pc, #380]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800649a:	2b00      	cmp	r3, #0
 800649c:	d116      	bne.n	80064cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800649e:	4b5c      	ldr	r3, [pc, #368]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 0302 	and.w	r3, r3, #2
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d005      	beq.n	80064b6 <HAL_RCC_OscConfig+0x152>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d001      	beq.n	80064b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e1bb      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064b6:	4b56      	ldr	r3, [pc, #344]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	00db      	lsls	r3, r3, #3
 80064c4:	4952      	ldr	r1, [pc, #328]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064ca:	e03a      	b.n	8006542 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d020      	beq.n	8006516 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064d4:	4b4f      	ldr	r3, [pc, #316]	; (8006614 <HAL_RCC_OscConfig+0x2b0>)
 80064d6:	2201      	movs	r2, #1
 80064d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064da:	f7fe faa7 	bl	8004a2c <HAL_GetTick>
 80064de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064e0:	e008      	b.n	80064f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064e2:	f7fe faa3 	bl	8004a2c <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d901      	bls.n	80064f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e19c      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064f4:	4b46      	ldr	r3, [pc, #280]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 0302 	and.w	r3, r3, #2
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d0f0      	beq.n	80064e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006500:	4b43      	ldr	r3, [pc, #268]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	00db      	lsls	r3, r3, #3
 800650e:	4940      	ldr	r1, [pc, #256]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006510:	4313      	orrs	r3, r2
 8006512:	600b      	str	r3, [r1, #0]
 8006514:	e015      	b.n	8006542 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006516:	4b3f      	ldr	r3, [pc, #252]	; (8006614 <HAL_RCC_OscConfig+0x2b0>)
 8006518:	2200      	movs	r2, #0
 800651a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800651c:	f7fe fa86 	bl	8004a2c <HAL_GetTick>
 8006520:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006522:	e008      	b.n	8006536 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006524:	f7fe fa82 	bl	8004a2c <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	2b02      	cmp	r3, #2
 8006530:	d901      	bls.n	8006536 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e17b      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006536:	4b36      	ldr	r3, [pc, #216]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 0302 	and.w	r3, r3, #2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1f0      	bne.n	8006524 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 0308 	and.w	r3, r3, #8
 800654a:	2b00      	cmp	r3, #0
 800654c:	d030      	beq.n	80065b0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d016      	beq.n	8006584 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006556:	4b30      	ldr	r3, [pc, #192]	; (8006618 <HAL_RCC_OscConfig+0x2b4>)
 8006558:	2201      	movs	r2, #1
 800655a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800655c:	f7fe fa66 	bl	8004a2c <HAL_GetTick>
 8006560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006562:	e008      	b.n	8006576 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006564:	f7fe fa62 	bl	8004a2c <HAL_GetTick>
 8006568:	4602      	mov	r2, r0
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	2b02      	cmp	r3, #2
 8006570:	d901      	bls.n	8006576 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e15b      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006576:	4b26      	ldr	r3, [pc, #152]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 8006578:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800657a:	f003 0302 	and.w	r3, r3, #2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d0f0      	beq.n	8006564 <HAL_RCC_OscConfig+0x200>
 8006582:	e015      	b.n	80065b0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006584:	4b24      	ldr	r3, [pc, #144]	; (8006618 <HAL_RCC_OscConfig+0x2b4>)
 8006586:	2200      	movs	r2, #0
 8006588:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800658a:	f7fe fa4f 	bl	8004a2c <HAL_GetTick>
 800658e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006590:	e008      	b.n	80065a4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006592:	f7fe fa4b 	bl	8004a2c <HAL_GetTick>
 8006596:	4602      	mov	r2, r0
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	1ad3      	subs	r3, r2, r3
 800659c:	2b02      	cmp	r3, #2
 800659e:	d901      	bls.n	80065a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e144      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065a4:	4b1a      	ldr	r3, [pc, #104]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80065a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d1f0      	bne.n	8006592 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0304 	and.w	r3, r3, #4
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f000 80a0 	beq.w	80066fe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065be:	2300      	movs	r3, #0
 80065c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065c2:	4b13      	ldr	r3, [pc, #76]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d10f      	bne.n	80065ee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065ce:	2300      	movs	r3, #0
 80065d0:	60bb      	str	r3, [r7, #8]
 80065d2:	4b0f      	ldr	r3, [pc, #60]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80065d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d6:	4a0e      	ldr	r2, [pc, #56]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80065d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065dc:	6413      	str	r3, [r2, #64]	; 0x40
 80065de:	4b0c      	ldr	r3, [pc, #48]	; (8006610 <HAL_RCC_OscConfig+0x2ac>)
 80065e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065e6:	60bb      	str	r3, [r7, #8]
 80065e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065ea:	2301      	movs	r3, #1
 80065ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ee:	4b0b      	ldr	r3, [pc, #44]	; (800661c <HAL_RCC_OscConfig+0x2b8>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d121      	bne.n	800663e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065fa:	4b08      	ldr	r3, [pc, #32]	; (800661c <HAL_RCC_OscConfig+0x2b8>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a07      	ldr	r2, [pc, #28]	; (800661c <HAL_RCC_OscConfig+0x2b8>)
 8006600:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006604:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006606:	f7fe fa11 	bl	8004a2c <HAL_GetTick>
 800660a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800660c:	e011      	b.n	8006632 <HAL_RCC_OscConfig+0x2ce>
 800660e:	bf00      	nop
 8006610:	40023800 	.word	0x40023800
 8006614:	42470000 	.word	0x42470000
 8006618:	42470e80 	.word	0x42470e80
 800661c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006620:	f7fe fa04 	bl	8004a2c <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	2b02      	cmp	r3, #2
 800662c:	d901      	bls.n	8006632 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e0fd      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006632:	4b81      	ldr	r3, [pc, #516]	; (8006838 <HAL_RCC_OscConfig+0x4d4>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800663a:	2b00      	cmp	r3, #0
 800663c:	d0f0      	beq.n	8006620 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	2b01      	cmp	r3, #1
 8006644:	d106      	bne.n	8006654 <HAL_RCC_OscConfig+0x2f0>
 8006646:	4b7d      	ldr	r3, [pc, #500]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 8006648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800664a:	4a7c      	ldr	r2, [pc, #496]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 800664c:	f043 0301 	orr.w	r3, r3, #1
 8006650:	6713      	str	r3, [r2, #112]	; 0x70
 8006652:	e01c      	b.n	800668e <HAL_RCC_OscConfig+0x32a>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	2b05      	cmp	r3, #5
 800665a:	d10c      	bne.n	8006676 <HAL_RCC_OscConfig+0x312>
 800665c:	4b77      	ldr	r3, [pc, #476]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 800665e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006660:	4a76      	ldr	r2, [pc, #472]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 8006662:	f043 0304 	orr.w	r3, r3, #4
 8006666:	6713      	str	r3, [r2, #112]	; 0x70
 8006668:	4b74      	ldr	r3, [pc, #464]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 800666a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800666c:	4a73      	ldr	r2, [pc, #460]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 800666e:	f043 0301 	orr.w	r3, r3, #1
 8006672:	6713      	str	r3, [r2, #112]	; 0x70
 8006674:	e00b      	b.n	800668e <HAL_RCC_OscConfig+0x32a>
 8006676:	4b71      	ldr	r3, [pc, #452]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 8006678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800667a:	4a70      	ldr	r2, [pc, #448]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 800667c:	f023 0301 	bic.w	r3, r3, #1
 8006680:	6713      	str	r3, [r2, #112]	; 0x70
 8006682:	4b6e      	ldr	r3, [pc, #440]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 8006684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006686:	4a6d      	ldr	r2, [pc, #436]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 8006688:	f023 0304 	bic.w	r3, r3, #4
 800668c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d015      	beq.n	80066c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006696:	f7fe f9c9 	bl	8004a2c <HAL_GetTick>
 800669a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800669c:	e00a      	b.n	80066b4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800669e:	f7fe f9c5 	bl	8004a2c <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e0bc      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066b4:	4b61      	ldr	r3, [pc, #388]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 80066b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d0ee      	beq.n	800669e <HAL_RCC_OscConfig+0x33a>
 80066c0:	e014      	b.n	80066ec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066c2:	f7fe f9b3 	bl	8004a2c <HAL_GetTick>
 80066c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066c8:	e00a      	b.n	80066e0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066ca:	f7fe f9af 	bl	8004a2c <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80066d8:	4293      	cmp	r3, r2
 80066da:	d901      	bls.n	80066e0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e0a6      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066e0:	4b56      	ldr	r3, [pc, #344]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 80066e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e4:	f003 0302 	and.w	r3, r3, #2
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1ee      	bne.n	80066ca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066ec:	7dfb      	ldrb	r3, [r7, #23]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d105      	bne.n	80066fe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066f2:	4b52      	ldr	r3, [pc, #328]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 80066f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f6:	4a51      	ldr	r2, [pc, #324]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 80066f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	699b      	ldr	r3, [r3, #24]
 8006702:	2b00      	cmp	r3, #0
 8006704:	f000 8092 	beq.w	800682c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006708:	4b4c      	ldr	r3, [pc, #304]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f003 030c 	and.w	r3, r3, #12
 8006710:	2b08      	cmp	r3, #8
 8006712:	d05c      	beq.n	80067ce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	699b      	ldr	r3, [r3, #24]
 8006718:	2b02      	cmp	r3, #2
 800671a:	d141      	bne.n	80067a0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800671c:	4b48      	ldr	r3, [pc, #288]	; (8006840 <HAL_RCC_OscConfig+0x4dc>)
 800671e:	2200      	movs	r2, #0
 8006720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006722:	f7fe f983 	bl	8004a2c <HAL_GetTick>
 8006726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006728:	e008      	b.n	800673c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800672a:	f7fe f97f 	bl	8004a2c <HAL_GetTick>
 800672e:	4602      	mov	r2, r0
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	2b02      	cmp	r3, #2
 8006736:	d901      	bls.n	800673c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006738:	2303      	movs	r3, #3
 800673a:	e078      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800673c:	4b3f      	ldr	r3, [pc, #252]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1f0      	bne.n	800672a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	69da      	ldr	r2, [r3, #28]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6a1b      	ldr	r3, [r3, #32]
 8006750:	431a      	orrs	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006756:	019b      	lsls	r3, r3, #6
 8006758:	431a      	orrs	r2, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800675e:	085b      	lsrs	r3, r3, #1
 8006760:	3b01      	subs	r3, #1
 8006762:	041b      	lsls	r3, r3, #16
 8006764:	431a      	orrs	r2, r3
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800676a:	061b      	lsls	r3, r3, #24
 800676c:	4933      	ldr	r1, [pc, #204]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 800676e:	4313      	orrs	r3, r2
 8006770:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006772:	4b33      	ldr	r3, [pc, #204]	; (8006840 <HAL_RCC_OscConfig+0x4dc>)
 8006774:	2201      	movs	r2, #1
 8006776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006778:	f7fe f958 	bl	8004a2c <HAL_GetTick>
 800677c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800677e:	e008      	b.n	8006792 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006780:	f7fe f954 	bl	8004a2c <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	2b02      	cmp	r3, #2
 800678c:	d901      	bls.n	8006792 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e04d      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006792:	4b2a      	ldr	r3, [pc, #168]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d0f0      	beq.n	8006780 <HAL_RCC_OscConfig+0x41c>
 800679e:	e045      	b.n	800682c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067a0:	4b27      	ldr	r3, [pc, #156]	; (8006840 <HAL_RCC_OscConfig+0x4dc>)
 80067a2:	2200      	movs	r2, #0
 80067a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067a6:	f7fe f941 	bl	8004a2c <HAL_GetTick>
 80067aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067ac:	e008      	b.n	80067c0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067ae:	f7fe f93d 	bl	8004a2c <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d901      	bls.n	80067c0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80067bc:	2303      	movs	r3, #3
 80067be:	e036      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067c0:	4b1e      	ldr	r3, [pc, #120]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1f0      	bne.n	80067ae <HAL_RCC_OscConfig+0x44a>
 80067cc:	e02e      	b.n	800682c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d101      	bne.n	80067da <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e029      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80067da:	4b18      	ldr	r3, [pc, #96]	; (800683c <HAL_RCC_OscConfig+0x4d8>)
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	69db      	ldr	r3, [r3, #28]
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d11c      	bne.n	8006828 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d115      	bne.n	8006828 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006802:	4013      	ands	r3, r2
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006808:	4293      	cmp	r3, r2
 800680a:	d10d      	bne.n	8006828 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006816:	429a      	cmp	r2, r3
 8006818:	d106      	bne.n	8006828 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006824:	429a      	cmp	r2, r3
 8006826:	d001      	beq.n	800682c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e000      	b.n	800682e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3718      	adds	r7, #24
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	40007000 	.word	0x40007000
 800683c:	40023800 	.word	0x40023800
 8006840:	42470060 	.word	0x42470060

08006844 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b084      	sub	sp, #16
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d101      	bne.n	8006858 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e0cc      	b.n	80069f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006858:	4b68      	ldr	r3, [pc, #416]	; (80069fc <HAL_RCC_ClockConfig+0x1b8>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 030f 	and.w	r3, r3, #15
 8006860:	683a      	ldr	r2, [r7, #0]
 8006862:	429a      	cmp	r2, r3
 8006864:	d90c      	bls.n	8006880 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006866:	4b65      	ldr	r3, [pc, #404]	; (80069fc <HAL_RCC_ClockConfig+0x1b8>)
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800686e:	4b63      	ldr	r3, [pc, #396]	; (80069fc <HAL_RCC_ClockConfig+0x1b8>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	683a      	ldr	r2, [r7, #0]
 8006878:	429a      	cmp	r2, r3
 800687a:	d001      	beq.n	8006880 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e0b8      	b.n	80069f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0302 	and.w	r3, r3, #2
 8006888:	2b00      	cmp	r3, #0
 800688a:	d020      	beq.n	80068ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0304 	and.w	r3, r3, #4
 8006894:	2b00      	cmp	r3, #0
 8006896:	d005      	beq.n	80068a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006898:	4b59      	ldr	r3, [pc, #356]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	4a58      	ldr	r2, [pc, #352]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 800689e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80068a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0308 	and.w	r3, r3, #8
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d005      	beq.n	80068bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068b0:	4b53      	ldr	r3, [pc, #332]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	4a52      	ldr	r2, [pc, #328]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80068b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068bc:	4b50      	ldr	r3, [pc, #320]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	494d      	ldr	r1, [pc, #308]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0301 	and.w	r3, r3, #1
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d044      	beq.n	8006964 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2b01      	cmp	r3, #1
 80068e0:	d107      	bne.n	80068f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068e2:	4b47      	ldr	r3, [pc, #284]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d119      	bne.n	8006922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e07f      	b.n	80069f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	d003      	beq.n	8006902 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068fe:	2b03      	cmp	r3, #3
 8006900:	d107      	bne.n	8006912 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006902:	4b3f      	ldr	r3, [pc, #252]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d109      	bne.n	8006922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e06f      	b.n	80069f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006912:	4b3b      	ldr	r3, [pc, #236]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e067      	b.n	80069f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006922:	4b37      	ldr	r3, [pc, #220]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	f023 0203 	bic.w	r2, r3, #3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	4934      	ldr	r1, [pc, #208]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 8006930:	4313      	orrs	r3, r2
 8006932:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006934:	f7fe f87a 	bl	8004a2c <HAL_GetTick>
 8006938:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800693a:	e00a      	b.n	8006952 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800693c:	f7fe f876 	bl	8004a2c <HAL_GetTick>
 8006940:	4602      	mov	r2, r0
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	1ad3      	subs	r3, r2, r3
 8006946:	f241 3288 	movw	r2, #5000	; 0x1388
 800694a:	4293      	cmp	r3, r2
 800694c:	d901      	bls.n	8006952 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800694e:	2303      	movs	r3, #3
 8006950:	e04f      	b.n	80069f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006952:	4b2b      	ldr	r3, [pc, #172]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	f003 020c 	and.w	r2, r3, #12
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	429a      	cmp	r2, r3
 8006962:	d1eb      	bne.n	800693c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006964:	4b25      	ldr	r3, [pc, #148]	; (80069fc <HAL_RCC_ClockConfig+0x1b8>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f003 030f 	and.w	r3, r3, #15
 800696c:	683a      	ldr	r2, [r7, #0]
 800696e:	429a      	cmp	r2, r3
 8006970:	d20c      	bcs.n	800698c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006972:	4b22      	ldr	r3, [pc, #136]	; (80069fc <HAL_RCC_ClockConfig+0x1b8>)
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	b2d2      	uxtb	r2, r2
 8006978:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800697a:	4b20      	ldr	r3, [pc, #128]	; (80069fc <HAL_RCC_ClockConfig+0x1b8>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 030f 	and.w	r3, r3, #15
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	429a      	cmp	r2, r3
 8006986:	d001      	beq.n	800698c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e032      	b.n	80069f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 0304 	and.w	r3, r3, #4
 8006994:	2b00      	cmp	r3, #0
 8006996:	d008      	beq.n	80069aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006998:	4b19      	ldr	r3, [pc, #100]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	4916      	ldr	r1, [pc, #88]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80069a6:	4313      	orrs	r3, r2
 80069a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0308 	and.w	r3, r3, #8
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d009      	beq.n	80069ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069b6:	4b12      	ldr	r3, [pc, #72]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	00db      	lsls	r3, r3, #3
 80069c4:	490e      	ldr	r1, [pc, #56]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80069c6:	4313      	orrs	r3, r2
 80069c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069ca:	f000 f821 	bl	8006a10 <HAL_RCC_GetSysClockFreq>
 80069ce:	4601      	mov	r1, r0
 80069d0:	4b0b      	ldr	r3, [pc, #44]	; (8006a00 <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	091b      	lsrs	r3, r3, #4
 80069d6:	f003 030f 	and.w	r3, r3, #15
 80069da:	4a0a      	ldr	r2, [pc, #40]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 80069dc:	5cd3      	ldrb	r3, [r2, r3]
 80069de:	fa21 f303 	lsr.w	r3, r1, r3
 80069e2:	4a09      	ldr	r2, [pc, #36]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80069e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069e6:	4b09      	ldr	r3, [pc, #36]	; (8006a0c <HAL_RCC_ClockConfig+0x1c8>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7fd fde6 	bl	80045bc <HAL_InitTick>

  return HAL_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3710      	adds	r7, #16
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	40023c00 	.word	0x40023c00
 8006a00:	40023800 	.word	0x40023800
 8006a04:	0800c7a0 	.word	0x0800c7a0
 8006a08:	20000004 	.word	0x20000004
 8006a0c:	20000020 	.word	0x20000020

08006a10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006a16:	2300      	movs	r3, #0
 8006a18:	607b      	str	r3, [r7, #4]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60fb      	str	r3, [r7, #12]
 8006a1e:	2300      	movs	r3, #0
 8006a20:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006a22:	2300      	movs	r3, #0
 8006a24:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a26:	4b63      	ldr	r3, [pc, #396]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	f003 030c 	and.w	r3, r3, #12
 8006a2e:	2b04      	cmp	r3, #4
 8006a30:	d007      	beq.n	8006a42 <HAL_RCC_GetSysClockFreq+0x32>
 8006a32:	2b08      	cmp	r3, #8
 8006a34:	d008      	beq.n	8006a48 <HAL_RCC_GetSysClockFreq+0x38>
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f040 80b4 	bne.w	8006ba4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a3c:	4b5e      	ldr	r3, [pc, #376]	; (8006bb8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006a3e:	60bb      	str	r3, [r7, #8]
       break;
 8006a40:	e0b3      	b.n	8006baa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a42:	4b5e      	ldr	r3, [pc, #376]	; (8006bbc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006a44:	60bb      	str	r3, [r7, #8]
      break;
 8006a46:	e0b0      	b.n	8006baa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a48:	4b5a      	ldr	r3, [pc, #360]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a50:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a52:	4b58      	ldr	r3, [pc, #352]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d04a      	beq.n	8006af4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a5e:	4b55      	ldr	r3, [pc, #340]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	099b      	lsrs	r3, r3, #6
 8006a64:	f04f 0400 	mov.w	r4, #0
 8006a68:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006a6c:	f04f 0200 	mov.w	r2, #0
 8006a70:	ea03 0501 	and.w	r5, r3, r1
 8006a74:	ea04 0602 	and.w	r6, r4, r2
 8006a78:	4629      	mov	r1, r5
 8006a7a:	4632      	mov	r2, r6
 8006a7c:	f04f 0300 	mov.w	r3, #0
 8006a80:	f04f 0400 	mov.w	r4, #0
 8006a84:	0154      	lsls	r4, r2, #5
 8006a86:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006a8a:	014b      	lsls	r3, r1, #5
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	4622      	mov	r2, r4
 8006a90:	1b49      	subs	r1, r1, r5
 8006a92:	eb62 0206 	sbc.w	r2, r2, r6
 8006a96:	f04f 0300 	mov.w	r3, #0
 8006a9a:	f04f 0400 	mov.w	r4, #0
 8006a9e:	0194      	lsls	r4, r2, #6
 8006aa0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006aa4:	018b      	lsls	r3, r1, #6
 8006aa6:	1a5b      	subs	r3, r3, r1
 8006aa8:	eb64 0402 	sbc.w	r4, r4, r2
 8006aac:	f04f 0100 	mov.w	r1, #0
 8006ab0:	f04f 0200 	mov.w	r2, #0
 8006ab4:	00e2      	lsls	r2, r4, #3
 8006ab6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006aba:	00d9      	lsls	r1, r3, #3
 8006abc:	460b      	mov	r3, r1
 8006abe:	4614      	mov	r4, r2
 8006ac0:	195b      	adds	r3, r3, r5
 8006ac2:	eb44 0406 	adc.w	r4, r4, r6
 8006ac6:	f04f 0100 	mov.w	r1, #0
 8006aca:	f04f 0200 	mov.w	r2, #0
 8006ace:	0262      	lsls	r2, r4, #9
 8006ad0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006ad4:	0259      	lsls	r1, r3, #9
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	4614      	mov	r4, r2
 8006ada:	4618      	mov	r0, r3
 8006adc:	4621      	mov	r1, r4
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f04f 0400 	mov.w	r4, #0
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	4623      	mov	r3, r4
 8006ae8:	f7f9 fbc2 	bl	8000270 <__aeabi_uldivmod>
 8006aec:	4603      	mov	r3, r0
 8006aee:	460c      	mov	r4, r1
 8006af0:	60fb      	str	r3, [r7, #12]
 8006af2:	e049      	b.n	8006b88 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006af4:	4b2f      	ldr	r3, [pc, #188]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	099b      	lsrs	r3, r3, #6
 8006afa:	f04f 0400 	mov.w	r4, #0
 8006afe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006b02:	f04f 0200 	mov.w	r2, #0
 8006b06:	ea03 0501 	and.w	r5, r3, r1
 8006b0a:	ea04 0602 	and.w	r6, r4, r2
 8006b0e:	4629      	mov	r1, r5
 8006b10:	4632      	mov	r2, r6
 8006b12:	f04f 0300 	mov.w	r3, #0
 8006b16:	f04f 0400 	mov.w	r4, #0
 8006b1a:	0154      	lsls	r4, r2, #5
 8006b1c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006b20:	014b      	lsls	r3, r1, #5
 8006b22:	4619      	mov	r1, r3
 8006b24:	4622      	mov	r2, r4
 8006b26:	1b49      	subs	r1, r1, r5
 8006b28:	eb62 0206 	sbc.w	r2, r2, r6
 8006b2c:	f04f 0300 	mov.w	r3, #0
 8006b30:	f04f 0400 	mov.w	r4, #0
 8006b34:	0194      	lsls	r4, r2, #6
 8006b36:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006b3a:	018b      	lsls	r3, r1, #6
 8006b3c:	1a5b      	subs	r3, r3, r1
 8006b3e:	eb64 0402 	sbc.w	r4, r4, r2
 8006b42:	f04f 0100 	mov.w	r1, #0
 8006b46:	f04f 0200 	mov.w	r2, #0
 8006b4a:	00e2      	lsls	r2, r4, #3
 8006b4c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006b50:	00d9      	lsls	r1, r3, #3
 8006b52:	460b      	mov	r3, r1
 8006b54:	4614      	mov	r4, r2
 8006b56:	195b      	adds	r3, r3, r5
 8006b58:	eb44 0406 	adc.w	r4, r4, r6
 8006b5c:	f04f 0100 	mov.w	r1, #0
 8006b60:	f04f 0200 	mov.w	r2, #0
 8006b64:	02a2      	lsls	r2, r4, #10
 8006b66:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006b6a:	0299      	lsls	r1, r3, #10
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	4614      	mov	r4, r2
 8006b70:	4618      	mov	r0, r3
 8006b72:	4621      	mov	r1, r4
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f04f 0400 	mov.w	r4, #0
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	4623      	mov	r3, r4
 8006b7e:	f7f9 fb77 	bl	8000270 <__aeabi_uldivmod>
 8006b82:	4603      	mov	r3, r0
 8006b84:	460c      	mov	r4, r1
 8006b86:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b88:	4b0a      	ldr	r3, [pc, #40]	; (8006bb4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	0c1b      	lsrs	r3, r3, #16
 8006b8e:	f003 0303 	and.w	r3, r3, #3
 8006b92:	3301      	adds	r3, #1
 8006b94:	005b      	lsls	r3, r3, #1
 8006b96:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006b98:	68fa      	ldr	r2, [r7, #12]
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba0:	60bb      	str	r3, [r7, #8]
      break;
 8006ba2:	e002      	b.n	8006baa <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ba4:	4b04      	ldr	r3, [pc, #16]	; (8006bb8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006ba6:	60bb      	str	r3, [r7, #8]
      break;
 8006ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006baa:	68bb      	ldr	r3, [r7, #8]
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3714      	adds	r7, #20
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bb4:	40023800 	.word	0x40023800
 8006bb8:	00f42400 	.word	0x00f42400
 8006bbc:	007a1200 	.word	0x007a1200

08006bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006bc4:	4b03      	ldr	r3, [pc, #12]	; (8006bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	20000004 	.word	0x20000004

08006bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006bdc:	f7ff fff0 	bl	8006bc0 <HAL_RCC_GetHCLKFreq>
 8006be0:	4601      	mov	r1, r0
 8006be2:	4b05      	ldr	r3, [pc, #20]	; (8006bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	0a9b      	lsrs	r3, r3, #10
 8006be8:	f003 0307 	and.w	r3, r3, #7
 8006bec:	4a03      	ldr	r2, [pc, #12]	; (8006bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bee:	5cd3      	ldrb	r3, [r2, r3]
 8006bf0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	40023800 	.word	0x40023800
 8006bfc:	0800c7b0 	.word	0x0800c7b0

08006c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006c04:	f7ff ffdc 	bl	8006bc0 <HAL_RCC_GetHCLKFreq>
 8006c08:	4601      	mov	r1, r0
 8006c0a:	4b05      	ldr	r3, [pc, #20]	; (8006c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	0b5b      	lsrs	r3, r3, #13
 8006c10:	f003 0307 	and.w	r3, r3, #7
 8006c14:	4a03      	ldr	r2, [pc, #12]	; (8006c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c16:	5cd3      	ldrb	r3, [r2, r3]
 8006c18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	40023800 	.word	0x40023800
 8006c24:	0800c7b0 	.word	0x0800c7b0

08006c28 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	220f      	movs	r2, #15
 8006c36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006c38:	4b12      	ldr	r3, [pc, #72]	; (8006c84 <HAL_RCC_GetClockConfig+0x5c>)
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f003 0203 	and.w	r2, r3, #3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006c44:	4b0f      	ldr	r3, [pc, #60]	; (8006c84 <HAL_RCC_GetClockConfig+0x5c>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006c50:	4b0c      	ldr	r3, [pc, #48]	; (8006c84 <HAL_RCC_GetClockConfig+0x5c>)
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006c5c:	4b09      	ldr	r3, [pc, #36]	; (8006c84 <HAL_RCC_GetClockConfig+0x5c>)
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	08db      	lsrs	r3, r3, #3
 8006c62:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006c6a:	4b07      	ldr	r3, [pc, #28]	; (8006c88 <HAL_RCC_GetClockConfig+0x60>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 020f 	and.w	r2, r3, #15
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	601a      	str	r2, [r3, #0]
}
 8006c76:	bf00      	nop
 8006c78:	370c      	adds	r7, #12
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	40023800 	.word	0x40023800
 8006c88:	40023c00 	.word	0x40023c00

08006c8c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b086      	sub	sp, #24
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c94:	2300      	movs	r3, #0
 8006c96:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0301 	and.w	r3, r3, #1
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d105      	bne.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d035      	beq.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006cb4:	4b62      	ldr	r3, [pc, #392]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cba:	f7fd feb7 	bl	8004a2c <HAL_GetTick>
 8006cbe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006cc0:	e008      	b.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006cc2:	f7fd feb3 	bl	8004a2c <HAL_GetTick>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	1ad3      	subs	r3, r2, r3
 8006ccc:	2b02      	cmp	r3, #2
 8006cce:	d901      	bls.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cd0:	2303      	movs	r3, #3
 8006cd2:	e0b0      	b.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006cd4:	4b5b      	ldr	r3, [pc, #364]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1f0      	bne.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	019a      	lsls	r2, r3, #6
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	071b      	lsls	r3, r3, #28
 8006cec:	4955      	ldr	r1, [pc, #340]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006cf4:	4b52      	ldr	r3, [pc, #328]	; (8006e40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cfa:	f7fd fe97 	bl	8004a2c <HAL_GetTick>
 8006cfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d00:	e008      	b.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d02:	f7fd fe93 	bl	8004a2c <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	2b02      	cmp	r3, #2
 8006d0e:	d901      	bls.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e090      	b.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d14:	4b4b      	ldr	r3, [pc, #300]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d0f0      	beq.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0302 	and.w	r3, r3, #2
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 8083 	beq.w	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d2e:	2300      	movs	r3, #0
 8006d30:	60fb      	str	r3, [r7, #12]
 8006d32:	4b44      	ldr	r3, [pc, #272]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d36:	4a43      	ldr	r2, [pc, #268]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8006d3e:	4b41      	ldr	r3, [pc, #260]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d46:	60fb      	str	r3, [r7, #12]
 8006d48:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006d4a:	4b3f      	ldr	r3, [pc, #252]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a3e      	ldr	r2, [pc, #248]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d54:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006d56:	f7fd fe69 	bl	8004a2c <HAL_GetTick>
 8006d5a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d5c:	e008      	b.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006d5e:	f7fd fe65 	bl	8004a2c <HAL_GetTick>
 8006d62:	4602      	mov	r2, r0
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d901      	bls.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e062      	b.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006d70:	4b35      	ldr	r3, [pc, #212]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d0f0      	beq.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d7c:	4b31      	ldr	r3, [pc, #196]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d84:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d02f      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d028      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d9a:	4b2a      	ldr	r3, [pc, #168]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006da2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006da4:	4b29      	ldr	r3, [pc, #164]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006da6:	2201      	movs	r2, #1
 8006da8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006daa:	4b28      	ldr	r3, [pc, #160]	; (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006dac:	2200      	movs	r2, #0
 8006dae:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006db0:	4a24      	ldr	r2, [pc, #144]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006db6:	4b23      	ldr	r3, [pc, #140]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dba:	f003 0301 	and.w	r3, r3, #1
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d114      	bne.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006dc2:	f7fd fe33 	bl	8004a2c <HAL_GetTick>
 8006dc6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dc8:	e00a      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006dca:	f7fd fe2f 	bl	8004a2c <HAL_GetTick>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	1ad3      	subs	r3, r2, r3
 8006dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d901      	bls.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e02a      	b.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006de0:	4b18      	ldr	r3, [pc, #96]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de4:	f003 0302 	and.w	r3, r3, #2
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d0ee      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006df4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006df8:	d10d      	bne.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006dfa:	4b12      	ldr	r3, [pc, #72]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e0e:	490d      	ldr	r1, [pc, #52]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e10:	4313      	orrs	r3, r2
 8006e12:	608b      	str	r3, [r1, #8]
 8006e14:	e005      	b.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006e16:	4b0b      	ldr	r3, [pc, #44]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	4a0a      	ldr	r2, [pc, #40]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e1c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006e20:	6093      	str	r3, [r2, #8]
 8006e22:	4b08      	ldr	r3, [pc, #32]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e2e:	4905      	ldr	r1, [pc, #20]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006e30:	4313      	orrs	r3, r2
 8006e32:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006e34:	2300      	movs	r3, #0
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3718      	adds	r7, #24
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	42470068 	.word	0x42470068
 8006e44:	40023800 	.word	0x40023800
 8006e48:	40007000 	.word	0x40007000
 8006e4c:	42470e40 	.word	0x42470e40

08006e50 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b087      	sub	sp, #28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006e64:	2300      	movs	r3, #0
 8006e66:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d13d      	bne.n	8006eea <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006e6e:	4b22      	ldr	r3, [pc, #136]	; (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e76:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d004      	beq.n	8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d12f      	bne.n	8006ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006e82:	4b1e      	ldr	r3, [pc, #120]	; (8006efc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006e84:	617b      	str	r3, [r7, #20]
          break;
 8006e86:	e02f      	b.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006e88:	4b1b      	ldr	r3, [pc, #108]	; (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006e8a:	685b      	ldr	r3, [r3, #4]
 8006e8c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e94:	d108      	bne.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006e96:	4b18      	ldr	r3, [pc, #96]	; (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e9e:	4a18      	ldr	r2, [pc, #96]	; (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea4:	613b      	str	r3, [r7, #16]
 8006ea6:	e007      	b.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006ea8:	4b13      	ldr	r3, [pc, #76]	; (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006eb0:	4a14      	ldr	r2, [pc, #80]	; (8006f04 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006eb8:	4b0f      	ldr	r3, [pc, #60]	; (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ebe:	099b      	lsrs	r3, r3, #6
 8006ec0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	fb02 f303 	mul.w	r3, r2, r3
 8006eca:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006ecc:	4b0a      	ldr	r3, [pc, #40]	; (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006ece:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ed2:	0f1b      	lsrs	r3, r3, #28
 8006ed4:	f003 0307 	and.w	r3, r3, #7
 8006ed8:	68ba      	ldr	r2, [r7, #8]
 8006eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ede:	617b      	str	r3, [r7, #20]
          break;
 8006ee0:	e002      	b.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	617b      	str	r3, [r7, #20]
          break;
 8006ee6:	bf00      	nop
        }
      }
      break;
 8006ee8:	bf00      	nop
    }
  }
  return frequency;
 8006eea:	697b      	ldr	r3, [r7, #20]
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	371c      	adds	r7, #28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr
 8006ef8:	40023800 	.word	0x40023800
 8006efc:	00bb8000 	.word	0x00bb8000
 8006f00:	007a1200 	.word	0x007a1200
 8006f04:	00f42400 	.word	0x00f42400

08006f08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e056      	b.n	8006fc8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f26:	b2db      	uxtb	r3, r3
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d106      	bne.n	8006f3a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f7fd fa93 	bl	8004460 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2202      	movs	r2, #2
 8006f3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f50:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685a      	ldr	r2, [r3, #4]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	431a      	orrs	r2, r3
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	431a      	orrs	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	431a      	orrs	r2, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	695b      	ldr	r3, [r3, #20]
 8006f6c:	431a      	orrs	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	699b      	ldr	r3, [r3, #24]
 8006f72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f76:	431a      	orrs	r2, r3
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	69db      	ldr	r3, [r3, #28]
 8006f7c:	431a      	orrs	r2, r3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a1b      	ldr	r3, [r3, #32]
 8006f82:	ea42 0103 	orr.w	r1, r2, r3
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	0c1b      	lsrs	r3, r3, #16
 8006f98:	f003 0104 	and.w	r1, r3, #4
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	69da      	ldr	r2, [r3, #28]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006fb6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3708      	adds	r7, #8
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d101      	bne.n	8006fe2 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e01a      	b.n	8007018 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2202      	movs	r2, #2
 8006fe6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ff8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7fd fa78 	bl	80044f0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3708      	adds	r7, #8
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}

08007020 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b088      	sub	sp, #32
 8007024:	af00      	add	r7, sp, #0
 8007026:	60f8      	str	r0, [r7, #12]
 8007028:	60b9      	str	r1, [r7, #8]
 800702a:	603b      	str	r3, [r7, #0]
 800702c:	4613      	mov	r3, r2
 800702e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007030:	2300      	movs	r3, #0
 8007032:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800703a:	2b01      	cmp	r3, #1
 800703c:	d101      	bne.n	8007042 <HAL_SPI_Transmit+0x22>
 800703e:	2302      	movs	r3, #2
 8007040:	e11e      	b.n	8007280 <HAL_SPI_Transmit+0x260>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800704a:	f7fd fcef 	bl	8004a2c <HAL_GetTick>
 800704e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007050:	88fb      	ldrh	r3, [r7, #6]
 8007052:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b01      	cmp	r3, #1
 800705e:	d002      	beq.n	8007066 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007060:	2302      	movs	r3, #2
 8007062:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007064:	e103      	b.n	800726e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d002      	beq.n	8007072 <HAL_SPI_Transmit+0x52>
 800706c:	88fb      	ldrh	r3, [r7, #6]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d102      	bne.n	8007078 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007076:	e0fa      	b.n	800726e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2203      	movs	r2, #3
 800707c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2200      	movs	r2, #0
 8007084:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	88fa      	ldrh	r2, [r7, #6]
 8007090:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	88fa      	ldrh	r2, [r7, #6]
 8007096:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2200      	movs	r2, #0
 800709c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2200      	movs	r2, #0
 80070ae:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2200      	movs	r2, #0
 80070b4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070be:	d107      	bne.n	80070d0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80070ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070da:	2b40      	cmp	r3, #64	; 0x40
 80070dc:	d007      	beq.n	80070ee <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070f6:	d14b      	bne.n	8007190 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d002      	beq.n	8007106 <HAL_SPI_Transmit+0xe6>
 8007100:	8afb      	ldrh	r3, [r7, #22]
 8007102:	2b01      	cmp	r3, #1
 8007104:	d13e      	bne.n	8007184 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800710a:	881a      	ldrh	r2, [r3, #0]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007116:	1c9a      	adds	r2, r3, #2
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007120:	b29b      	uxth	r3, r3
 8007122:	3b01      	subs	r3, #1
 8007124:	b29a      	uxth	r2, r3
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800712a:	e02b      	b.n	8007184 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	f003 0302 	and.w	r3, r3, #2
 8007136:	2b02      	cmp	r3, #2
 8007138:	d112      	bne.n	8007160 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800713e:	881a      	ldrh	r2, [r3, #0]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714a:	1c9a      	adds	r2, r3, #2
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007154:	b29b      	uxth	r3, r3
 8007156:	3b01      	subs	r3, #1
 8007158:	b29a      	uxth	r2, r3
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	86da      	strh	r2, [r3, #54]	; 0x36
 800715e:	e011      	b.n	8007184 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007160:	f7fd fc64 	bl	8004a2c <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	683a      	ldr	r2, [r7, #0]
 800716c:	429a      	cmp	r2, r3
 800716e:	d803      	bhi.n	8007178 <HAL_SPI_Transmit+0x158>
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007176:	d102      	bne.n	800717e <HAL_SPI_Transmit+0x15e>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d102      	bne.n	8007184 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800717e:	2303      	movs	r3, #3
 8007180:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007182:	e074      	b.n	800726e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007188:	b29b      	uxth	r3, r3
 800718a:	2b00      	cmp	r3, #0
 800718c:	d1ce      	bne.n	800712c <HAL_SPI_Transmit+0x10c>
 800718e:	e04c      	b.n	800722a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d002      	beq.n	800719e <HAL_SPI_Transmit+0x17e>
 8007198:	8afb      	ldrh	r3, [r7, #22]
 800719a:	2b01      	cmp	r3, #1
 800719c:	d140      	bne.n	8007220 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	330c      	adds	r3, #12
 80071a8:	7812      	ldrb	r2, [r2, #0]
 80071aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b0:	1c5a      	adds	r2, r3, #1
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	3b01      	subs	r3, #1
 80071be:	b29a      	uxth	r2, r3
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80071c4:	e02c      	b.n	8007220 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b02      	cmp	r3, #2
 80071d2:	d113      	bne.n	80071fc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	330c      	adds	r3, #12
 80071de:	7812      	ldrb	r2, [r2, #0]
 80071e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e6:	1c5a      	adds	r2, r3, #1
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	3b01      	subs	r3, #1
 80071f4:	b29a      	uxth	r2, r3
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	86da      	strh	r2, [r3, #54]	; 0x36
 80071fa:	e011      	b.n	8007220 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071fc:	f7fd fc16 	bl	8004a2c <HAL_GetTick>
 8007200:	4602      	mov	r2, r0
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	1ad3      	subs	r3, r2, r3
 8007206:	683a      	ldr	r2, [r7, #0]
 8007208:	429a      	cmp	r2, r3
 800720a:	d803      	bhi.n	8007214 <HAL_SPI_Transmit+0x1f4>
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007212:	d102      	bne.n	800721a <HAL_SPI_Transmit+0x1fa>
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d102      	bne.n	8007220 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800721e:	e026      	b.n	800726e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007224:	b29b      	uxth	r3, r3
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1cd      	bne.n	80071c6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800722a:	69ba      	ldr	r2, [r7, #24]
 800722c:	6839      	ldr	r1, [r7, #0]
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f000 fba4 	bl	800797c <SPI_EndRxTxTransaction>
 8007234:	4603      	mov	r3, r0
 8007236:	2b00      	cmp	r3, #0
 8007238:	d002      	beq.n	8007240 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2220      	movs	r2, #32
 800723e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d10a      	bne.n	800725e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007248:	2300      	movs	r3, #0
 800724a:	613b      	str	r3, [r7, #16]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68db      	ldr	r3, [r3, #12]
 8007252:	613b      	str	r3, [r7, #16]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	613b      	str	r3, [r7, #16]
 800725c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007262:	2b00      	cmp	r3, #0
 8007264:	d002      	beq.n	800726c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	77fb      	strb	r3, [r7, #31]
 800726a:	e000      	b.n	800726e <HAL_SPI_Transmit+0x24e>
  }

error:
 800726c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2201      	movs	r2, #1
 8007272:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800727e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007280:	4618      	mov	r0, r3
 8007282:	3720      	adds	r7, #32
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b088      	sub	sp, #32
 800728c:	af02      	add	r7, sp, #8
 800728e:	60f8      	str	r0, [r7, #12]
 8007290:	60b9      	str	r1, [r7, #8]
 8007292:	603b      	str	r3, [r7, #0]
 8007294:	4613      	mov	r3, r2
 8007296:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007298:	2300      	movs	r3, #0
 800729a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072a4:	d112      	bne.n	80072cc <HAL_SPI_Receive+0x44>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d10e      	bne.n	80072cc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2204      	movs	r2, #4
 80072b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80072b6:	88fa      	ldrh	r2, [r7, #6]
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	4613      	mov	r3, r2
 80072be:	68ba      	ldr	r2, [r7, #8]
 80072c0:	68b9      	ldr	r1, [r7, #8]
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f000 f8e9 	bl	800749a <HAL_SPI_TransmitReceive>
 80072c8:	4603      	mov	r3, r0
 80072ca:	e0e2      	b.n	8007492 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d101      	bne.n	80072da <HAL_SPI_Receive+0x52>
 80072d6:	2302      	movs	r3, #2
 80072d8:	e0db      	b.n	8007492 <HAL_SPI_Receive+0x20a>
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80072e2:	f7fd fba3 	bl	8004a2c <HAL_GetTick>
 80072e6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d002      	beq.n	80072fa <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80072f4:	2302      	movs	r3, #2
 80072f6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80072f8:	e0c2      	b.n	8007480 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d002      	beq.n	8007306 <HAL_SPI_Receive+0x7e>
 8007300:	88fb      	ldrh	r3, [r7, #6]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d102      	bne.n	800730c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	75fb      	strb	r3, [r7, #23]
    goto error;
 800730a:	e0b9      	b.n	8007480 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2204      	movs	r2, #4
 8007310:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2200      	movs	r2, #0
 8007318:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	88fa      	ldrh	r2, [r7, #6]
 8007324:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	88fa      	ldrh	r2, [r7, #6]
 800732a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2200      	movs	r2, #0
 800733c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007352:	d107      	bne.n	8007364 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007362:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800736e:	2b40      	cmp	r3, #64	; 0x40
 8007370:	d007      	beq.n	8007382 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007380:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d162      	bne.n	8007450 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800738a:	e02e      	b.n	80073ea <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	f003 0301 	and.w	r3, r3, #1
 8007396:	2b01      	cmp	r3, #1
 8007398:	d115      	bne.n	80073c6 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f103 020c 	add.w	r2, r3, #12
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a6:	7812      	ldrb	r2, [r2, #0]
 80073a8:	b2d2      	uxtb	r2, r2
 80073aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b0:	1c5a      	adds	r2, r3, #1
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	3b01      	subs	r3, #1
 80073be:	b29a      	uxth	r2, r3
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80073c4:	e011      	b.n	80073ea <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80073c6:	f7fd fb31 	bl	8004a2c <HAL_GetTick>
 80073ca:	4602      	mov	r2, r0
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	1ad3      	subs	r3, r2, r3
 80073d0:	683a      	ldr	r2, [r7, #0]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d803      	bhi.n	80073de <HAL_SPI_Receive+0x156>
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073dc:	d102      	bne.n	80073e4 <HAL_SPI_Receive+0x15c>
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d102      	bne.n	80073ea <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80073e8:	e04a      	b.n	8007480 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1cb      	bne.n	800738c <HAL_SPI_Receive+0x104>
 80073f4:	e031      	b.n	800745a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	2b01      	cmp	r3, #1
 8007402:	d113      	bne.n	800742c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68da      	ldr	r2, [r3, #12]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800740e:	b292      	uxth	r2, r2
 8007410:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007416:	1c9a      	adds	r2, r3, #2
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007420:	b29b      	uxth	r3, r3
 8007422:	3b01      	subs	r3, #1
 8007424:	b29a      	uxth	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	87da      	strh	r2, [r3, #62]	; 0x3e
 800742a:	e011      	b.n	8007450 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800742c:	f7fd fafe 	bl	8004a2c <HAL_GetTick>
 8007430:	4602      	mov	r2, r0
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	683a      	ldr	r2, [r7, #0]
 8007438:	429a      	cmp	r2, r3
 800743a:	d803      	bhi.n	8007444 <HAL_SPI_Receive+0x1bc>
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007442:	d102      	bne.n	800744a <HAL_SPI_Receive+0x1c2>
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d102      	bne.n	8007450 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800744a:	2303      	movs	r3, #3
 800744c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800744e:	e017      	b.n	8007480 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007454:	b29b      	uxth	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1cd      	bne.n	80073f6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800745a:	693a      	ldr	r2, [r7, #16]
 800745c:	6839      	ldr	r1, [r7, #0]
 800745e:	68f8      	ldr	r0, [r7, #12]
 8007460:	f000 fa27 	bl	80078b2 <SPI_EndRxTransaction>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d002      	beq.n	8007470 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2220      	movs	r2, #32
 800746e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007474:	2b00      	cmp	r3, #0
 8007476:	d002      	beq.n	800747e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	75fb      	strb	r3, [r7, #23]
 800747c:	e000      	b.n	8007480 <HAL_SPI_Receive+0x1f8>
  }

error :
 800747e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007490:	7dfb      	ldrb	r3, [r7, #23]
}
 8007492:	4618      	mov	r0, r3
 8007494:	3718      	adds	r7, #24
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b08c      	sub	sp, #48	; 0x30
 800749e:	af00      	add	r7, sp, #0
 80074a0:	60f8      	str	r0, [r7, #12]
 80074a2:	60b9      	str	r1, [r7, #8]
 80074a4:	607a      	str	r2, [r7, #4]
 80074a6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80074a8:	2301      	movs	r3, #1
 80074aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80074ac:	2300      	movs	r3, #0
 80074ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d101      	bne.n	80074c0 <HAL_SPI_TransmitReceive+0x26>
 80074bc:	2302      	movs	r3, #2
 80074be:	e18a      	b.n	80077d6 <HAL_SPI_TransmitReceive+0x33c>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80074c8:	f7fd fab0 	bl	8004a2c <HAL_GetTick>
 80074cc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80074d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80074de:	887b      	ldrh	r3, [r7, #2]
 80074e0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80074e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d00f      	beq.n	800750a <HAL_SPI_TransmitReceive+0x70>
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074f0:	d107      	bne.n	8007502 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d103      	bne.n	8007502 <HAL_SPI_TransmitReceive+0x68>
 80074fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80074fe:	2b04      	cmp	r3, #4
 8007500:	d003      	beq.n	800750a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007502:	2302      	movs	r3, #2
 8007504:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007508:	e15b      	b.n	80077c2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d005      	beq.n	800751c <HAL_SPI_TransmitReceive+0x82>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d002      	beq.n	800751c <HAL_SPI_TransmitReceive+0x82>
 8007516:	887b      	ldrh	r3, [r7, #2]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d103      	bne.n	8007524 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007522:	e14e      	b.n	80077c2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800752a:	b2db      	uxtb	r3, r3
 800752c:	2b04      	cmp	r3, #4
 800752e:	d003      	beq.n	8007538 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2205      	movs	r2, #5
 8007534:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	887a      	ldrh	r2, [r7, #2]
 8007548:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	887a      	ldrh	r2, [r7, #2]
 800754e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	887a      	ldrh	r2, [r7, #2]
 800755a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	887a      	ldrh	r2, [r7, #2]
 8007560:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	2200      	movs	r2, #0
 800756c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007578:	2b40      	cmp	r3, #64	; 0x40
 800757a:	d007      	beq.n	800758c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800758a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007594:	d178      	bne.n	8007688 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d002      	beq.n	80075a4 <HAL_SPI_TransmitReceive+0x10a>
 800759e:	8b7b      	ldrh	r3, [r7, #26]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d166      	bne.n	8007672 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a8:	881a      	ldrh	r2, [r3, #0]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b4:	1c9a      	adds	r2, r3, #2
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075be:	b29b      	uxth	r3, r3
 80075c0:	3b01      	subs	r3, #1
 80075c2:	b29a      	uxth	r2, r3
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80075c8:	e053      	b.n	8007672 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	f003 0302 	and.w	r3, r3, #2
 80075d4:	2b02      	cmp	r3, #2
 80075d6:	d11b      	bne.n	8007610 <HAL_SPI_TransmitReceive+0x176>
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075dc:	b29b      	uxth	r3, r3
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d016      	beq.n	8007610 <HAL_SPI_TransmitReceive+0x176>
 80075e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d113      	bne.n	8007610 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ec:	881a      	ldrh	r2, [r3, #0]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f8:	1c9a      	adds	r2, r3, #2
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007602:	b29b      	uxth	r3, r3
 8007604:	3b01      	subs	r3, #1
 8007606:	b29a      	uxth	r2, r3
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800760c:	2300      	movs	r3, #0
 800760e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f003 0301 	and.w	r3, r3, #1
 800761a:	2b01      	cmp	r3, #1
 800761c:	d119      	bne.n	8007652 <HAL_SPI_TransmitReceive+0x1b8>
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007622:	b29b      	uxth	r3, r3
 8007624:	2b00      	cmp	r3, #0
 8007626:	d014      	beq.n	8007652 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	68da      	ldr	r2, [r3, #12]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007632:	b292      	uxth	r2, r2
 8007634:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800763a:	1c9a      	adds	r2, r3, #2
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007644:	b29b      	uxth	r3, r3
 8007646:	3b01      	subs	r3, #1
 8007648:	b29a      	uxth	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800764e:	2301      	movs	r3, #1
 8007650:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007652:	f7fd f9eb 	bl	8004a2c <HAL_GetTick>
 8007656:	4602      	mov	r2, r0
 8007658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765a:	1ad3      	subs	r3, r2, r3
 800765c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800765e:	429a      	cmp	r2, r3
 8007660:	d807      	bhi.n	8007672 <HAL_SPI_TransmitReceive+0x1d8>
 8007662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007664:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007668:	d003      	beq.n	8007672 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800766a:	2303      	movs	r3, #3
 800766c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007670:	e0a7      	b.n	80077c2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007676:	b29b      	uxth	r3, r3
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1a6      	bne.n	80075ca <HAL_SPI_TransmitReceive+0x130>
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007680:	b29b      	uxth	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1a1      	bne.n	80075ca <HAL_SPI_TransmitReceive+0x130>
 8007686:	e07c      	b.n	8007782 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <HAL_SPI_TransmitReceive+0x1fc>
 8007690:	8b7b      	ldrh	r3, [r7, #26]
 8007692:	2b01      	cmp	r3, #1
 8007694:	d16b      	bne.n	800776e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	330c      	adds	r3, #12
 80076a0:	7812      	ldrb	r2, [r2, #0]
 80076a2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a8:	1c5a      	adds	r2, r3, #1
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	3b01      	subs	r3, #1
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076bc:	e057      	b.n	800776e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	f003 0302 	and.w	r3, r3, #2
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d11c      	bne.n	8007706 <HAL_SPI_TransmitReceive+0x26c>
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d017      	beq.n	8007706 <HAL_SPI_TransmitReceive+0x26c>
 80076d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d114      	bne.n	8007706 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	330c      	adds	r3, #12
 80076e6:	7812      	ldrb	r2, [r2, #0]
 80076e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ee:	1c5a      	adds	r2, r3, #1
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	3b01      	subs	r3, #1
 80076fc:	b29a      	uxth	r2, r3
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	689b      	ldr	r3, [r3, #8]
 800770c:	f003 0301 	and.w	r3, r3, #1
 8007710:	2b01      	cmp	r3, #1
 8007712:	d119      	bne.n	8007748 <HAL_SPI_TransmitReceive+0x2ae>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007718:	b29b      	uxth	r3, r3
 800771a:	2b00      	cmp	r3, #0
 800771c:	d014      	beq.n	8007748 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68da      	ldr	r2, [r3, #12]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007728:	b2d2      	uxtb	r2, r2
 800772a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007730:	1c5a      	adds	r2, r3, #1
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800773a:	b29b      	uxth	r3, r3
 800773c:	3b01      	subs	r3, #1
 800773e:	b29a      	uxth	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007744:	2301      	movs	r3, #1
 8007746:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007748:	f7fd f970 	bl	8004a2c <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007754:	429a      	cmp	r2, r3
 8007756:	d803      	bhi.n	8007760 <HAL_SPI_TransmitReceive+0x2c6>
 8007758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800775a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800775e:	d102      	bne.n	8007766 <HAL_SPI_TransmitReceive+0x2cc>
 8007760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007762:	2b00      	cmp	r3, #0
 8007764:	d103      	bne.n	800776e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800776c:	e029      	b.n	80077c2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007772:	b29b      	uxth	r3, r3
 8007774:	2b00      	cmp	r3, #0
 8007776:	d1a2      	bne.n	80076be <HAL_SPI_TransmitReceive+0x224>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800777c:	b29b      	uxth	r3, r3
 800777e:	2b00      	cmp	r3, #0
 8007780:	d19d      	bne.n	80076be <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007784:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007786:	68f8      	ldr	r0, [r7, #12]
 8007788:	f000 f8f8 	bl	800797c <SPI_EndRxTxTransaction>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d006      	beq.n	80077a0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2220      	movs	r2, #32
 800779c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800779e:	e010      	b.n	80077c2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d10b      	bne.n	80077c0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077a8:	2300      	movs	r3, #0
 80077aa:	617b      	str	r3, [r7, #20]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	617b      	str	r3, [r7, #20]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	617b      	str	r3, [r7, #20]
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	e000      	b.n	80077c2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80077c0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2201      	movs	r2, #1
 80077c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80077d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3730      	adds	r7, #48	; 0x30
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}

080077de <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80077de:	b580      	push	{r7, lr}
 80077e0:	b084      	sub	sp, #16
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	60f8      	str	r0, [r7, #12]
 80077e6:	60b9      	str	r1, [r7, #8]
 80077e8:	603b      	str	r3, [r7, #0]
 80077ea:	4613      	mov	r3, r2
 80077ec:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077ee:	e04c      	b.n	800788a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077f6:	d048      	beq.n	800788a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80077f8:	f7fd f918 	bl	8004a2c <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	683a      	ldr	r2, [r7, #0]
 8007804:	429a      	cmp	r2, r3
 8007806:	d902      	bls.n	800780e <SPI_WaitFlagStateUntilTimeout+0x30>
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d13d      	bne.n	800788a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	685a      	ldr	r2, [r3, #4]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800781c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007826:	d111      	bne.n	800784c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007830:	d004      	beq.n	800783c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800783a:	d107      	bne.n	800784c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800784a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007850:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007854:	d10f      	bne.n	8007876 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007864:	601a      	str	r2, [r3, #0]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007874:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2201      	movs	r2, #1
 800787a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007886:	2303      	movs	r3, #3
 8007888:	e00f      	b.n	80078aa <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689a      	ldr	r2, [r3, #8]
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	4013      	ands	r3, r2
 8007894:	68ba      	ldr	r2, [r7, #8]
 8007896:	429a      	cmp	r2, r3
 8007898:	bf0c      	ite	eq
 800789a:	2301      	moveq	r3, #1
 800789c:	2300      	movne	r3, #0
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	461a      	mov	r2, r3
 80078a2:	79fb      	ldrb	r3, [r7, #7]
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d1a3      	bne.n	80077f0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80078a8:	2300      	movs	r3, #0
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}

080078b2 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80078b2:	b580      	push	{r7, lr}
 80078b4:	b086      	sub	sp, #24
 80078b6:	af02      	add	r7, sp, #8
 80078b8:	60f8      	str	r0, [r7, #12]
 80078ba:	60b9      	str	r1, [r7, #8]
 80078bc:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078c6:	d111      	bne.n	80078ec <SPI_EndRxTransaction+0x3a>
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078d0:	d004      	beq.n	80078dc <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078da:	d107      	bne.n	80078ec <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078ea:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80078f4:	d12a      	bne.n	800794c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078fe:	d012      	beq.n	8007926 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	9300      	str	r3, [sp, #0]
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	2200      	movs	r2, #0
 8007908:	2180      	movs	r1, #128	; 0x80
 800790a:	68f8      	ldr	r0, [r7, #12]
 800790c:	f7ff ff67 	bl	80077de <SPI_WaitFlagStateUntilTimeout>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d02d      	beq.n	8007972 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800791a:	f043 0220 	orr.w	r2, r3, #32
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007922:	2303      	movs	r3, #3
 8007924:	e026      	b.n	8007974 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	9300      	str	r3, [sp, #0]
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	2200      	movs	r2, #0
 800792e:	2101      	movs	r1, #1
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f7ff ff54 	bl	80077de <SPI_WaitFlagStateUntilTimeout>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d01a      	beq.n	8007972 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007940:	f043 0220 	orr.w	r2, r3, #32
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007948:	2303      	movs	r3, #3
 800794a:	e013      	b.n	8007974 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	9300      	str	r3, [sp, #0]
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	2200      	movs	r2, #0
 8007954:	2101      	movs	r1, #1
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	f7ff ff41 	bl	80077de <SPI_WaitFlagStateUntilTimeout>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	d007      	beq.n	8007972 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007966:	f043 0220 	orr.w	r2, r3, #32
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e000      	b.n	8007974 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3710      	adds	r7, #16
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b088      	sub	sp, #32
 8007980:	af02      	add	r7, sp, #8
 8007982:	60f8      	str	r0, [r7, #12]
 8007984:	60b9      	str	r1, [r7, #8]
 8007986:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007988:	4b1b      	ldr	r3, [pc, #108]	; (80079f8 <SPI_EndRxTxTransaction+0x7c>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a1b      	ldr	r2, [pc, #108]	; (80079fc <SPI_EndRxTxTransaction+0x80>)
 800798e:	fba2 2303 	umull	r2, r3, r2, r3
 8007992:	0d5b      	lsrs	r3, r3, #21
 8007994:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007998:	fb02 f303 	mul.w	r3, r2, r3
 800799c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079a6:	d112      	bne.n	80079ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	9300      	str	r3, [sp, #0]
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	2200      	movs	r2, #0
 80079b0:	2180      	movs	r1, #128	; 0x80
 80079b2:	68f8      	ldr	r0, [r7, #12]
 80079b4:	f7ff ff13 	bl	80077de <SPI_WaitFlagStateUntilTimeout>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d016      	beq.n	80079ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079c2:	f043 0220 	orr.w	r2, r3, #32
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80079ca:	2303      	movs	r3, #3
 80079cc:	e00f      	b.n	80079ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00a      	beq.n	80079ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	3b01      	subs	r3, #1
 80079d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079e4:	2b80      	cmp	r3, #128	; 0x80
 80079e6:	d0f2      	beq.n	80079ce <SPI_EndRxTxTransaction+0x52>
 80079e8:	e000      	b.n	80079ec <SPI_EndRxTxTransaction+0x70>
        break;
 80079ea:	bf00      	nop
  }

  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3718      	adds	r7, #24
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	20000004 	.word	0x20000004
 80079fc:	165e9f81 	.word	0x165e9f81

08007a00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b082      	sub	sp, #8
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d101      	bne.n	8007a12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e01d      	b.n	8007a4e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d106      	bne.n	8007a2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f815 	bl	8007a56 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	3304      	adds	r3, #4
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	4610      	mov	r0, r2
 8007a40:	f000 f968 	bl	8007d14 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3708      	adds	r7, #8
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007a56:	b480      	push	{r7}
 8007a58:	b083      	sub	sp, #12
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007a5e:	bf00      	nop
 8007a60:	370c      	adds	r7, #12
 8007a62:	46bd      	mov	sp, r7
 8007a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a68:	4770      	bx	lr

08007a6a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007a6a:	b480      	push	{r7}
 8007a6c:	b085      	sub	sp, #20
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68da      	ldr	r2, [r3, #12]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f042 0201 	orr.w	r2, r2, #1
 8007a80:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	f003 0307 	and.w	r3, r3, #7
 8007a8c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2b06      	cmp	r3, #6
 8007a92:	d007      	beq.n	8007aa4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f042 0201 	orr.w	r2, r2, #1
 8007aa2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3714      	adds	r7, #20
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr

08007ab2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b082      	sub	sp, #8
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	691b      	ldr	r3, [r3, #16]
 8007ac0:	f003 0302 	and.w	r3, r3, #2
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d122      	bne.n	8007b0e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	f003 0302 	and.w	r3, r3, #2
 8007ad2:	2b02      	cmp	r3, #2
 8007ad4:	d11b      	bne.n	8007b0e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f06f 0202 	mvn.w	r2, #2
 8007ade:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2201      	movs	r2, #1
 8007ae4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	f003 0303 	and.w	r3, r3, #3
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d003      	beq.n	8007afc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 f8ee 	bl	8007cd6 <HAL_TIM_IC_CaptureCallback>
 8007afa:	e005      	b.n	8007b08 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	f000 f8e0 	bl	8007cc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 f8f1 	bl	8007cea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	691b      	ldr	r3, [r3, #16]
 8007b14:	f003 0304 	and.w	r3, r3, #4
 8007b18:	2b04      	cmp	r3, #4
 8007b1a:	d122      	bne.n	8007b62 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68db      	ldr	r3, [r3, #12]
 8007b22:	f003 0304 	and.w	r3, r3, #4
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	d11b      	bne.n	8007b62 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f06f 0204 	mvn.w	r2, #4
 8007b32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2202      	movs	r2, #2
 8007b38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	699b      	ldr	r3, [r3, #24]
 8007b40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d003      	beq.n	8007b50 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 f8c4 	bl	8007cd6 <HAL_TIM_IC_CaptureCallback>
 8007b4e:	e005      	b.n	8007b5c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f000 f8b6 	bl	8007cc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f000 f8c7 	bl	8007cea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	691b      	ldr	r3, [r3, #16]
 8007b68:	f003 0308 	and.w	r3, r3, #8
 8007b6c:	2b08      	cmp	r3, #8
 8007b6e:	d122      	bne.n	8007bb6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	f003 0308 	and.w	r3, r3, #8
 8007b7a:	2b08      	cmp	r3, #8
 8007b7c:	d11b      	bne.n	8007bb6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f06f 0208 	mvn.w	r2, #8
 8007b86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2204      	movs	r2, #4
 8007b8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	69db      	ldr	r3, [r3, #28]
 8007b94:	f003 0303 	and.w	r3, r3, #3
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d003      	beq.n	8007ba4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 f89a 	bl	8007cd6 <HAL_TIM_IC_CaptureCallback>
 8007ba2:	e005      	b.n	8007bb0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 f88c 	bl	8007cc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 f89d 	bl	8007cea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	f003 0310 	and.w	r3, r3, #16
 8007bc0:	2b10      	cmp	r3, #16
 8007bc2:	d122      	bne.n	8007c0a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	f003 0310 	and.w	r3, r3, #16
 8007bce:	2b10      	cmp	r3, #16
 8007bd0:	d11b      	bne.n	8007c0a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f06f 0210 	mvn.w	r2, #16
 8007bda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2208      	movs	r2, #8
 8007be0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	69db      	ldr	r3, [r3, #28]
 8007be8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d003      	beq.n	8007bf8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 f870 	bl	8007cd6 <HAL_TIM_IC_CaptureCallback>
 8007bf6:	e005      	b.n	8007c04 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f000 f862 	bl	8007cc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f000 f873 	bl	8007cea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	691b      	ldr	r3, [r3, #16]
 8007c10:	f003 0301 	and.w	r3, r3, #1
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d10e      	bne.n	8007c36 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	68db      	ldr	r3, [r3, #12]
 8007c1e:	f003 0301 	and.w	r3, r3, #1
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d107      	bne.n	8007c36 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f06f 0201 	mvn.w	r2, #1
 8007c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f7fb ff63 	bl	8003afc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	691b      	ldr	r3, [r3, #16]
 8007c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c40:	2b80      	cmp	r3, #128	; 0x80
 8007c42:	d10e      	bne.n	8007c62 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c4e:	2b80      	cmp	r3, #128	; 0x80
 8007c50:	d107      	bne.n	8007c62 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007c5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 f903 	bl	8007e68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c6c:	2b40      	cmp	r3, #64	; 0x40
 8007c6e:	d10e      	bne.n	8007c8e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c7a:	2b40      	cmp	r3, #64	; 0x40
 8007c7c:	d107      	bne.n	8007c8e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007c86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f000 f838 	bl	8007cfe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	f003 0320 	and.w	r3, r3, #32
 8007c98:	2b20      	cmp	r3, #32
 8007c9a:	d10e      	bne.n	8007cba <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	f003 0320 	and.w	r3, r3, #32
 8007ca6:	2b20      	cmp	r3, #32
 8007ca8:	d107      	bne.n	8007cba <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f06f 0220 	mvn.w	r2, #32
 8007cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f000 f8cd 	bl	8007e54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007cba:	bf00      	nop
 8007cbc:	3708      	adds	r7, #8
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007cc2:	b480      	push	{r7}
 8007cc4:	b083      	sub	sp, #12
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007cca:	bf00      	nop
 8007ccc:	370c      	adds	r7, #12
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd4:	4770      	bx	lr

08007cd6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007cd6:	b480      	push	{r7}
 8007cd8:	b083      	sub	sp, #12
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007cde:	bf00      	nop
 8007ce0:	370c      	adds	r7, #12
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr

08007cea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007cea:	b480      	push	{r7}
 8007cec:	b083      	sub	sp, #12
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007cf2:	bf00      	nop
 8007cf4:	370c      	adds	r7, #12
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr

08007cfe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007cfe:	b480      	push	{r7}
 8007d00:	b083      	sub	sp, #12
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d06:	bf00      	nop
 8007d08:	370c      	adds	r7, #12
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr
	...

08007d14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b085      	sub	sp, #20
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	4a40      	ldr	r2, [pc, #256]	; (8007e28 <TIM_Base_SetConfig+0x114>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d013      	beq.n	8007d54 <TIM_Base_SetConfig+0x40>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d32:	d00f      	beq.n	8007d54 <TIM_Base_SetConfig+0x40>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	4a3d      	ldr	r2, [pc, #244]	; (8007e2c <TIM_Base_SetConfig+0x118>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d00b      	beq.n	8007d54 <TIM_Base_SetConfig+0x40>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	4a3c      	ldr	r2, [pc, #240]	; (8007e30 <TIM_Base_SetConfig+0x11c>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d007      	beq.n	8007d54 <TIM_Base_SetConfig+0x40>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a3b      	ldr	r2, [pc, #236]	; (8007e34 <TIM_Base_SetConfig+0x120>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d003      	beq.n	8007d54 <TIM_Base_SetConfig+0x40>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4a3a      	ldr	r2, [pc, #232]	; (8007e38 <TIM_Base_SetConfig+0x124>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d108      	bne.n	8007d66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4a2f      	ldr	r2, [pc, #188]	; (8007e28 <TIM_Base_SetConfig+0x114>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d02b      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d74:	d027      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	4a2c      	ldr	r2, [pc, #176]	; (8007e2c <TIM_Base_SetConfig+0x118>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d023      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	4a2b      	ldr	r2, [pc, #172]	; (8007e30 <TIM_Base_SetConfig+0x11c>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d01f      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4a2a      	ldr	r2, [pc, #168]	; (8007e34 <TIM_Base_SetConfig+0x120>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d01b      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4a29      	ldr	r2, [pc, #164]	; (8007e38 <TIM_Base_SetConfig+0x124>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d017      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4a28      	ldr	r2, [pc, #160]	; (8007e3c <TIM_Base_SetConfig+0x128>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d013      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a27      	ldr	r2, [pc, #156]	; (8007e40 <TIM_Base_SetConfig+0x12c>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d00f      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a26      	ldr	r2, [pc, #152]	; (8007e44 <TIM_Base_SetConfig+0x130>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d00b      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a25      	ldr	r2, [pc, #148]	; (8007e48 <TIM_Base_SetConfig+0x134>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d007      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a24      	ldr	r2, [pc, #144]	; (8007e4c <TIM_Base_SetConfig+0x138>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d003      	beq.n	8007dc6 <TIM_Base_SetConfig+0xb2>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a23      	ldr	r2, [pc, #140]	; (8007e50 <TIM_Base_SetConfig+0x13c>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d108      	bne.n	8007dd8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	68db      	ldr	r3, [r3, #12]
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	695b      	ldr	r3, [r3, #20]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	689a      	ldr	r2, [r3, #8]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a0a      	ldr	r2, [pc, #40]	; (8007e28 <TIM_Base_SetConfig+0x114>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d003      	beq.n	8007e0c <TIM_Base_SetConfig+0xf8>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a0c      	ldr	r2, [pc, #48]	; (8007e38 <TIM_Base_SetConfig+0x124>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d103      	bne.n	8007e14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	691a      	ldr	r2, [r3, #16]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2201      	movs	r2, #1
 8007e18:	615a      	str	r2, [r3, #20]
}
 8007e1a:	bf00      	nop
 8007e1c:	3714      	adds	r7, #20
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	40010000 	.word	0x40010000
 8007e2c:	40000400 	.word	0x40000400
 8007e30:	40000800 	.word	0x40000800
 8007e34:	40000c00 	.word	0x40000c00
 8007e38:	40010400 	.word	0x40010400
 8007e3c:	40014000 	.word	0x40014000
 8007e40:	40014400 	.word	0x40014400
 8007e44:	40014800 	.word	0x40014800
 8007e48:	40001800 	.word	0x40001800
 8007e4c:	40001c00 	.word	0x40001c00
 8007e50:	40002000 	.word	0x40002000

08007e54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e5c:	bf00      	nop
 8007e5e:	370c      	adds	r7, #12
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e70:	bf00      	nop
 8007e72:	370c      	adds	r7, #12
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d101      	bne.n	8007e8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e03f      	b.n	8007f0e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d106      	bne.n	8007ea8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f7fc fb42 	bl	800452c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2224      	movs	r2, #36	; 0x24
 8007eac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	68da      	ldr	r2, [r3, #12]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ebe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 f90b 	bl	80080dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	691a      	ldr	r2, [r3, #16]
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007ed4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	695a      	ldr	r2, [r3, #20]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ee4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68da      	ldr	r2, [r3, #12]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ef4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2220      	movs	r2, #32
 8007f00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2220      	movs	r2, #32
 8007f08:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3708      	adds	r7, #8
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b088      	sub	sp, #32
 8007f1a:	af02      	add	r7, sp, #8
 8007f1c:	60f8      	str	r0, [r7, #12]
 8007f1e:	60b9      	str	r1, [r7, #8]
 8007f20:	603b      	str	r3, [r7, #0]
 8007f22:	4613      	mov	r3, r2
 8007f24:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007f26:	2300      	movs	r3, #0
 8007f28:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b20      	cmp	r3, #32
 8007f34:	f040 8083 	bne.w	800803e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d002      	beq.n	8007f44 <HAL_UART_Transmit+0x2e>
 8007f3e:	88fb      	ldrh	r3, [r7, #6]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e07b      	b.n	8008040 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d101      	bne.n	8007f56 <HAL_UART_Transmit+0x40>
 8007f52:	2302      	movs	r3, #2
 8007f54:	e074      	b.n	8008040 <HAL_UART_Transmit+0x12a>
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2201      	movs	r2, #1
 8007f5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2200      	movs	r2, #0
 8007f62:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2221      	movs	r2, #33	; 0x21
 8007f68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007f6c:	f7fc fd5e 	bl	8004a2c <HAL_GetTick>
 8007f70:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	88fa      	ldrh	r2, [r7, #6]
 8007f76:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	88fa      	ldrh	r2, [r7, #6]
 8007f7c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8007f86:	e042      	b.n	800800e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	b29a      	uxth	r2, r3
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f9e:	d122      	bne.n	8007fe6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	9300      	str	r3, [sp, #0]
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	2180      	movs	r1, #128	; 0x80
 8007faa:	68f8      	ldr	r0, [r7, #12]
 8007fac:	f000 f84c 	bl	8008048 <UART_WaitOnFlagUntilTimeout>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d001      	beq.n	8007fba <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e042      	b.n	8008040 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	881b      	ldrh	r3, [r3, #0]
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007fcc:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	691b      	ldr	r3, [r3, #16]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d103      	bne.n	8007fde <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	3302      	adds	r3, #2
 8007fda:	60bb      	str	r3, [r7, #8]
 8007fdc:	e017      	b.n	800800e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	60bb      	str	r3, [r7, #8]
 8007fe4:	e013      	b.n	800800e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	2200      	movs	r2, #0
 8007fee:	2180      	movs	r1, #128	; 0x80
 8007ff0:	68f8      	ldr	r0, [r7, #12]
 8007ff2:	f000 f829 	bl	8008048 <UART_WaitOnFlagUntilTimeout>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d001      	beq.n	8008000 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8007ffc:	2303      	movs	r3, #3
 8007ffe:	e01f      	b.n	8008040 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	1c5a      	adds	r2, r3, #1
 8008004:	60ba      	str	r2, [r7, #8]
 8008006:	781a      	ldrb	r2, [r3, #0]
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008012:	b29b      	uxth	r3, r3
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1b7      	bne.n	8007f88 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	2200      	movs	r2, #0
 8008020:	2140      	movs	r1, #64	; 0x40
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 f810 	bl	8008048 <UART_WaitOnFlagUntilTimeout>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d001      	beq.n	8008032 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800802e:	2303      	movs	r3, #3
 8008030:	e006      	b.n	8008040 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2220      	movs	r2, #32
 8008036:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800803a:	2300      	movs	r3, #0
 800803c:	e000      	b.n	8008040 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800803e:	2302      	movs	r3, #2
  }
}
 8008040:	4618      	mov	r0, r3
 8008042:	3718      	adds	r7, #24
 8008044:	46bd      	mov	sp, r7
 8008046:	bd80      	pop	{r7, pc}

08008048 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b084      	sub	sp, #16
 800804c:	af00      	add	r7, sp, #0
 800804e:	60f8      	str	r0, [r7, #12]
 8008050:	60b9      	str	r1, [r7, #8]
 8008052:	603b      	str	r3, [r7, #0]
 8008054:	4613      	mov	r3, r2
 8008056:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008058:	e02c      	b.n	80080b4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008060:	d028      	beq.n	80080b4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d007      	beq.n	8008078 <UART_WaitOnFlagUntilTimeout+0x30>
 8008068:	f7fc fce0 	bl	8004a2c <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	69ba      	ldr	r2, [r7, #24]
 8008074:	429a      	cmp	r2, r3
 8008076:	d21d      	bcs.n	80080b4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68da      	ldr	r2, [r3, #12]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008086:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	695a      	ldr	r2, [r3, #20]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f022 0201 	bic.w	r2, r2, #1
 8008096:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2220      	movs	r2, #32
 800809c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2220      	movs	r2, #32
 80080a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e00f      	b.n	80080d4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	681a      	ldr	r2, [r3, #0]
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	4013      	ands	r3, r2
 80080be:	68ba      	ldr	r2, [r7, #8]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	bf0c      	ite	eq
 80080c4:	2301      	moveq	r3, #1
 80080c6:	2300      	movne	r3, #0
 80080c8:	b2db      	uxtb	r3, r3
 80080ca:	461a      	mov	r2, r3
 80080cc:	79fb      	ldrb	r3, [r7, #7]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d0c3      	beq.n	800805a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3710      	adds	r7, #16
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e0:	b085      	sub	sp, #20
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	691b      	ldr	r3, [r3, #16]
 80080ec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	68da      	ldr	r2, [r3, #12]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	430a      	orrs	r2, r1
 80080fa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	689a      	ldr	r2, [r3, #8]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	691b      	ldr	r3, [r3, #16]
 8008104:	431a      	orrs	r2, r3
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	695b      	ldr	r3, [r3, #20]
 800810a:	431a      	orrs	r2, r3
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	69db      	ldr	r3, [r3, #28]
 8008110:	4313      	orrs	r3, r2
 8008112:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	68db      	ldr	r3, [r3, #12]
 800811a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800811e:	f023 030c 	bic.w	r3, r3, #12
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	6812      	ldr	r2, [r2, #0]
 8008126:	68f9      	ldr	r1, [r7, #12]
 8008128:	430b      	orrs	r3, r1
 800812a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	695b      	ldr	r3, [r3, #20]
 8008132:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	699a      	ldr	r2, [r3, #24]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	430a      	orrs	r2, r1
 8008140:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	69db      	ldr	r3, [r3, #28]
 8008146:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800814a:	f040 818b 	bne.w	8008464 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4ac1      	ldr	r2, [pc, #772]	; (8008458 <UART_SetConfig+0x37c>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d005      	beq.n	8008164 <UART_SetConfig+0x88>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4abf      	ldr	r2, [pc, #764]	; (800845c <UART_SetConfig+0x380>)
 800815e:	4293      	cmp	r3, r2
 8008160:	f040 80bd 	bne.w	80082de <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008164:	f7fe fd4c 	bl	8006c00 <HAL_RCC_GetPCLK2Freq>
 8008168:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	461d      	mov	r5, r3
 800816e:	f04f 0600 	mov.w	r6, #0
 8008172:	46a8      	mov	r8, r5
 8008174:	46b1      	mov	r9, r6
 8008176:	eb18 0308 	adds.w	r3, r8, r8
 800817a:	eb49 0409 	adc.w	r4, r9, r9
 800817e:	4698      	mov	r8, r3
 8008180:	46a1      	mov	r9, r4
 8008182:	eb18 0805 	adds.w	r8, r8, r5
 8008186:	eb49 0906 	adc.w	r9, r9, r6
 800818a:	f04f 0100 	mov.w	r1, #0
 800818e:	f04f 0200 	mov.w	r2, #0
 8008192:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008196:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800819a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800819e:	4688      	mov	r8, r1
 80081a0:	4691      	mov	r9, r2
 80081a2:	eb18 0005 	adds.w	r0, r8, r5
 80081a6:	eb49 0106 	adc.w	r1, r9, r6
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	461d      	mov	r5, r3
 80081b0:	f04f 0600 	mov.w	r6, #0
 80081b4:	196b      	adds	r3, r5, r5
 80081b6:	eb46 0406 	adc.w	r4, r6, r6
 80081ba:	461a      	mov	r2, r3
 80081bc:	4623      	mov	r3, r4
 80081be:	f7f8 f857 	bl	8000270 <__aeabi_uldivmod>
 80081c2:	4603      	mov	r3, r0
 80081c4:	460c      	mov	r4, r1
 80081c6:	461a      	mov	r2, r3
 80081c8:	4ba5      	ldr	r3, [pc, #660]	; (8008460 <UART_SetConfig+0x384>)
 80081ca:	fba3 2302 	umull	r2, r3, r3, r2
 80081ce:	095b      	lsrs	r3, r3, #5
 80081d0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	461d      	mov	r5, r3
 80081d8:	f04f 0600 	mov.w	r6, #0
 80081dc:	46a9      	mov	r9, r5
 80081de:	46b2      	mov	sl, r6
 80081e0:	eb19 0309 	adds.w	r3, r9, r9
 80081e4:	eb4a 040a 	adc.w	r4, sl, sl
 80081e8:	4699      	mov	r9, r3
 80081ea:	46a2      	mov	sl, r4
 80081ec:	eb19 0905 	adds.w	r9, r9, r5
 80081f0:	eb4a 0a06 	adc.w	sl, sl, r6
 80081f4:	f04f 0100 	mov.w	r1, #0
 80081f8:	f04f 0200 	mov.w	r2, #0
 80081fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008200:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008204:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008208:	4689      	mov	r9, r1
 800820a:	4692      	mov	sl, r2
 800820c:	eb19 0005 	adds.w	r0, r9, r5
 8008210:	eb4a 0106 	adc.w	r1, sl, r6
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	461d      	mov	r5, r3
 800821a:	f04f 0600 	mov.w	r6, #0
 800821e:	196b      	adds	r3, r5, r5
 8008220:	eb46 0406 	adc.w	r4, r6, r6
 8008224:	461a      	mov	r2, r3
 8008226:	4623      	mov	r3, r4
 8008228:	f7f8 f822 	bl	8000270 <__aeabi_uldivmod>
 800822c:	4603      	mov	r3, r0
 800822e:	460c      	mov	r4, r1
 8008230:	461a      	mov	r2, r3
 8008232:	4b8b      	ldr	r3, [pc, #556]	; (8008460 <UART_SetConfig+0x384>)
 8008234:	fba3 1302 	umull	r1, r3, r3, r2
 8008238:	095b      	lsrs	r3, r3, #5
 800823a:	2164      	movs	r1, #100	; 0x64
 800823c:	fb01 f303 	mul.w	r3, r1, r3
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	00db      	lsls	r3, r3, #3
 8008244:	3332      	adds	r3, #50	; 0x32
 8008246:	4a86      	ldr	r2, [pc, #536]	; (8008460 <UART_SetConfig+0x384>)
 8008248:	fba2 2303 	umull	r2, r3, r2, r3
 800824c:	095b      	lsrs	r3, r3, #5
 800824e:	005b      	lsls	r3, r3, #1
 8008250:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008254:	4498      	add	r8, r3
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	461d      	mov	r5, r3
 800825a:	f04f 0600 	mov.w	r6, #0
 800825e:	46a9      	mov	r9, r5
 8008260:	46b2      	mov	sl, r6
 8008262:	eb19 0309 	adds.w	r3, r9, r9
 8008266:	eb4a 040a 	adc.w	r4, sl, sl
 800826a:	4699      	mov	r9, r3
 800826c:	46a2      	mov	sl, r4
 800826e:	eb19 0905 	adds.w	r9, r9, r5
 8008272:	eb4a 0a06 	adc.w	sl, sl, r6
 8008276:	f04f 0100 	mov.w	r1, #0
 800827a:	f04f 0200 	mov.w	r2, #0
 800827e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008282:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008286:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800828a:	4689      	mov	r9, r1
 800828c:	4692      	mov	sl, r2
 800828e:	eb19 0005 	adds.w	r0, r9, r5
 8008292:	eb4a 0106 	adc.w	r1, sl, r6
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	461d      	mov	r5, r3
 800829c:	f04f 0600 	mov.w	r6, #0
 80082a0:	196b      	adds	r3, r5, r5
 80082a2:	eb46 0406 	adc.w	r4, r6, r6
 80082a6:	461a      	mov	r2, r3
 80082a8:	4623      	mov	r3, r4
 80082aa:	f7f7 ffe1 	bl	8000270 <__aeabi_uldivmod>
 80082ae:	4603      	mov	r3, r0
 80082b0:	460c      	mov	r4, r1
 80082b2:	461a      	mov	r2, r3
 80082b4:	4b6a      	ldr	r3, [pc, #424]	; (8008460 <UART_SetConfig+0x384>)
 80082b6:	fba3 1302 	umull	r1, r3, r3, r2
 80082ba:	095b      	lsrs	r3, r3, #5
 80082bc:	2164      	movs	r1, #100	; 0x64
 80082be:	fb01 f303 	mul.w	r3, r1, r3
 80082c2:	1ad3      	subs	r3, r2, r3
 80082c4:	00db      	lsls	r3, r3, #3
 80082c6:	3332      	adds	r3, #50	; 0x32
 80082c8:	4a65      	ldr	r2, [pc, #404]	; (8008460 <UART_SetConfig+0x384>)
 80082ca:	fba2 2303 	umull	r2, r3, r2, r3
 80082ce:	095b      	lsrs	r3, r3, #5
 80082d0:	f003 0207 	and.w	r2, r3, #7
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4442      	add	r2, r8
 80082da:	609a      	str	r2, [r3, #8]
 80082dc:	e26f      	b.n	80087be <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80082de:	f7fe fc7b 	bl	8006bd8 <HAL_RCC_GetPCLK1Freq>
 80082e2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	461d      	mov	r5, r3
 80082e8:	f04f 0600 	mov.w	r6, #0
 80082ec:	46a8      	mov	r8, r5
 80082ee:	46b1      	mov	r9, r6
 80082f0:	eb18 0308 	adds.w	r3, r8, r8
 80082f4:	eb49 0409 	adc.w	r4, r9, r9
 80082f8:	4698      	mov	r8, r3
 80082fa:	46a1      	mov	r9, r4
 80082fc:	eb18 0805 	adds.w	r8, r8, r5
 8008300:	eb49 0906 	adc.w	r9, r9, r6
 8008304:	f04f 0100 	mov.w	r1, #0
 8008308:	f04f 0200 	mov.w	r2, #0
 800830c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008310:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008314:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008318:	4688      	mov	r8, r1
 800831a:	4691      	mov	r9, r2
 800831c:	eb18 0005 	adds.w	r0, r8, r5
 8008320:	eb49 0106 	adc.w	r1, r9, r6
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	461d      	mov	r5, r3
 800832a:	f04f 0600 	mov.w	r6, #0
 800832e:	196b      	adds	r3, r5, r5
 8008330:	eb46 0406 	adc.w	r4, r6, r6
 8008334:	461a      	mov	r2, r3
 8008336:	4623      	mov	r3, r4
 8008338:	f7f7 ff9a 	bl	8000270 <__aeabi_uldivmod>
 800833c:	4603      	mov	r3, r0
 800833e:	460c      	mov	r4, r1
 8008340:	461a      	mov	r2, r3
 8008342:	4b47      	ldr	r3, [pc, #284]	; (8008460 <UART_SetConfig+0x384>)
 8008344:	fba3 2302 	umull	r2, r3, r3, r2
 8008348:	095b      	lsrs	r3, r3, #5
 800834a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	461d      	mov	r5, r3
 8008352:	f04f 0600 	mov.w	r6, #0
 8008356:	46a9      	mov	r9, r5
 8008358:	46b2      	mov	sl, r6
 800835a:	eb19 0309 	adds.w	r3, r9, r9
 800835e:	eb4a 040a 	adc.w	r4, sl, sl
 8008362:	4699      	mov	r9, r3
 8008364:	46a2      	mov	sl, r4
 8008366:	eb19 0905 	adds.w	r9, r9, r5
 800836a:	eb4a 0a06 	adc.w	sl, sl, r6
 800836e:	f04f 0100 	mov.w	r1, #0
 8008372:	f04f 0200 	mov.w	r2, #0
 8008376:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800837a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800837e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008382:	4689      	mov	r9, r1
 8008384:	4692      	mov	sl, r2
 8008386:	eb19 0005 	adds.w	r0, r9, r5
 800838a:	eb4a 0106 	adc.w	r1, sl, r6
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	461d      	mov	r5, r3
 8008394:	f04f 0600 	mov.w	r6, #0
 8008398:	196b      	adds	r3, r5, r5
 800839a:	eb46 0406 	adc.w	r4, r6, r6
 800839e:	461a      	mov	r2, r3
 80083a0:	4623      	mov	r3, r4
 80083a2:	f7f7 ff65 	bl	8000270 <__aeabi_uldivmod>
 80083a6:	4603      	mov	r3, r0
 80083a8:	460c      	mov	r4, r1
 80083aa:	461a      	mov	r2, r3
 80083ac:	4b2c      	ldr	r3, [pc, #176]	; (8008460 <UART_SetConfig+0x384>)
 80083ae:	fba3 1302 	umull	r1, r3, r3, r2
 80083b2:	095b      	lsrs	r3, r3, #5
 80083b4:	2164      	movs	r1, #100	; 0x64
 80083b6:	fb01 f303 	mul.w	r3, r1, r3
 80083ba:	1ad3      	subs	r3, r2, r3
 80083bc:	00db      	lsls	r3, r3, #3
 80083be:	3332      	adds	r3, #50	; 0x32
 80083c0:	4a27      	ldr	r2, [pc, #156]	; (8008460 <UART_SetConfig+0x384>)
 80083c2:	fba2 2303 	umull	r2, r3, r2, r3
 80083c6:	095b      	lsrs	r3, r3, #5
 80083c8:	005b      	lsls	r3, r3, #1
 80083ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80083ce:	4498      	add	r8, r3
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	461d      	mov	r5, r3
 80083d4:	f04f 0600 	mov.w	r6, #0
 80083d8:	46a9      	mov	r9, r5
 80083da:	46b2      	mov	sl, r6
 80083dc:	eb19 0309 	adds.w	r3, r9, r9
 80083e0:	eb4a 040a 	adc.w	r4, sl, sl
 80083e4:	4699      	mov	r9, r3
 80083e6:	46a2      	mov	sl, r4
 80083e8:	eb19 0905 	adds.w	r9, r9, r5
 80083ec:	eb4a 0a06 	adc.w	sl, sl, r6
 80083f0:	f04f 0100 	mov.w	r1, #0
 80083f4:	f04f 0200 	mov.w	r2, #0
 80083f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80083fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008400:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008404:	4689      	mov	r9, r1
 8008406:	4692      	mov	sl, r2
 8008408:	eb19 0005 	adds.w	r0, r9, r5
 800840c:	eb4a 0106 	adc.w	r1, sl, r6
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	461d      	mov	r5, r3
 8008416:	f04f 0600 	mov.w	r6, #0
 800841a:	196b      	adds	r3, r5, r5
 800841c:	eb46 0406 	adc.w	r4, r6, r6
 8008420:	461a      	mov	r2, r3
 8008422:	4623      	mov	r3, r4
 8008424:	f7f7 ff24 	bl	8000270 <__aeabi_uldivmod>
 8008428:	4603      	mov	r3, r0
 800842a:	460c      	mov	r4, r1
 800842c:	461a      	mov	r2, r3
 800842e:	4b0c      	ldr	r3, [pc, #48]	; (8008460 <UART_SetConfig+0x384>)
 8008430:	fba3 1302 	umull	r1, r3, r3, r2
 8008434:	095b      	lsrs	r3, r3, #5
 8008436:	2164      	movs	r1, #100	; 0x64
 8008438:	fb01 f303 	mul.w	r3, r1, r3
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	00db      	lsls	r3, r3, #3
 8008440:	3332      	adds	r3, #50	; 0x32
 8008442:	4a07      	ldr	r2, [pc, #28]	; (8008460 <UART_SetConfig+0x384>)
 8008444:	fba2 2303 	umull	r2, r3, r2, r3
 8008448:	095b      	lsrs	r3, r3, #5
 800844a:	f003 0207 	and.w	r2, r3, #7
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4442      	add	r2, r8
 8008454:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008456:	e1b2      	b.n	80087be <UART_SetConfig+0x6e2>
 8008458:	40011000 	.word	0x40011000
 800845c:	40011400 	.word	0x40011400
 8008460:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4ad7      	ldr	r2, [pc, #860]	; (80087c8 <UART_SetConfig+0x6ec>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d005      	beq.n	800847a <UART_SetConfig+0x39e>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4ad6      	ldr	r2, [pc, #856]	; (80087cc <UART_SetConfig+0x6f0>)
 8008474:	4293      	cmp	r3, r2
 8008476:	f040 80d1 	bne.w	800861c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800847a:	f7fe fbc1 	bl	8006c00 <HAL_RCC_GetPCLK2Freq>
 800847e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	469a      	mov	sl, r3
 8008484:	f04f 0b00 	mov.w	fp, #0
 8008488:	46d0      	mov	r8, sl
 800848a:	46d9      	mov	r9, fp
 800848c:	eb18 0308 	adds.w	r3, r8, r8
 8008490:	eb49 0409 	adc.w	r4, r9, r9
 8008494:	4698      	mov	r8, r3
 8008496:	46a1      	mov	r9, r4
 8008498:	eb18 080a 	adds.w	r8, r8, sl
 800849c:	eb49 090b 	adc.w	r9, r9, fp
 80084a0:	f04f 0100 	mov.w	r1, #0
 80084a4:	f04f 0200 	mov.w	r2, #0
 80084a8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80084ac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80084b0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80084b4:	4688      	mov	r8, r1
 80084b6:	4691      	mov	r9, r2
 80084b8:	eb1a 0508 	adds.w	r5, sl, r8
 80084bc:	eb4b 0609 	adc.w	r6, fp, r9
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	4619      	mov	r1, r3
 80084c6:	f04f 0200 	mov.w	r2, #0
 80084ca:	f04f 0300 	mov.w	r3, #0
 80084ce:	f04f 0400 	mov.w	r4, #0
 80084d2:	0094      	lsls	r4, r2, #2
 80084d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80084d8:	008b      	lsls	r3, r1, #2
 80084da:	461a      	mov	r2, r3
 80084dc:	4623      	mov	r3, r4
 80084de:	4628      	mov	r0, r5
 80084e0:	4631      	mov	r1, r6
 80084e2:	f7f7 fec5 	bl	8000270 <__aeabi_uldivmod>
 80084e6:	4603      	mov	r3, r0
 80084e8:	460c      	mov	r4, r1
 80084ea:	461a      	mov	r2, r3
 80084ec:	4bb8      	ldr	r3, [pc, #736]	; (80087d0 <UART_SetConfig+0x6f4>)
 80084ee:	fba3 2302 	umull	r2, r3, r3, r2
 80084f2:	095b      	lsrs	r3, r3, #5
 80084f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	469b      	mov	fp, r3
 80084fc:	f04f 0c00 	mov.w	ip, #0
 8008500:	46d9      	mov	r9, fp
 8008502:	46e2      	mov	sl, ip
 8008504:	eb19 0309 	adds.w	r3, r9, r9
 8008508:	eb4a 040a 	adc.w	r4, sl, sl
 800850c:	4699      	mov	r9, r3
 800850e:	46a2      	mov	sl, r4
 8008510:	eb19 090b 	adds.w	r9, r9, fp
 8008514:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008518:	f04f 0100 	mov.w	r1, #0
 800851c:	f04f 0200 	mov.w	r2, #0
 8008520:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008524:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008528:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800852c:	4689      	mov	r9, r1
 800852e:	4692      	mov	sl, r2
 8008530:	eb1b 0509 	adds.w	r5, fp, r9
 8008534:	eb4c 060a 	adc.w	r6, ip, sl
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	4619      	mov	r1, r3
 800853e:	f04f 0200 	mov.w	r2, #0
 8008542:	f04f 0300 	mov.w	r3, #0
 8008546:	f04f 0400 	mov.w	r4, #0
 800854a:	0094      	lsls	r4, r2, #2
 800854c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008550:	008b      	lsls	r3, r1, #2
 8008552:	461a      	mov	r2, r3
 8008554:	4623      	mov	r3, r4
 8008556:	4628      	mov	r0, r5
 8008558:	4631      	mov	r1, r6
 800855a:	f7f7 fe89 	bl	8000270 <__aeabi_uldivmod>
 800855e:	4603      	mov	r3, r0
 8008560:	460c      	mov	r4, r1
 8008562:	461a      	mov	r2, r3
 8008564:	4b9a      	ldr	r3, [pc, #616]	; (80087d0 <UART_SetConfig+0x6f4>)
 8008566:	fba3 1302 	umull	r1, r3, r3, r2
 800856a:	095b      	lsrs	r3, r3, #5
 800856c:	2164      	movs	r1, #100	; 0x64
 800856e:	fb01 f303 	mul.w	r3, r1, r3
 8008572:	1ad3      	subs	r3, r2, r3
 8008574:	011b      	lsls	r3, r3, #4
 8008576:	3332      	adds	r3, #50	; 0x32
 8008578:	4a95      	ldr	r2, [pc, #596]	; (80087d0 <UART_SetConfig+0x6f4>)
 800857a:	fba2 2303 	umull	r2, r3, r2, r3
 800857e:	095b      	lsrs	r3, r3, #5
 8008580:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008584:	4498      	add	r8, r3
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	469b      	mov	fp, r3
 800858a:	f04f 0c00 	mov.w	ip, #0
 800858e:	46d9      	mov	r9, fp
 8008590:	46e2      	mov	sl, ip
 8008592:	eb19 0309 	adds.w	r3, r9, r9
 8008596:	eb4a 040a 	adc.w	r4, sl, sl
 800859a:	4699      	mov	r9, r3
 800859c:	46a2      	mov	sl, r4
 800859e:	eb19 090b 	adds.w	r9, r9, fp
 80085a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80085a6:	f04f 0100 	mov.w	r1, #0
 80085aa:	f04f 0200 	mov.w	r2, #0
 80085ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80085b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80085b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80085ba:	4689      	mov	r9, r1
 80085bc:	4692      	mov	sl, r2
 80085be:	eb1b 0509 	adds.w	r5, fp, r9
 80085c2:	eb4c 060a 	adc.w	r6, ip, sl
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	4619      	mov	r1, r3
 80085cc:	f04f 0200 	mov.w	r2, #0
 80085d0:	f04f 0300 	mov.w	r3, #0
 80085d4:	f04f 0400 	mov.w	r4, #0
 80085d8:	0094      	lsls	r4, r2, #2
 80085da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80085de:	008b      	lsls	r3, r1, #2
 80085e0:	461a      	mov	r2, r3
 80085e2:	4623      	mov	r3, r4
 80085e4:	4628      	mov	r0, r5
 80085e6:	4631      	mov	r1, r6
 80085e8:	f7f7 fe42 	bl	8000270 <__aeabi_uldivmod>
 80085ec:	4603      	mov	r3, r0
 80085ee:	460c      	mov	r4, r1
 80085f0:	461a      	mov	r2, r3
 80085f2:	4b77      	ldr	r3, [pc, #476]	; (80087d0 <UART_SetConfig+0x6f4>)
 80085f4:	fba3 1302 	umull	r1, r3, r3, r2
 80085f8:	095b      	lsrs	r3, r3, #5
 80085fa:	2164      	movs	r1, #100	; 0x64
 80085fc:	fb01 f303 	mul.w	r3, r1, r3
 8008600:	1ad3      	subs	r3, r2, r3
 8008602:	011b      	lsls	r3, r3, #4
 8008604:	3332      	adds	r3, #50	; 0x32
 8008606:	4a72      	ldr	r2, [pc, #456]	; (80087d0 <UART_SetConfig+0x6f4>)
 8008608:	fba2 2303 	umull	r2, r3, r2, r3
 800860c:	095b      	lsrs	r3, r3, #5
 800860e:	f003 020f 	and.w	r2, r3, #15
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4442      	add	r2, r8
 8008618:	609a      	str	r2, [r3, #8]
 800861a:	e0d0      	b.n	80087be <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800861c:	f7fe fadc 	bl	8006bd8 <HAL_RCC_GetPCLK1Freq>
 8008620:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	469a      	mov	sl, r3
 8008626:	f04f 0b00 	mov.w	fp, #0
 800862a:	46d0      	mov	r8, sl
 800862c:	46d9      	mov	r9, fp
 800862e:	eb18 0308 	adds.w	r3, r8, r8
 8008632:	eb49 0409 	adc.w	r4, r9, r9
 8008636:	4698      	mov	r8, r3
 8008638:	46a1      	mov	r9, r4
 800863a:	eb18 080a 	adds.w	r8, r8, sl
 800863e:	eb49 090b 	adc.w	r9, r9, fp
 8008642:	f04f 0100 	mov.w	r1, #0
 8008646:	f04f 0200 	mov.w	r2, #0
 800864a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800864e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008652:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008656:	4688      	mov	r8, r1
 8008658:	4691      	mov	r9, r2
 800865a:	eb1a 0508 	adds.w	r5, sl, r8
 800865e:	eb4b 0609 	adc.w	r6, fp, r9
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	4619      	mov	r1, r3
 8008668:	f04f 0200 	mov.w	r2, #0
 800866c:	f04f 0300 	mov.w	r3, #0
 8008670:	f04f 0400 	mov.w	r4, #0
 8008674:	0094      	lsls	r4, r2, #2
 8008676:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800867a:	008b      	lsls	r3, r1, #2
 800867c:	461a      	mov	r2, r3
 800867e:	4623      	mov	r3, r4
 8008680:	4628      	mov	r0, r5
 8008682:	4631      	mov	r1, r6
 8008684:	f7f7 fdf4 	bl	8000270 <__aeabi_uldivmod>
 8008688:	4603      	mov	r3, r0
 800868a:	460c      	mov	r4, r1
 800868c:	461a      	mov	r2, r3
 800868e:	4b50      	ldr	r3, [pc, #320]	; (80087d0 <UART_SetConfig+0x6f4>)
 8008690:	fba3 2302 	umull	r2, r3, r3, r2
 8008694:	095b      	lsrs	r3, r3, #5
 8008696:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	469b      	mov	fp, r3
 800869e:	f04f 0c00 	mov.w	ip, #0
 80086a2:	46d9      	mov	r9, fp
 80086a4:	46e2      	mov	sl, ip
 80086a6:	eb19 0309 	adds.w	r3, r9, r9
 80086aa:	eb4a 040a 	adc.w	r4, sl, sl
 80086ae:	4699      	mov	r9, r3
 80086b0:	46a2      	mov	sl, r4
 80086b2:	eb19 090b 	adds.w	r9, r9, fp
 80086b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80086ba:	f04f 0100 	mov.w	r1, #0
 80086be:	f04f 0200 	mov.w	r2, #0
 80086c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80086ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80086ce:	4689      	mov	r9, r1
 80086d0:	4692      	mov	sl, r2
 80086d2:	eb1b 0509 	adds.w	r5, fp, r9
 80086d6:	eb4c 060a 	adc.w	r6, ip, sl
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	4619      	mov	r1, r3
 80086e0:	f04f 0200 	mov.w	r2, #0
 80086e4:	f04f 0300 	mov.w	r3, #0
 80086e8:	f04f 0400 	mov.w	r4, #0
 80086ec:	0094      	lsls	r4, r2, #2
 80086ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80086f2:	008b      	lsls	r3, r1, #2
 80086f4:	461a      	mov	r2, r3
 80086f6:	4623      	mov	r3, r4
 80086f8:	4628      	mov	r0, r5
 80086fa:	4631      	mov	r1, r6
 80086fc:	f7f7 fdb8 	bl	8000270 <__aeabi_uldivmod>
 8008700:	4603      	mov	r3, r0
 8008702:	460c      	mov	r4, r1
 8008704:	461a      	mov	r2, r3
 8008706:	4b32      	ldr	r3, [pc, #200]	; (80087d0 <UART_SetConfig+0x6f4>)
 8008708:	fba3 1302 	umull	r1, r3, r3, r2
 800870c:	095b      	lsrs	r3, r3, #5
 800870e:	2164      	movs	r1, #100	; 0x64
 8008710:	fb01 f303 	mul.w	r3, r1, r3
 8008714:	1ad3      	subs	r3, r2, r3
 8008716:	011b      	lsls	r3, r3, #4
 8008718:	3332      	adds	r3, #50	; 0x32
 800871a:	4a2d      	ldr	r2, [pc, #180]	; (80087d0 <UART_SetConfig+0x6f4>)
 800871c:	fba2 2303 	umull	r2, r3, r2, r3
 8008720:	095b      	lsrs	r3, r3, #5
 8008722:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008726:	4498      	add	r8, r3
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	469b      	mov	fp, r3
 800872c:	f04f 0c00 	mov.w	ip, #0
 8008730:	46d9      	mov	r9, fp
 8008732:	46e2      	mov	sl, ip
 8008734:	eb19 0309 	adds.w	r3, r9, r9
 8008738:	eb4a 040a 	adc.w	r4, sl, sl
 800873c:	4699      	mov	r9, r3
 800873e:	46a2      	mov	sl, r4
 8008740:	eb19 090b 	adds.w	r9, r9, fp
 8008744:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008748:	f04f 0100 	mov.w	r1, #0
 800874c:	f04f 0200 	mov.w	r2, #0
 8008750:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008754:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008758:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800875c:	4689      	mov	r9, r1
 800875e:	4692      	mov	sl, r2
 8008760:	eb1b 0509 	adds.w	r5, fp, r9
 8008764:	eb4c 060a 	adc.w	r6, ip, sl
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	4619      	mov	r1, r3
 800876e:	f04f 0200 	mov.w	r2, #0
 8008772:	f04f 0300 	mov.w	r3, #0
 8008776:	f04f 0400 	mov.w	r4, #0
 800877a:	0094      	lsls	r4, r2, #2
 800877c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008780:	008b      	lsls	r3, r1, #2
 8008782:	461a      	mov	r2, r3
 8008784:	4623      	mov	r3, r4
 8008786:	4628      	mov	r0, r5
 8008788:	4631      	mov	r1, r6
 800878a:	f7f7 fd71 	bl	8000270 <__aeabi_uldivmod>
 800878e:	4603      	mov	r3, r0
 8008790:	460c      	mov	r4, r1
 8008792:	461a      	mov	r2, r3
 8008794:	4b0e      	ldr	r3, [pc, #56]	; (80087d0 <UART_SetConfig+0x6f4>)
 8008796:	fba3 1302 	umull	r1, r3, r3, r2
 800879a:	095b      	lsrs	r3, r3, #5
 800879c:	2164      	movs	r1, #100	; 0x64
 800879e:	fb01 f303 	mul.w	r3, r1, r3
 80087a2:	1ad3      	subs	r3, r2, r3
 80087a4:	011b      	lsls	r3, r3, #4
 80087a6:	3332      	adds	r3, #50	; 0x32
 80087a8:	4a09      	ldr	r2, [pc, #36]	; (80087d0 <UART_SetConfig+0x6f4>)
 80087aa:	fba2 2303 	umull	r2, r3, r2, r3
 80087ae:	095b      	lsrs	r3, r3, #5
 80087b0:	f003 020f 	and.w	r2, r3, #15
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4442      	add	r2, r8
 80087ba:	609a      	str	r2, [r3, #8]
}
 80087bc:	e7ff      	b.n	80087be <UART_SetConfig+0x6e2>
 80087be:	bf00      	nop
 80087c0:	3714      	adds	r7, #20
 80087c2:	46bd      	mov	sp, r7
 80087c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c8:	40011000 	.word	0x40011000
 80087cc:	40011400 	.word	0x40011400
 80087d0:	51eb851f 	.word	0x51eb851f

080087d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b08a      	sub	sp, #40	; 0x28
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80087dc:	2300      	movs	r3, #0
 80087de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80087e0:	f001 faf8 	bl	8009dd4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80087e4:	4b57      	ldr	r3, [pc, #348]	; (8008944 <pvPortMalloc+0x170>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d101      	bne.n	80087f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80087ec:	f000 f90c 	bl	8008a08 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80087f0:	4b55      	ldr	r3, [pc, #340]	; (8008948 <pvPortMalloc+0x174>)
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	4013      	ands	r3, r2
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	f040 808c 	bne.w	8008916 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d01c      	beq.n	800883e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008804:	2208      	movs	r2, #8
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	4413      	add	r3, r2
 800880a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f003 0307 	and.w	r3, r3, #7
 8008812:	2b00      	cmp	r3, #0
 8008814:	d013      	beq.n	800883e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f023 0307 	bic.w	r3, r3, #7
 800881c:	3308      	adds	r3, #8
 800881e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f003 0307 	and.w	r3, r3, #7
 8008826:	2b00      	cmp	r3, #0
 8008828:	d009      	beq.n	800883e <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800882a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800882e:	f383 8811 	msr	BASEPRI, r3
 8008832:	f3bf 8f6f 	isb	sy
 8008836:	f3bf 8f4f 	dsb	sy
 800883a:	617b      	str	r3, [r7, #20]
 800883c:	e7fe      	b.n	800883c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d068      	beq.n	8008916 <pvPortMalloc+0x142>
 8008844:	4b41      	ldr	r3, [pc, #260]	; (800894c <pvPortMalloc+0x178>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	429a      	cmp	r2, r3
 800884c:	d863      	bhi.n	8008916 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800884e:	4b40      	ldr	r3, [pc, #256]	; (8008950 <pvPortMalloc+0x17c>)
 8008850:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008852:	4b3f      	ldr	r3, [pc, #252]	; (8008950 <pvPortMalloc+0x17c>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008858:	e004      	b.n	8008864 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800885a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800885e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	429a      	cmp	r2, r3
 800886c:	d903      	bls.n	8008876 <pvPortMalloc+0xa2>
 800886e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1f1      	bne.n	800885a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008876:	4b33      	ldr	r3, [pc, #204]	; (8008944 <pvPortMalloc+0x170>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800887c:	429a      	cmp	r2, r3
 800887e:	d04a      	beq.n	8008916 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008880:	6a3b      	ldr	r3, [r7, #32]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2208      	movs	r2, #8
 8008886:	4413      	add	r3, r2
 8008888:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800888a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	6a3b      	ldr	r3, [r7, #32]
 8008890:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008894:	685a      	ldr	r2, [r3, #4]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	1ad2      	subs	r2, r2, r3
 800889a:	2308      	movs	r3, #8
 800889c:	005b      	lsls	r3, r3, #1
 800889e:	429a      	cmp	r2, r3
 80088a0:	d91e      	bls.n	80088e0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	4413      	add	r3, r2
 80088a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	f003 0307 	and.w	r3, r3, #7
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d009      	beq.n	80088c8 <pvPortMalloc+0xf4>
 80088b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b8:	f383 8811 	msr	BASEPRI, r3
 80088bc:	f3bf 8f6f 	isb	sy
 80088c0:	f3bf 8f4f 	dsb	sy
 80088c4:	613b      	str	r3, [r7, #16]
 80088c6:	e7fe      	b.n	80088c6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	1ad2      	subs	r2, r2, r3
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80088d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d6:	687a      	ldr	r2, [r7, #4]
 80088d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80088da:	69b8      	ldr	r0, [r7, #24]
 80088dc:	f000 f8f6 	bl	8008acc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80088e0:	4b1a      	ldr	r3, [pc, #104]	; (800894c <pvPortMalloc+0x178>)
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	4a18      	ldr	r2, [pc, #96]	; (800894c <pvPortMalloc+0x178>)
 80088ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80088ee:	4b17      	ldr	r3, [pc, #92]	; (800894c <pvPortMalloc+0x178>)
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	4b18      	ldr	r3, [pc, #96]	; (8008954 <pvPortMalloc+0x180>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d203      	bcs.n	8008902 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80088fa:	4b14      	ldr	r3, [pc, #80]	; (800894c <pvPortMalloc+0x178>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a15      	ldr	r2, [pc, #84]	; (8008954 <pvPortMalloc+0x180>)
 8008900:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008904:	685a      	ldr	r2, [r3, #4]
 8008906:	4b10      	ldr	r3, [pc, #64]	; (8008948 <pvPortMalloc+0x174>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	431a      	orrs	r2, r3
 800890c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008912:	2200      	movs	r2, #0
 8008914:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008916:	f001 fa6b 	bl	8009df0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800891a:	69fb      	ldr	r3, [r7, #28]
 800891c:	f003 0307 	and.w	r3, r3, #7
 8008920:	2b00      	cmp	r3, #0
 8008922:	d009      	beq.n	8008938 <pvPortMalloc+0x164>
 8008924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008928:	f383 8811 	msr	BASEPRI, r3
 800892c:	f3bf 8f6f 	isb	sy
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	60fb      	str	r3, [r7, #12]
 8008936:	e7fe      	b.n	8008936 <pvPortMalloc+0x162>
	return pvReturn;
 8008938:	69fb      	ldr	r3, [r7, #28]
}
 800893a:	4618      	mov	r0, r3
 800893c:	3728      	adds	r7, #40	; 0x28
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	20013ce8 	.word	0x20013ce8
 8008948:	20013cf4 	.word	0x20013cf4
 800894c:	20013cec 	.word	0x20013cec
 8008950:	20013ce0 	.word	0x20013ce0
 8008954:	20013cf0 	.word	0x20013cf0

08008958 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b086      	sub	sp, #24
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d046      	beq.n	80089f8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800896a:	2308      	movs	r3, #8
 800896c:	425b      	negs	r3, r3
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	4413      	add	r3, r2
 8008972:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	685a      	ldr	r2, [r3, #4]
 800897c:	4b20      	ldr	r3, [pc, #128]	; (8008a00 <vPortFree+0xa8>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4013      	ands	r3, r2
 8008982:	2b00      	cmp	r3, #0
 8008984:	d109      	bne.n	800899a <vPortFree+0x42>
 8008986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800898a:	f383 8811 	msr	BASEPRI, r3
 800898e:	f3bf 8f6f 	isb	sy
 8008992:	f3bf 8f4f 	dsb	sy
 8008996:	60fb      	str	r3, [r7, #12]
 8008998:	e7fe      	b.n	8008998 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d009      	beq.n	80089b6 <vPortFree+0x5e>
 80089a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a6:	f383 8811 	msr	BASEPRI, r3
 80089aa:	f3bf 8f6f 	isb	sy
 80089ae:	f3bf 8f4f 	dsb	sy
 80089b2:	60bb      	str	r3, [r7, #8]
 80089b4:	e7fe      	b.n	80089b4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	685a      	ldr	r2, [r3, #4]
 80089ba:	4b11      	ldr	r3, [pc, #68]	; (8008a00 <vPortFree+0xa8>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	4013      	ands	r3, r2
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d019      	beq.n	80089f8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d115      	bne.n	80089f8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	685a      	ldr	r2, [r3, #4]
 80089d0:	4b0b      	ldr	r3, [pc, #44]	; (8008a00 <vPortFree+0xa8>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	43db      	mvns	r3, r3
 80089d6:	401a      	ands	r2, r3
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80089dc:	f001 f9fa 	bl	8009dd4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	685a      	ldr	r2, [r3, #4]
 80089e4:	4b07      	ldr	r3, [pc, #28]	; (8008a04 <vPortFree+0xac>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4413      	add	r3, r2
 80089ea:	4a06      	ldr	r2, [pc, #24]	; (8008a04 <vPortFree+0xac>)
 80089ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089ee:	6938      	ldr	r0, [r7, #16]
 80089f0:	f000 f86c 	bl	8008acc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80089f4:	f001 f9fc 	bl	8009df0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80089f8:	bf00      	nop
 80089fa:	3718      	adds	r7, #24
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}
 8008a00:	20013cf4 	.word	0x20013cf4
 8008a04:	20013cec 	.word	0x20013cec

08008a08 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b085      	sub	sp, #20
 8008a0c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a0e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8008a12:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a14:	4b27      	ldr	r3, [pc, #156]	; (8008ab4 <prvHeapInit+0xac>)
 8008a16:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f003 0307 	and.w	r3, r3, #7
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d00c      	beq.n	8008a3c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	3307      	adds	r3, #7
 8008a26:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f023 0307 	bic.w	r3, r3, #7
 8008a2e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a30:	68ba      	ldr	r2, [r7, #8]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	1ad3      	subs	r3, r2, r3
 8008a36:	4a1f      	ldr	r2, [pc, #124]	; (8008ab4 <prvHeapInit+0xac>)
 8008a38:	4413      	add	r3, r2
 8008a3a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a40:	4a1d      	ldr	r2, [pc, #116]	; (8008ab8 <prvHeapInit+0xb0>)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a46:	4b1c      	ldr	r3, [pc, #112]	; (8008ab8 <prvHeapInit+0xb0>)
 8008a48:	2200      	movs	r2, #0
 8008a4a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	68ba      	ldr	r2, [r7, #8]
 8008a50:	4413      	add	r3, r2
 8008a52:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008a54:	2208      	movs	r2, #8
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	1a9b      	subs	r3, r3, r2
 8008a5a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f023 0307 	bic.w	r3, r3, #7
 8008a62:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	4a15      	ldr	r2, [pc, #84]	; (8008abc <prvHeapInit+0xb4>)
 8008a68:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008a6a:	4b14      	ldr	r3, [pc, #80]	; (8008abc <prvHeapInit+0xb4>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008a72:	4b12      	ldr	r3, [pc, #72]	; (8008abc <prvHeapInit+0xb4>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	2200      	movs	r2, #0
 8008a78:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	1ad2      	subs	r2, r2, r3
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008a88:	4b0c      	ldr	r3, [pc, #48]	; (8008abc <prvHeapInit+0xb4>)
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	4a0a      	ldr	r2, [pc, #40]	; (8008ac0 <prvHeapInit+0xb8>)
 8008a96:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	685b      	ldr	r3, [r3, #4]
 8008a9c:	4a09      	ldr	r2, [pc, #36]	; (8008ac4 <prvHeapInit+0xbc>)
 8008a9e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008aa0:	4b09      	ldr	r3, [pc, #36]	; (8008ac8 <prvHeapInit+0xc0>)
 8008aa2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008aa6:	601a      	str	r2, [r3, #0]
}
 8008aa8:	bf00      	nop
 8008aaa:	3714      	adds	r7, #20
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr
 8008ab4:	200010e0 	.word	0x200010e0
 8008ab8:	20013ce0 	.word	0x20013ce0
 8008abc:	20013ce8 	.word	0x20013ce8
 8008ac0:	20013cf0 	.word	0x20013cf0
 8008ac4:	20013cec 	.word	0x20013cec
 8008ac8:	20013cf4 	.word	0x20013cf4

08008acc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008acc:	b480      	push	{r7}
 8008ace:	b085      	sub	sp, #20
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008ad4:	4b28      	ldr	r3, [pc, #160]	; (8008b78 <prvInsertBlockIntoFreeList+0xac>)
 8008ad6:	60fb      	str	r3, [r7, #12]
 8008ad8:	e002      	b.n	8008ae0 <prvInsertBlockIntoFreeList+0x14>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	60fb      	str	r3, [r7, #12]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d8f7      	bhi.n	8008ada <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	4413      	add	r3, r2
 8008af6:	687a      	ldr	r2, [r7, #4]
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d108      	bne.n	8008b0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	685a      	ldr	r2, [r3, #4]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	441a      	add	r2, r3
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	68ba      	ldr	r2, [r7, #8]
 8008b18:	441a      	add	r2, r3
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d118      	bne.n	8008b54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	4b15      	ldr	r3, [pc, #84]	; (8008b7c <prvInsertBlockIntoFreeList+0xb0>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d00d      	beq.n	8008b4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	685a      	ldr	r2, [r3, #4]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	685b      	ldr	r3, [r3, #4]
 8008b38:	441a      	add	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	681a      	ldr	r2, [r3, #0]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	601a      	str	r2, [r3, #0]
 8008b48:	e008      	b.n	8008b5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b4a:	4b0c      	ldr	r3, [pc, #48]	; (8008b7c <prvInsertBlockIntoFreeList+0xb0>)
 8008b4c:	681a      	ldr	r2, [r3, #0]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	601a      	str	r2, [r3, #0]
 8008b52:	e003      	b.n	8008b5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b5c:	68fa      	ldr	r2, [r7, #12]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d002      	beq.n	8008b6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b6a:	bf00      	nop
 8008b6c:	3714      	adds	r7, #20
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b74:	4770      	bx	lr
 8008b76:	bf00      	nop
 8008b78:	20013ce0 	.word	0x20013ce0
 8008b7c:	20013ce8 	.word	0x20013ce8

08008b80 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f103 0208 	add.w	r2, r3, #8
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b98:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f103 0208 	add.w	r2, r3, #8
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f103 0208 	add.w	r2, r3, #8
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b083      	sub	sp, #12
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008bce:	bf00      	nop
 8008bd0:	370c      	adds	r7, #12
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr

08008bda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8008bda:	b480      	push	{r7}
 8008bdc:	b085      	sub	sp, #20
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	68fa      	ldr	r2, [r7, #12]
 8008bee:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	689a      	ldr	r2, [r3, #8]
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	683a      	ldr	r2, [r7, #0]
 8008bfe:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	683a      	ldr	r2, [r7, #0]
 8008c04:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	1c5a      	adds	r2, r3, #1
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	601a      	str	r2, [r3, #0]
}
 8008c16:	bf00      	nop
 8008c18:	3714      	adds	r7, #20
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr

08008c22 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8008c22:	b480      	push	{r7}
 8008c24:	b085      	sub	sp, #20
 8008c26:	af00      	add	r7, sp, #0
 8008c28:	6078      	str	r0, [r7, #4]
 8008c2a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c38:	d103      	bne.n	8008c42 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	691b      	ldr	r3, [r3, #16]
 8008c3e:	60fb      	str	r3, [r7, #12]
 8008c40:	e00c      	b.n	8008c5c <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	3308      	adds	r3, #8
 8008c46:	60fb      	str	r3, [r7, #12]
 8008c48:	e002      	b.n	8008c50 <vListInsert+0x2e>
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	60fb      	str	r3, [r7, #12]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68ba      	ldr	r2, [r7, #8]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d2f6      	bcs.n	8008c4a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	685a      	ldr	r2, [r3, #4]
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	683a      	ldr	r2, [r7, #0]
 8008c6a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	683a      	ldr	r2, [r7, #0]
 8008c76:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	1c5a      	adds	r2, r3, #1
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	601a      	str	r2, [r3, #0]
}
 8008c88:	bf00      	nop
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008c94:	b480      	push	{r7}
 8008c96:	b085      	sub	sp, #20
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	687a      	ldr	r2, [r7, #4]
 8008ca8:	6892      	ldr	r2, [r2, #8]
 8008caa:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	6852      	ldr	r2, [r2, #4]
 8008cb4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	687a      	ldr	r2, [r7, #4]
 8008cbc:	429a      	cmp	r2, r3
 8008cbe:	d103      	bne.n	8008cc8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	689a      	ldr	r2, [r3, #8]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	1e5a      	subs	r2, r3, #1
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
}
 8008cdc:	4618      	mov	r0, r3
 8008cde:	3714      	adds	r7, #20
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b084      	sub	sp, #16
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d109      	bne.n	8008d10 <xQueueGenericReset+0x28>
 8008cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d00:	f383 8811 	msr	BASEPRI, r3
 8008d04:	f3bf 8f6f 	isb	sy
 8008d08:	f3bf 8f4f 	dsb	sy
 8008d0c:	60bb      	str	r3, [r7, #8]
 8008d0e:	e7fe      	b.n	8008d0e <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 8008d10:	f002 fa7c 	bl	800b20c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681a      	ldr	r2, [r3, #0]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d1c:	68f9      	ldr	r1, [r7, #12]
 8008d1e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008d20:	fb01 f303 	mul.w	r3, r1, r3
 8008d24:	441a      	add	r2, r3
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d40:	3b01      	subs	r3, #1
 8008d42:	68f9      	ldr	r1, [r7, #12]
 8008d44:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008d46:	fb01 f303 	mul.w	r3, r1, r3
 8008d4a:	441a      	add	r2, r3
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	22ff      	movs	r2, #255	; 0xff
 8008d54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	22ff      	movs	r2, #255	; 0xff
 8008d5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d114      	bne.n	8008d90 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	691b      	ldr	r3, [r3, #16]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d01a      	beq.n	8008da4 <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	3310      	adds	r3, #16
 8008d72:	4618      	mov	r0, r3
 8008d74:	f001 fa48 	bl	800a208 <xTaskRemoveFromEventList>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d012      	beq.n	8008da4 <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8008d7e:	4b0d      	ldr	r3, [pc, #52]	; (8008db4 <xQueueGenericReset+0xcc>)
 8008d80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d84:	601a      	str	r2, [r3, #0]
 8008d86:	f3bf 8f4f 	dsb	sy
 8008d8a:	f3bf 8f6f 	isb	sy
 8008d8e:	e009      	b.n	8008da4 <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	3310      	adds	r3, #16
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7ff fef3 	bl	8008b80 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	3324      	adds	r3, #36	; 0x24
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f7ff feee 	bl	8008b80 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8008da4:	f002 fa60 	bl	800b268 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8008da8:	2301      	movs	r3, #1
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3710      	adds	r7, #16
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	e000ed04 	.word	0xe000ed04

08008db8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b08c      	sub	sp, #48	; 0x30
 8008dbc:	af02      	add	r7, sp, #8
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d109      	bne.n	8008de0 <xQueueGenericCreate+0x28>
 8008dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd0:	f383 8811 	msr	BASEPRI, r3
 8008dd4:	f3bf 8f6f 	isb	sy
 8008dd8:	f3bf 8f4f 	dsb	sy
 8008ddc:	61bb      	str	r3, [r7, #24]
 8008dde:	e7fe      	b.n	8008dde <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	68ba      	ldr	r2, [r7, #8]
 8008de4:	fb02 f303 	mul.w	r3, r2, r3
 8008de8:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d006      	beq.n	8008dfe <xQueueGenericCreate+0x46>
 8008df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008df8:	68fa      	ldr	r2, [r7, #12]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d101      	bne.n	8008e02 <xQueueGenericCreate+0x4a>
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e000      	b.n	8008e04 <xQueueGenericCreate+0x4c>
 8008e02:	2300      	movs	r3, #0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d109      	bne.n	8008e1c <xQueueGenericCreate+0x64>
 8008e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0c:	f383 8811 	msr	BASEPRI, r3
 8008e10:	f3bf 8f6f 	isb	sy
 8008e14:	f3bf 8f4f 	dsb	sy
 8008e18:	617b      	str	r3, [r7, #20]
 8008e1a:	e7fe      	b.n	8008e1a <xQueueGenericCreate+0x62>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8008e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8008e22:	d909      	bls.n	8008e38 <xQueueGenericCreate+0x80>
 8008e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e28:	f383 8811 	msr	BASEPRI, r3
 8008e2c:	f3bf 8f6f 	isb	sy
 8008e30:	f3bf 8f4f 	dsb	sy
 8008e34:	613b      	str	r3, [r7, #16]
 8008e36:	e7fe      	b.n	8008e36 <xQueueGenericCreate+0x7e>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e3a:	3350      	adds	r3, #80	; 0x50
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7ff fcc9 	bl	80087d4 <pvPortMalloc>
 8008e42:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8008e44:	6a3b      	ldr	r3, [r7, #32]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00d      	beq.n	8008e66 <xQueueGenericCreate+0xae>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008e4a:	6a3b      	ldr	r3, [r7, #32]
 8008e4c:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008e4e:	69fb      	ldr	r3, [r7, #28]
 8008e50:	3350      	adds	r3, #80	; 0x50
 8008e52:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008e54:	79fa      	ldrb	r2, [r7, #7]
 8008e56:	6a3b      	ldr	r3, [r7, #32]
 8008e58:	9300      	str	r3, [sp, #0]
 8008e5a:	4613      	mov	r3, r2
 8008e5c:	69fa      	ldr	r2, [r7, #28]
 8008e5e:	68b9      	ldr	r1, [r7, #8]
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f000 f805 	bl	8008e70 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8008e66:	6a3b      	ldr	r3, [r7, #32]
    }
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3728      	adds	r7, #40	; 0x28
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	60b9      	str	r1, [r7, #8]
 8008e7a:	607a      	str	r2, [r7, #4]
 8008e7c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d103      	bne.n	8008e8c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008e84:	69bb      	ldr	r3, [r7, #24]
 8008e86:	69ba      	ldr	r2, [r7, #24]
 8008e88:	601a      	str	r2, [r3, #0]
 8008e8a:	e002      	b.n	8008e92 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008e8c:	69bb      	ldr	r3, [r7, #24]
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8008e92:	69bb      	ldr	r3, [r7, #24]
 8008e94:	68fa      	ldr	r2, [r7, #12]
 8008e96:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8008e98:	69bb      	ldr	r3, [r7, #24]
 8008e9a:	68ba      	ldr	r2, [r7, #8]
 8008e9c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008e9e:	2101      	movs	r1, #1
 8008ea0:	69b8      	ldr	r0, [r7, #24]
 8008ea2:	f7ff ff21 	bl	8008ce8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8008ea6:	69bb      	ldr	r3, [r7, #24]
 8008ea8:	78fa      	ldrb	r2, [r7, #3]
 8008eaa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8008eae:	bf00      	nop
 8008eb0:	3710      	adds	r7, #16
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static void prvInitialiseMutex( Queue_t * pxNewQueue )
    {
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b082      	sub	sp, #8
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d00e      	beq.n	8008ee2 <prvInitialiseMutex+0x2c>
        {
            /* The queue create function will set all the queue structure members
            * correctly for a generic queue, but this function is creating a
            * mutex.  Overwrite those members that need to be set differently -
            * in particular the information required for priority inheritance. */
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	601a      	str	r2, [r3, #0]

            /* In case this is a recursive mutex. */
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	60da      	str	r2, [r3, #12]

            traceCREATE_MUTEX( pxNewQueue );

            /* Start with the semaphore in the expected state. */
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	2200      	movs	r2, #0
 8008eda:	2100      	movs	r1, #0
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f000 f81d 	bl	8008f1c <xQueueGenericSend>
        }
        else
        {
            traceCREATE_MUTEX_FAILED();
        }
    }
 8008ee2:	bf00      	nop
 8008ee4:	3708      	adds	r7, #8
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}

08008eea <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
    {
 8008eea:	b580      	push	{r7, lr}
 8008eec:	b086      	sub	sp, #24
 8008eee:	af00      	add	r7, sp, #0
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	71fb      	strb	r3, [r7, #7]
        QueueHandle_t xNewQueue;
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	617b      	str	r3, [r7, #20]
 8008ef8:	2300      	movs	r3, #0
 8008efa:	613b      	str	r3, [r7, #16]

        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008efc:	79fb      	ldrb	r3, [r7, #7]
 8008efe:	461a      	mov	r2, r3
 8008f00:	6939      	ldr	r1, [r7, #16]
 8008f02:	6978      	ldr	r0, [r7, #20]
 8008f04:	f7ff ff58 	bl	8008db8 <xQueueGenericCreate>
 8008f08:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008f0a:	68f8      	ldr	r0, [r7, #12]
 8008f0c:	f7ff ffd3 	bl	8008eb6 <prvInitialiseMutex>

        return xNewQueue;
 8008f10:	68fb      	ldr	r3, [r7, #12]
    }
 8008f12:	4618      	mov	r0, r3
 8008f14:	3718      	adds	r7, #24
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}
	...

08008f1c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b08e      	sub	sp, #56	; 0x38
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
 8008f28:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8008f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d109      	bne.n	8008f4c <xQueueGenericSend+0x30>
 8008f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3c:	f383 8811 	msr	BASEPRI, r3
 8008f40:	f3bf 8f6f 	isb	sy
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f4a:	e7fe      	b.n	8008f4a <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d103      	bne.n	8008f5a <xQueueGenericSend+0x3e>
 8008f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d101      	bne.n	8008f5e <xQueueGenericSend+0x42>
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	e000      	b.n	8008f60 <xQueueGenericSend+0x44>
 8008f5e:	2300      	movs	r3, #0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d109      	bne.n	8008f78 <xQueueGenericSend+0x5c>
 8008f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f68:	f383 8811 	msr	BASEPRI, r3
 8008f6c:	f3bf 8f6f 	isb	sy
 8008f70:	f3bf 8f4f 	dsb	sy
 8008f74:	627b      	str	r3, [r7, #36]	; 0x24
 8008f76:	e7fe      	b.n	8008f76 <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	2b02      	cmp	r3, #2
 8008f7c:	d103      	bne.n	8008f86 <xQueueGenericSend+0x6a>
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d101      	bne.n	8008f8a <xQueueGenericSend+0x6e>
 8008f86:	2301      	movs	r3, #1
 8008f88:	e000      	b.n	8008f8c <xQueueGenericSend+0x70>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d109      	bne.n	8008fa4 <xQueueGenericSend+0x88>
 8008f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	623b      	str	r3, [r7, #32]
 8008fa2:	e7fe      	b.n	8008fa2 <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fa4:	f001 fac8 	bl	800a538 <xTaskGetSchedulerState>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d102      	bne.n	8008fb4 <xQueueGenericSend+0x98>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d101      	bne.n	8008fb8 <xQueueGenericSend+0x9c>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e000      	b.n	8008fba <xQueueGenericSend+0x9e>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d109      	bne.n	8008fd2 <xQueueGenericSend+0xb6>
 8008fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fc2:	f383 8811 	msr	BASEPRI, r3
 8008fc6:	f3bf 8f6f 	isb	sy
 8008fca:	f3bf 8f4f 	dsb	sy
 8008fce:	61fb      	str	r3, [r7, #28]
 8008fd0:	e7fe      	b.n	8008fd0 <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8008fd2:	f002 f91b 	bl	800b20c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d302      	bcc.n	8008fe8 <xQueueGenericSend+0xcc>
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	2b02      	cmp	r3, #2
 8008fe6:	d129      	bne.n	800903c <xQueueGenericSend+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008fe8:	683a      	ldr	r2, [r7, #0]
 8008fea:	68b9      	ldr	r1, [r7, #8]
 8008fec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008fee:	f000 fbc7 	bl	8009780 <prvCopyDataToQueue>
 8008ff2:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d010      	beq.n	800901e <xQueueGenericSend+0x102>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ffe:	3324      	adds	r3, #36	; 0x24
 8009000:	4618      	mov	r0, r3
 8009002:	f001 f901 	bl	800a208 <xTaskRemoveFromEventList>
 8009006:	4603      	mov	r3, r0
 8009008:	2b00      	cmp	r3, #0
 800900a:	d013      	beq.n	8009034 <xQueueGenericSend+0x118>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 800900c:	4b3f      	ldr	r3, [pc, #252]	; (800910c <xQueueGenericSend+0x1f0>)
 800900e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009012:	601a      	str	r2, [r3, #0]
 8009014:	f3bf 8f4f 	dsb	sy
 8009018:	f3bf 8f6f 	isb	sy
 800901c:	e00a      	b.n	8009034 <xQueueGenericSend+0x118>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 800901e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009020:	2b00      	cmp	r3, #0
 8009022:	d007      	beq.n	8009034 <xQueueGenericSend+0x118>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8009024:	4b39      	ldr	r3, [pc, #228]	; (800910c <xQueueGenericSend+0x1f0>)
 8009026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	f3bf 8f4f 	dsb	sy
 8009030:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8009034:	f002 f918 	bl	800b268 <vPortExitCritical>
                return pdPASS;
 8009038:	2301      	movs	r3, #1
 800903a:	e063      	b.n	8009104 <xQueueGenericSend+0x1e8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d103      	bne.n	800904a <xQueueGenericSend+0x12e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009042:	f002 f911 	bl	800b268 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8009046:	2300      	movs	r3, #0
 8009048:	e05c      	b.n	8009104 <xQueueGenericSend+0x1e8>
                }
                else if( xEntryTimeSet == pdFALSE )
 800904a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800904c:	2b00      	cmp	r3, #0
 800904e:	d106      	bne.n	800905e <xQueueGenericSend+0x142>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009050:	f107 0314 	add.w	r3, r7, #20
 8009054:	4618      	mov	r0, r3
 8009056:	f001 f939 	bl	800a2cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800905a:	2301      	movs	r3, #1
 800905c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800905e:	f002 f903 	bl	800b268 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009062:	f000 feb7 	bl	8009dd4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009066:	f002 f8d1 	bl	800b20c <vPortEnterCritical>
 800906a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800906c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009070:	b25b      	sxtb	r3, r3
 8009072:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009076:	d103      	bne.n	8009080 <xQueueGenericSend+0x164>
 8009078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800907a:	2200      	movs	r2, #0
 800907c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009082:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009086:	b25b      	sxtb	r3, r3
 8009088:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800908c:	d103      	bne.n	8009096 <xQueueGenericSend+0x17a>
 800908e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009090:	2200      	movs	r2, #0
 8009092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009096:	f002 f8e7 	bl	800b268 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800909a:	1d3a      	adds	r2, r7, #4
 800909c:	f107 0314 	add.w	r3, r7, #20
 80090a0:	4611      	mov	r1, r2
 80090a2:	4618      	mov	r0, r3
 80090a4:	f001 f928 	bl	800a2f8 <xTaskCheckForTimeOut>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d124      	bne.n	80090f8 <xQueueGenericSend+0x1dc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80090ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80090b0:	f000 fc5e 	bl	8009970 <prvIsQueueFull>
 80090b4:	4603      	mov	r3, r0
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d018      	beq.n	80090ec <xQueueGenericSend+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80090ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090bc:	3310      	adds	r3, #16
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	4611      	mov	r1, r2
 80090c2:	4618      	mov	r0, r3
 80090c4:	f001 f852 	bl	800a16c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80090c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80090ca:	f000 fbe9 	bl	80098a0 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80090ce:	f000 fe8f 	bl	8009df0 <xTaskResumeAll>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	f47f af7c 	bne.w	8008fd2 <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 80090da:	4b0c      	ldr	r3, [pc, #48]	; (800910c <xQueueGenericSend+0x1f0>)
 80090dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090e0:	601a      	str	r2, [r3, #0]
 80090e2:	f3bf 8f4f 	dsb	sy
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	e772      	b.n	8008fd2 <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80090ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80090ee:	f000 fbd7 	bl	80098a0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80090f2:	f000 fe7d 	bl	8009df0 <xTaskResumeAll>
 80090f6:	e76c      	b.n	8008fd2 <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80090f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80090fa:	f000 fbd1 	bl	80098a0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80090fe:	f000 fe77 	bl	8009df0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8009102:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8009104:	4618      	mov	r0, r3
 8009106:	3738      	adds	r7, #56	; 0x38
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}
 800910c:	e000ed04 	.word	0xe000ed04

08009110 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b090      	sub	sp, #64	; 0x40
 8009114:	af00      	add	r7, sp, #0
 8009116:	60f8      	str	r0, [r7, #12]
 8009118:	60b9      	str	r1, [r7, #8]
 800911a:	607a      	str	r2, [r7, #4]
 800911c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8009122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009124:	2b00      	cmp	r3, #0
 8009126:	d109      	bne.n	800913c <xQueueGenericSendFromISR+0x2c>
 8009128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800912c:	f383 8811 	msr	BASEPRI, r3
 8009130:	f3bf 8f6f 	isb	sy
 8009134:	f3bf 8f4f 	dsb	sy
 8009138:	62bb      	str	r3, [r7, #40]	; 0x28
 800913a:	e7fe      	b.n	800913a <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d103      	bne.n	800914a <xQueueGenericSendFromISR+0x3a>
 8009142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <xQueueGenericSendFromISR+0x3e>
 800914a:	2301      	movs	r3, #1
 800914c:	e000      	b.n	8009150 <xQueueGenericSendFromISR+0x40>
 800914e:	2300      	movs	r3, #0
 8009150:	2b00      	cmp	r3, #0
 8009152:	d109      	bne.n	8009168 <xQueueGenericSendFromISR+0x58>
 8009154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009158:	f383 8811 	msr	BASEPRI, r3
 800915c:	f3bf 8f6f 	isb	sy
 8009160:	f3bf 8f4f 	dsb	sy
 8009164:	627b      	str	r3, [r7, #36]	; 0x24
 8009166:	e7fe      	b.n	8009166 <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	2b02      	cmp	r3, #2
 800916c:	d103      	bne.n	8009176 <xQueueGenericSendFromISR+0x66>
 800916e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009172:	2b01      	cmp	r3, #1
 8009174:	d101      	bne.n	800917a <xQueueGenericSendFromISR+0x6a>
 8009176:	2301      	movs	r3, #1
 8009178:	e000      	b.n	800917c <xQueueGenericSendFromISR+0x6c>
 800917a:	2300      	movs	r3, #0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d109      	bne.n	8009194 <xQueueGenericSendFromISR+0x84>
 8009180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009184:	f383 8811 	msr	BASEPRI, r3
 8009188:	f3bf 8f6f 	isb	sy
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	623b      	str	r3, [r7, #32]
 8009192:	e7fe      	b.n	8009192 <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009194:	f002 f916 	bl	800b3c4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009198:	f3ef 8211 	mrs	r2, BASEPRI
 800919c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091a0:	f383 8811 	msr	BASEPRI, r3
 80091a4:	f3bf 8f6f 	isb	sy
 80091a8:	f3bf 8f4f 	dsb	sy
 80091ac:	61fa      	str	r2, [r7, #28]
 80091ae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80091b0:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80091b2:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80091b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091bc:	429a      	cmp	r2, r3
 80091be:	d302      	bcc.n	80091c6 <xQueueGenericSendFromISR+0xb6>
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	2b02      	cmp	r3, #2
 80091c4:	d13d      	bne.n	8009242 <xQueueGenericSendFromISR+0x132>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80091c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091d4:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80091d6:	683a      	ldr	r2, [r7, #0]
 80091d8:	68b9      	ldr	r1, [r7, #8]
 80091da:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80091dc:	f000 fad0 	bl	8009780 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80091e0:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80091e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80091e8:	d112      	bne.n	8009210 <xQueueGenericSendFromISR+0x100>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d024      	beq.n	800923c <xQueueGenericSendFromISR+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f4:	3324      	adds	r3, #36	; 0x24
 80091f6:	4618      	mov	r0, r3
 80091f8:	f001 f806 	bl	800a208 <xTaskRemoveFromEventList>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d01c      	beq.n	800923c <xQueueGenericSendFromISR+0x12c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d019      	beq.n	800923c <xQueueGenericSendFromISR+0x12c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	601a      	str	r2, [r3, #0]
 800920e:	e015      	b.n	800923c <xQueueGenericSendFromISR+0x12c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8009210:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009214:	2b7f      	cmp	r3, #127	; 0x7f
 8009216:	d109      	bne.n	800922c <xQueueGenericSendFromISR+0x11c>
	__asm volatile
 8009218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800921c:	f383 8811 	msr	BASEPRI, r3
 8009220:	f3bf 8f6f 	isb	sy
 8009224:	f3bf 8f4f 	dsb	sy
 8009228:	617b      	str	r3, [r7, #20]
 800922a:	e7fe      	b.n	800922a <xQueueGenericSendFromISR+0x11a>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800922c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009230:	3301      	adds	r3, #1
 8009232:	b2db      	uxtb	r3, r3
 8009234:	b25a      	sxtb	r2, r3
 8009236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009238:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800923c:	2301      	movs	r3, #1
 800923e:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8009240:	e001      	b.n	8009246 <xQueueGenericSendFromISR+0x136>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8009242:	2300      	movs	r3, #0
 8009244:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009246:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009248:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8009250:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009252:	4618      	mov	r0, r3
 8009254:	3740      	adds	r7, #64	; 0x40
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b08e      	sub	sp, #56	; 0x38
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
 8009262:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8009268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800926a:	2b00      	cmp	r3, #0
 800926c:	d109      	bne.n	8009282 <xQueueGiveFromISR+0x28>
	__asm volatile
 800926e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009272:	f383 8811 	msr	BASEPRI, r3
 8009276:	f3bf 8f6f 	isb	sy
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	623b      	str	r3, [r7, #32]
 8009280:	e7fe      	b.n	8009280 <xQueueGiveFromISR+0x26>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8009282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009286:	2b00      	cmp	r3, #0
 8009288:	d009      	beq.n	800929e <xQueueGiveFromISR+0x44>
 800928a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800928e:	f383 8811 	msr	BASEPRI, r3
 8009292:	f3bf 8f6f 	isb	sy
 8009296:	f3bf 8f4f 	dsb	sy
 800929a:	61fb      	str	r3, [r7, #28]
 800929c:	e7fe      	b.n	800929c <xQueueGiveFromISR+0x42>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800929e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d103      	bne.n	80092ae <xQueueGiveFromISR+0x54>
 80092a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d101      	bne.n	80092b2 <xQueueGiveFromISR+0x58>
 80092ae:	2301      	movs	r3, #1
 80092b0:	e000      	b.n	80092b4 <xQueueGiveFromISR+0x5a>
 80092b2:	2300      	movs	r3, #0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d109      	bne.n	80092cc <xQueueGiveFromISR+0x72>
 80092b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092bc:	f383 8811 	msr	BASEPRI, r3
 80092c0:	f3bf 8f6f 	isb	sy
 80092c4:	f3bf 8f4f 	dsb	sy
 80092c8:	61bb      	str	r3, [r7, #24]
 80092ca:	e7fe      	b.n	80092ca <xQueueGiveFromISR+0x70>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80092cc:	f002 f87a 	bl	800b3c4 <vPortValidateInterruptPriority>
	__asm volatile
 80092d0:	f3ef 8211 	mrs	r2, BASEPRI
 80092d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d8:	f383 8811 	msr	BASEPRI, r3
 80092dc:	f3bf 8f6f 	isb	sy
 80092e0:	f3bf 8f4f 	dsb	sy
 80092e4:	617a      	str	r2, [r7, #20]
 80092e6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80092e8:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80092ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f0:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d239      	bcs.n	8009370 <xQueueGiveFromISR+0x116>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80092fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009302:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009308:	1c5a      	adds	r2, r3, #1
 800930a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800930c:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800930e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009312:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009316:	d112      	bne.n	800933e <xQueueGiveFromISR+0xe4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800931a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800931c:	2b00      	cmp	r3, #0
 800931e:	d024      	beq.n	800936a <xQueueGiveFromISR+0x110>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009322:	3324      	adds	r3, #36	; 0x24
 8009324:	4618      	mov	r0, r3
 8009326:	f000 ff6f 	bl	800a208 <xTaskRemoveFromEventList>
 800932a:	4603      	mov	r3, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d01c      	beq.n	800936a <xQueueGiveFromISR+0x110>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d019      	beq.n	800936a <xQueueGiveFromISR+0x110>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	2201      	movs	r2, #1
 800933a:	601a      	str	r2, [r3, #0]
 800933c:	e015      	b.n	800936a <xQueueGiveFromISR+0x110>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800933e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009342:	2b7f      	cmp	r3, #127	; 0x7f
 8009344:	d109      	bne.n	800935a <xQueueGiveFromISR+0x100>
	__asm volatile
 8009346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934a:	f383 8811 	msr	BASEPRI, r3
 800934e:	f3bf 8f6f 	isb	sy
 8009352:	f3bf 8f4f 	dsb	sy
 8009356:	60fb      	str	r3, [r7, #12]
 8009358:	e7fe      	b.n	8009358 <xQueueGiveFromISR+0xfe>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800935a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800935e:	3301      	adds	r3, #1
 8009360:	b2db      	uxtb	r3, r3
 8009362:	b25a      	sxtb	r2, r3
 8009364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009366:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800936a:	2301      	movs	r3, #1
 800936c:	637b      	str	r3, [r7, #52]	; 0x34
 800936e:	e001      	b.n	8009374 <xQueueGiveFromISR+0x11a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8009370:	2300      	movs	r3, #0
 8009372:	637b      	str	r3, [r7, #52]	; 0x34
 8009374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009376:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800937e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009380:	4618      	mov	r0, r3
 8009382:	3738      	adds	r7, #56	; 0x38
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}

08009388 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b08c      	sub	sp, #48	; 0x30
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009394:	2300      	movs	r3, #0
 8009396:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800939c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d109      	bne.n	80093b6 <xQueueReceive+0x2e>
	__asm volatile
 80093a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093a6:	f383 8811 	msr	BASEPRI, r3
 80093aa:	f3bf 8f6f 	isb	sy
 80093ae:	f3bf 8f4f 	dsb	sy
 80093b2:	623b      	str	r3, [r7, #32]
 80093b4:	e7fe      	b.n	80093b4 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d103      	bne.n	80093c4 <xQueueReceive+0x3c>
 80093bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d101      	bne.n	80093c8 <xQueueReceive+0x40>
 80093c4:	2301      	movs	r3, #1
 80093c6:	e000      	b.n	80093ca <xQueueReceive+0x42>
 80093c8:	2300      	movs	r3, #0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d109      	bne.n	80093e2 <xQueueReceive+0x5a>
 80093ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	61fb      	str	r3, [r7, #28]
 80093e0:	e7fe      	b.n	80093e0 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80093e2:	f001 f8a9 	bl	800a538 <xTaskGetSchedulerState>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d102      	bne.n	80093f2 <xQueueReceive+0x6a>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d101      	bne.n	80093f6 <xQueueReceive+0x6e>
 80093f2:	2301      	movs	r3, #1
 80093f4:	e000      	b.n	80093f8 <xQueueReceive+0x70>
 80093f6:	2300      	movs	r3, #0
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d109      	bne.n	8009410 <xQueueReceive+0x88>
 80093fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009400:	f383 8811 	msr	BASEPRI, r3
 8009404:	f3bf 8f6f 	isb	sy
 8009408:	f3bf 8f4f 	dsb	sy
 800940c:	61bb      	str	r3, [r7, #24]
 800940e:	e7fe      	b.n	800940e <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009410:	f001 fefc 	bl	800b20c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009418:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800941a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800941c:	2b00      	cmp	r3, #0
 800941e:	d01f      	beq.n	8009460 <xQueueReceive+0xd8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009420:	68b9      	ldr	r1, [r7, #8]
 8009422:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009424:	f000 fa16 	bl	8009854 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800942a:	1e5a      	subs	r2, r3, #1
 800942c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942e:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009432:	691b      	ldr	r3, [r3, #16]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d00f      	beq.n	8009458 <xQueueReceive+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800943a:	3310      	adds	r3, #16
 800943c:	4618      	mov	r0, r3
 800943e:	f000 fee3 	bl	800a208 <xTaskRemoveFromEventList>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d007      	beq.n	8009458 <xQueueReceive+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009448:	4b3c      	ldr	r3, [pc, #240]	; (800953c <xQueueReceive+0x1b4>)
 800944a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800944e:	601a      	str	r2, [r3, #0]
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009458:	f001 ff06 	bl	800b268 <vPortExitCritical>
                return pdPASS;
 800945c:	2301      	movs	r3, #1
 800945e:	e069      	b.n	8009534 <xQueueReceive+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d103      	bne.n	800946e <xQueueReceive+0xe6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8009466:	f001 feff 	bl	800b268 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800946a:	2300      	movs	r3, #0
 800946c:	e062      	b.n	8009534 <xQueueReceive+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 800946e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009470:	2b00      	cmp	r3, #0
 8009472:	d106      	bne.n	8009482 <xQueueReceive+0xfa>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009474:	f107 0310 	add.w	r3, r7, #16
 8009478:	4618      	mov	r0, r3
 800947a:	f000 ff27 	bl	800a2cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800947e:	2301      	movs	r3, #1
 8009480:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009482:	f001 fef1 	bl	800b268 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009486:	f000 fca5 	bl	8009dd4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800948a:	f001 febf 	bl	800b20c <vPortEnterCritical>
 800948e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009490:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009494:	b25b      	sxtb	r3, r3
 8009496:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800949a:	d103      	bne.n	80094a4 <xQueueReceive+0x11c>
 800949c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094aa:	b25b      	sxtb	r3, r3
 80094ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094b0:	d103      	bne.n	80094ba <xQueueReceive+0x132>
 80094b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094b4:	2200      	movs	r2, #0
 80094b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80094ba:	f001 fed5 	bl	800b268 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094be:	1d3a      	adds	r2, r7, #4
 80094c0:	f107 0310 	add.w	r3, r7, #16
 80094c4:	4611      	mov	r1, r2
 80094c6:	4618      	mov	r0, r3
 80094c8:	f000 ff16 	bl	800a2f8 <xTaskCheckForTimeOut>
 80094cc:	4603      	mov	r3, r0
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d123      	bne.n	800951a <xQueueReceive+0x192>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80094d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094d4:	f000 fa36 	bl	8009944 <prvIsQueueEmpty>
 80094d8:	4603      	mov	r3, r0
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d017      	beq.n	800950e <xQueueReceive+0x186>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80094de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094e0:	3324      	adds	r3, #36	; 0x24
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	4611      	mov	r1, r2
 80094e6:	4618      	mov	r0, r3
 80094e8:	f000 fe40 	bl	800a16c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80094ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80094ee:	f000 f9d7 	bl	80098a0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80094f2:	f000 fc7d 	bl	8009df0 <xTaskResumeAll>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d189      	bne.n	8009410 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 80094fc:	4b0f      	ldr	r3, [pc, #60]	; (800953c <xQueueReceive+0x1b4>)
 80094fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009502:	601a      	str	r2, [r3, #0]
 8009504:	f3bf 8f4f 	dsb	sy
 8009508:	f3bf 8f6f 	isb	sy
 800950c:	e780      	b.n	8009410 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800950e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009510:	f000 f9c6 	bl	80098a0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009514:	f000 fc6c 	bl	8009df0 <xTaskResumeAll>
 8009518:	e77a      	b.n	8009410 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800951a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800951c:	f000 f9c0 	bl	80098a0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009520:	f000 fc66 	bl	8009df0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009526:	f000 fa0d 	bl	8009944 <prvIsQueueEmpty>
 800952a:	4603      	mov	r3, r0
 800952c:	2b00      	cmp	r3, #0
 800952e:	f43f af6f 	beq.w	8009410 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8009532:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8009534:	4618      	mov	r0, r3
 8009536:	3730      	adds	r7, #48	; 0x30
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}
 800953c:	e000ed04 	.word	0xe000ed04

08009540 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b08e      	sub	sp, #56	; 0x38
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 800954a:	2300      	movs	r3, #0
 800954c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8009552:	2300      	movs	r3, #0
 8009554:	633b      	str	r3, [r7, #48]	; 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009558:	2b00      	cmp	r3, #0
 800955a:	d109      	bne.n	8009570 <xQueueSemaphoreTake+0x30>
 800955c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009560:	f383 8811 	msr	BASEPRI, r3
 8009564:	f3bf 8f6f 	isb	sy
 8009568:	f3bf 8f4f 	dsb	sy
 800956c:	623b      	str	r3, [r7, #32]
 800956e:	e7fe      	b.n	800956e <xQueueSemaphoreTake+0x2e>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8009570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009574:	2b00      	cmp	r3, #0
 8009576:	d009      	beq.n	800958c <xQueueSemaphoreTake+0x4c>
 8009578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800957c:	f383 8811 	msr	BASEPRI, r3
 8009580:	f3bf 8f6f 	isb	sy
 8009584:	f3bf 8f4f 	dsb	sy
 8009588:	61fb      	str	r3, [r7, #28]
 800958a:	e7fe      	b.n	800958a <xQueueSemaphoreTake+0x4a>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800958c:	f000 ffd4 	bl	800a538 <xTaskGetSchedulerState>
 8009590:	4603      	mov	r3, r0
 8009592:	2b00      	cmp	r3, #0
 8009594:	d102      	bne.n	800959c <xQueueSemaphoreTake+0x5c>
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d101      	bne.n	80095a0 <xQueueSemaphoreTake+0x60>
 800959c:	2301      	movs	r3, #1
 800959e:	e000      	b.n	80095a2 <xQueueSemaphoreTake+0x62>
 80095a0:	2300      	movs	r3, #0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d109      	bne.n	80095ba <xQueueSemaphoreTake+0x7a>
 80095a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095aa:	f383 8811 	msr	BASEPRI, r3
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	61bb      	str	r3, [r7, #24]
 80095b8:	e7fe      	b.n	80095b8 <xQueueSemaphoreTake+0x78>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80095ba:	f001 fe27 	bl	800b20c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80095be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c2:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80095c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d024      	beq.n	8009614 <xQueueSemaphoreTake+0xd4>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80095ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095cc:	1e5a      	subs	r2, r3, #1
 80095ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095d0:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80095d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d104      	bne.n	80095e4 <xQueueSemaphoreTake+0xa4>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80095da:	f001 f967 	bl	800a8ac <pvTaskIncrementMutexHeldCount>
 80095de:	4602      	mov	r2, r0
 80095e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e2:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80095e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e6:	691b      	ldr	r3, [r3, #16]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d00f      	beq.n	800960c <xQueueSemaphoreTake+0xcc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80095ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095ee:	3310      	adds	r3, #16
 80095f0:	4618      	mov	r0, r3
 80095f2:	f000 fe09 	bl	800a208 <xTaskRemoveFromEventList>
 80095f6:	4603      	mov	r3, r0
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d007      	beq.n	800960c <xQueueSemaphoreTake+0xcc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80095fc:	4b53      	ldr	r3, [pc, #332]	; (800974c <xQueueSemaphoreTake+0x20c>)
 80095fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009602:	601a      	str	r2, [r3, #0]
 8009604:	f3bf 8f4f 	dsb	sy
 8009608:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800960c:	f001 fe2c 	bl	800b268 <vPortExitCritical>
                return pdPASS;
 8009610:	2301      	movs	r3, #1
 8009612:	e096      	b.n	8009742 <xQueueSemaphoreTake+0x202>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d110      	bne.n	800963c <xQueueSemaphoreTake+0xfc>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 800961a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800961c:	2b00      	cmp	r3, #0
 800961e:	d009      	beq.n	8009634 <xQueueSemaphoreTake+0xf4>
 8009620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009624:	f383 8811 	msr	BASEPRI, r3
 8009628:	f3bf 8f6f 	isb	sy
 800962c:	f3bf 8f4f 	dsb	sy
 8009630:	617b      	str	r3, [r7, #20]
 8009632:	e7fe      	b.n	8009632 <xQueueSemaphoreTake+0xf2>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8009634:	f001 fe18 	bl	800b268 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8009638:	2300      	movs	r3, #0
 800963a:	e082      	b.n	8009742 <xQueueSemaphoreTake+0x202>
                }
                else if( xEntryTimeSet == pdFALSE )
 800963c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800963e:	2b00      	cmp	r3, #0
 8009640:	d106      	bne.n	8009650 <xQueueSemaphoreTake+0x110>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009642:	f107 030c 	add.w	r3, r7, #12
 8009646:	4618      	mov	r0, r3
 8009648:	f000 fe40 	bl	800a2cc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800964c:	2301      	movs	r3, #1
 800964e:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009650:	f001 fe0a 	bl	800b268 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009654:	f000 fbbe 	bl	8009dd4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009658:	f001 fdd8 	bl	800b20c <vPortEnterCritical>
 800965c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800965e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009662:	b25b      	sxtb	r3, r3
 8009664:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009668:	d103      	bne.n	8009672 <xQueueSemaphoreTake+0x132>
 800966a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800966c:	2200      	movs	r2, #0
 800966e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009674:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009678:	b25b      	sxtb	r3, r3
 800967a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800967e:	d103      	bne.n	8009688 <xQueueSemaphoreTake+0x148>
 8009680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009682:	2200      	movs	r2, #0
 8009684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009688:	f001 fdee 	bl	800b268 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800968c:	463a      	mov	r2, r7
 800968e:	f107 030c 	add.w	r3, r7, #12
 8009692:	4611      	mov	r1, r2
 8009694:	4618      	mov	r0, r3
 8009696:	f000 fe2f 	bl	800a2f8 <xTaskCheckForTimeOut>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d132      	bne.n	8009706 <xQueueSemaphoreTake+0x1c6>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80096a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80096a2:	f000 f94f 	bl	8009944 <prvIsQueueEmpty>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d026      	beq.n	80096fa <xQueueSemaphoreTake+0x1ba>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d109      	bne.n	80096c8 <xQueueSemaphoreTake+0x188>
                        {
                            taskENTER_CRITICAL();
 80096b4:	f001 fdaa 	bl	800b20c <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80096b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	4618      	mov	r0, r3
 80096be:	f000 ff59 	bl	800a574 <xTaskPriorityInherit>
 80096c2:	6338      	str	r0, [r7, #48]	; 0x30
                            }
                            taskEXIT_CRITICAL();
 80096c4:	f001 fdd0 	bl	800b268 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80096c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ca:	3324      	adds	r3, #36	; 0x24
 80096cc:	683a      	ldr	r2, [r7, #0]
 80096ce:	4611      	mov	r1, r2
 80096d0:	4618      	mov	r0, r3
 80096d2:	f000 fd4b 	bl	800a16c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80096d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80096d8:	f000 f8e2 	bl	80098a0 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80096dc:	f000 fb88 	bl	8009df0 <xTaskResumeAll>
 80096e0:	4603      	mov	r3, r0
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	f47f af69 	bne.w	80095ba <xQueueSemaphoreTake+0x7a>
                {
                    portYIELD_WITHIN_API();
 80096e8:	4b18      	ldr	r3, [pc, #96]	; (800974c <xQueueSemaphoreTake+0x20c>)
 80096ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096ee:	601a      	str	r2, [r3, #0]
 80096f0:	f3bf 8f4f 	dsb	sy
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	e75f      	b.n	80095ba <xQueueSemaphoreTake+0x7a>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80096fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80096fc:	f000 f8d0 	bl	80098a0 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009700:	f000 fb76 	bl	8009df0 <xTaskResumeAll>
 8009704:	e759      	b.n	80095ba <xQueueSemaphoreTake+0x7a>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8009706:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009708:	f000 f8ca 	bl	80098a0 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800970c:	f000 fb70 	bl	8009df0 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009710:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009712:	f000 f917 	bl	8009944 <prvIsQueueEmpty>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	f43f af4e 	beq.w	80095ba <xQueueSemaphoreTake+0x7a>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 800971e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009720:	2b00      	cmp	r3, #0
 8009722:	d00d      	beq.n	8009740 <xQueueSemaphoreTake+0x200>
                        {
                            taskENTER_CRITICAL();
 8009724:	f001 fd72 	bl	800b20c <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009728:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800972a:	f000 f811 	bl	8009750 <prvGetDisinheritPriorityAfterTimeout>
 800972e:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009736:	4618      	mov	r0, r3
 8009738:	f001 f820 	bl	800a77c <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 800973c:	f001 fd94 	bl	800b268 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8009740:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8009742:	4618      	mov	r0, r3
 8009744:	3738      	adds	r7, #56	; 0x38
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	e000ed04 	.word	0xe000ed04

08009750 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8009750:	b480      	push	{r7}
 8009752:	b085      	sub	sp, #20
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800975c:	2b00      	cmp	r3, #0
 800975e:	d006      	beq.n	800976e <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f1c3 030f 	rsb	r3, r3, #15
 800976a:	60fb      	str	r3, [r7, #12]
 800976c:	e001      	b.n	8009772 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800976e:	2300      	movs	r3, #0
 8009770:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8009772:	68fb      	ldr	r3, [r7, #12]
    }
 8009774:	4618      	mov	r0, r3
 8009776:	3714      	adds	r7, #20
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b086      	sub	sp, #24
 8009784:	af00      	add	r7, sp, #0
 8009786:	60f8      	str	r0, [r7, #12]
 8009788:	60b9      	str	r1, [r7, #8]
 800978a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800978c:	2300      	movs	r3, #0
 800978e:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009794:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800979a:	2b00      	cmp	r3, #0
 800979c:	d10d      	bne.n	80097ba <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d14d      	bne.n	8009842 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	4618      	mov	r0, r3
 80097ac:	f000 ff62 	bl	800a674 <xTaskPriorityDisinherit>
 80097b0:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	609a      	str	r2, [r3, #8]
 80097b8:	e043      	b.n	8009842 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d119      	bne.n	80097f4 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	6858      	ldr	r0, [r3, #4]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097c8:	461a      	mov	r2, r3
 80097ca:	68b9      	ldr	r1, [r7, #8]
 80097cc:	f001 fe71 	bl	800b4b2 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	685a      	ldr	r2, [r3, #4]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097d8:	441a      	add	r2, r3
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	685a      	ldr	r2, [r3, #4]
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d32b      	bcc.n	8009842 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	605a      	str	r2, [r3, #4]
 80097f2:	e026      	b.n	8009842 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	68d8      	ldr	r0, [r3, #12]
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097fc:	461a      	mov	r2, r3
 80097fe:	68b9      	ldr	r1, [r7, #8]
 8009800:	f001 fe57 	bl	800b4b2 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	68da      	ldr	r2, [r3, #12]
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800980c:	425b      	negs	r3, r3
 800980e:	441a      	add	r2, r3
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	68da      	ldr	r2, [r3, #12]
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	429a      	cmp	r2, r3
 800981e:	d207      	bcs.n	8009830 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	689a      	ldr	r2, [r3, #8]
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009828:	425b      	negs	r3, r3
 800982a:	441a      	add	r2, r3
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2b02      	cmp	r3, #2
 8009834:	d105      	bne.n	8009842 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d002      	beq.n	8009842 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	3b01      	subs	r3, #1
 8009840:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	1c5a      	adds	r2, r3, #1
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 800984a:	697b      	ldr	r3, [r7, #20]
}
 800984c:	4618      	mov	r0, r3
 800984e:	3718      	adds	r7, #24
 8009850:	46bd      	mov	sp, r7
 8009852:	bd80      	pop	{r7, pc}

08009854 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b082      	sub	sp, #8
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009862:	2b00      	cmp	r3, #0
 8009864:	d018      	beq.n	8009898 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	68da      	ldr	r2, [r3, #12]
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800986e:	441a      	add	r2, r3
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	68da      	ldr	r2, [r3, #12]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	429a      	cmp	r2, r3
 800987e:	d303      	bcc.n	8009888 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681a      	ldr	r2, [r3, #0]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	68d9      	ldr	r1, [r3, #12]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009890:	461a      	mov	r2, r3
 8009892:	6838      	ldr	r0, [r7, #0]
 8009894:	f001 fe0d 	bl	800b4b2 <memcpy>
    }
}
 8009898:	bf00      	nop
 800989a:	3708      	adds	r7, #8
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80098a8:	f001 fcb0 	bl	800b20c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80098b2:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80098b4:	e011      	b.n	80098da <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d012      	beq.n	80098e4 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	3324      	adds	r3, #36	; 0x24
 80098c2:	4618      	mov	r0, r3
 80098c4:	f000 fca0 	bl	800a208 <xTaskRemoveFromEventList>
 80098c8:	4603      	mov	r3, r0
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d001      	beq.n	80098d2 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80098ce:	f000 fd73 	bl	800a3b8 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80098d2:	7bfb      	ldrb	r3, [r7, #15]
 80098d4:	3b01      	subs	r3, #1
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80098da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	dce9      	bgt.n	80098b6 <prvUnlockQueue+0x16>
 80098e2:	e000      	b.n	80098e6 <prvUnlockQueue+0x46>
                        break;
 80098e4:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	22ff      	movs	r2, #255	; 0xff
 80098ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80098ee:	f001 fcbb 	bl	800b268 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80098f2:	f001 fc8b 	bl	800b20c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80098fc:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80098fe:	e011      	b.n	8009924 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d012      	beq.n	800992e <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	3310      	adds	r3, #16
 800990c:	4618      	mov	r0, r3
 800990e:	f000 fc7b 	bl	800a208 <xTaskRemoveFromEventList>
 8009912:	4603      	mov	r3, r0
 8009914:	2b00      	cmp	r3, #0
 8009916:	d001      	beq.n	800991c <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8009918:	f000 fd4e 	bl	800a3b8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800991c:	7bbb      	ldrb	r3, [r7, #14]
 800991e:	3b01      	subs	r3, #1
 8009920:	b2db      	uxtb	r3, r3
 8009922:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009924:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009928:	2b00      	cmp	r3, #0
 800992a:	dce9      	bgt.n	8009900 <prvUnlockQueue+0x60>
 800992c:	e000      	b.n	8009930 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800992e:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	22ff      	movs	r2, #255	; 0xff
 8009934:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8009938:	f001 fc96 	bl	800b268 <vPortExitCritical>
}
 800993c:	bf00      	nop
 800993e:	3710      	adds	r7, #16
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b084      	sub	sp, #16
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800994c:	f001 fc5e 	bl	800b20c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009954:	2b00      	cmp	r3, #0
 8009956:	d102      	bne.n	800995e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8009958:	2301      	movs	r3, #1
 800995a:	60fb      	str	r3, [r7, #12]
 800995c:	e001      	b.n	8009962 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800995e:	2300      	movs	r3, #0
 8009960:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009962:	f001 fc81 	bl	800b268 <vPortExitCritical>

    return xReturn;
 8009966:	68fb      	ldr	r3, [r7, #12]
}
 8009968:	4618      	mov	r0, r3
 800996a:	3710      	adds	r7, #16
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}

08009970 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8009978:	f001 fc48 	bl	800b20c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009984:	429a      	cmp	r2, r3
 8009986:	d102      	bne.n	800998e <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8009988:	2301      	movs	r3, #1
 800998a:	60fb      	str	r3, [r7, #12]
 800998c:	e001      	b.n	8009992 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800998e:	2300      	movs	r3, #0
 8009990:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8009992:	f001 fc69 	bl	800b268 <vPortExitCritical>

    return xReturn;
 8009996:	68fb      	ldr	r3, [r7, #12]
}
 8009998:	4618      	mov	r0, r3
 800999a:	3710      	adds	r7, #16
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80099a0:	b480      	push	{r7}
 80099a2:	b085      	sub	sp, #20
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
 80099a8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80099aa:	2300      	movs	r3, #0
 80099ac:	60fb      	str	r3, [r7, #12]
 80099ae:	e014      	b.n	80099da <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80099b0:	4a0e      	ldr	r2, [pc, #56]	; (80099ec <vQueueAddToRegistry+0x4c>)
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d10b      	bne.n	80099d4 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80099bc:	490b      	ldr	r1, [pc, #44]	; (80099ec <vQueueAddToRegistry+0x4c>)
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	683a      	ldr	r2, [r7, #0]
 80099c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80099c6:	4a09      	ldr	r2, [pc, #36]	; (80099ec <vQueueAddToRegistry+0x4c>)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	00db      	lsls	r3, r3, #3
 80099cc:	4413      	add	r3, r2
 80099ce:	687a      	ldr	r2, [r7, #4]
 80099d0:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 80099d2:	e005      	b.n	80099e0 <vQueueAddToRegistry+0x40>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	3301      	adds	r3, #1
 80099d8:	60fb      	str	r3, [r7, #12]
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2b07      	cmp	r3, #7
 80099de:	d9e7      	bls.n	80099b0 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80099e0:	bf00      	nop
 80099e2:	3714      	adds	r7, #20
 80099e4:	46bd      	mov	sp, r7
 80099e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ea:	4770      	bx	lr
 80099ec:	20014bb8 	.word	0x20014bb8

080099f0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b086      	sub	sp, #24
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	60f8      	str	r0, [r7, #12]
 80099f8:	60b9      	str	r1, [r7, #8]
 80099fa:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8009a00:	f001 fc04 	bl	800b20c <vPortEnterCritical>
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a0a:	b25b      	sxtb	r3, r3
 8009a0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a10:	d103      	bne.n	8009a1a <vQueueWaitForMessageRestricted+0x2a>
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	2200      	movs	r2, #0
 8009a16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a20:	b25b      	sxtb	r3, r3
 8009a22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a26:	d103      	bne.n	8009a30 <vQueueWaitForMessageRestricted+0x40>
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009a30:	f001 fc1a 	bl	800b268 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d106      	bne.n	8009a4a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	3324      	adds	r3, #36	; 0x24
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	68b9      	ldr	r1, [r7, #8]
 8009a44:	4618      	mov	r0, r3
 8009a46:	f000 fbb5 	bl	800a1b4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8009a4a:	6978      	ldr	r0, [r7, #20]
 8009a4c:	f7ff ff28 	bl	80098a0 <prvUnlockQueue>
    }
 8009a50:	bf00      	nop
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b08c      	sub	sp, #48	; 0x30
 8009a5c:	af04      	add	r7, sp, #16
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	603b      	str	r3, [r7, #0]
 8009a64:	4613      	mov	r3, r2
 8009a66:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009a68:	88fb      	ldrh	r3, [r7, #6]
 8009a6a:	009b      	lsls	r3, r3, #2
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7fe feb1 	bl	80087d4 <pvPortMalloc>
 8009a72:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d00e      	beq.n	8009a98 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009a7a:	2058      	movs	r0, #88	; 0x58
 8009a7c:	f7fe feaa 	bl	80087d4 <pvPortMalloc>
 8009a80:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d003      	beq.n	8009a90 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009a88:	69fb      	ldr	r3, [r7, #28]
 8009a8a:	697a      	ldr	r2, [r7, #20]
 8009a8c:	631a      	str	r2, [r3, #48]	; 0x30
 8009a8e:	e005      	b.n	8009a9c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a90:	6978      	ldr	r0, [r7, #20]
 8009a92:	f7fe ff61 	bl	8008958 <vPortFree>
 8009a96:	e001      	b.n	8009a9c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a9c:	69fb      	ldr	r3, [r7, #28]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d013      	beq.n	8009aca <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009aa2:	88fa      	ldrh	r2, [r7, #6]
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	9303      	str	r3, [sp, #12]
 8009aa8:	69fb      	ldr	r3, [r7, #28]
 8009aaa:	9302      	str	r3, [sp, #8]
 8009aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009aae:	9301      	str	r3, [sp, #4]
 8009ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab2:	9300      	str	r3, [sp, #0]
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	68b9      	ldr	r1, [r7, #8]
 8009ab8:	68f8      	ldr	r0, [r7, #12]
 8009aba:	f000 f80e 	bl	8009ada <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009abe:	69f8      	ldr	r0, [r7, #28]
 8009ac0:	f000 f89a 	bl	8009bf8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	61bb      	str	r3, [r7, #24]
 8009ac8:	e002      	b.n	8009ad0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009aca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009ace:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009ad0:	69bb      	ldr	r3, [r7, #24]
	}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3720      	adds	r7, #32
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b088      	sub	sp, #32
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	60f8      	str	r0, [r7, #12]
 8009ae2:	60b9      	str	r1, [r7, #8]
 8009ae4:	607a      	str	r2, [r7, #4]
 8009ae6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aea:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	461a      	mov	r2, r3
 8009af2:	21a5      	movs	r1, #165	; 0xa5
 8009af4:	f001 fce8 	bl	800b4c8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009afa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009b02:	3b01      	subs	r3, #1
 8009b04:	009b      	lsls	r3, r3, #2
 8009b06:	4413      	add	r3, r2
 8009b08:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	f023 0307 	bic.w	r3, r3, #7
 8009b10:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	f003 0307 	and.w	r3, r3, #7
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d009      	beq.n	8009b30 <prvInitialiseNewTask+0x56>
 8009b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b20:	f383 8811 	msr	BASEPRI, r3
 8009b24:	f3bf 8f6f 	isb	sy
 8009b28:	f3bf 8f4f 	dsb	sy
 8009b2c:	617b      	str	r3, [r7, #20]
 8009b2e:	e7fe      	b.n	8009b2e <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d01f      	beq.n	8009b76 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b36:	2300      	movs	r3, #0
 8009b38:	61fb      	str	r3, [r7, #28]
 8009b3a:	e012      	b.n	8009b62 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b3c:	68ba      	ldr	r2, [r7, #8]
 8009b3e:	69fb      	ldr	r3, [r7, #28]
 8009b40:	4413      	add	r3, r2
 8009b42:	7819      	ldrb	r1, [r3, #0]
 8009b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	4413      	add	r3, r2
 8009b4a:	3334      	adds	r3, #52	; 0x34
 8009b4c:	460a      	mov	r2, r1
 8009b4e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009b50:	68ba      	ldr	r2, [r7, #8]
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	4413      	add	r3, r2
 8009b56:	781b      	ldrb	r3, [r3, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d006      	beq.n	8009b6a <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	3301      	adds	r3, #1
 8009b60:	61fb      	str	r3, [r7, #28]
 8009b62:	69fb      	ldr	r3, [r7, #28]
 8009b64:	2b09      	cmp	r3, #9
 8009b66:	d9e9      	bls.n	8009b3c <prvInitialiseNewTask+0x62>
 8009b68:	e000      	b.n	8009b6c <prvInitialiseNewTask+0x92>
			{
				break;
 8009b6a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8009b74:	e003      	b.n	8009b7e <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b78:	2200      	movs	r2, #0
 8009b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b80:	2b0e      	cmp	r3, #14
 8009b82:	d901      	bls.n	8009b88 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009b84:	230e      	movs	r3, #14
 8009b86:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b8c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b92:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 8009b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b96:	2200      	movs	r2, #0
 8009b98:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b9c:	3304      	adds	r3, #4
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7ff f80e 	bl	8008bc0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ba6:	3318      	adds	r3, #24
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f7ff f809 	bl	8008bc0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bb2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bb6:	f1c3 020f 	rsb	r2, r3, #15
 8009bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bbc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bc2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bcc:	2200      	movs	r2, #0
 8009bce:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009bd2:	683a      	ldr	r2, [r7, #0]
 8009bd4:	68f9      	ldr	r1, [r7, #12]
 8009bd6:	69b8      	ldr	r0, [r7, #24]
 8009bd8:	f001 f9f0 	bl	800afbc <pxPortInitialiseStack>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009be0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d002      	beq.n	8009bee <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bee:	bf00      	nop
 8009bf0:	3720      	adds	r7, #32
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	bd80      	pop	{r7, pc}
	...

08009bf8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009c00:	f001 fb04 	bl	800b20c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009c04:	4b2c      	ldr	r3, [pc, #176]	; (8009cb8 <prvAddNewTaskToReadyList+0xc0>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	3301      	adds	r3, #1
 8009c0a:	4a2b      	ldr	r2, [pc, #172]	; (8009cb8 <prvAddNewTaskToReadyList+0xc0>)
 8009c0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009c0e:	4b2b      	ldr	r3, [pc, #172]	; (8009cbc <prvAddNewTaskToReadyList+0xc4>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d109      	bne.n	8009c2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009c16:	4a29      	ldr	r2, [pc, #164]	; (8009cbc <prvAddNewTaskToReadyList+0xc4>)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009c1c:	4b26      	ldr	r3, [pc, #152]	; (8009cb8 <prvAddNewTaskToReadyList+0xc0>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d110      	bne.n	8009c46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009c24:	f000 fbec 	bl	800a400 <prvInitialiseTaskLists>
 8009c28:	e00d      	b.n	8009c46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009c2a:	4b25      	ldr	r3, [pc, #148]	; (8009cc0 <prvAddNewTaskToReadyList+0xc8>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d109      	bne.n	8009c46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009c32:	4b22      	ldr	r3, [pc, #136]	; (8009cbc <prvAddNewTaskToReadyList+0xc4>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d802      	bhi.n	8009c46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009c40:	4a1e      	ldr	r2, [pc, #120]	; (8009cbc <prvAddNewTaskToReadyList+0xc4>)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009c46:	4b1f      	ldr	r3, [pc, #124]	; (8009cc4 <prvAddNewTaskToReadyList+0xcc>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	4a1d      	ldr	r2, [pc, #116]	; (8009cc4 <prvAddNewTaskToReadyList+0xcc>)
 8009c4e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009c50:	4b1c      	ldr	r3, [pc, #112]	; (8009cc4 <prvAddNewTaskToReadyList+0xcc>)
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	409a      	lsls	r2, r3
 8009c60:	4b19      	ldr	r3, [pc, #100]	; (8009cc8 <prvAddNewTaskToReadyList+0xd0>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4313      	orrs	r3, r2
 8009c66:	4a18      	ldr	r2, [pc, #96]	; (8009cc8 <prvAddNewTaskToReadyList+0xd0>)
 8009c68:	6013      	str	r3, [r2, #0]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c6e:	4613      	mov	r3, r2
 8009c70:	009b      	lsls	r3, r3, #2
 8009c72:	4413      	add	r3, r2
 8009c74:	009b      	lsls	r3, r3, #2
 8009c76:	4a15      	ldr	r2, [pc, #84]	; (8009ccc <prvAddNewTaskToReadyList+0xd4>)
 8009c78:	441a      	add	r2, r3
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	3304      	adds	r3, #4
 8009c7e:	4619      	mov	r1, r3
 8009c80:	4610      	mov	r0, r2
 8009c82:	f7fe ffaa 	bl	8008bda <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009c86:	f001 faef 	bl	800b268 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009c8a:	4b0d      	ldr	r3, [pc, #52]	; (8009cc0 <prvAddNewTaskToReadyList+0xc8>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d00e      	beq.n	8009cb0 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009c92:	4b0a      	ldr	r3, [pc, #40]	; (8009cbc <prvAddNewTaskToReadyList+0xc4>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d207      	bcs.n	8009cb0 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009ca0:	4b0b      	ldr	r3, [pc, #44]	; (8009cd0 <prvAddNewTaskToReadyList+0xd8>)
 8009ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ca6:	601a      	str	r2, [r3, #0]
 8009ca8:	f3bf 8f4f 	dsb	sy
 8009cac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cb0:	bf00      	nop
 8009cb2:	3708      	adds	r7, #8
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	20013e98 	.word	0x20013e98
 8009cbc:	20013cf8 	.word	0x20013cf8
 8009cc0:	20013ea4 	.word	0x20013ea4
 8009cc4:	20013eb4 	.word	0x20013eb4
 8009cc8:	20013ea0 	.word	0x20013ea0
 8009ccc:	20013cfc 	.word	0x20013cfc
 8009cd0:	e000ed04 	.word	0xe000ed04

08009cd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d016      	beq.n	8009d14 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009ce6:	4b13      	ldr	r3, [pc, #76]	; (8009d34 <vTaskDelay+0x60>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d009      	beq.n	8009d02 <vTaskDelay+0x2e>
 8009cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cf2:	f383 8811 	msr	BASEPRI, r3
 8009cf6:	f3bf 8f6f 	isb	sy
 8009cfa:	f3bf 8f4f 	dsb	sy
 8009cfe:	60bb      	str	r3, [r7, #8]
 8009d00:	e7fe      	b.n	8009d00 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8009d02:	f000 f867 	bl	8009dd4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009d06:	2100      	movs	r1, #0
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 fde3 	bl	800a8d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009d0e:	f000 f86f 	bl	8009df0 <xTaskResumeAll>
 8009d12:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d107      	bne.n	8009d2a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8009d1a:	4b07      	ldr	r3, [pc, #28]	; (8009d38 <vTaskDelay+0x64>)
 8009d1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d20:	601a      	str	r2, [r3, #0]
 8009d22:	f3bf 8f4f 	dsb	sy
 8009d26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009d2a:	bf00      	nop
 8009d2c:	3710      	adds	r7, #16
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd80      	pop	{r7, pc}
 8009d32:	bf00      	nop
 8009d34:	20013ec0 	.word	0x20013ec0
 8009d38:	e000ed04 	.word	0xe000ed04

08009d3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b086      	sub	sp, #24
 8009d40:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8009d42:	4b1e      	ldr	r3, [pc, #120]	; (8009dbc <vTaskStartScheduler+0x80>)
 8009d44:	9301      	str	r3, [sp, #4]
 8009d46:	2300      	movs	r3, #0
 8009d48:	9300      	str	r3, [sp, #0]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	2282      	movs	r2, #130	; 0x82
 8009d4e:	491c      	ldr	r1, [pc, #112]	; (8009dc0 <vTaskStartScheduler+0x84>)
 8009d50:	481c      	ldr	r0, [pc, #112]	; (8009dc4 <vTaskStartScheduler+0x88>)
 8009d52:	f7ff fe81 	bl	8009a58 <xTaskCreate>
 8009d56:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d102      	bne.n	8009d64 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8009d5e:	f000 fe1f 	bl	800a9a0 <xTimerCreateTimerTask>
 8009d62:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2b01      	cmp	r3, #1
 8009d68:	d115      	bne.n	8009d96 <vTaskStartScheduler+0x5a>
 8009d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6e:	f383 8811 	msr	BASEPRI, r3
 8009d72:	f3bf 8f6f 	isb	sy
 8009d76:	f3bf 8f4f 	dsb	sy
 8009d7a:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009d7c:	4b12      	ldr	r3, [pc, #72]	; (8009dc8 <vTaskStartScheduler+0x8c>)
 8009d7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d82:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009d84:	4b11      	ldr	r3, [pc, #68]	; (8009dcc <vTaskStartScheduler+0x90>)
 8009d86:	2201      	movs	r2, #1
 8009d88:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009d8a:	4b11      	ldr	r3, [pc, #68]	; (8009dd0 <vTaskStartScheduler+0x94>)
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009d90:	f001 f99e 	bl	800b0d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009d94:	e00d      	b.n	8009db2 <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d9c:	d109      	bne.n	8009db2 <vTaskStartScheduler+0x76>
 8009d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da2:	f383 8811 	msr	BASEPRI, r3
 8009da6:	f3bf 8f6f 	isb	sy
 8009daa:	f3bf 8f4f 	dsb	sy
 8009dae:	607b      	str	r3, [r7, #4]
 8009db0:	e7fe      	b.n	8009db0 <vTaskStartScheduler+0x74>
}
 8009db2:	bf00      	nop
 8009db4:	3710      	adds	r7, #16
 8009db6:	46bd      	mov	sp, r7
 8009db8:	bd80      	pop	{r7, pc}
 8009dba:	bf00      	nop
 8009dbc:	20013ebc 	.word	0x20013ebc
 8009dc0:	0800c708 	.word	0x0800c708
 8009dc4:	0800a3d1 	.word	0x0800a3d1
 8009dc8:	20013eb8 	.word	0x20013eb8
 8009dcc:	20013ea4 	.word	0x20013ea4
 8009dd0:	20013e9c 	.word	0x20013e9c

08009dd4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009dd8:	4b04      	ldr	r3, [pc, #16]	; (8009dec <vTaskSuspendAll+0x18>)
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	3301      	adds	r3, #1
 8009dde:	4a03      	ldr	r2, [pc, #12]	; (8009dec <vTaskSuspendAll+0x18>)
 8009de0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009de2:	bf00      	nop
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr
 8009dec:	20013ec0 	.word	0x20013ec0

08009df0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b084      	sub	sp, #16
 8009df4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009df6:	2300      	movs	r3, #0
 8009df8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009dfe:	4b41      	ldr	r3, [pc, #260]	; (8009f04 <xTaskResumeAll+0x114>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d109      	bne.n	8009e1a <xTaskResumeAll+0x2a>
 8009e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e0a:	f383 8811 	msr	BASEPRI, r3
 8009e0e:	f3bf 8f6f 	isb	sy
 8009e12:	f3bf 8f4f 	dsb	sy
 8009e16:	603b      	str	r3, [r7, #0]
 8009e18:	e7fe      	b.n	8009e18 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009e1a:	f001 f9f7 	bl	800b20c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009e1e:	4b39      	ldr	r3, [pc, #228]	; (8009f04 <xTaskResumeAll+0x114>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	3b01      	subs	r3, #1
 8009e24:	4a37      	ldr	r2, [pc, #220]	; (8009f04 <xTaskResumeAll+0x114>)
 8009e26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e28:	4b36      	ldr	r3, [pc, #216]	; (8009f04 <xTaskResumeAll+0x114>)
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d161      	bne.n	8009ef4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009e30:	4b35      	ldr	r3, [pc, #212]	; (8009f08 <xTaskResumeAll+0x118>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d05d      	beq.n	8009ef4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e38:	e02e      	b.n	8009e98 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e3a:	4b34      	ldr	r3, [pc, #208]	; (8009f0c <xTaskResumeAll+0x11c>)
 8009e3c:	68db      	ldr	r3, [r3, #12]
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	3318      	adds	r3, #24
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7fe ff24 	bl	8008c94 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	3304      	adds	r3, #4
 8009e50:	4618      	mov	r0, r3
 8009e52:	f7fe ff1f 	bl	8008c94 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	409a      	lsls	r2, r3
 8009e5e:	4b2c      	ldr	r3, [pc, #176]	; (8009f10 <xTaskResumeAll+0x120>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4313      	orrs	r3, r2
 8009e64:	4a2a      	ldr	r2, [pc, #168]	; (8009f10 <xTaskResumeAll+0x120>)
 8009e66:	6013      	str	r3, [r2, #0]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e6c:	4613      	mov	r3, r2
 8009e6e:	009b      	lsls	r3, r3, #2
 8009e70:	4413      	add	r3, r2
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	4a27      	ldr	r2, [pc, #156]	; (8009f14 <xTaskResumeAll+0x124>)
 8009e76:	441a      	add	r2, r3
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	3304      	adds	r3, #4
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	4610      	mov	r0, r2
 8009e80:	f7fe feab 	bl	8008bda <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e88:	4b23      	ldr	r3, [pc, #140]	; (8009f18 <xTaskResumeAll+0x128>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	d302      	bcc.n	8009e98 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8009e92:	4b22      	ldr	r3, [pc, #136]	; (8009f1c <xTaskResumeAll+0x12c>)
 8009e94:	2201      	movs	r2, #1
 8009e96:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e98:	4b1c      	ldr	r3, [pc, #112]	; (8009f0c <xTaskResumeAll+0x11c>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d1cc      	bne.n	8009e3a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d001      	beq.n	8009eaa <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ea6:	f000 fb27 	bl	800a4f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009eaa:	4b1d      	ldr	r3, [pc, #116]	; (8009f20 <xTaskResumeAll+0x130>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d010      	beq.n	8009ed8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009eb6:	f000 f847 	bl	8009f48 <xTaskIncrementTick>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d002      	beq.n	8009ec6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8009ec0:	4b16      	ldr	r3, [pc, #88]	; (8009f1c <xTaskResumeAll+0x12c>)
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d1f1      	bne.n	8009eb6 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8009ed2:	4b13      	ldr	r3, [pc, #76]	; (8009f20 <xTaskResumeAll+0x130>)
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009ed8:	4b10      	ldr	r3, [pc, #64]	; (8009f1c <xTaskResumeAll+0x12c>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d009      	beq.n	8009ef4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009ee4:	4b0f      	ldr	r3, [pc, #60]	; (8009f24 <xTaskResumeAll+0x134>)
 8009ee6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009eea:	601a      	str	r2, [r3, #0]
 8009eec:	f3bf 8f4f 	dsb	sy
 8009ef0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ef4:	f001 f9b8 	bl	800b268 <vPortExitCritical>

	return xAlreadyYielded;
 8009ef8:	68bb      	ldr	r3, [r7, #8]
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3710      	adds	r7, #16
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
 8009f02:	bf00      	nop
 8009f04:	20013ec0 	.word	0x20013ec0
 8009f08:	20013e98 	.word	0x20013e98
 8009f0c:	20013e58 	.word	0x20013e58
 8009f10:	20013ea0 	.word	0x20013ea0
 8009f14:	20013cfc 	.word	0x20013cfc
 8009f18:	20013cf8 	.word	0x20013cf8
 8009f1c:	20013eac 	.word	0x20013eac
 8009f20:	20013ea8 	.word	0x20013ea8
 8009f24:	e000ed04 	.word	0xe000ed04

08009f28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009f2e:	4b05      	ldr	r3, [pc, #20]	; (8009f44 <xTaskGetTickCount+0x1c>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009f34:	687b      	ldr	r3, [r7, #4]
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	370c      	adds	r7, #12
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	20013e9c 	.word	0x20013e9c

08009f48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b086      	sub	sp, #24
 8009f4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f52:	4b4e      	ldr	r3, [pc, #312]	; (800a08c <xTaskIncrementTick+0x144>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	f040 8087 	bne.w	800a06a <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009f5c:	4b4c      	ldr	r3, [pc, #304]	; (800a090 <xTaskIncrementTick+0x148>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	3301      	adds	r3, #1
 8009f62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009f64:	4a4a      	ldr	r2, [pc, #296]	; (800a090 <xTaskIncrementTick+0x148>)
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d11f      	bne.n	8009fb0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8009f70:	4b48      	ldr	r3, [pc, #288]	; (800a094 <xTaskIncrementTick+0x14c>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d009      	beq.n	8009f8e <xTaskIncrementTick+0x46>
 8009f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f7e:	f383 8811 	msr	BASEPRI, r3
 8009f82:	f3bf 8f6f 	isb	sy
 8009f86:	f3bf 8f4f 	dsb	sy
 8009f8a:	603b      	str	r3, [r7, #0]
 8009f8c:	e7fe      	b.n	8009f8c <xTaskIncrementTick+0x44>
 8009f8e:	4b41      	ldr	r3, [pc, #260]	; (800a094 <xTaskIncrementTick+0x14c>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	60fb      	str	r3, [r7, #12]
 8009f94:	4b40      	ldr	r3, [pc, #256]	; (800a098 <xTaskIncrementTick+0x150>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a3e      	ldr	r2, [pc, #248]	; (800a094 <xTaskIncrementTick+0x14c>)
 8009f9a:	6013      	str	r3, [r2, #0]
 8009f9c:	4a3e      	ldr	r2, [pc, #248]	; (800a098 <xTaskIncrementTick+0x150>)
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6013      	str	r3, [r2, #0]
 8009fa2:	4b3e      	ldr	r3, [pc, #248]	; (800a09c <xTaskIncrementTick+0x154>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	4a3c      	ldr	r2, [pc, #240]	; (800a09c <xTaskIncrementTick+0x154>)
 8009faa:	6013      	str	r3, [r2, #0]
 8009fac:	f000 faa4 	bl	800a4f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009fb0:	4b3b      	ldr	r3, [pc, #236]	; (800a0a0 <xTaskIncrementTick+0x158>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	693a      	ldr	r2, [r7, #16]
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d348      	bcc.n	800a04c <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009fba:	4b36      	ldr	r3, [pc, #216]	; (800a094 <xTaskIncrementTick+0x14c>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d104      	bne.n	8009fce <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fc4:	4b36      	ldr	r3, [pc, #216]	; (800a0a0 <xTaskIncrementTick+0x158>)
 8009fc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009fca:	601a      	str	r2, [r3, #0]
					break;
 8009fcc:	e03e      	b.n	800a04c <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fce:	4b31      	ldr	r3, [pc, #196]	; (800a094 <xTaskIncrementTick+0x14c>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	68db      	ldr	r3, [r3, #12]
 8009fd4:	68db      	ldr	r3, [r3, #12]
 8009fd6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009fde:	693a      	ldr	r2, [r7, #16]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d203      	bcs.n	8009fee <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009fe6:	4a2e      	ldr	r2, [pc, #184]	; (800a0a0 <xTaskIncrementTick+0x158>)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009fec:	e02e      	b.n	800a04c <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	3304      	adds	r3, #4
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7fe fe4e 	bl	8008c94 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d004      	beq.n	800a00a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	3318      	adds	r3, #24
 800a004:	4618      	mov	r0, r3
 800a006:	f7fe fe45 	bl	8008c94 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a00e:	2201      	movs	r2, #1
 800a010:	409a      	lsls	r2, r3
 800a012:	4b24      	ldr	r3, [pc, #144]	; (800a0a4 <xTaskIncrementTick+0x15c>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	4313      	orrs	r3, r2
 800a018:	4a22      	ldr	r2, [pc, #136]	; (800a0a4 <xTaskIncrementTick+0x15c>)
 800a01a:	6013      	str	r3, [r2, #0]
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a020:	4613      	mov	r3, r2
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	4413      	add	r3, r2
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	4a1f      	ldr	r2, [pc, #124]	; (800a0a8 <xTaskIncrementTick+0x160>)
 800a02a:	441a      	add	r2, r3
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	3304      	adds	r3, #4
 800a030:	4619      	mov	r1, r3
 800a032:	4610      	mov	r0, r2
 800a034:	f7fe fdd1 	bl	8008bda <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a03c:	4b1b      	ldr	r3, [pc, #108]	; (800a0ac <xTaskIncrementTick+0x164>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a042:	429a      	cmp	r2, r3
 800a044:	d3b9      	bcc.n	8009fba <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800a046:	2301      	movs	r3, #1
 800a048:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a04a:	e7b6      	b.n	8009fba <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a04c:	4b17      	ldr	r3, [pc, #92]	; (800a0ac <xTaskIncrementTick+0x164>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a052:	4915      	ldr	r1, [pc, #84]	; (800a0a8 <xTaskIncrementTick+0x160>)
 800a054:	4613      	mov	r3, r2
 800a056:	009b      	lsls	r3, r3, #2
 800a058:	4413      	add	r3, r2
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	440b      	add	r3, r1
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2b01      	cmp	r3, #1
 800a062:	d907      	bls.n	800a074 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800a064:	2301      	movs	r3, #1
 800a066:	617b      	str	r3, [r7, #20]
 800a068:	e004      	b.n	800a074 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a06a:	4b11      	ldr	r3, [pc, #68]	; (800a0b0 <xTaskIncrementTick+0x168>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	3301      	adds	r3, #1
 800a070:	4a0f      	ldr	r2, [pc, #60]	; (800a0b0 <xTaskIncrementTick+0x168>)
 800a072:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a074:	4b0f      	ldr	r3, [pc, #60]	; (800a0b4 <xTaskIncrementTick+0x16c>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d001      	beq.n	800a080 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800a07c:	2301      	movs	r3, #1
 800a07e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a080:	697b      	ldr	r3, [r7, #20]
}
 800a082:	4618      	mov	r0, r3
 800a084:	3718      	adds	r7, #24
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	20013ec0 	.word	0x20013ec0
 800a090:	20013e9c 	.word	0x20013e9c
 800a094:	20013e50 	.word	0x20013e50
 800a098:	20013e54 	.word	0x20013e54
 800a09c:	20013eb0 	.word	0x20013eb0
 800a0a0:	20013eb8 	.word	0x20013eb8
 800a0a4:	20013ea0 	.word	0x20013ea0
 800a0a8:	20013cfc 	.word	0x20013cfc
 800a0ac:	20013cf8 	.word	0x20013cf8
 800a0b0:	20013ea8 	.word	0x20013ea8
 800a0b4:	20013eac 	.word	0x20013eac

0800a0b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b087      	sub	sp, #28
 800a0bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a0be:	4b26      	ldr	r3, [pc, #152]	; (800a158 <vTaskSwitchContext+0xa0>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d003      	beq.n	800a0ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a0c6:	4b25      	ldr	r3, [pc, #148]	; (800a15c <vTaskSwitchContext+0xa4>)
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a0cc:	e03e      	b.n	800a14c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800a0ce:	4b23      	ldr	r3, [pc, #140]	; (800a15c <vTaskSwitchContext+0xa4>)
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0d4:	4b22      	ldr	r3, [pc, #136]	; (800a160 <vTaskSwitchContext+0xa8>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	fab3 f383 	clz	r3, r3
 800a0e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a0e2:	7afb      	ldrb	r3, [r7, #11]
 800a0e4:	f1c3 031f 	rsb	r3, r3, #31
 800a0e8:	617b      	str	r3, [r7, #20]
 800a0ea:	491e      	ldr	r1, [pc, #120]	; (800a164 <vTaskSwitchContext+0xac>)
 800a0ec:	697a      	ldr	r2, [r7, #20]
 800a0ee:	4613      	mov	r3, r2
 800a0f0:	009b      	lsls	r3, r3, #2
 800a0f2:	4413      	add	r3, r2
 800a0f4:	009b      	lsls	r3, r3, #2
 800a0f6:	440b      	add	r3, r1
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d109      	bne.n	800a112 <vTaskSwitchContext+0x5a>
	__asm volatile
 800a0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a102:	f383 8811 	msr	BASEPRI, r3
 800a106:	f3bf 8f6f 	isb	sy
 800a10a:	f3bf 8f4f 	dsb	sy
 800a10e:	607b      	str	r3, [r7, #4]
 800a110:	e7fe      	b.n	800a110 <vTaskSwitchContext+0x58>
 800a112:	697a      	ldr	r2, [r7, #20]
 800a114:	4613      	mov	r3, r2
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	4413      	add	r3, r2
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	4a11      	ldr	r2, [pc, #68]	; (800a164 <vTaskSwitchContext+0xac>)
 800a11e:	4413      	add	r3, r2
 800a120:	613b      	str	r3, [r7, #16]
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	685a      	ldr	r2, [r3, #4]
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	605a      	str	r2, [r3, #4]
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	685a      	ldr	r2, [r3, #4]
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	3308      	adds	r3, #8
 800a134:	429a      	cmp	r2, r3
 800a136:	d104      	bne.n	800a142 <vTaskSwitchContext+0x8a>
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	685a      	ldr	r2, [r3, #4]
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	605a      	str	r2, [r3, #4]
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	68db      	ldr	r3, [r3, #12]
 800a148:	4a07      	ldr	r2, [pc, #28]	; (800a168 <vTaskSwitchContext+0xb0>)
 800a14a:	6013      	str	r3, [r2, #0]
}
 800a14c:	bf00      	nop
 800a14e:	371c      	adds	r7, #28
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr
 800a158:	20013ec0 	.word	0x20013ec0
 800a15c:	20013eac 	.word	0x20013eac
 800a160:	20013ea0 	.word	0x20013ea0
 800a164:	20013cfc 	.word	0x20013cfc
 800a168:	20013cf8 	.word	0x20013cf8

0800a16c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b084      	sub	sp, #16
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
 800a174:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d109      	bne.n	800a190 <vTaskPlaceOnEventList+0x24>
 800a17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a180:	f383 8811 	msr	BASEPRI, r3
 800a184:	f3bf 8f6f 	isb	sy
 800a188:	f3bf 8f4f 	dsb	sy
 800a18c:	60fb      	str	r3, [r7, #12]
 800a18e:	e7fe      	b.n	800a18e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a190:	4b07      	ldr	r3, [pc, #28]	; (800a1b0 <vTaskPlaceOnEventList+0x44>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	3318      	adds	r3, #24
 800a196:	4619      	mov	r1, r3
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f7fe fd42 	bl	8008c22 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a19e:	2101      	movs	r1, #1
 800a1a0:	6838      	ldr	r0, [r7, #0]
 800a1a2:	f000 fb97 	bl	800a8d4 <prvAddCurrentTaskToDelayedList>
}
 800a1a6:	bf00      	nop
 800a1a8:	3710      	adds	r7, #16
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}
 800a1ae:	bf00      	nop
 800a1b0:	20013cf8 	.word	0x20013cf8

0800a1b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d109      	bne.n	800a1da <vTaskPlaceOnEventListRestricted+0x26>
 800a1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ca:	f383 8811 	msr	BASEPRI, r3
 800a1ce:	f3bf 8f6f 	isb	sy
 800a1d2:	f3bf 8f4f 	dsb	sy
 800a1d6:	617b      	str	r3, [r7, #20]
 800a1d8:	e7fe      	b.n	800a1d8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a1da:	4b0a      	ldr	r3, [pc, #40]	; (800a204 <vTaskPlaceOnEventListRestricted+0x50>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	3318      	adds	r3, #24
 800a1e0:	4619      	mov	r1, r3
 800a1e2:	68f8      	ldr	r0, [r7, #12]
 800a1e4:	f7fe fcf9 	bl	8008bda <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d002      	beq.n	800a1f4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800a1ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a1f2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a1f4:	6879      	ldr	r1, [r7, #4]
 800a1f6:	68b8      	ldr	r0, [r7, #8]
 800a1f8:	f000 fb6c 	bl	800a8d4 <prvAddCurrentTaskToDelayedList>
	}
 800a1fc:	bf00      	nop
 800a1fe:	3718      	adds	r7, #24
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}
 800a204:	20013cf8 	.word	0x20013cf8

0800a208 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b086      	sub	sp, #24
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	68db      	ldr	r3, [r3, #12]
 800a214:	68db      	ldr	r3, [r3, #12]
 800a216:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d109      	bne.n	800a232 <xTaskRemoveFromEventList+0x2a>
 800a21e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a222:	f383 8811 	msr	BASEPRI, r3
 800a226:	f3bf 8f6f 	isb	sy
 800a22a:	f3bf 8f4f 	dsb	sy
 800a22e:	60fb      	str	r3, [r7, #12]
 800a230:	e7fe      	b.n	800a230 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	3318      	adds	r3, #24
 800a236:	4618      	mov	r0, r3
 800a238:	f7fe fd2c 	bl	8008c94 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a23c:	4b1d      	ldr	r3, [pc, #116]	; (800a2b4 <xTaskRemoveFromEventList+0xac>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d11c      	bne.n	800a27e <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	3304      	adds	r3, #4
 800a248:	4618      	mov	r0, r3
 800a24a:	f7fe fd23 	bl	8008c94 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a252:	2201      	movs	r2, #1
 800a254:	409a      	lsls	r2, r3
 800a256:	4b18      	ldr	r3, [pc, #96]	; (800a2b8 <xTaskRemoveFromEventList+0xb0>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	4a16      	ldr	r2, [pc, #88]	; (800a2b8 <xTaskRemoveFromEventList+0xb0>)
 800a25e:	6013      	str	r3, [r2, #0]
 800a260:	693b      	ldr	r3, [r7, #16]
 800a262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a264:	4613      	mov	r3, r2
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	4413      	add	r3, r2
 800a26a:	009b      	lsls	r3, r3, #2
 800a26c:	4a13      	ldr	r2, [pc, #76]	; (800a2bc <xTaskRemoveFromEventList+0xb4>)
 800a26e:	441a      	add	r2, r3
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	3304      	adds	r3, #4
 800a274:	4619      	mov	r1, r3
 800a276:	4610      	mov	r0, r2
 800a278:	f7fe fcaf 	bl	8008bda <vListInsertEnd>
 800a27c:	e005      	b.n	800a28a <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	3318      	adds	r3, #24
 800a282:	4619      	mov	r1, r3
 800a284:	480e      	ldr	r0, [pc, #56]	; (800a2c0 <xTaskRemoveFromEventList+0xb8>)
 800a286:	f7fe fca8 	bl	8008bda <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a28e:	4b0d      	ldr	r3, [pc, #52]	; (800a2c4 <xTaskRemoveFromEventList+0xbc>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a294:	429a      	cmp	r2, r3
 800a296:	d905      	bls.n	800a2a4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a298:	2301      	movs	r3, #1
 800a29a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a29c:	4b0a      	ldr	r3, [pc, #40]	; (800a2c8 <xTaskRemoveFromEventList+0xc0>)
 800a29e:	2201      	movs	r2, #1
 800a2a0:	601a      	str	r2, [r3, #0]
 800a2a2:	e001      	b.n	800a2a8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a2a8:	697b      	ldr	r3, [r7, #20]
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	3718      	adds	r7, #24
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bd80      	pop	{r7, pc}
 800a2b2:	bf00      	nop
 800a2b4:	20013ec0 	.word	0x20013ec0
 800a2b8:	20013ea0 	.word	0x20013ea0
 800a2bc:	20013cfc 	.word	0x20013cfc
 800a2c0:	20013e58 	.word	0x20013e58
 800a2c4:	20013cf8 	.word	0x20013cf8
 800a2c8:	20013eac 	.word	0x20013eac

0800a2cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b083      	sub	sp, #12
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a2d4:	4b06      	ldr	r3, [pc, #24]	; (800a2f0 <vTaskInternalSetTimeOutState+0x24>)
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a2dc:	4b05      	ldr	r3, [pc, #20]	; (800a2f4 <vTaskInternalSetTimeOutState+0x28>)
 800a2de:	681a      	ldr	r2, [r3, #0]
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	605a      	str	r2, [r3, #4]
}
 800a2e4:	bf00      	nop
 800a2e6:	370c      	adds	r7, #12
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr
 800a2f0:	20013eb0 	.word	0x20013eb0
 800a2f4:	20013e9c 	.word	0x20013e9c

0800a2f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b088      	sub	sp, #32
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
 800a300:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d109      	bne.n	800a31c <xTaskCheckForTimeOut+0x24>
 800a308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a30c:	f383 8811 	msr	BASEPRI, r3
 800a310:	f3bf 8f6f 	isb	sy
 800a314:	f3bf 8f4f 	dsb	sy
 800a318:	613b      	str	r3, [r7, #16]
 800a31a:	e7fe      	b.n	800a31a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d109      	bne.n	800a336 <xTaskCheckForTimeOut+0x3e>
 800a322:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a326:	f383 8811 	msr	BASEPRI, r3
 800a32a:	f3bf 8f6f 	isb	sy
 800a32e:	f3bf 8f4f 	dsb	sy
 800a332:	60fb      	str	r3, [r7, #12]
 800a334:	e7fe      	b.n	800a334 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800a336:	f000 ff69 	bl	800b20c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a33a:	4b1d      	ldr	r3, [pc, #116]	; (800a3b0 <xTaskCheckForTimeOut+0xb8>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	69ba      	ldr	r2, [r7, #24]
 800a346:	1ad3      	subs	r3, r2, r3
 800a348:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a352:	d102      	bne.n	800a35a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a354:	2300      	movs	r3, #0
 800a356:	61fb      	str	r3, [r7, #28]
 800a358:	e023      	b.n	800a3a2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	4b15      	ldr	r3, [pc, #84]	; (800a3b4 <xTaskCheckForTimeOut+0xbc>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	429a      	cmp	r2, r3
 800a364:	d007      	beq.n	800a376 <xTaskCheckForTimeOut+0x7e>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	69ba      	ldr	r2, [r7, #24]
 800a36c:	429a      	cmp	r2, r3
 800a36e:	d302      	bcc.n	800a376 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a370:	2301      	movs	r3, #1
 800a372:	61fb      	str	r3, [r7, #28]
 800a374:	e015      	b.n	800a3a2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	697a      	ldr	r2, [r7, #20]
 800a37c:	429a      	cmp	r2, r3
 800a37e:	d20b      	bcs.n	800a398 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	681a      	ldr	r2, [r3, #0]
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	1ad2      	subs	r2, r2, r3
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f7ff ff9d 	bl	800a2cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a392:	2300      	movs	r3, #0
 800a394:	61fb      	str	r3, [r7, #28]
 800a396:	e004      	b.n	800a3a2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	2200      	movs	r2, #0
 800a39c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a3a2:	f000 ff61 	bl	800b268 <vPortExitCritical>

	return xReturn;
 800a3a6:	69fb      	ldr	r3, [r7, #28]
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3720      	adds	r7, #32
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}
 800a3b0:	20013e9c 	.word	0x20013e9c
 800a3b4:	20013eb0 	.word	0x20013eb0

0800a3b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a3bc:	4b03      	ldr	r3, [pc, #12]	; (800a3cc <vTaskMissedYield+0x14>)
 800a3be:	2201      	movs	r2, #1
 800a3c0:	601a      	str	r2, [r3, #0]
}
 800a3c2:	bf00      	nop
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ca:	4770      	bx	lr
 800a3cc:	20013eac 	.word	0x20013eac

0800a3d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b082      	sub	sp, #8
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a3d8:	f000 f852 	bl	800a480 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a3dc:	4b06      	ldr	r3, [pc, #24]	; (800a3f8 <prvIdleTask+0x28>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d9f9      	bls.n	800a3d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a3e4:	4b05      	ldr	r3, [pc, #20]	; (800a3fc <prvIdleTask+0x2c>)
 800a3e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3ea:	601a      	str	r2, [r3, #0]
 800a3ec:	f3bf 8f4f 	dsb	sy
 800a3f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a3f4:	e7f0      	b.n	800a3d8 <prvIdleTask+0x8>
 800a3f6:	bf00      	nop
 800a3f8:	20013cfc 	.word	0x20013cfc
 800a3fc:	e000ed04 	.word	0xe000ed04

0800a400 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b082      	sub	sp, #8
 800a404:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a406:	2300      	movs	r3, #0
 800a408:	607b      	str	r3, [r7, #4]
 800a40a:	e00c      	b.n	800a426 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	4613      	mov	r3, r2
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	4413      	add	r3, r2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4a12      	ldr	r2, [pc, #72]	; (800a460 <prvInitialiseTaskLists+0x60>)
 800a418:	4413      	add	r3, r2
 800a41a:	4618      	mov	r0, r3
 800a41c:	f7fe fbb0 	bl	8008b80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	3301      	adds	r3, #1
 800a424:	607b      	str	r3, [r7, #4]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2b0e      	cmp	r3, #14
 800a42a:	d9ef      	bls.n	800a40c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a42c:	480d      	ldr	r0, [pc, #52]	; (800a464 <prvInitialiseTaskLists+0x64>)
 800a42e:	f7fe fba7 	bl	8008b80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a432:	480d      	ldr	r0, [pc, #52]	; (800a468 <prvInitialiseTaskLists+0x68>)
 800a434:	f7fe fba4 	bl	8008b80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a438:	480c      	ldr	r0, [pc, #48]	; (800a46c <prvInitialiseTaskLists+0x6c>)
 800a43a:	f7fe fba1 	bl	8008b80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a43e:	480c      	ldr	r0, [pc, #48]	; (800a470 <prvInitialiseTaskLists+0x70>)
 800a440:	f7fe fb9e 	bl	8008b80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a444:	480b      	ldr	r0, [pc, #44]	; (800a474 <prvInitialiseTaskLists+0x74>)
 800a446:	f7fe fb9b 	bl	8008b80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a44a:	4b0b      	ldr	r3, [pc, #44]	; (800a478 <prvInitialiseTaskLists+0x78>)
 800a44c:	4a05      	ldr	r2, [pc, #20]	; (800a464 <prvInitialiseTaskLists+0x64>)
 800a44e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a450:	4b0a      	ldr	r3, [pc, #40]	; (800a47c <prvInitialiseTaskLists+0x7c>)
 800a452:	4a05      	ldr	r2, [pc, #20]	; (800a468 <prvInitialiseTaskLists+0x68>)
 800a454:	601a      	str	r2, [r3, #0]
}
 800a456:	bf00      	nop
 800a458:	3708      	adds	r7, #8
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}
 800a45e:	bf00      	nop
 800a460:	20013cfc 	.word	0x20013cfc
 800a464:	20013e28 	.word	0x20013e28
 800a468:	20013e3c 	.word	0x20013e3c
 800a46c:	20013e58 	.word	0x20013e58
 800a470:	20013e6c 	.word	0x20013e6c
 800a474:	20013e84 	.word	0x20013e84
 800a478:	20013e50 	.word	0x20013e50
 800a47c:	20013e54 	.word	0x20013e54

0800a480 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b082      	sub	sp, #8
 800a484:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a486:	e019      	b.n	800a4bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a488:	f000 fec0 	bl	800b20c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a48c:	4b0f      	ldr	r3, [pc, #60]	; (800a4cc <prvCheckTasksWaitingTermination+0x4c>)
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	68db      	ldr	r3, [r3, #12]
 800a492:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	3304      	adds	r3, #4
 800a498:	4618      	mov	r0, r3
 800a49a:	f7fe fbfb 	bl	8008c94 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a49e:	4b0c      	ldr	r3, [pc, #48]	; (800a4d0 <prvCheckTasksWaitingTermination+0x50>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	3b01      	subs	r3, #1
 800a4a4:	4a0a      	ldr	r2, [pc, #40]	; (800a4d0 <prvCheckTasksWaitingTermination+0x50>)
 800a4a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a4a8:	4b0a      	ldr	r3, [pc, #40]	; (800a4d4 <prvCheckTasksWaitingTermination+0x54>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	3b01      	subs	r3, #1
 800a4ae:	4a09      	ldr	r2, [pc, #36]	; (800a4d4 <prvCheckTasksWaitingTermination+0x54>)
 800a4b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a4b2:	f000 fed9 	bl	800b268 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a4b6:	6878      	ldr	r0, [r7, #4]
 800a4b8:	f000 f80e 	bl	800a4d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a4bc:	4b05      	ldr	r3, [pc, #20]	; (800a4d4 <prvCheckTasksWaitingTermination+0x54>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d1e1      	bne.n	800a488 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a4c4:	bf00      	nop
 800a4c6:	3708      	adds	r7, #8
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	20013e6c 	.word	0x20013e6c
 800a4d0:	20013e98 	.word	0x20013e98
 800a4d4:	20013e80 	.word	0x20013e80

0800a4d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f7fe fa37 	bl	8008958 <vPortFree>
			vPortFree( pxTCB );
 800a4ea:	6878      	ldr	r0, [r7, #4]
 800a4ec:	f7fe fa34 	bl	8008958 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a4f0:	bf00      	nop
 800a4f2:	3708      	adds	r7, #8
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	bd80      	pop	{r7, pc}

0800a4f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a4fe:	4b0c      	ldr	r3, [pc, #48]	; (800a530 <prvResetNextTaskUnblockTime+0x38>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d104      	bne.n	800a512 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a508:	4b0a      	ldr	r3, [pc, #40]	; (800a534 <prvResetNextTaskUnblockTime+0x3c>)
 800a50a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a50e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a510:	e008      	b.n	800a524 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a512:	4b07      	ldr	r3, [pc, #28]	; (800a530 <prvResetNextTaskUnblockTime+0x38>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	68db      	ldr	r3, [r3, #12]
 800a51a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	4a04      	ldr	r2, [pc, #16]	; (800a534 <prvResetNextTaskUnblockTime+0x3c>)
 800a522:	6013      	str	r3, [r2, #0]
}
 800a524:	bf00      	nop
 800a526:	370c      	adds	r7, #12
 800a528:	46bd      	mov	sp, r7
 800a52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52e:	4770      	bx	lr
 800a530:	20013e50 	.word	0x20013e50
 800a534:	20013eb8 	.word	0x20013eb8

0800a538 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a538:	b480      	push	{r7}
 800a53a:	b083      	sub	sp, #12
 800a53c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a53e:	4b0b      	ldr	r3, [pc, #44]	; (800a56c <xTaskGetSchedulerState+0x34>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d102      	bne.n	800a54c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a546:	2301      	movs	r3, #1
 800a548:	607b      	str	r3, [r7, #4]
 800a54a:	e008      	b.n	800a55e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a54c:	4b08      	ldr	r3, [pc, #32]	; (800a570 <xTaskGetSchedulerState+0x38>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d102      	bne.n	800a55a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a554:	2302      	movs	r3, #2
 800a556:	607b      	str	r3, [r7, #4]
 800a558:	e001      	b.n	800a55e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a55a:	2300      	movs	r3, #0
 800a55c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a55e:	687b      	ldr	r3, [r7, #4]
	}
 800a560:	4618      	mov	r0, r3
 800a562:	370c      	adds	r7, #12
 800a564:	46bd      	mov	sp, r7
 800a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56a:	4770      	bx	lr
 800a56c:	20013ea4 	.word	0x20013ea4
 800a570:	20013ec0 	.word	0x20013ec0

0800a574 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a580:	2300      	movs	r3, #0
 800a582:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d069      	beq.n	800a65e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a58e:	4b36      	ldr	r3, [pc, #216]	; (800a668 <xTaskPriorityInherit+0xf4>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a594:	429a      	cmp	r2, r3
 800a596:	d259      	bcs.n	800a64c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	699b      	ldr	r3, [r3, #24]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	db06      	blt.n	800a5ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5a0:	4b31      	ldr	r3, [pc, #196]	; (800a668 <xTaskPriorityInherit+0xf4>)
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5a6:	f1c3 020f 	rsb	r2, r3, #15
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a5ae:	68bb      	ldr	r3, [r7, #8]
 800a5b0:	6959      	ldr	r1, [r3, #20]
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5b6:	4613      	mov	r3, r2
 800a5b8:	009b      	lsls	r3, r3, #2
 800a5ba:	4413      	add	r3, r2
 800a5bc:	009b      	lsls	r3, r3, #2
 800a5be:	4a2b      	ldr	r2, [pc, #172]	; (800a66c <xTaskPriorityInherit+0xf8>)
 800a5c0:	4413      	add	r3, r2
 800a5c2:	4299      	cmp	r1, r3
 800a5c4:	d13a      	bne.n	800a63c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	3304      	adds	r3, #4
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f7fe fb62 	bl	8008c94 <uxListRemove>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d115      	bne.n	800a602 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5da:	4924      	ldr	r1, [pc, #144]	; (800a66c <xTaskPriorityInherit+0xf8>)
 800a5dc:	4613      	mov	r3, r2
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	4413      	add	r3, r2
 800a5e2:	009b      	lsls	r3, r3, #2
 800a5e4:	440b      	add	r3, r1
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d10a      	bne.n	800a602 <xTaskPriorityInherit+0x8e>
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5f0:	2201      	movs	r2, #1
 800a5f2:	fa02 f303 	lsl.w	r3, r2, r3
 800a5f6:	43da      	mvns	r2, r3
 800a5f8:	4b1d      	ldr	r3, [pc, #116]	; (800a670 <xTaskPriorityInherit+0xfc>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4013      	ands	r3, r2
 800a5fe:	4a1c      	ldr	r2, [pc, #112]	; (800a670 <xTaskPriorityInherit+0xfc>)
 800a600:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a602:	4b19      	ldr	r3, [pc, #100]	; (800a668 <xTaskPriorityInherit+0xf4>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a610:	2201      	movs	r2, #1
 800a612:	409a      	lsls	r2, r3
 800a614:	4b16      	ldr	r3, [pc, #88]	; (800a670 <xTaskPriorityInherit+0xfc>)
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4313      	orrs	r3, r2
 800a61a:	4a15      	ldr	r2, [pc, #84]	; (800a670 <xTaskPriorityInherit+0xfc>)
 800a61c:	6013      	str	r3, [r2, #0]
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a622:	4613      	mov	r3, r2
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	4413      	add	r3, r2
 800a628:	009b      	lsls	r3, r3, #2
 800a62a:	4a10      	ldr	r2, [pc, #64]	; (800a66c <xTaskPriorityInherit+0xf8>)
 800a62c:	441a      	add	r2, r3
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	3304      	adds	r3, #4
 800a632:	4619      	mov	r1, r3
 800a634:	4610      	mov	r0, r2
 800a636:	f7fe fad0 	bl	8008bda <vListInsertEnd>
 800a63a:	e004      	b.n	800a646 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a63c:	4b0a      	ldr	r3, [pc, #40]	; (800a668 <xTaskPriorityInherit+0xf4>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a646:	2301      	movs	r3, #1
 800a648:	60fb      	str	r3, [r7, #12]
 800a64a:	e008      	b.n	800a65e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a650:	4b05      	ldr	r3, [pc, #20]	; (800a668 <xTaskPriorityInherit+0xf4>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a656:	429a      	cmp	r2, r3
 800a658:	d201      	bcs.n	800a65e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a65a:	2301      	movs	r3, #1
 800a65c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a65e:	68fb      	ldr	r3, [r7, #12]
	}
 800a660:	4618      	mov	r0, r3
 800a662:	3710      	adds	r7, #16
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}
 800a668:	20013cf8 	.word	0x20013cf8
 800a66c:	20013cfc 	.word	0x20013cfc
 800a670:	20013ea0 	.word	0x20013ea0

0800a674 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a674:	b580      	push	{r7, lr}
 800a676:	b086      	sub	sp, #24
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a680:	2300      	movs	r3, #0
 800a682:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d06c      	beq.n	800a764 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a68a:	4b39      	ldr	r3, [pc, #228]	; (800a770 <xTaskPriorityDisinherit+0xfc>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	693a      	ldr	r2, [r7, #16]
 800a690:	429a      	cmp	r2, r3
 800a692:	d009      	beq.n	800a6a8 <xTaskPriorityDisinherit+0x34>
 800a694:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a698:	f383 8811 	msr	BASEPRI, r3
 800a69c:	f3bf 8f6f 	isb	sy
 800a6a0:	f3bf 8f4f 	dsb	sy
 800a6a4:	60fb      	str	r3, [r7, #12]
 800a6a6:	e7fe      	b.n	800a6a6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d109      	bne.n	800a6c4 <xTaskPriorityDisinherit+0x50>
 800a6b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b4:	f383 8811 	msr	BASEPRI, r3
 800a6b8:	f3bf 8f6f 	isb	sy
 800a6bc:	f3bf 8f4f 	dsb	sy
 800a6c0:	60bb      	str	r3, [r7, #8]
 800a6c2:	e7fe      	b.n	800a6c2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6c8:	1e5a      	subs	r2, r3, #1
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6d2:	693b      	ldr	r3, [r7, #16]
 800a6d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6d6:	429a      	cmp	r2, r3
 800a6d8:	d044      	beq.n	800a764 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d140      	bne.n	800a764 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe fad4 	bl	8008c94 <uxListRemove>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d115      	bne.n	800a71e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a6f2:	693b      	ldr	r3, [r7, #16]
 800a6f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6f6:	491f      	ldr	r1, [pc, #124]	; (800a774 <xTaskPriorityDisinherit+0x100>)
 800a6f8:	4613      	mov	r3, r2
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	4413      	add	r3, r2
 800a6fe:	009b      	lsls	r3, r3, #2
 800a700:	440b      	add	r3, r1
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d10a      	bne.n	800a71e <xTaskPriorityDisinherit+0xaa>
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a70c:	2201      	movs	r2, #1
 800a70e:	fa02 f303 	lsl.w	r3, r2, r3
 800a712:	43da      	mvns	r2, r3
 800a714:	4b18      	ldr	r3, [pc, #96]	; (800a778 <xTaskPriorityDisinherit+0x104>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4013      	ands	r3, r2
 800a71a:	4a17      	ldr	r2, [pc, #92]	; (800a778 <xTaskPriorityDisinherit+0x104>)
 800a71c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a72a:	f1c3 020f 	rsb	r2, r3, #15
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a736:	2201      	movs	r2, #1
 800a738:	409a      	lsls	r2, r3
 800a73a:	4b0f      	ldr	r3, [pc, #60]	; (800a778 <xTaskPriorityDisinherit+0x104>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4313      	orrs	r3, r2
 800a740:	4a0d      	ldr	r2, [pc, #52]	; (800a778 <xTaskPriorityDisinherit+0x104>)
 800a742:	6013      	str	r3, [r2, #0]
 800a744:	693b      	ldr	r3, [r7, #16]
 800a746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a748:	4613      	mov	r3, r2
 800a74a:	009b      	lsls	r3, r3, #2
 800a74c:	4413      	add	r3, r2
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	4a08      	ldr	r2, [pc, #32]	; (800a774 <xTaskPriorityDisinherit+0x100>)
 800a752:	441a      	add	r2, r3
 800a754:	693b      	ldr	r3, [r7, #16]
 800a756:	3304      	adds	r3, #4
 800a758:	4619      	mov	r1, r3
 800a75a:	4610      	mov	r0, r2
 800a75c:	f7fe fa3d 	bl	8008bda <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a760:	2301      	movs	r3, #1
 800a762:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a764:	697b      	ldr	r3, [r7, #20]
	}
 800a766:	4618      	mov	r0, r3
 800a768:	3718      	adds	r7, #24
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}
 800a76e:	bf00      	nop
 800a770:	20013cf8 	.word	0x20013cf8
 800a774:	20013cfc 	.word	0x20013cfc
 800a778:	20013ea0 	.word	0x20013ea0

0800a77c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b088      	sub	sp, #32
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a78a:	2301      	movs	r3, #1
 800a78c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2b00      	cmp	r3, #0
 800a792:	f000 8081 	beq.w	800a898 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a796:	69bb      	ldr	r3, [r7, #24]
 800a798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d109      	bne.n	800a7b2 <vTaskPriorityDisinheritAfterTimeout+0x36>
 800a79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7a2:	f383 8811 	msr	BASEPRI, r3
 800a7a6:	f3bf 8f6f 	isb	sy
 800a7aa:	f3bf 8f4f 	dsb	sy
 800a7ae:	60fb      	str	r3, [r7, #12]
 800a7b0:	e7fe      	b.n	800a7b0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a7b2:	69bb      	ldr	r3, [r7, #24]
 800a7b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7b6:	683a      	ldr	r2, [r7, #0]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d902      	bls.n	800a7c2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	61fb      	str	r3, [r7, #28]
 800a7c0:	e002      	b.n	800a7c8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a7c2:	69bb      	ldr	r3, [r7, #24]
 800a7c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7c6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a7c8:	69bb      	ldr	r3, [r7, #24]
 800a7ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7cc:	69fa      	ldr	r2, [r7, #28]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d062      	beq.n	800a898 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a7d2:	69bb      	ldr	r3, [r7, #24]
 800a7d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7d6:	697a      	ldr	r2, [r7, #20]
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d15d      	bne.n	800a898 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a7dc:	4b30      	ldr	r3, [pc, #192]	; (800a8a0 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	69ba      	ldr	r2, [r7, #24]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d109      	bne.n	800a7fa <vTaskPriorityDisinheritAfterTimeout+0x7e>
 800a7e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ea:	f383 8811 	msr	BASEPRI, r3
 800a7ee:	f3bf 8f6f 	isb	sy
 800a7f2:	f3bf 8f4f 	dsb	sy
 800a7f6:	60bb      	str	r3, [r7, #8]
 800a7f8:	e7fe      	b.n	800a7f8 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a7fa:	69bb      	ldr	r3, [r7, #24]
 800a7fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7fe:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a800:	69bb      	ldr	r3, [r7, #24]
 800a802:	69fa      	ldr	r2, [r7, #28]
 800a804:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	699b      	ldr	r3, [r3, #24]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	db04      	blt.n	800a818 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a80e:	69fb      	ldr	r3, [r7, #28]
 800a810:	f1c3 020f 	rsb	r2, r3, #15
 800a814:	69bb      	ldr	r3, [r7, #24]
 800a816:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a818:	69bb      	ldr	r3, [r7, #24]
 800a81a:	6959      	ldr	r1, [r3, #20]
 800a81c:	693a      	ldr	r2, [r7, #16]
 800a81e:	4613      	mov	r3, r2
 800a820:	009b      	lsls	r3, r3, #2
 800a822:	4413      	add	r3, r2
 800a824:	009b      	lsls	r3, r3, #2
 800a826:	4a1f      	ldr	r2, [pc, #124]	; (800a8a4 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800a828:	4413      	add	r3, r2
 800a82a:	4299      	cmp	r1, r3
 800a82c:	d134      	bne.n	800a898 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	3304      	adds	r3, #4
 800a832:	4618      	mov	r0, r3
 800a834:	f7fe fa2e 	bl	8008c94 <uxListRemove>
 800a838:	4603      	mov	r3, r0
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d115      	bne.n	800a86a <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a83e:	69bb      	ldr	r3, [r7, #24]
 800a840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a842:	4918      	ldr	r1, [pc, #96]	; (800a8a4 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800a844:	4613      	mov	r3, r2
 800a846:	009b      	lsls	r3, r3, #2
 800a848:	4413      	add	r3, r2
 800a84a:	009b      	lsls	r3, r3, #2
 800a84c:	440b      	add	r3, r1
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d10a      	bne.n	800a86a <vTaskPriorityDisinheritAfterTimeout+0xee>
 800a854:	69bb      	ldr	r3, [r7, #24]
 800a856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a858:	2201      	movs	r2, #1
 800a85a:	fa02 f303 	lsl.w	r3, r2, r3
 800a85e:	43da      	mvns	r2, r3
 800a860:	4b11      	ldr	r3, [pc, #68]	; (800a8a8 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	4013      	ands	r3, r2
 800a866:	4a10      	ldr	r2, [pc, #64]	; (800a8a8 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a868:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a86a:	69bb      	ldr	r3, [r7, #24]
 800a86c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a86e:	2201      	movs	r2, #1
 800a870:	409a      	lsls	r2, r3
 800a872:	4b0d      	ldr	r3, [pc, #52]	; (800a8a8 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	4313      	orrs	r3, r2
 800a878:	4a0b      	ldr	r2, [pc, #44]	; (800a8a8 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800a87a:	6013      	str	r3, [r2, #0]
 800a87c:	69bb      	ldr	r3, [r7, #24]
 800a87e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a880:	4613      	mov	r3, r2
 800a882:	009b      	lsls	r3, r3, #2
 800a884:	4413      	add	r3, r2
 800a886:	009b      	lsls	r3, r3, #2
 800a888:	4a06      	ldr	r2, [pc, #24]	; (800a8a4 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 800a88a:	441a      	add	r2, r3
 800a88c:	69bb      	ldr	r3, [r7, #24]
 800a88e:	3304      	adds	r3, #4
 800a890:	4619      	mov	r1, r3
 800a892:	4610      	mov	r0, r2
 800a894:	f7fe f9a1 	bl	8008bda <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a898:	bf00      	nop
 800a89a:	3720      	adds	r7, #32
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	20013cf8 	.word	0x20013cf8
 800a8a4:	20013cfc 	.word	0x20013cfc
 800a8a8:	20013ea0 	.word	0x20013ea0

0800a8ac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a8ac:	b480      	push	{r7}
 800a8ae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a8b0:	4b07      	ldr	r3, [pc, #28]	; (800a8d0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d004      	beq.n	800a8c2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a8b8:	4b05      	ldr	r3, [pc, #20]	; (800a8d0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a8be:	3201      	adds	r2, #1
 800a8c0:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
 800a8c2:	4b03      	ldr	r3, [pc, #12]	; (800a8d0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
	}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr
 800a8d0:	20013cf8 	.word	0x20013cf8

0800a8d4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b084      	sub	sp, #16
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
 800a8dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a8de:	4b29      	ldr	r3, [pc, #164]	; (800a984 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8e4:	4b28      	ldr	r3, [pc, #160]	; (800a988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	3304      	adds	r3, #4
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7fe f9d2 	bl	8008c94 <uxListRemove>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d10b      	bne.n	800a90e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a8f6:	4b24      	ldr	r3, [pc, #144]	; (800a988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a902:	43da      	mvns	r2, r3
 800a904:	4b21      	ldr	r3, [pc, #132]	; (800a98c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	4013      	ands	r3, r2
 800a90a:	4a20      	ldr	r2, [pc, #128]	; (800a98c <prvAddCurrentTaskToDelayedList+0xb8>)
 800a90c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a914:	d10a      	bne.n	800a92c <prvAddCurrentTaskToDelayedList+0x58>
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d007      	beq.n	800a92c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a91c:	4b1a      	ldr	r3, [pc, #104]	; (800a988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	3304      	adds	r3, #4
 800a922:	4619      	mov	r1, r3
 800a924:	481a      	ldr	r0, [pc, #104]	; (800a990 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a926:	f7fe f958 	bl	8008bda <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a92a:	e026      	b.n	800a97a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a92c:	68fa      	ldr	r2, [r7, #12]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	4413      	add	r3, r2
 800a932:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a934:	4b14      	ldr	r3, [pc, #80]	; (800a988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	68ba      	ldr	r2, [r7, #8]
 800a93a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a93c:	68ba      	ldr	r2, [r7, #8]
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	429a      	cmp	r2, r3
 800a942:	d209      	bcs.n	800a958 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a944:	4b13      	ldr	r3, [pc, #76]	; (800a994 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a946:	681a      	ldr	r2, [r3, #0]
 800a948:	4b0f      	ldr	r3, [pc, #60]	; (800a988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	3304      	adds	r3, #4
 800a94e:	4619      	mov	r1, r3
 800a950:	4610      	mov	r0, r2
 800a952:	f7fe f966 	bl	8008c22 <vListInsert>
}
 800a956:	e010      	b.n	800a97a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a958:	4b0f      	ldr	r3, [pc, #60]	; (800a998 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a95a:	681a      	ldr	r2, [r3, #0]
 800a95c:	4b0a      	ldr	r3, [pc, #40]	; (800a988 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	3304      	adds	r3, #4
 800a962:	4619      	mov	r1, r3
 800a964:	4610      	mov	r0, r2
 800a966:	f7fe f95c 	bl	8008c22 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a96a:	4b0c      	ldr	r3, [pc, #48]	; (800a99c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	68ba      	ldr	r2, [r7, #8]
 800a970:	429a      	cmp	r2, r3
 800a972:	d202      	bcs.n	800a97a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a974:	4a09      	ldr	r2, [pc, #36]	; (800a99c <prvAddCurrentTaskToDelayedList+0xc8>)
 800a976:	68bb      	ldr	r3, [r7, #8]
 800a978:	6013      	str	r3, [r2, #0]
}
 800a97a:	bf00      	nop
 800a97c:	3710      	adds	r7, #16
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop
 800a984:	20013e9c 	.word	0x20013e9c
 800a988:	20013cf8 	.word	0x20013cf8
 800a98c:	20013ea0 	.word	0x20013ea0
 800a990:	20013e84 	.word	0x20013e84
 800a994:	20013e54 	.word	0x20013e54
 800a998:	20013e50 	.word	0x20013e50
 800a99c:	20013eb8 	.word	0x20013eb8

0800a9a0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b084      	sub	sp, #16
 800a9a4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800a9aa:	f000 fad1 	bl	800af50 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800a9ae:	4b11      	ldr	r3, [pc, #68]	; (800a9f4 <xTimerCreateTimerTask+0x54>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d00b      	beq.n	800a9ce <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800a9b6:	4b10      	ldr	r3, [pc, #64]	; (800a9f8 <xTimerCreateTimerTask+0x58>)
 800a9b8:	9301      	str	r3, [sp, #4]
 800a9ba:	2302      	movs	r3, #2
 800a9bc:	9300      	str	r3, [sp, #0]
 800a9be:	2300      	movs	r3, #0
 800a9c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a9c4:	490d      	ldr	r1, [pc, #52]	; (800a9fc <xTimerCreateTimerTask+0x5c>)
 800a9c6:	480e      	ldr	r0, [pc, #56]	; (800aa00 <xTimerCreateTimerTask+0x60>)
 800a9c8:	f7ff f846 	bl	8009a58 <xTaskCreate>
 800a9cc:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d109      	bne.n	800a9e8 <xTimerCreateTimerTask+0x48>
 800a9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d8:	f383 8811 	msr	BASEPRI, r3
 800a9dc:	f3bf 8f6f 	isb	sy
 800a9e0:	f3bf 8f4f 	dsb	sy
 800a9e4:	603b      	str	r3, [r7, #0]
 800a9e6:	e7fe      	b.n	800a9e6 <xTimerCreateTimerTask+0x46>
        return xReturn;
 800a9e8:	687b      	ldr	r3, [r7, #4]
    }
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3708      	adds	r7, #8
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
 800a9f2:	bf00      	nop
 800a9f4:	20013ef4 	.word	0x20013ef4
 800a9f8:	20013ef8 	.word	0x20013ef8
 800a9fc:	0800c710 	.word	0x0800c710
 800aa00:	0800ab35 	.word	0x0800ab35

0800aa04 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b08a      	sub	sp, #40	; 0x28
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	60f8      	str	r0, [r7, #12]
 800aa0c:	60b9      	str	r1, [r7, #8]
 800aa0e:	607a      	str	r2, [r7, #4]
 800aa10:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800aa12:	2300      	movs	r3, #0
 800aa14:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d109      	bne.n	800aa30 <xTimerGenericCommand+0x2c>
 800aa1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa20:	f383 8811 	msr	BASEPRI, r3
 800aa24:	f3bf 8f6f 	isb	sy
 800aa28:	f3bf 8f4f 	dsb	sy
 800aa2c:	623b      	str	r3, [r7, #32]
 800aa2e:	e7fe      	b.n	800aa2e <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800aa30:	4b19      	ldr	r3, [pc, #100]	; (800aa98 <xTimerGenericCommand+0x94>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d02a      	beq.n	800aa8e <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800aa38:	68bb      	ldr	r3, [r7, #8]
 800aa3a:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	2b05      	cmp	r3, #5
 800aa48:	dc18      	bgt.n	800aa7c <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aa4a:	f7ff fd75 	bl	800a538 <xTaskGetSchedulerState>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b02      	cmp	r3, #2
 800aa52:	d109      	bne.n	800aa68 <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aa54:	4b10      	ldr	r3, [pc, #64]	; (800aa98 <xTimerGenericCommand+0x94>)
 800aa56:	6818      	ldr	r0, [r3, #0]
 800aa58:	f107 0114 	add.w	r1, r7, #20
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa60:	f7fe fa5c 	bl	8008f1c <xQueueGenericSend>
 800aa64:	6278      	str	r0, [r7, #36]	; 0x24
 800aa66:	e012      	b.n	800aa8e <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aa68:	4b0b      	ldr	r3, [pc, #44]	; (800aa98 <xTimerGenericCommand+0x94>)
 800aa6a:	6818      	ldr	r0, [r3, #0]
 800aa6c:	f107 0114 	add.w	r1, r7, #20
 800aa70:	2300      	movs	r3, #0
 800aa72:	2200      	movs	r2, #0
 800aa74:	f7fe fa52 	bl	8008f1c <xQueueGenericSend>
 800aa78:	6278      	str	r0, [r7, #36]	; 0x24
 800aa7a:	e008      	b.n	800aa8e <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aa7c:	4b06      	ldr	r3, [pc, #24]	; (800aa98 <xTimerGenericCommand+0x94>)
 800aa7e:	6818      	ldr	r0, [r3, #0]
 800aa80:	f107 0114 	add.w	r1, r7, #20
 800aa84:	2300      	movs	r3, #0
 800aa86:	683a      	ldr	r2, [r7, #0]
 800aa88:	f7fe fb42 	bl	8009110 <xQueueGenericSendFromISR>
 800aa8c:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800aa8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800aa90:	4618      	mov	r0, r3
 800aa92:	3728      	adds	r7, #40	; 0x28
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	20013ef4 	.word	0x20013ef4

0800aa9c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b088      	sub	sp, #32
 800aaa0:	af02      	add	r7, sp, #8
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaa6:	4b22      	ldr	r3, [pc, #136]	; (800ab30 <prvProcessExpiredTimer+0x94>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	68db      	ldr	r3, [r3, #12]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	3304      	adds	r3, #4
 800aab4:	4618      	mov	r0, r3
 800aab6:	f7fe f8ed 	bl	8008c94 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aac0:	f003 0304 	and.w	r3, r3, #4
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d021      	beq.n	800ab0c <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aac8:	697b      	ldr	r3, [r7, #20]
 800aaca:	699a      	ldr	r2, [r3, #24]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	18d1      	adds	r1, r2, r3
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	683a      	ldr	r2, [r7, #0]
 800aad4:	6978      	ldr	r0, [r7, #20]
 800aad6:	f000 f8d1 	bl	800ac7c <prvInsertTimerInActiveList>
 800aada:	4603      	mov	r3, r0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d01e      	beq.n	800ab1e <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aae0:	2300      	movs	r3, #0
 800aae2:	9300      	str	r3, [sp, #0]
 800aae4:	2300      	movs	r3, #0
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	2100      	movs	r1, #0
 800aaea:	6978      	ldr	r0, [r7, #20]
 800aaec:	f7ff ff8a 	bl	800aa04 <xTimerGenericCommand>
 800aaf0:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d112      	bne.n	800ab1e <prvProcessExpiredTimer+0x82>
 800aaf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aafc:	f383 8811 	msr	BASEPRI, r3
 800ab00:	f3bf 8f6f 	isb	sy
 800ab04:	f3bf 8f4f 	dsb	sy
 800ab08:	60fb      	str	r3, [r7, #12]
 800ab0a:	e7fe      	b.n	800ab0a <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ab12:	f023 0301 	bic.w	r3, r3, #1
 800ab16:	b2da      	uxtb	r2, r3
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	6a1b      	ldr	r3, [r3, #32]
 800ab22:	6978      	ldr	r0, [r7, #20]
 800ab24:	4798      	blx	r3
    }
 800ab26:	bf00      	nop
 800ab28:	3718      	adds	r7, #24
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	20013eec 	.word	0x20013eec

0800ab34 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b084      	sub	sp, #16
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ab3c:	f107 0308 	add.w	r3, r7, #8
 800ab40:	4618      	mov	r0, r3
 800ab42:	f000 f857 	bl	800abf4 <prvGetNextExpireTime>
 800ab46:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	4619      	mov	r1, r3
 800ab4c:	68f8      	ldr	r0, [r7, #12]
 800ab4e:	f000 f803 	bl	800ab58 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800ab52:	f000 f8d5 	bl	800ad00 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ab56:	e7f1      	b.n	800ab3c <prvTimerTask+0x8>

0800ab58 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
 800ab60:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800ab62:	f7ff f937 	bl	8009dd4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ab66:	f107 0308 	add.w	r3, r7, #8
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f000 f866 	bl	800ac3c <prvSampleTimeNow>
 800ab70:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d130      	bne.n	800abda <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d10a      	bne.n	800ab94 <prvProcessTimerOrBlockTask+0x3c>
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d806      	bhi.n	800ab94 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800ab86:	f7ff f933 	bl	8009df0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ab8a:	68f9      	ldr	r1, [r7, #12]
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f7ff ff85 	bl	800aa9c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800ab92:	e024      	b.n	800abde <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d008      	beq.n	800abac <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ab9a:	4b13      	ldr	r3, [pc, #76]	; (800abe8 <prvProcessTimerOrBlockTask+0x90>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d101      	bne.n	800aba8 <prvProcessTimerOrBlockTask+0x50>
 800aba4:	2301      	movs	r3, #1
 800aba6:	e000      	b.n	800abaa <prvProcessTimerOrBlockTask+0x52>
 800aba8:	2300      	movs	r3, #0
 800abaa:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800abac:	4b0f      	ldr	r3, [pc, #60]	; (800abec <prvProcessTimerOrBlockTask+0x94>)
 800abae:	6818      	ldr	r0, [r3, #0]
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	1ad3      	subs	r3, r2, r3
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	4619      	mov	r1, r3
 800abba:	f7fe ff19 	bl	80099f0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800abbe:	f7ff f917 	bl	8009df0 <xTaskResumeAll>
 800abc2:	4603      	mov	r3, r0
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d10a      	bne.n	800abde <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800abc8:	4b09      	ldr	r3, [pc, #36]	; (800abf0 <prvProcessTimerOrBlockTask+0x98>)
 800abca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abce:	601a      	str	r2, [r3, #0]
 800abd0:	f3bf 8f4f 	dsb	sy
 800abd4:	f3bf 8f6f 	isb	sy
    }
 800abd8:	e001      	b.n	800abde <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800abda:	f7ff f909 	bl	8009df0 <xTaskResumeAll>
    }
 800abde:	bf00      	nop
 800abe0:	3710      	adds	r7, #16
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}
 800abe6:	bf00      	nop
 800abe8:	20013ef0 	.word	0x20013ef0
 800abec:	20013ef4 	.word	0x20013ef4
 800abf0:	e000ed04 	.word	0xe000ed04

0800abf4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800abf4:	b480      	push	{r7}
 800abf6:	b085      	sub	sp, #20
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800abfc:	4b0e      	ldr	r3, [pc, #56]	; (800ac38 <prvGetNextExpireTime+0x44>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d101      	bne.n	800ac0a <prvGetNextExpireTime+0x16>
 800ac06:	2201      	movs	r2, #1
 800ac08:	e000      	b.n	800ac0c <prvGetNextExpireTime+0x18>
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d105      	bne.n	800ac24 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ac18:	4b07      	ldr	r3, [pc, #28]	; (800ac38 <prvGetNextExpireTime+0x44>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	68db      	ldr	r3, [r3, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	60fb      	str	r3, [r7, #12]
 800ac22:	e001      	b.n	800ac28 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800ac24:	2300      	movs	r3, #0
 800ac26:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800ac28:	68fb      	ldr	r3, [r7, #12]
    }
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3714      	adds	r7, #20
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr
 800ac36:	bf00      	nop
 800ac38:	20013eec 	.word	0x20013eec

0800ac3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b084      	sub	sp, #16
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800ac44:	f7ff f970 	bl	8009f28 <xTaskGetTickCount>
 800ac48:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800ac4a:	4b0b      	ldr	r3, [pc, #44]	; (800ac78 <prvSampleTimeNow+0x3c>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	68fa      	ldr	r2, [r7, #12]
 800ac50:	429a      	cmp	r2, r3
 800ac52:	d205      	bcs.n	800ac60 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800ac54:	f000 f918 	bl	800ae88 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	601a      	str	r2, [r3, #0]
 800ac5e:	e002      	b.n	800ac66 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2200      	movs	r2, #0
 800ac64:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800ac66:	4a04      	ldr	r2, [pc, #16]	; (800ac78 <prvSampleTimeNow+0x3c>)
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
    }
 800ac6e:	4618      	mov	r0, r3
 800ac70:	3710      	adds	r7, #16
 800ac72:	46bd      	mov	sp, r7
 800ac74:	bd80      	pop	{r7, pc}
 800ac76:	bf00      	nop
 800ac78:	20013efc 	.word	0x20013efc

0800ac7c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b086      	sub	sp, #24
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	60f8      	str	r0, [r7, #12]
 800ac84:	60b9      	str	r1, [r7, #8]
 800ac86:	607a      	str	r2, [r7, #4]
 800ac88:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	68ba      	ldr	r2, [r7, #8]
 800ac92:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	68fa      	ldr	r2, [r7, #12]
 800ac98:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800ac9a:	68ba      	ldr	r2, [r7, #8]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	d812      	bhi.n	800acc8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aca2:	687a      	ldr	r2, [r7, #4]
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	1ad2      	subs	r2, r2, r3
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	699b      	ldr	r3, [r3, #24]
 800acac:	429a      	cmp	r2, r3
 800acae:	d302      	bcc.n	800acb6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800acb0:	2301      	movs	r3, #1
 800acb2:	617b      	str	r3, [r7, #20]
 800acb4:	e01b      	b.n	800acee <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800acb6:	4b10      	ldr	r3, [pc, #64]	; (800acf8 <prvInsertTimerInActiveList+0x7c>)
 800acb8:	681a      	ldr	r2, [r3, #0]
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	3304      	adds	r3, #4
 800acbe:	4619      	mov	r1, r3
 800acc0:	4610      	mov	r0, r2
 800acc2:	f7fd ffae 	bl	8008c22 <vListInsert>
 800acc6:	e012      	b.n	800acee <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	429a      	cmp	r2, r3
 800acce:	d206      	bcs.n	800acde <prvInsertTimerInActiveList+0x62>
 800acd0:	68ba      	ldr	r2, [r7, #8]
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d302      	bcc.n	800acde <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800acd8:	2301      	movs	r3, #1
 800acda:	617b      	str	r3, [r7, #20]
 800acdc:	e007      	b.n	800acee <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800acde:	4b07      	ldr	r3, [pc, #28]	; (800acfc <prvInsertTimerInActiveList+0x80>)
 800ace0:	681a      	ldr	r2, [r3, #0]
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	3304      	adds	r3, #4
 800ace6:	4619      	mov	r1, r3
 800ace8:	4610      	mov	r0, r2
 800acea:	f7fd ff9a 	bl	8008c22 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800acee:	697b      	ldr	r3, [r7, #20]
    }
 800acf0:	4618      	mov	r0, r3
 800acf2:	3718      	adds	r7, #24
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}
 800acf8:	20013ef0 	.word	0x20013ef0
 800acfc:	20013eec 	.word	0x20013eec

0800ad00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b08c      	sub	sp, #48	; 0x30
 800ad04:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad06:	e0ac      	b.n	800ae62 <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ad08:	68bb      	ldr	r3, [r7, #8]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	f2c0 80a8 	blt.w	800ae60 <prvProcessReceivedCommands+0x160>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ad14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad16:	695b      	ldr	r3, [r3, #20]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d004      	beq.n	800ad26 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad1e:	3304      	adds	r3, #4
 800ad20:	4618      	mov	r0, r3
 800ad22:	f7fd ffb7 	bl	8008c94 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ad26:	1d3b      	adds	r3, r7, #4
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f7ff ff87 	bl	800ac3c <prvSampleTimeNow>
 800ad2e:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	2b09      	cmp	r3, #9
 800ad34:	f200 8095 	bhi.w	800ae62 <prvProcessReceivedCommands+0x162>
 800ad38:	a201      	add	r2, pc, #4	; (adr r2, 800ad40 <prvProcessReceivedCommands+0x40>)
 800ad3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad3e:	bf00      	nop
 800ad40:	0800ad69 	.word	0x0800ad69
 800ad44:	0800ad69 	.word	0x0800ad69
 800ad48:	0800ad69 	.word	0x0800ad69
 800ad4c:	0800addb 	.word	0x0800addb
 800ad50:	0800adef 	.word	0x0800adef
 800ad54:	0800ae37 	.word	0x0800ae37
 800ad58:	0800ad69 	.word	0x0800ad69
 800ad5c:	0800ad69 	.word	0x0800ad69
 800ad60:	0800addb 	.word	0x0800addb
 800ad64:	0800adef 	.word	0x0800adef
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad6e:	f043 0301 	orr.w	r3, r3, #1
 800ad72:	b2da      	uxtb	r2, r3
 800ad74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ad7a:	68fa      	ldr	r2, [r7, #12]
 800ad7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad7e:	699b      	ldr	r3, [r3, #24]
 800ad80:	18d1      	adds	r1, r2, r3
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	6a3a      	ldr	r2, [r7, #32]
 800ad86:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad88:	f7ff ff78 	bl	800ac7c <prvInsertTimerInActiveList>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d067      	beq.n	800ae62 <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad94:	6a1b      	ldr	r3, [r3, #32]
 800ad96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad98:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ada0:	f003 0304 	and.w	r3, r3, #4
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d05c      	beq.n	800ae62 <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ada8:	68fa      	ldr	r2, [r7, #12]
 800adaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adac:	699b      	ldr	r3, [r3, #24]
 800adae:	441a      	add	r2, r3
 800adb0:	2300      	movs	r3, #0
 800adb2:	9300      	str	r3, [sp, #0]
 800adb4:	2300      	movs	r3, #0
 800adb6:	2100      	movs	r1, #0
 800adb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800adba:	f7ff fe23 	bl	800aa04 <xTimerGenericCommand>
 800adbe:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800adc0:	69fb      	ldr	r3, [r7, #28]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d14d      	bne.n	800ae62 <prvProcessReceivedCommands+0x162>
 800adc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adca:	f383 8811 	msr	BASEPRI, r3
 800adce:	f3bf 8f6f 	isb	sy
 800add2:	f3bf 8f4f 	dsb	sy
 800add6:	61bb      	str	r3, [r7, #24]
 800add8:	e7fe      	b.n	800add8 <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800adda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800addc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ade0:	f023 0301 	bic.w	r3, r3, #1
 800ade4:	b2da      	uxtb	r2, r3
 800ade6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800adec:	e039      	b.n	800ae62 <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800adee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800adf4:	f043 0301 	orr.w	r3, r3, #1
 800adf8:	b2da      	uxtb	r2, r3
 800adfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adfc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ae00:	68fa      	ldr	r2, [r7, #12]
 800ae02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae04:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ae06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae08:	699b      	ldr	r3, [r3, #24]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d109      	bne.n	800ae22 <prvProcessReceivedCommands+0x122>
 800ae0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae12:	f383 8811 	msr	BASEPRI, r3
 800ae16:	f3bf 8f6f 	isb	sy
 800ae1a:	f3bf 8f4f 	dsb	sy
 800ae1e:	617b      	str	r3, [r7, #20]
 800ae20:	e7fe      	b.n	800ae20 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ae22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae24:	699a      	ldr	r2, [r3, #24]
 800ae26:	6a3b      	ldr	r3, [r7, #32]
 800ae28:	18d1      	adds	r1, r2, r3
 800ae2a:	6a3b      	ldr	r3, [r7, #32]
 800ae2c:	6a3a      	ldr	r2, [r7, #32]
 800ae2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ae30:	f7ff ff24 	bl	800ac7c <prvInsertTimerInActiveList>
                        break;
 800ae34:	e015      	b.n	800ae62 <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ae36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae3c:	f003 0302 	and.w	r3, r3, #2
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d103      	bne.n	800ae4c <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 800ae44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ae46:	f7fd fd87 	bl	8008958 <vPortFree>
 800ae4a:	e00a      	b.n	800ae62 <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae52:	f023 0301 	bic.w	r3, r3, #1
 800ae56:	b2da      	uxtb	r2, r3
 800ae58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800ae5e:	e000      	b.n	800ae62 <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800ae60:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ae62:	4b08      	ldr	r3, [pc, #32]	; (800ae84 <prvProcessReceivedCommands+0x184>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	f107 0108 	add.w	r1, r7, #8
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7fe fa8b 	bl	8009388 <xQueueReceive>
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	f47f af47 	bne.w	800ad08 <prvProcessReceivedCommands+0x8>
        }
    }
 800ae7a:	bf00      	nop
 800ae7c:	3728      	adds	r7, #40	; 0x28
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	20013ef4 	.word	0x20013ef4

0800ae88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b088      	sub	sp, #32
 800ae8c:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae8e:	e047      	b.n	800af20 <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae90:	4b2d      	ldr	r3, [pc, #180]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae9a:	4b2b      	ldr	r3, [pc, #172]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	68db      	ldr	r3, [r3, #12]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	3304      	adds	r3, #4
 800aea8:	4618      	mov	r0, r3
 800aeaa:	f7fd fef3 	bl	8008c94 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	6a1b      	ldr	r3, [r3, #32]
 800aeb2:	68f8      	ldr	r0, [r7, #12]
 800aeb4:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aebc:	f003 0304 	and.w	r3, r3, #4
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d02d      	beq.n	800af20 <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	699b      	ldr	r3, [r3, #24]
 800aec8:	693a      	ldr	r2, [r7, #16]
 800aeca:	4413      	add	r3, r2
 800aecc:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800aece:	68ba      	ldr	r2, [r7, #8]
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d90e      	bls.n	800aef4 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	68ba      	ldr	r2, [r7, #8]
 800aeda:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	68fa      	ldr	r2, [r7, #12]
 800aee0:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aee2:	4b19      	ldr	r3, [pc, #100]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800aee4:	681a      	ldr	r2, [r3, #0]
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	3304      	adds	r3, #4
 800aeea:	4619      	mov	r1, r3
 800aeec:	4610      	mov	r0, r2
 800aeee:	f7fd fe98 	bl	8008c22 <vListInsert>
 800aef2:	e015      	b.n	800af20 <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aef4:	2300      	movs	r3, #0
 800aef6:	9300      	str	r3, [sp, #0]
 800aef8:	2300      	movs	r3, #0
 800aefa:	693a      	ldr	r2, [r7, #16]
 800aefc:	2100      	movs	r1, #0
 800aefe:	68f8      	ldr	r0, [r7, #12]
 800af00:	f7ff fd80 	bl	800aa04 <xTimerGenericCommand>
 800af04:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d109      	bne.n	800af20 <prvSwitchTimerLists+0x98>
 800af0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af10:	f383 8811 	msr	BASEPRI, r3
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	f3bf 8f4f 	dsb	sy
 800af1c:	603b      	str	r3, [r7, #0]
 800af1e:	e7fe      	b.n	800af1e <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800af20:	4b09      	ldr	r3, [pc, #36]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d1b2      	bne.n	800ae90 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800af2a:	4b07      	ldr	r3, [pc, #28]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800af30:	4b06      	ldr	r3, [pc, #24]	; (800af4c <prvSwitchTimerLists+0xc4>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4a04      	ldr	r2, [pc, #16]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800af36:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800af38:	4a04      	ldr	r2, [pc, #16]	; (800af4c <prvSwitchTimerLists+0xc4>)
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	6013      	str	r3, [r2, #0]
    }
 800af3e:	bf00      	nop
 800af40:	3718      	adds	r7, #24
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}
 800af46:	bf00      	nop
 800af48:	20013eec 	.word	0x20013eec
 800af4c:	20013ef0 	.word	0x20013ef0

0800af50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800af50:	b580      	push	{r7, lr}
 800af52:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800af54:	f000 f95a 	bl	800b20c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800af58:	4b12      	ldr	r3, [pc, #72]	; (800afa4 <prvCheckForValidListAndQueue+0x54>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d11d      	bne.n	800af9c <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800af60:	4811      	ldr	r0, [pc, #68]	; (800afa8 <prvCheckForValidListAndQueue+0x58>)
 800af62:	f7fd fe0d 	bl	8008b80 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800af66:	4811      	ldr	r0, [pc, #68]	; (800afac <prvCheckForValidListAndQueue+0x5c>)
 800af68:	f7fd fe0a 	bl	8008b80 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800af6c:	4b10      	ldr	r3, [pc, #64]	; (800afb0 <prvCheckForValidListAndQueue+0x60>)
 800af6e:	4a0e      	ldr	r2, [pc, #56]	; (800afa8 <prvCheckForValidListAndQueue+0x58>)
 800af70:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800af72:	4b10      	ldr	r3, [pc, #64]	; (800afb4 <prvCheckForValidListAndQueue+0x64>)
 800af74:	4a0d      	ldr	r2, [pc, #52]	; (800afac <prvCheckForValidListAndQueue+0x5c>)
 800af76:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800af78:	2200      	movs	r2, #0
 800af7a:	210c      	movs	r1, #12
 800af7c:	200a      	movs	r0, #10
 800af7e:	f7fd ff1b 	bl	8008db8 <xQueueGenericCreate>
 800af82:	4602      	mov	r2, r0
 800af84:	4b07      	ldr	r3, [pc, #28]	; (800afa4 <prvCheckForValidListAndQueue+0x54>)
 800af86:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800af88:	4b06      	ldr	r3, [pc, #24]	; (800afa4 <prvCheckForValidListAndQueue+0x54>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d005      	beq.n	800af9c <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800af90:	4b04      	ldr	r3, [pc, #16]	; (800afa4 <prvCheckForValidListAndQueue+0x54>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4908      	ldr	r1, [pc, #32]	; (800afb8 <prvCheckForValidListAndQueue+0x68>)
 800af96:	4618      	mov	r0, r3
 800af98:	f7fe fd02 	bl	80099a0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800af9c:	f000 f964 	bl	800b268 <vPortExitCritical>
    }
 800afa0:	bf00      	nop
 800afa2:	bd80      	pop	{r7, pc}
 800afa4:	20013ef4 	.word	0x20013ef4
 800afa8:	20013ec4 	.word	0x20013ec4
 800afac:	20013ed8 	.word	0x20013ed8
 800afb0:	20013eec 	.word	0x20013eec
 800afb4:	20013ef0 	.word	0x20013ef0
 800afb8:	0800c718 	.word	0x0800c718

0800afbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800afbc:	b480      	push	{r7}
 800afbe:	b085      	sub	sp, #20
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	60f8      	str	r0, [r7, #12]
 800afc4:	60b9      	str	r1, [r7, #8]
 800afc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	3b04      	subs	r3, #4
 800afcc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800afd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	3b04      	subs	r3, #4
 800afda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	f023 0201 	bic.w	r2, r3, #1
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	3b04      	subs	r3, #4
 800afea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800afec:	4a0c      	ldr	r2, [pc, #48]	; (800b020 <pxPortInitialiseStack+0x64>)
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	3b14      	subs	r3, #20
 800aff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	3b04      	subs	r3, #4
 800b002:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	f06f 0202 	mvn.w	r2, #2
 800b00a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	3b20      	subs	r3, #32
 800b010:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b012:	68fb      	ldr	r3, [r7, #12]
}
 800b014:	4618      	mov	r0, r3
 800b016:	3714      	adds	r7, #20
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr
 800b020:	0800b025 	.word	0x0800b025

0800b024 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b024:	b480      	push	{r7}
 800b026:	b085      	sub	sp, #20
 800b028:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b02a:	2300      	movs	r3, #0
 800b02c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b02e:	4b11      	ldr	r3, [pc, #68]	; (800b074 <prvTaskExitError+0x50>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b036:	d009      	beq.n	800b04c <prvTaskExitError+0x28>
 800b038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b03c:	f383 8811 	msr	BASEPRI, r3
 800b040:	f3bf 8f6f 	isb	sy
 800b044:	f3bf 8f4f 	dsb	sy
 800b048:	60fb      	str	r3, [r7, #12]
 800b04a:	e7fe      	b.n	800b04a <prvTaskExitError+0x26>
 800b04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b050:	f383 8811 	msr	BASEPRI, r3
 800b054:	f3bf 8f6f 	isb	sy
 800b058:	f3bf 8f4f 	dsb	sy
 800b05c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b05e:	bf00      	nop
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d0fc      	beq.n	800b060 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b066:	bf00      	nop
 800b068:	3714      	adds	r7, #20
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr
 800b072:	bf00      	nop
 800b074:	20000028 	.word	0x20000028
	...

0800b080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b080:	4b07      	ldr	r3, [pc, #28]	; (800b0a0 <pxCurrentTCBConst2>)
 800b082:	6819      	ldr	r1, [r3, #0]
 800b084:	6808      	ldr	r0, [r1, #0]
 800b086:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b08a:	f380 8809 	msr	PSP, r0
 800b08e:	f3bf 8f6f 	isb	sy
 800b092:	f04f 0000 	mov.w	r0, #0
 800b096:	f380 8811 	msr	BASEPRI, r0
 800b09a:	4770      	bx	lr
 800b09c:	f3af 8000 	nop.w

0800b0a0 <pxCurrentTCBConst2>:
 800b0a0:	20013cf8 	.word	0x20013cf8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b0a4:	bf00      	nop
 800b0a6:	bf00      	nop

0800b0a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b0a8:	4808      	ldr	r0, [pc, #32]	; (800b0cc <prvPortStartFirstTask+0x24>)
 800b0aa:	6800      	ldr	r0, [r0, #0]
 800b0ac:	6800      	ldr	r0, [r0, #0]
 800b0ae:	f380 8808 	msr	MSP, r0
 800b0b2:	f04f 0000 	mov.w	r0, #0
 800b0b6:	f380 8814 	msr	CONTROL, r0
 800b0ba:	b662      	cpsie	i
 800b0bc:	b661      	cpsie	f
 800b0be:	f3bf 8f4f 	dsb	sy
 800b0c2:	f3bf 8f6f 	isb	sy
 800b0c6:	df00      	svc	0
 800b0c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b0ca:	bf00      	nop
 800b0cc:	e000ed08 	.word	0xe000ed08

0800b0d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b086      	sub	sp, #24
 800b0d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b0d6:	4b44      	ldr	r3, [pc, #272]	; (800b1e8 <xPortStartScheduler+0x118>)
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	4a44      	ldr	r2, [pc, #272]	; (800b1ec <xPortStartScheduler+0x11c>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d109      	bne.n	800b0f4 <xPortStartScheduler+0x24>
 800b0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0e4:	f383 8811 	msr	BASEPRI, r3
 800b0e8:	f3bf 8f6f 	isb	sy
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	613b      	str	r3, [r7, #16]
 800b0f2:	e7fe      	b.n	800b0f2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b0f4:	4b3c      	ldr	r3, [pc, #240]	; (800b1e8 <xPortStartScheduler+0x118>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	4a3d      	ldr	r2, [pc, #244]	; (800b1f0 <xPortStartScheduler+0x120>)
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d109      	bne.n	800b112 <xPortStartScheduler+0x42>
 800b0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b102:	f383 8811 	msr	BASEPRI, r3
 800b106:	f3bf 8f6f 	isb	sy
 800b10a:	f3bf 8f4f 	dsb	sy
 800b10e:	60fb      	str	r3, [r7, #12]
 800b110:	e7fe      	b.n	800b110 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b112:	4b38      	ldr	r3, [pc, #224]	; (800b1f4 <xPortStartScheduler+0x124>)
 800b114:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	b2db      	uxtb	r3, r3
 800b11c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	22ff      	movs	r2, #255	; 0xff
 800b122:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	781b      	ldrb	r3, [r3, #0]
 800b128:	b2db      	uxtb	r3, r3
 800b12a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b12c:	78fb      	ldrb	r3, [r7, #3]
 800b12e:	b2db      	uxtb	r3, r3
 800b130:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b134:	b2da      	uxtb	r2, r3
 800b136:	4b30      	ldr	r3, [pc, #192]	; (800b1f8 <xPortStartScheduler+0x128>)
 800b138:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b13a:	4b30      	ldr	r3, [pc, #192]	; (800b1fc <xPortStartScheduler+0x12c>)
 800b13c:	2207      	movs	r2, #7
 800b13e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b140:	e009      	b.n	800b156 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800b142:	4b2e      	ldr	r3, [pc, #184]	; (800b1fc <xPortStartScheduler+0x12c>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	3b01      	subs	r3, #1
 800b148:	4a2c      	ldr	r2, [pc, #176]	; (800b1fc <xPortStartScheduler+0x12c>)
 800b14a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b14c:	78fb      	ldrb	r3, [r7, #3]
 800b14e:	b2db      	uxtb	r3, r3
 800b150:	005b      	lsls	r3, r3, #1
 800b152:	b2db      	uxtb	r3, r3
 800b154:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b156:	78fb      	ldrb	r3, [r7, #3]
 800b158:	b2db      	uxtb	r3, r3
 800b15a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b15e:	2b80      	cmp	r3, #128	; 0x80
 800b160:	d0ef      	beq.n	800b142 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b162:	4b26      	ldr	r3, [pc, #152]	; (800b1fc <xPortStartScheduler+0x12c>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f1c3 0307 	rsb	r3, r3, #7
 800b16a:	2b04      	cmp	r3, #4
 800b16c:	d009      	beq.n	800b182 <xPortStartScheduler+0xb2>
 800b16e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b172:	f383 8811 	msr	BASEPRI, r3
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	f3bf 8f4f 	dsb	sy
 800b17e:	60bb      	str	r3, [r7, #8]
 800b180:	e7fe      	b.n	800b180 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b182:	4b1e      	ldr	r3, [pc, #120]	; (800b1fc <xPortStartScheduler+0x12c>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	021b      	lsls	r3, r3, #8
 800b188:	4a1c      	ldr	r2, [pc, #112]	; (800b1fc <xPortStartScheduler+0x12c>)
 800b18a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b18c:	4b1b      	ldr	r3, [pc, #108]	; (800b1fc <xPortStartScheduler+0x12c>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b194:	4a19      	ldr	r2, [pc, #100]	; (800b1fc <xPortStartScheduler+0x12c>)
 800b196:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	b2da      	uxtb	r2, r3
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b1a0:	4b17      	ldr	r3, [pc, #92]	; (800b200 <xPortStartScheduler+0x130>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4a16      	ldr	r2, [pc, #88]	; (800b200 <xPortStartScheduler+0x130>)
 800b1a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b1aa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b1ac:	4b14      	ldr	r3, [pc, #80]	; (800b200 <xPortStartScheduler+0x130>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4a13      	ldr	r2, [pc, #76]	; (800b200 <xPortStartScheduler+0x130>)
 800b1b2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b1b6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b1b8:	f000 f8d6 	bl	800b368 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b1bc:	4b11      	ldr	r3, [pc, #68]	; (800b204 <xPortStartScheduler+0x134>)
 800b1be:	2200      	movs	r2, #0
 800b1c0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b1c2:	f000 f8f5 	bl	800b3b0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b1c6:	4b10      	ldr	r3, [pc, #64]	; (800b208 <xPortStartScheduler+0x138>)
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	4a0f      	ldr	r2, [pc, #60]	; (800b208 <xPortStartScheduler+0x138>)
 800b1cc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b1d0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b1d2:	f7ff ff69 	bl	800b0a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b1d6:	f7fe ff6f 	bl	800a0b8 <vTaskSwitchContext>
	prvTaskExitError();
 800b1da:	f7ff ff23 	bl	800b024 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3718      	adds	r7, #24
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	e000ed00 	.word	0xe000ed00
 800b1ec:	410fc271 	.word	0x410fc271
 800b1f0:	410fc270 	.word	0x410fc270
 800b1f4:	e000e400 	.word	0xe000e400
 800b1f8:	20013f00 	.word	0x20013f00
 800b1fc:	20013f04 	.word	0x20013f04
 800b200:	e000ed20 	.word	0xe000ed20
 800b204:	20000028 	.word	0x20000028
 800b208:	e000ef34 	.word	0xe000ef34

0800b20c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
 800b212:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b216:	f383 8811 	msr	BASEPRI, r3
 800b21a:	f3bf 8f6f 	isb	sy
 800b21e:	f3bf 8f4f 	dsb	sy
 800b222:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b224:	4b0e      	ldr	r3, [pc, #56]	; (800b260 <vPortEnterCritical+0x54>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	3301      	adds	r3, #1
 800b22a:	4a0d      	ldr	r2, [pc, #52]	; (800b260 <vPortEnterCritical+0x54>)
 800b22c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b22e:	4b0c      	ldr	r3, [pc, #48]	; (800b260 <vPortEnterCritical+0x54>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	2b01      	cmp	r3, #1
 800b234:	d10e      	bne.n	800b254 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b236:	4b0b      	ldr	r3, [pc, #44]	; (800b264 <vPortEnterCritical+0x58>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	b2db      	uxtb	r3, r3
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d009      	beq.n	800b254 <vPortEnterCritical+0x48>
 800b240:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b244:	f383 8811 	msr	BASEPRI, r3
 800b248:	f3bf 8f6f 	isb	sy
 800b24c:	f3bf 8f4f 	dsb	sy
 800b250:	603b      	str	r3, [r7, #0]
 800b252:	e7fe      	b.n	800b252 <vPortEnterCritical+0x46>
	}
}
 800b254:	bf00      	nop
 800b256:	370c      	adds	r7, #12
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr
 800b260:	20000028 	.word	0x20000028
 800b264:	e000ed04 	.word	0xe000ed04

0800b268 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b268:	b480      	push	{r7}
 800b26a:	b083      	sub	sp, #12
 800b26c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b26e:	4b11      	ldr	r3, [pc, #68]	; (800b2b4 <vPortExitCritical+0x4c>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d109      	bne.n	800b28a <vPortExitCritical+0x22>
 800b276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b27a:	f383 8811 	msr	BASEPRI, r3
 800b27e:	f3bf 8f6f 	isb	sy
 800b282:	f3bf 8f4f 	dsb	sy
 800b286:	607b      	str	r3, [r7, #4]
 800b288:	e7fe      	b.n	800b288 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800b28a:	4b0a      	ldr	r3, [pc, #40]	; (800b2b4 <vPortExitCritical+0x4c>)
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	3b01      	subs	r3, #1
 800b290:	4a08      	ldr	r2, [pc, #32]	; (800b2b4 <vPortExitCritical+0x4c>)
 800b292:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b294:	4b07      	ldr	r3, [pc, #28]	; (800b2b4 <vPortExitCritical+0x4c>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d104      	bne.n	800b2a6 <vPortExitCritical+0x3e>
 800b29c:	2300      	movs	r3, #0
 800b29e:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b2a6:	bf00      	nop
 800b2a8:	370c      	adds	r7, #12
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b0:	4770      	bx	lr
 800b2b2:	bf00      	nop
 800b2b4:	20000028 	.word	0x20000028
	...

0800b2c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b2c0:	f3ef 8009 	mrs	r0, PSP
 800b2c4:	f3bf 8f6f 	isb	sy
 800b2c8:	4b15      	ldr	r3, [pc, #84]	; (800b320 <pxCurrentTCBConst>)
 800b2ca:	681a      	ldr	r2, [r3, #0]
 800b2cc:	f01e 0f10 	tst.w	lr, #16
 800b2d0:	bf08      	it	eq
 800b2d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b2d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2da:	6010      	str	r0, [r2, #0]
 800b2dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b2e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b2e4:	f380 8811 	msr	BASEPRI, r0
 800b2e8:	f3bf 8f4f 	dsb	sy
 800b2ec:	f3bf 8f6f 	isb	sy
 800b2f0:	f7fe fee2 	bl	800a0b8 <vTaskSwitchContext>
 800b2f4:	f04f 0000 	mov.w	r0, #0
 800b2f8:	f380 8811 	msr	BASEPRI, r0
 800b2fc:	bc09      	pop	{r0, r3}
 800b2fe:	6819      	ldr	r1, [r3, #0]
 800b300:	6808      	ldr	r0, [r1, #0]
 800b302:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b306:	f01e 0f10 	tst.w	lr, #16
 800b30a:	bf08      	it	eq
 800b30c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b310:	f380 8809 	msr	PSP, r0
 800b314:	f3bf 8f6f 	isb	sy
 800b318:	4770      	bx	lr
 800b31a:	bf00      	nop
 800b31c:	f3af 8000 	nop.w

0800b320 <pxCurrentTCBConst>:
 800b320:	20013cf8 	.word	0x20013cf8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b324:	bf00      	nop
 800b326:	bf00      	nop

0800b328 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b082      	sub	sp, #8
 800b32c:	af00      	add	r7, sp, #0
	__asm volatile
 800b32e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b332:	f383 8811 	msr	BASEPRI, r3
 800b336:	f3bf 8f6f 	isb	sy
 800b33a:	f3bf 8f4f 	dsb	sy
 800b33e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b340:	f7fe fe02 	bl	8009f48 <xTaskIncrementTick>
 800b344:	4603      	mov	r3, r0
 800b346:	2b00      	cmp	r3, #0
 800b348:	d003      	beq.n	800b352 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b34a:	4b06      	ldr	r3, [pc, #24]	; (800b364 <SysTick_Handler+0x3c>)
 800b34c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b350:	601a      	str	r2, [r3, #0]
 800b352:	2300      	movs	r3, #0
 800b354:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b35c:	bf00      	nop
 800b35e:	3708      	adds	r7, #8
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}
 800b364:	e000ed04 	.word	0xe000ed04

0800b368 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b368:	b480      	push	{r7}
 800b36a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b36c:	4b0b      	ldr	r3, [pc, #44]	; (800b39c <vPortSetupTimerInterrupt+0x34>)
 800b36e:	2200      	movs	r2, #0
 800b370:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b372:	4b0b      	ldr	r3, [pc, #44]	; (800b3a0 <vPortSetupTimerInterrupt+0x38>)
 800b374:	2200      	movs	r2, #0
 800b376:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b378:	4b0a      	ldr	r3, [pc, #40]	; (800b3a4 <vPortSetupTimerInterrupt+0x3c>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	4a0a      	ldr	r2, [pc, #40]	; (800b3a8 <vPortSetupTimerInterrupt+0x40>)
 800b37e:	fba2 2303 	umull	r2, r3, r2, r3
 800b382:	099b      	lsrs	r3, r3, #6
 800b384:	4a09      	ldr	r2, [pc, #36]	; (800b3ac <vPortSetupTimerInterrupt+0x44>)
 800b386:	3b01      	subs	r3, #1
 800b388:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b38a:	4b04      	ldr	r3, [pc, #16]	; (800b39c <vPortSetupTimerInterrupt+0x34>)
 800b38c:	2207      	movs	r2, #7
 800b38e:	601a      	str	r2, [r3, #0]
}
 800b390:	bf00      	nop
 800b392:	46bd      	mov	sp, r7
 800b394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b398:	4770      	bx	lr
 800b39a:	bf00      	nop
 800b39c:	e000e010 	.word	0xe000e010
 800b3a0:	e000e018 	.word	0xe000e018
 800b3a4:	20000004 	.word	0x20000004
 800b3a8:	10624dd3 	.word	0x10624dd3
 800b3ac:	e000e014 	.word	0xe000e014

0800b3b0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b3b0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b3c0 <vPortEnableVFP+0x10>
 800b3b4:	6801      	ldr	r1, [r0, #0]
 800b3b6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b3ba:	6001      	str	r1, [r0, #0]
 800b3bc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b3be:	bf00      	nop
 800b3c0:	e000ed88 	.word	0xe000ed88

0800b3c4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b3c4:	b480      	push	{r7}
 800b3c6:	b085      	sub	sp, #20
 800b3c8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b3ca:	f3ef 8305 	mrs	r3, IPSR
 800b3ce:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2b0f      	cmp	r3, #15
 800b3d4:	d913      	bls.n	800b3fe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b3d6:	4a16      	ldr	r2, [pc, #88]	; (800b430 <vPortValidateInterruptPriority+0x6c>)
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	4413      	add	r3, r2
 800b3dc:	781b      	ldrb	r3, [r3, #0]
 800b3de:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b3e0:	4b14      	ldr	r3, [pc, #80]	; (800b434 <vPortValidateInterruptPriority+0x70>)
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	7afa      	ldrb	r2, [r7, #11]
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d209      	bcs.n	800b3fe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800b3ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ee:	f383 8811 	msr	BASEPRI, r3
 800b3f2:	f3bf 8f6f 	isb	sy
 800b3f6:	f3bf 8f4f 	dsb	sy
 800b3fa:	607b      	str	r3, [r7, #4]
 800b3fc:	e7fe      	b.n	800b3fc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b3fe:	4b0e      	ldr	r3, [pc, #56]	; (800b438 <vPortValidateInterruptPriority+0x74>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b406:	4b0d      	ldr	r3, [pc, #52]	; (800b43c <vPortValidateInterruptPriority+0x78>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	429a      	cmp	r2, r3
 800b40c:	d909      	bls.n	800b422 <vPortValidateInterruptPriority+0x5e>
 800b40e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b412:	f383 8811 	msr	BASEPRI, r3
 800b416:	f3bf 8f6f 	isb	sy
 800b41a:	f3bf 8f4f 	dsb	sy
 800b41e:	603b      	str	r3, [r7, #0]
 800b420:	e7fe      	b.n	800b420 <vPortValidateInterruptPriority+0x5c>
	}
 800b422:	bf00      	nop
 800b424:	3714      	adds	r7, #20
 800b426:	46bd      	mov	sp, r7
 800b428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42c:	4770      	bx	lr
 800b42e:	bf00      	nop
 800b430:	e000e3f0 	.word	0xe000e3f0
 800b434:	20013f00 	.word	0x20013f00
 800b438:	e000ed0c 	.word	0xe000ed0c
 800b43c:	20013f04 	.word	0x20013f04

0800b440 <__errno>:
 800b440:	4b01      	ldr	r3, [pc, #4]	; (800b448 <__errno+0x8>)
 800b442:	6818      	ldr	r0, [r3, #0]
 800b444:	4770      	bx	lr
 800b446:	bf00      	nop
 800b448:	2000002c 	.word	0x2000002c

0800b44c <__libc_init_array>:
 800b44c:	b570      	push	{r4, r5, r6, lr}
 800b44e:	4e0d      	ldr	r6, [pc, #52]	; (800b484 <__libc_init_array+0x38>)
 800b450:	4c0d      	ldr	r4, [pc, #52]	; (800b488 <__libc_init_array+0x3c>)
 800b452:	1ba4      	subs	r4, r4, r6
 800b454:	10a4      	asrs	r4, r4, #2
 800b456:	2500      	movs	r5, #0
 800b458:	42a5      	cmp	r5, r4
 800b45a:	d109      	bne.n	800b470 <__libc_init_array+0x24>
 800b45c:	4e0b      	ldr	r6, [pc, #44]	; (800b48c <__libc_init_array+0x40>)
 800b45e:	4c0c      	ldr	r4, [pc, #48]	; (800b490 <__libc_init_array+0x44>)
 800b460:	f000 ff82 	bl	800c368 <_init>
 800b464:	1ba4      	subs	r4, r4, r6
 800b466:	10a4      	asrs	r4, r4, #2
 800b468:	2500      	movs	r5, #0
 800b46a:	42a5      	cmp	r5, r4
 800b46c:	d105      	bne.n	800b47a <__libc_init_array+0x2e>
 800b46e:	bd70      	pop	{r4, r5, r6, pc}
 800b470:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b474:	4798      	blx	r3
 800b476:	3501      	adds	r5, #1
 800b478:	e7ee      	b.n	800b458 <__libc_init_array+0xc>
 800b47a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b47e:	4798      	blx	r3
 800b480:	3501      	adds	r5, #1
 800b482:	e7f2      	b.n	800b46a <__libc_init_array+0x1e>
 800b484:	0800c860 	.word	0x0800c860
 800b488:	0800c860 	.word	0x0800c860
 800b48c:	0800c860 	.word	0x0800c860
 800b490:	0800c864 	.word	0x0800c864

0800b494 <memcmp>:
 800b494:	b530      	push	{r4, r5, lr}
 800b496:	2400      	movs	r4, #0
 800b498:	42a2      	cmp	r2, r4
 800b49a:	d101      	bne.n	800b4a0 <memcmp+0xc>
 800b49c:	2000      	movs	r0, #0
 800b49e:	e007      	b.n	800b4b0 <memcmp+0x1c>
 800b4a0:	5d03      	ldrb	r3, [r0, r4]
 800b4a2:	3401      	adds	r4, #1
 800b4a4:	190d      	adds	r5, r1, r4
 800b4a6:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 800b4aa:	42ab      	cmp	r3, r5
 800b4ac:	d0f4      	beq.n	800b498 <memcmp+0x4>
 800b4ae:	1b58      	subs	r0, r3, r5
 800b4b0:	bd30      	pop	{r4, r5, pc}

0800b4b2 <memcpy>:
 800b4b2:	b510      	push	{r4, lr}
 800b4b4:	1e43      	subs	r3, r0, #1
 800b4b6:	440a      	add	r2, r1
 800b4b8:	4291      	cmp	r1, r2
 800b4ba:	d100      	bne.n	800b4be <memcpy+0xc>
 800b4bc:	bd10      	pop	{r4, pc}
 800b4be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4c6:	e7f7      	b.n	800b4b8 <memcpy+0x6>

0800b4c8 <memset>:
 800b4c8:	4402      	add	r2, r0
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	4293      	cmp	r3, r2
 800b4ce:	d100      	bne.n	800b4d2 <memset+0xa>
 800b4d0:	4770      	bx	lr
 800b4d2:	f803 1b01 	strb.w	r1, [r3], #1
 800b4d6:	e7f9      	b.n	800b4cc <memset+0x4>

0800b4d8 <iprintf>:
 800b4d8:	b40f      	push	{r0, r1, r2, r3}
 800b4da:	4b0a      	ldr	r3, [pc, #40]	; (800b504 <iprintf+0x2c>)
 800b4dc:	b513      	push	{r0, r1, r4, lr}
 800b4de:	681c      	ldr	r4, [r3, #0]
 800b4e0:	b124      	cbz	r4, 800b4ec <iprintf+0x14>
 800b4e2:	69a3      	ldr	r3, [r4, #24]
 800b4e4:	b913      	cbnz	r3, 800b4ec <iprintf+0x14>
 800b4e6:	4620      	mov	r0, r4
 800b4e8:	f000 fa22 	bl	800b930 <__sinit>
 800b4ec:	ab05      	add	r3, sp, #20
 800b4ee:	9a04      	ldr	r2, [sp, #16]
 800b4f0:	68a1      	ldr	r1, [r4, #8]
 800b4f2:	9301      	str	r3, [sp, #4]
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	f000 fbdb 	bl	800bcb0 <_vfiprintf_r>
 800b4fa:	b002      	add	sp, #8
 800b4fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b500:	b004      	add	sp, #16
 800b502:	4770      	bx	lr
 800b504:	2000002c 	.word	0x2000002c

0800b508 <_puts_r>:
 800b508:	b570      	push	{r4, r5, r6, lr}
 800b50a:	460e      	mov	r6, r1
 800b50c:	4605      	mov	r5, r0
 800b50e:	b118      	cbz	r0, 800b518 <_puts_r+0x10>
 800b510:	6983      	ldr	r3, [r0, #24]
 800b512:	b90b      	cbnz	r3, 800b518 <_puts_r+0x10>
 800b514:	f000 fa0c 	bl	800b930 <__sinit>
 800b518:	69ab      	ldr	r3, [r5, #24]
 800b51a:	68ac      	ldr	r4, [r5, #8]
 800b51c:	b913      	cbnz	r3, 800b524 <_puts_r+0x1c>
 800b51e:	4628      	mov	r0, r5
 800b520:	f000 fa06 	bl	800b930 <__sinit>
 800b524:	4b23      	ldr	r3, [pc, #140]	; (800b5b4 <_puts_r+0xac>)
 800b526:	429c      	cmp	r4, r3
 800b528:	d117      	bne.n	800b55a <_puts_r+0x52>
 800b52a:	686c      	ldr	r4, [r5, #4]
 800b52c:	89a3      	ldrh	r3, [r4, #12]
 800b52e:	071b      	lsls	r3, r3, #28
 800b530:	d51d      	bpl.n	800b56e <_puts_r+0x66>
 800b532:	6923      	ldr	r3, [r4, #16]
 800b534:	b1db      	cbz	r3, 800b56e <_puts_r+0x66>
 800b536:	3e01      	subs	r6, #1
 800b538:	68a3      	ldr	r3, [r4, #8]
 800b53a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b53e:	3b01      	subs	r3, #1
 800b540:	60a3      	str	r3, [r4, #8]
 800b542:	b9e9      	cbnz	r1, 800b580 <_puts_r+0x78>
 800b544:	2b00      	cmp	r3, #0
 800b546:	da2e      	bge.n	800b5a6 <_puts_r+0x9e>
 800b548:	4622      	mov	r2, r4
 800b54a:	210a      	movs	r1, #10
 800b54c:	4628      	mov	r0, r5
 800b54e:	f000 f83f 	bl	800b5d0 <__swbuf_r>
 800b552:	3001      	adds	r0, #1
 800b554:	d011      	beq.n	800b57a <_puts_r+0x72>
 800b556:	200a      	movs	r0, #10
 800b558:	e011      	b.n	800b57e <_puts_r+0x76>
 800b55a:	4b17      	ldr	r3, [pc, #92]	; (800b5b8 <_puts_r+0xb0>)
 800b55c:	429c      	cmp	r4, r3
 800b55e:	d101      	bne.n	800b564 <_puts_r+0x5c>
 800b560:	68ac      	ldr	r4, [r5, #8]
 800b562:	e7e3      	b.n	800b52c <_puts_r+0x24>
 800b564:	4b15      	ldr	r3, [pc, #84]	; (800b5bc <_puts_r+0xb4>)
 800b566:	429c      	cmp	r4, r3
 800b568:	bf08      	it	eq
 800b56a:	68ec      	ldreq	r4, [r5, #12]
 800b56c:	e7de      	b.n	800b52c <_puts_r+0x24>
 800b56e:	4621      	mov	r1, r4
 800b570:	4628      	mov	r0, r5
 800b572:	f000 f87f 	bl	800b674 <__swsetup_r>
 800b576:	2800      	cmp	r0, #0
 800b578:	d0dd      	beq.n	800b536 <_puts_r+0x2e>
 800b57a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b57e:	bd70      	pop	{r4, r5, r6, pc}
 800b580:	2b00      	cmp	r3, #0
 800b582:	da04      	bge.n	800b58e <_puts_r+0x86>
 800b584:	69a2      	ldr	r2, [r4, #24]
 800b586:	429a      	cmp	r2, r3
 800b588:	dc06      	bgt.n	800b598 <_puts_r+0x90>
 800b58a:	290a      	cmp	r1, #10
 800b58c:	d004      	beq.n	800b598 <_puts_r+0x90>
 800b58e:	6823      	ldr	r3, [r4, #0]
 800b590:	1c5a      	adds	r2, r3, #1
 800b592:	6022      	str	r2, [r4, #0]
 800b594:	7019      	strb	r1, [r3, #0]
 800b596:	e7cf      	b.n	800b538 <_puts_r+0x30>
 800b598:	4622      	mov	r2, r4
 800b59a:	4628      	mov	r0, r5
 800b59c:	f000 f818 	bl	800b5d0 <__swbuf_r>
 800b5a0:	3001      	adds	r0, #1
 800b5a2:	d1c9      	bne.n	800b538 <_puts_r+0x30>
 800b5a4:	e7e9      	b.n	800b57a <_puts_r+0x72>
 800b5a6:	6823      	ldr	r3, [r4, #0]
 800b5a8:	200a      	movs	r0, #10
 800b5aa:	1c5a      	adds	r2, r3, #1
 800b5ac:	6022      	str	r2, [r4, #0]
 800b5ae:	7018      	strb	r0, [r3, #0]
 800b5b0:	e7e5      	b.n	800b57e <_puts_r+0x76>
 800b5b2:	bf00      	nop
 800b5b4:	0800c7e4 	.word	0x0800c7e4
 800b5b8:	0800c804 	.word	0x0800c804
 800b5bc:	0800c7c4 	.word	0x0800c7c4

0800b5c0 <puts>:
 800b5c0:	4b02      	ldr	r3, [pc, #8]	; (800b5cc <puts+0xc>)
 800b5c2:	4601      	mov	r1, r0
 800b5c4:	6818      	ldr	r0, [r3, #0]
 800b5c6:	f7ff bf9f 	b.w	800b508 <_puts_r>
 800b5ca:	bf00      	nop
 800b5cc:	2000002c 	.word	0x2000002c

0800b5d0 <__swbuf_r>:
 800b5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5d2:	460e      	mov	r6, r1
 800b5d4:	4614      	mov	r4, r2
 800b5d6:	4605      	mov	r5, r0
 800b5d8:	b118      	cbz	r0, 800b5e2 <__swbuf_r+0x12>
 800b5da:	6983      	ldr	r3, [r0, #24]
 800b5dc:	b90b      	cbnz	r3, 800b5e2 <__swbuf_r+0x12>
 800b5de:	f000 f9a7 	bl	800b930 <__sinit>
 800b5e2:	4b21      	ldr	r3, [pc, #132]	; (800b668 <__swbuf_r+0x98>)
 800b5e4:	429c      	cmp	r4, r3
 800b5e6:	d12a      	bne.n	800b63e <__swbuf_r+0x6e>
 800b5e8:	686c      	ldr	r4, [r5, #4]
 800b5ea:	69a3      	ldr	r3, [r4, #24]
 800b5ec:	60a3      	str	r3, [r4, #8]
 800b5ee:	89a3      	ldrh	r3, [r4, #12]
 800b5f0:	071a      	lsls	r2, r3, #28
 800b5f2:	d52e      	bpl.n	800b652 <__swbuf_r+0x82>
 800b5f4:	6923      	ldr	r3, [r4, #16]
 800b5f6:	b363      	cbz	r3, 800b652 <__swbuf_r+0x82>
 800b5f8:	6923      	ldr	r3, [r4, #16]
 800b5fa:	6820      	ldr	r0, [r4, #0]
 800b5fc:	1ac0      	subs	r0, r0, r3
 800b5fe:	6963      	ldr	r3, [r4, #20]
 800b600:	b2f6      	uxtb	r6, r6
 800b602:	4283      	cmp	r3, r0
 800b604:	4637      	mov	r7, r6
 800b606:	dc04      	bgt.n	800b612 <__swbuf_r+0x42>
 800b608:	4621      	mov	r1, r4
 800b60a:	4628      	mov	r0, r5
 800b60c:	f000 f926 	bl	800b85c <_fflush_r>
 800b610:	bb28      	cbnz	r0, 800b65e <__swbuf_r+0x8e>
 800b612:	68a3      	ldr	r3, [r4, #8]
 800b614:	3b01      	subs	r3, #1
 800b616:	60a3      	str	r3, [r4, #8]
 800b618:	6823      	ldr	r3, [r4, #0]
 800b61a:	1c5a      	adds	r2, r3, #1
 800b61c:	6022      	str	r2, [r4, #0]
 800b61e:	701e      	strb	r6, [r3, #0]
 800b620:	6963      	ldr	r3, [r4, #20]
 800b622:	3001      	adds	r0, #1
 800b624:	4283      	cmp	r3, r0
 800b626:	d004      	beq.n	800b632 <__swbuf_r+0x62>
 800b628:	89a3      	ldrh	r3, [r4, #12]
 800b62a:	07db      	lsls	r3, r3, #31
 800b62c:	d519      	bpl.n	800b662 <__swbuf_r+0x92>
 800b62e:	2e0a      	cmp	r6, #10
 800b630:	d117      	bne.n	800b662 <__swbuf_r+0x92>
 800b632:	4621      	mov	r1, r4
 800b634:	4628      	mov	r0, r5
 800b636:	f000 f911 	bl	800b85c <_fflush_r>
 800b63a:	b190      	cbz	r0, 800b662 <__swbuf_r+0x92>
 800b63c:	e00f      	b.n	800b65e <__swbuf_r+0x8e>
 800b63e:	4b0b      	ldr	r3, [pc, #44]	; (800b66c <__swbuf_r+0x9c>)
 800b640:	429c      	cmp	r4, r3
 800b642:	d101      	bne.n	800b648 <__swbuf_r+0x78>
 800b644:	68ac      	ldr	r4, [r5, #8]
 800b646:	e7d0      	b.n	800b5ea <__swbuf_r+0x1a>
 800b648:	4b09      	ldr	r3, [pc, #36]	; (800b670 <__swbuf_r+0xa0>)
 800b64a:	429c      	cmp	r4, r3
 800b64c:	bf08      	it	eq
 800b64e:	68ec      	ldreq	r4, [r5, #12]
 800b650:	e7cb      	b.n	800b5ea <__swbuf_r+0x1a>
 800b652:	4621      	mov	r1, r4
 800b654:	4628      	mov	r0, r5
 800b656:	f000 f80d 	bl	800b674 <__swsetup_r>
 800b65a:	2800      	cmp	r0, #0
 800b65c:	d0cc      	beq.n	800b5f8 <__swbuf_r+0x28>
 800b65e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b662:	4638      	mov	r0, r7
 800b664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b666:	bf00      	nop
 800b668:	0800c7e4 	.word	0x0800c7e4
 800b66c:	0800c804 	.word	0x0800c804
 800b670:	0800c7c4 	.word	0x0800c7c4

0800b674 <__swsetup_r>:
 800b674:	4b32      	ldr	r3, [pc, #200]	; (800b740 <__swsetup_r+0xcc>)
 800b676:	b570      	push	{r4, r5, r6, lr}
 800b678:	681d      	ldr	r5, [r3, #0]
 800b67a:	4606      	mov	r6, r0
 800b67c:	460c      	mov	r4, r1
 800b67e:	b125      	cbz	r5, 800b68a <__swsetup_r+0x16>
 800b680:	69ab      	ldr	r3, [r5, #24]
 800b682:	b913      	cbnz	r3, 800b68a <__swsetup_r+0x16>
 800b684:	4628      	mov	r0, r5
 800b686:	f000 f953 	bl	800b930 <__sinit>
 800b68a:	4b2e      	ldr	r3, [pc, #184]	; (800b744 <__swsetup_r+0xd0>)
 800b68c:	429c      	cmp	r4, r3
 800b68e:	d10f      	bne.n	800b6b0 <__swsetup_r+0x3c>
 800b690:	686c      	ldr	r4, [r5, #4]
 800b692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b696:	b29a      	uxth	r2, r3
 800b698:	0715      	lsls	r5, r2, #28
 800b69a:	d42c      	bmi.n	800b6f6 <__swsetup_r+0x82>
 800b69c:	06d0      	lsls	r0, r2, #27
 800b69e:	d411      	bmi.n	800b6c4 <__swsetup_r+0x50>
 800b6a0:	2209      	movs	r2, #9
 800b6a2:	6032      	str	r2, [r6, #0]
 800b6a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6a8:	81a3      	strh	r3, [r4, #12]
 800b6aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6ae:	e03e      	b.n	800b72e <__swsetup_r+0xba>
 800b6b0:	4b25      	ldr	r3, [pc, #148]	; (800b748 <__swsetup_r+0xd4>)
 800b6b2:	429c      	cmp	r4, r3
 800b6b4:	d101      	bne.n	800b6ba <__swsetup_r+0x46>
 800b6b6:	68ac      	ldr	r4, [r5, #8]
 800b6b8:	e7eb      	b.n	800b692 <__swsetup_r+0x1e>
 800b6ba:	4b24      	ldr	r3, [pc, #144]	; (800b74c <__swsetup_r+0xd8>)
 800b6bc:	429c      	cmp	r4, r3
 800b6be:	bf08      	it	eq
 800b6c0:	68ec      	ldreq	r4, [r5, #12]
 800b6c2:	e7e6      	b.n	800b692 <__swsetup_r+0x1e>
 800b6c4:	0751      	lsls	r1, r2, #29
 800b6c6:	d512      	bpl.n	800b6ee <__swsetup_r+0x7a>
 800b6c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6ca:	b141      	cbz	r1, 800b6de <__swsetup_r+0x6a>
 800b6cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6d0:	4299      	cmp	r1, r3
 800b6d2:	d002      	beq.n	800b6da <__swsetup_r+0x66>
 800b6d4:	4630      	mov	r0, r6
 800b6d6:	f000 fa19 	bl	800bb0c <_free_r>
 800b6da:	2300      	movs	r3, #0
 800b6dc:	6363      	str	r3, [r4, #52]	; 0x34
 800b6de:	89a3      	ldrh	r3, [r4, #12]
 800b6e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b6e4:	81a3      	strh	r3, [r4, #12]
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	6063      	str	r3, [r4, #4]
 800b6ea:	6923      	ldr	r3, [r4, #16]
 800b6ec:	6023      	str	r3, [r4, #0]
 800b6ee:	89a3      	ldrh	r3, [r4, #12]
 800b6f0:	f043 0308 	orr.w	r3, r3, #8
 800b6f4:	81a3      	strh	r3, [r4, #12]
 800b6f6:	6923      	ldr	r3, [r4, #16]
 800b6f8:	b94b      	cbnz	r3, 800b70e <__swsetup_r+0x9a>
 800b6fa:	89a3      	ldrh	r3, [r4, #12]
 800b6fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b700:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b704:	d003      	beq.n	800b70e <__swsetup_r+0x9a>
 800b706:	4621      	mov	r1, r4
 800b708:	4630      	mov	r0, r6
 800b70a:	f000 f9bf 	bl	800ba8c <__smakebuf_r>
 800b70e:	89a2      	ldrh	r2, [r4, #12]
 800b710:	f012 0301 	ands.w	r3, r2, #1
 800b714:	d00c      	beq.n	800b730 <__swsetup_r+0xbc>
 800b716:	2300      	movs	r3, #0
 800b718:	60a3      	str	r3, [r4, #8]
 800b71a:	6963      	ldr	r3, [r4, #20]
 800b71c:	425b      	negs	r3, r3
 800b71e:	61a3      	str	r3, [r4, #24]
 800b720:	6923      	ldr	r3, [r4, #16]
 800b722:	b953      	cbnz	r3, 800b73a <__swsetup_r+0xc6>
 800b724:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b728:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b72c:	d1ba      	bne.n	800b6a4 <__swsetup_r+0x30>
 800b72e:	bd70      	pop	{r4, r5, r6, pc}
 800b730:	0792      	lsls	r2, r2, #30
 800b732:	bf58      	it	pl
 800b734:	6963      	ldrpl	r3, [r4, #20]
 800b736:	60a3      	str	r3, [r4, #8]
 800b738:	e7f2      	b.n	800b720 <__swsetup_r+0xac>
 800b73a:	2000      	movs	r0, #0
 800b73c:	e7f7      	b.n	800b72e <__swsetup_r+0xba>
 800b73e:	bf00      	nop
 800b740:	2000002c 	.word	0x2000002c
 800b744:	0800c7e4 	.word	0x0800c7e4
 800b748:	0800c804 	.word	0x0800c804
 800b74c:	0800c7c4 	.word	0x0800c7c4

0800b750 <__sflush_r>:
 800b750:	898a      	ldrh	r2, [r1, #12]
 800b752:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b756:	4605      	mov	r5, r0
 800b758:	0710      	lsls	r0, r2, #28
 800b75a:	460c      	mov	r4, r1
 800b75c:	d458      	bmi.n	800b810 <__sflush_r+0xc0>
 800b75e:	684b      	ldr	r3, [r1, #4]
 800b760:	2b00      	cmp	r3, #0
 800b762:	dc05      	bgt.n	800b770 <__sflush_r+0x20>
 800b764:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b766:	2b00      	cmp	r3, #0
 800b768:	dc02      	bgt.n	800b770 <__sflush_r+0x20>
 800b76a:	2000      	movs	r0, #0
 800b76c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b770:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b772:	2e00      	cmp	r6, #0
 800b774:	d0f9      	beq.n	800b76a <__sflush_r+0x1a>
 800b776:	2300      	movs	r3, #0
 800b778:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b77c:	682f      	ldr	r7, [r5, #0]
 800b77e:	6a21      	ldr	r1, [r4, #32]
 800b780:	602b      	str	r3, [r5, #0]
 800b782:	d032      	beq.n	800b7ea <__sflush_r+0x9a>
 800b784:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b786:	89a3      	ldrh	r3, [r4, #12]
 800b788:	075a      	lsls	r2, r3, #29
 800b78a:	d505      	bpl.n	800b798 <__sflush_r+0x48>
 800b78c:	6863      	ldr	r3, [r4, #4]
 800b78e:	1ac0      	subs	r0, r0, r3
 800b790:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b792:	b10b      	cbz	r3, 800b798 <__sflush_r+0x48>
 800b794:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b796:	1ac0      	subs	r0, r0, r3
 800b798:	2300      	movs	r3, #0
 800b79a:	4602      	mov	r2, r0
 800b79c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b79e:	6a21      	ldr	r1, [r4, #32]
 800b7a0:	4628      	mov	r0, r5
 800b7a2:	47b0      	blx	r6
 800b7a4:	1c43      	adds	r3, r0, #1
 800b7a6:	89a3      	ldrh	r3, [r4, #12]
 800b7a8:	d106      	bne.n	800b7b8 <__sflush_r+0x68>
 800b7aa:	6829      	ldr	r1, [r5, #0]
 800b7ac:	291d      	cmp	r1, #29
 800b7ae:	d848      	bhi.n	800b842 <__sflush_r+0xf2>
 800b7b0:	4a29      	ldr	r2, [pc, #164]	; (800b858 <__sflush_r+0x108>)
 800b7b2:	40ca      	lsrs	r2, r1
 800b7b4:	07d6      	lsls	r6, r2, #31
 800b7b6:	d544      	bpl.n	800b842 <__sflush_r+0xf2>
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	6062      	str	r2, [r4, #4]
 800b7bc:	04d9      	lsls	r1, r3, #19
 800b7be:	6922      	ldr	r2, [r4, #16]
 800b7c0:	6022      	str	r2, [r4, #0]
 800b7c2:	d504      	bpl.n	800b7ce <__sflush_r+0x7e>
 800b7c4:	1c42      	adds	r2, r0, #1
 800b7c6:	d101      	bne.n	800b7cc <__sflush_r+0x7c>
 800b7c8:	682b      	ldr	r3, [r5, #0]
 800b7ca:	b903      	cbnz	r3, 800b7ce <__sflush_r+0x7e>
 800b7cc:	6560      	str	r0, [r4, #84]	; 0x54
 800b7ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7d0:	602f      	str	r7, [r5, #0]
 800b7d2:	2900      	cmp	r1, #0
 800b7d4:	d0c9      	beq.n	800b76a <__sflush_r+0x1a>
 800b7d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7da:	4299      	cmp	r1, r3
 800b7dc:	d002      	beq.n	800b7e4 <__sflush_r+0x94>
 800b7de:	4628      	mov	r0, r5
 800b7e0:	f000 f994 	bl	800bb0c <_free_r>
 800b7e4:	2000      	movs	r0, #0
 800b7e6:	6360      	str	r0, [r4, #52]	; 0x34
 800b7e8:	e7c0      	b.n	800b76c <__sflush_r+0x1c>
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	4628      	mov	r0, r5
 800b7ee:	47b0      	blx	r6
 800b7f0:	1c41      	adds	r1, r0, #1
 800b7f2:	d1c8      	bne.n	800b786 <__sflush_r+0x36>
 800b7f4:	682b      	ldr	r3, [r5, #0]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d0c5      	beq.n	800b786 <__sflush_r+0x36>
 800b7fa:	2b1d      	cmp	r3, #29
 800b7fc:	d001      	beq.n	800b802 <__sflush_r+0xb2>
 800b7fe:	2b16      	cmp	r3, #22
 800b800:	d101      	bne.n	800b806 <__sflush_r+0xb6>
 800b802:	602f      	str	r7, [r5, #0]
 800b804:	e7b1      	b.n	800b76a <__sflush_r+0x1a>
 800b806:	89a3      	ldrh	r3, [r4, #12]
 800b808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b80c:	81a3      	strh	r3, [r4, #12]
 800b80e:	e7ad      	b.n	800b76c <__sflush_r+0x1c>
 800b810:	690f      	ldr	r7, [r1, #16]
 800b812:	2f00      	cmp	r7, #0
 800b814:	d0a9      	beq.n	800b76a <__sflush_r+0x1a>
 800b816:	0793      	lsls	r3, r2, #30
 800b818:	680e      	ldr	r6, [r1, #0]
 800b81a:	bf08      	it	eq
 800b81c:	694b      	ldreq	r3, [r1, #20]
 800b81e:	600f      	str	r7, [r1, #0]
 800b820:	bf18      	it	ne
 800b822:	2300      	movne	r3, #0
 800b824:	eba6 0807 	sub.w	r8, r6, r7
 800b828:	608b      	str	r3, [r1, #8]
 800b82a:	f1b8 0f00 	cmp.w	r8, #0
 800b82e:	dd9c      	ble.n	800b76a <__sflush_r+0x1a>
 800b830:	4643      	mov	r3, r8
 800b832:	463a      	mov	r2, r7
 800b834:	6a21      	ldr	r1, [r4, #32]
 800b836:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b838:	4628      	mov	r0, r5
 800b83a:	47b0      	blx	r6
 800b83c:	2800      	cmp	r0, #0
 800b83e:	dc06      	bgt.n	800b84e <__sflush_r+0xfe>
 800b840:	89a3      	ldrh	r3, [r4, #12]
 800b842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b846:	81a3      	strh	r3, [r4, #12]
 800b848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b84c:	e78e      	b.n	800b76c <__sflush_r+0x1c>
 800b84e:	4407      	add	r7, r0
 800b850:	eba8 0800 	sub.w	r8, r8, r0
 800b854:	e7e9      	b.n	800b82a <__sflush_r+0xda>
 800b856:	bf00      	nop
 800b858:	20400001 	.word	0x20400001

0800b85c <_fflush_r>:
 800b85c:	b538      	push	{r3, r4, r5, lr}
 800b85e:	690b      	ldr	r3, [r1, #16]
 800b860:	4605      	mov	r5, r0
 800b862:	460c      	mov	r4, r1
 800b864:	b1db      	cbz	r3, 800b89e <_fflush_r+0x42>
 800b866:	b118      	cbz	r0, 800b870 <_fflush_r+0x14>
 800b868:	6983      	ldr	r3, [r0, #24]
 800b86a:	b90b      	cbnz	r3, 800b870 <_fflush_r+0x14>
 800b86c:	f000 f860 	bl	800b930 <__sinit>
 800b870:	4b0c      	ldr	r3, [pc, #48]	; (800b8a4 <_fflush_r+0x48>)
 800b872:	429c      	cmp	r4, r3
 800b874:	d109      	bne.n	800b88a <_fflush_r+0x2e>
 800b876:	686c      	ldr	r4, [r5, #4]
 800b878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b87c:	b17b      	cbz	r3, 800b89e <_fflush_r+0x42>
 800b87e:	4621      	mov	r1, r4
 800b880:	4628      	mov	r0, r5
 800b882:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b886:	f7ff bf63 	b.w	800b750 <__sflush_r>
 800b88a:	4b07      	ldr	r3, [pc, #28]	; (800b8a8 <_fflush_r+0x4c>)
 800b88c:	429c      	cmp	r4, r3
 800b88e:	d101      	bne.n	800b894 <_fflush_r+0x38>
 800b890:	68ac      	ldr	r4, [r5, #8]
 800b892:	e7f1      	b.n	800b878 <_fflush_r+0x1c>
 800b894:	4b05      	ldr	r3, [pc, #20]	; (800b8ac <_fflush_r+0x50>)
 800b896:	429c      	cmp	r4, r3
 800b898:	bf08      	it	eq
 800b89a:	68ec      	ldreq	r4, [r5, #12]
 800b89c:	e7ec      	b.n	800b878 <_fflush_r+0x1c>
 800b89e:	2000      	movs	r0, #0
 800b8a0:	bd38      	pop	{r3, r4, r5, pc}
 800b8a2:	bf00      	nop
 800b8a4:	0800c7e4 	.word	0x0800c7e4
 800b8a8:	0800c804 	.word	0x0800c804
 800b8ac:	0800c7c4 	.word	0x0800c7c4

0800b8b0 <std>:
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	b510      	push	{r4, lr}
 800b8b4:	4604      	mov	r4, r0
 800b8b6:	e9c0 3300 	strd	r3, r3, [r0]
 800b8ba:	6083      	str	r3, [r0, #8]
 800b8bc:	8181      	strh	r1, [r0, #12]
 800b8be:	6643      	str	r3, [r0, #100]	; 0x64
 800b8c0:	81c2      	strh	r2, [r0, #14]
 800b8c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8c6:	6183      	str	r3, [r0, #24]
 800b8c8:	4619      	mov	r1, r3
 800b8ca:	2208      	movs	r2, #8
 800b8cc:	305c      	adds	r0, #92	; 0x5c
 800b8ce:	f7ff fdfb 	bl	800b4c8 <memset>
 800b8d2:	4b05      	ldr	r3, [pc, #20]	; (800b8e8 <std+0x38>)
 800b8d4:	6263      	str	r3, [r4, #36]	; 0x24
 800b8d6:	4b05      	ldr	r3, [pc, #20]	; (800b8ec <std+0x3c>)
 800b8d8:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8da:	4b05      	ldr	r3, [pc, #20]	; (800b8f0 <std+0x40>)
 800b8dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8de:	4b05      	ldr	r3, [pc, #20]	; (800b8f4 <std+0x44>)
 800b8e0:	6224      	str	r4, [r4, #32]
 800b8e2:	6323      	str	r3, [r4, #48]	; 0x30
 800b8e4:	bd10      	pop	{r4, pc}
 800b8e6:	bf00      	nop
 800b8e8:	0800c20d 	.word	0x0800c20d
 800b8ec:	0800c22f 	.word	0x0800c22f
 800b8f0:	0800c267 	.word	0x0800c267
 800b8f4:	0800c28b 	.word	0x0800c28b

0800b8f8 <_cleanup_r>:
 800b8f8:	4901      	ldr	r1, [pc, #4]	; (800b900 <_cleanup_r+0x8>)
 800b8fa:	f000 b885 	b.w	800ba08 <_fwalk_reent>
 800b8fe:	bf00      	nop
 800b900:	0800b85d 	.word	0x0800b85d

0800b904 <__sfmoreglue>:
 800b904:	b570      	push	{r4, r5, r6, lr}
 800b906:	1e4a      	subs	r2, r1, #1
 800b908:	2568      	movs	r5, #104	; 0x68
 800b90a:	4355      	muls	r5, r2
 800b90c:	460e      	mov	r6, r1
 800b90e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b912:	f000 f949 	bl	800bba8 <_malloc_r>
 800b916:	4604      	mov	r4, r0
 800b918:	b140      	cbz	r0, 800b92c <__sfmoreglue+0x28>
 800b91a:	2100      	movs	r1, #0
 800b91c:	e9c0 1600 	strd	r1, r6, [r0]
 800b920:	300c      	adds	r0, #12
 800b922:	60a0      	str	r0, [r4, #8]
 800b924:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b928:	f7ff fdce 	bl	800b4c8 <memset>
 800b92c:	4620      	mov	r0, r4
 800b92e:	bd70      	pop	{r4, r5, r6, pc}

0800b930 <__sinit>:
 800b930:	6983      	ldr	r3, [r0, #24]
 800b932:	b510      	push	{r4, lr}
 800b934:	4604      	mov	r4, r0
 800b936:	bb33      	cbnz	r3, 800b986 <__sinit+0x56>
 800b938:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800b93c:	6503      	str	r3, [r0, #80]	; 0x50
 800b93e:	4b12      	ldr	r3, [pc, #72]	; (800b988 <__sinit+0x58>)
 800b940:	4a12      	ldr	r2, [pc, #72]	; (800b98c <__sinit+0x5c>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	6282      	str	r2, [r0, #40]	; 0x28
 800b946:	4298      	cmp	r0, r3
 800b948:	bf04      	itt	eq
 800b94a:	2301      	moveq	r3, #1
 800b94c:	6183      	streq	r3, [r0, #24]
 800b94e:	f000 f81f 	bl	800b990 <__sfp>
 800b952:	6060      	str	r0, [r4, #4]
 800b954:	4620      	mov	r0, r4
 800b956:	f000 f81b 	bl	800b990 <__sfp>
 800b95a:	60a0      	str	r0, [r4, #8]
 800b95c:	4620      	mov	r0, r4
 800b95e:	f000 f817 	bl	800b990 <__sfp>
 800b962:	2200      	movs	r2, #0
 800b964:	60e0      	str	r0, [r4, #12]
 800b966:	2104      	movs	r1, #4
 800b968:	6860      	ldr	r0, [r4, #4]
 800b96a:	f7ff ffa1 	bl	800b8b0 <std>
 800b96e:	2201      	movs	r2, #1
 800b970:	2109      	movs	r1, #9
 800b972:	68a0      	ldr	r0, [r4, #8]
 800b974:	f7ff ff9c 	bl	800b8b0 <std>
 800b978:	2202      	movs	r2, #2
 800b97a:	2112      	movs	r1, #18
 800b97c:	68e0      	ldr	r0, [r4, #12]
 800b97e:	f7ff ff97 	bl	800b8b0 <std>
 800b982:	2301      	movs	r3, #1
 800b984:	61a3      	str	r3, [r4, #24]
 800b986:	bd10      	pop	{r4, pc}
 800b988:	0800c7c0 	.word	0x0800c7c0
 800b98c:	0800b8f9 	.word	0x0800b8f9

0800b990 <__sfp>:
 800b990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b992:	4b1b      	ldr	r3, [pc, #108]	; (800ba00 <__sfp+0x70>)
 800b994:	681e      	ldr	r6, [r3, #0]
 800b996:	69b3      	ldr	r3, [r6, #24]
 800b998:	4607      	mov	r7, r0
 800b99a:	b913      	cbnz	r3, 800b9a2 <__sfp+0x12>
 800b99c:	4630      	mov	r0, r6
 800b99e:	f7ff ffc7 	bl	800b930 <__sinit>
 800b9a2:	3648      	adds	r6, #72	; 0x48
 800b9a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b9a8:	3b01      	subs	r3, #1
 800b9aa:	d503      	bpl.n	800b9b4 <__sfp+0x24>
 800b9ac:	6833      	ldr	r3, [r6, #0]
 800b9ae:	b133      	cbz	r3, 800b9be <__sfp+0x2e>
 800b9b0:	6836      	ldr	r6, [r6, #0]
 800b9b2:	e7f7      	b.n	800b9a4 <__sfp+0x14>
 800b9b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b9b8:	b16d      	cbz	r5, 800b9d6 <__sfp+0x46>
 800b9ba:	3468      	adds	r4, #104	; 0x68
 800b9bc:	e7f4      	b.n	800b9a8 <__sfp+0x18>
 800b9be:	2104      	movs	r1, #4
 800b9c0:	4638      	mov	r0, r7
 800b9c2:	f7ff ff9f 	bl	800b904 <__sfmoreglue>
 800b9c6:	6030      	str	r0, [r6, #0]
 800b9c8:	2800      	cmp	r0, #0
 800b9ca:	d1f1      	bne.n	800b9b0 <__sfp+0x20>
 800b9cc:	230c      	movs	r3, #12
 800b9ce:	603b      	str	r3, [r7, #0]
 800b9d0:	4604      	mov	r4, r0
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9d6:	4b0b      	ldr	r3, [pc, #44]	; (800ba04 <__sfp+0x74>)
 800b9d8:	6665      	str	r5, [r4, #100]	; 0x64
 800b9da:	e9c4 5500 	strd	r5, r5, [r4]
 800b9de:	60a5      	str	r5, [r4, #8]
 800b9e0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b9e4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b9e8:	2208      	movs	r2, #8
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b9f0:	f7ff fd6a 	bl	800b4c8 <memset>
 800b9f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b9f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b9fc:	e7e9      	b.n	800b9d2 <__sfp+0x42>
 800b9fe:	bf00      	nop
 800ba00:	0800c7c0 	.word	0x0800c7c0
 800ba04:	ffff0001 	.word	0xffff0001

0800ba08 <_fwalk_reent>:
 800ba08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba0c:	4680      	mov	r8, r0
 800ba0e:	4689      	mov	r9, r1
 800ba10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ba14:	2600      	movs	r6, #0
 800ba16:	b914      	cbnz	r4, 800ba1e <_fwalk_reent+0x16>
 800ba18:	4630      	mov	r0, r6
 800ba1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba1e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800ba22:	3f01      	subs	r7, #1
 800ba24:	d501      	bpl.n	800ba2a <_fwalk_reent+0x22>
 800ba26:	6824      	ldr	r4, [r4, #0]
 800ba28:	e7f5      	b.n	800ba16 <_fwalk_reent+0xe>
 800ba2a:	89ab      	ldrh	r3, [r5, #12]
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d907      	bls.n	800ba40 <_fwalk_reent+0x38>
 800ba30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba34:	3301      	adds	r3, #1
 800ba36:	d003      	beq.n	800ba40 <_fwalk_reent+0x38>
 800ba38:	4629      	mov	r1, r5
 800ba3a:	4640      	mov	r0, r8
 800ba3c:	47c8      	blx	r9
 800ba3e:	4306      	orrs	r6, r0
 800ba40:	3568      	adds	r5, #104	; 0x68
 800ba42:	e7ee      	b.n	800ba22 <_fwalk_reent+0x1a>

0800ba44 <__swhatbuf_r>:
 800ba44:	b570      	push	{r4, r5, r6, lr}
 800ba46:	460e      	mov	r6, r1
 800ba48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba4c:	2900      	cmp	r1, #0
 800ba4e:	b096      	sub	sp, #88	; 0x58
 800ba50:	4614      	mov	r4, r2
 800ba52:	461d      	mov	r5, r3
 800ba54:	da07      	bge.n	800ba66 <__swhatbuf_r+0x22>
 800ba56:	2300      	movs	r3, #0
 800ba58:	602b      	str	r3, [r5, #0]
 800ba5a:	89b3      	ldrh	r3, [r6, #12]
 800ba5c:	061a      	lsls	r2, r3, #24
 800ba5e:	d410      	bmi.n	800ba82 <__swhatbuf_r+0x3e>
 800ba60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba64:	e00e      	b.n	800ba84 <__swhatbuf_r+0x40>
 800ba66:	466a      	mov	r2, sp
 800ba68:	f000 fc36 	bl	800c2d8 <_fstat_r>
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	dbf2      	blt.n	800ba56 <__swhatbuf_r+0x12>
 800ba70:	9a01      	ldr	r2, [sp, #4]
 800ba72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ba76:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ba7a:	425a      	negs	r2, r3
 800ba7c:	415a      	adcs	r2, r3
 800ba7e:	602a      	str	r2, [r5, #0]
 800ba80:	e7ee      	b.n	800ba60 <__swhatbuf_r+0x1c>
 800ba82:	2340      	movs	r3, #64	; 0x40
 800ba84:	2000      	movs	r0, #0
 800ba86:	6023      	str	r3, [r4, #0]
 800ba88:	b016      	add	sp, #88	; 0x58
 800ba8a:	bd70      	pop	{r4, r5, r6, pc}

0800ba8c <__smakebuf_r>:
 800ba8c:	898b      	ldrh	r3, [r1, #12]
 800ba8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba90:	079d      	lsls	r5, r3, #30
 800ba92:	4606      	mov	r6, r0
 800ba94:	460c      	mov	r4, r1
 800ba96:	d507      	bpl.n	800baa8 <__smakebuf_r+0x1c>
 800ba98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba9c:	6023      	str	r3, [r4, #0]
 800ba9e:	6123      	str	r3, [r4, #16]
 800baa0:	2301      	movs	r3, #1
 800baa2:	6163      	str	r3, [r4, #20]
 800baa4:	b002      	add	sp, #8
 800baa6:	bd70      	pop	{r4, r5, r6, pc}
 800baa8:	ab01      	add	r3, sp, #4
 800baaa:	466a      	mov	r2, sp
 800baac:	f7ff ffca 	bl	800ba44 <__swhatbuf_r>
 800bab0:	9900      	ldr	r1, [sp, #0]
 800bab2:	4605      	mov	r5, r0
 800bab4:	4630      	mov	r0, r6
 800bab6:	f000 f877 	bl	800bba8 <_malloc_r>
 800baba:	b948      	cbnz	r0, 800bad0 <__smakebuf_r+0x44>
 800babc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bac0:	059a      	lsls	r2, r3, #22
 800bac2:	d4ef      	bmi.n	800baa4 <__smakebuf_r+0x18>
 800bac4:	f023 0303 	bic.w	r3, r3, #3
 800bac8:	f043 0302 	orr.w	r3, r3, #2
 800bacc:	81a3      	strh	r3, [r4, #12]
 800bace:	e7e3      	b.n	800ba98 <__smakebuf_r+0xc>
 800bad0:	4b0d      	ldr	r3, [pc, #52]	; (800bb08 <__smakebuf_r+0x7c>)
 800bad2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bad4:	89a3      	ldrh	r3, [r4, #12]
 800bad6:	6020      	str	r0, [r4, #0]
 800bad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800badc:	81a3      	strh	r3, [r4, #12]
 800bade:	9b00      	ldr	r3, [sp, #0]
 800bae0:	6163      	str	r3, [r4, #20]
 800bae2:	9b01      	ldr	r3, [sp, #4]
 800bae4:	6120      	str	r0, [r4, #16]
 800bae6:	b15b      	cbz	r3, 800bb00 <__smakebuf_r+0x74>
 800bae8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800baec:	4630      	mov	r0, r6
 800baee:	f000 fc05 	bl	800c2fc <_isatty_r>
 800baf2:	b128      	cbz	r0, 800bb00 <__smakebuf_r+0x74>
 800baf4:	89a3      	ldrh	r3, [r4, #12]
 800baf6:	f023 0303 	bic.w	r3, r3, #3
 800bafa:	f043 0301 	orr.w	r3, r3, #1
 800bafe:	81a3      	strh	r3, [r4, #12]
 800bb00:	89a3      	ldrh	r3, [r4, #12]
 800bb02:	431d      	orrs	r5, r3
 800bb04:	81a5      	strh	r5, [r4, #12]
 800bb06:	e7cd      	b.n	800baa4 <__smakebuf_r+0x18>
 800bb08:	0800b8f9 	.word	0x0800b8f9

0800bb0c <_free_r>:
 800bb0c:	b538      	push	{r3, r4, r5, lr}
 800bb0e:	4605      	mov	r5, r0
 800bb10:	2900      	cmp	r1, #0
 800bb12:	d045      	beq.n	800bba0 <_free_r+0x94>
 800bb14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb18:	1f0c      	subs	r4, r1, #4
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	bfb8      	it	lt
 800bb1e:	18e4      	addlt	r4, r4, r3
 800bb20:	f000 fc0e 	bl	800c340 <__malloc_lock>
 800bb24:	4a1f      	ldr	r2, [pc, #124]	; (800bba4 <_free_r+0x98>)
 800bb26:	6813      	ldr	r3, [r2, #0]
 800bb28:	4610      	mov	r0, r2
 800bb2a:	b933      	cbnz	r3, 800bb3a <_free_r+0x2e>
 800bb2c:	6063      	str	r3, [r4, #4]
 800bb2e:	6014      	str	r4, [r2, #0]
 800bb30:	4628      	mov	r0, r5
 800bb32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb36:	f000 bc04 	b.w	800c342 <__malloc_unlock>
 800bb3a:	42a3      	cmp	r3, r4
 800bb3c:	d90c      	bls.n	800bb58 <_free_r+0x4c>
 800bb3e:	6821      	ldr	r1, [r4, #0]
 800bb40:	1862      	adds	r2, r4, r1
 800bb42:	4293      	cmp	r3, r2
 800bb44:	bf04      	itt	eq
 800bb46:	681a      	ldreq	r2, [r3, #0]
 800bb48:	685b      	ldreq	r3, [r3, #4]
 800bb4a:	6063      	str	r3, [r4, #4]
 800bb4c:	bf04      	itt	eq
 800bb4e:	1852      	addeq	r2, r2, r1
 800bb50:	6022      	streq	r2, [r4, #0]
 800bb52:	6004      	str	r4, [r0, #0]
 800bb54:	e7ec      	b.n	800bb30 <_free_r+0x24>
 800bb56:	4613      	mov	r3, r2
 800bb58:	685a      	ldr	r2, [r3, #4]
 800bb5a:	b10a      	cbz	r2, 800bb60 <_free_r+0x54>
 800bb5c:	42a2      	cmp	r2, r4
 800bb5e:	d9fa      	bls.n	800bb56 <_free_r+0x4a>
 800bb60:	6819      	ldr	r1, [r3, #0]
 800bb62:	1858      	adds	r0, r3, r1
 800bb64:	42a0      	cmp	r0, r4
 800bb66:	d10b      	bne.n	800bb80 <_free_r+0x74>
 800bb68:	6820      	ldr	r0, [r4, #0]
 800bb6a:	4401      	add	r1, r0
 800bb6c:	1858      	adds	r0, r3, r1
 800bb6e:	4282      	cmp	r2, r0
 800bb70:	6019      	str	r1, [r3, #0]
 800bb72:	d1dd      	bne.n	800bb30 <_free_r+0x24>
 800bb74:	6810      	ldr	r0, [r2, #0]
 800bb76:	6852      	ldr	r2, [r2, #4]
 800bb78:	605a      	str	r2, [r3, #4]
 800bb7a:	4401      	add	r1, r0
 800bb7c:	6019      	str	r1, [r3, #0]
 800bb7e:	e7d7      	b.n	800bb30 <_free_r+0x24>
 800bb80:	d902      	bls.n	800bb88 <_free_r+0x7c>
 800bb82:	230c      	movs	r3, #12
 800bb84:	602b      	str	r3, [r5, #0]
 800bb86:	e7d3      	b.n	800bb30 <_free_r+0x24>
 800bb88:	6820      	ldr	r0, [r4, #0]
 800bb8a:	1821      	adds	r1, r4, r0
 800bb8c:	428a      	cmp	r2, r1
 800bb8e:	bf04      	itt	eq
 800bb90:	6811      	ldreq	r1, [r2, #0]
 800bb92:	6852      	ldreq	r2, [r2, #4]
 800bb94:	6062      	str	r2, [r4, #4]
 800bb96:	bf04      	itt	eq
 800bb98:	1809      	addeq	r1, r1, r0
 800bb9a:	6021      	streq	r1, [r4, #0]
 800bb9c:	605c      	str	r4, [r3, #4]
 800bb9e:	e7c7      	b.n	800bb30 <_free_r+0x24>
 800bba0:	bd38      	pop	{r3, r4, r5, pc}
 800bba2:	bf00      	nop
 800bba4:	20013f08 	.word	0x20013f08

0800bba8 <_malloc_r>:
 800bba8:	b570      	push	{r4, r5, r6, lr}
 800bbaa:	1ccd      	adds	r5, r1, #3
 800bbac:	f025 0503 	bic.w	r5, r5, #3
 800bbb0:	3508      	adds	r5, #8
 800bbb2:	2d0c      	cmp	r5, #12
 800bbb4:	bf38      	it	cc
 800bbb6:	250c      	movcc	r5, #12
 800bbb8:	2d00      	cmp	r5, #0
 800bbba:	4606      	mov	r6, r0
 800bbbc:	db01      	blt.n	800bbc2 <_malloc_r+0x1a>
 800bbbe:	42a9      	cmp	r1, r5
 800bbc0:	d903      	bls.n	800bbca <_malloc_r+0x22>
 800bbc2:	230c      	movs	r3, #12
 800bbc4:	6033      	str	r3, [r6, #0]
 800bbc6:	2000      	movs	r0, #0
 800bbc8:	bd70      	pop	{r4, r5, r6, pc}
 800bbca:	f000 fbb9 	bl	800c340 <__malloc_lock>
 800bbce:	4a21      	ldr	r2, [pc, #132]	; (800bc54 <_malloc_r+0xac>)
 800bbd0:	6814      	ldr	r4, [r2, #0]
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	b991      	cbnz	r1, 800bbfc <_malloc_r+0x54>
 800bbd6:	4c20      	ldr	r4, [pc, #128]	; (800bc58 <_malloc_r+0xb0>)
 800bbd8:	6823      	ldr	r3, [r4, #0]
 800bbda:	b91b      	cbnz	r3, 800bbe4 <_malloc_r+0x3c>
 800bbdc:	4630      	mov	r0, r6
 800bbde:	f000 fb05 	bl	800c1ec <_sbrk_r>
 800bbe2:	6020      	str	r0, [r4, #0]
 800bbe4:	4629      	mov	r1, r5
 800bbe6:	4630      	mov	r0, r6
 800bbe8:	f000 fb00 	bl	800c1ec <_sbrk_r>
 800bbec:	1c43      	adds	r3, r0, #1
 800bbee:	d124      	bne.n	800bc3a <_malloc_r+0x92>
 800bbf0:	230c      	movs	r3, #12
 800bbf2:	6033      	str	r3, [r6, #0]
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	f000 fba4 	bl	800c342 <__malloc_unlock>
 800bbfa:	e7e4      	b.n	800bbc6 <_malloc_r+0x1e>
 800bbfc:	680b      	ldr	r3, [r1, #0]
 800bbfe:	1b5b      	subs	r3, r3, r5
 800bc00:	d418      	bmi.n	800bc34 <_malloc_r+0x8c>
 800bc02:	2b0b      	cmp	r3, #11
 800bc04:	d90f      	bls.n	800bc26 <_malloc_r+0x7e>
 800bc06:	600b      	str	r3, [r1, #0]
 800bc08:	50cd      	str	r5, [r1, r3]
 800bc0a:	18cc      	adds	r4, r1, r3
 800bc0c:	4630      	mov	r0, r6
 800bc0e:	f000 fb98 	bl	800c342 <__malloc_unlock>
 800bc12:	f104 000b 	add.w	r0, r4, #11
 800bc16:	1d23      	adds	r3, r4, #4
 800bc18:	f020 0007 	bic.w	r0, r0, #7
 800bc1c:	1ac3      	subs	r3, r0, r3
 800bc1e:	d0d3      	beq.n	800bbc8 <_malloc_r+0x20>
 800bc20:	425a      	negs	r2, r3
 800bc22:	50e2      	str	r2, [r4, r3]
 800bc24:	e7d0      	b.n	800bbc8 <_malloc_r+0x20>
 800bc26:	428c      	cmp	r4, r1
 800bc28:	684b      	ldr	r3, [r1, #4]
 800bc2a:	bf16      	itet	ne
 800bc2c:	6063      	strne	r3, [r4, #4]
 800bc2e:	6013      	streq	r3, [r2, #0]
 800bc30:	460c      	movne	r4, r1
 800bc32:	e7eb      	b.n	800bc0c <_malloc_r+0x64>
 800bc34:	460c      	mov	r4, r1
 800bc36:	6849      	ldr	r1, [r1, #4]
 800bc38:	e7cc      	b.n	800bbd4 <_malloc_r+0x2c>
 800bc3a:	1cc4      	adds	r4, r0, #3
 800bc3c:	f024 0403 	bic.w	r4, r4, #3
 800bc40:	42a0      	cmp	r0, r4
 800bc42:	d005      	beq.n	800bc50 <_malloc_r+0xa8>
 800bc44:	1a21      	subs	r1, r4, r0
 800bc46:	4630      	mov	r0, r6
 800bc48:	f000 fad0 	bl	800c1ec <_sbrk_r>
 800bc4c:	3001      	adds	r0, #1
 800bc4e:	d0cf      	beq.n	800bbf0 <_malloc_r+0x48>
 800bc50:	6025      	str	r5, [r4, #0]
 800bc52:	e7db      	b.n	800bc0c <_malloc_r+0x64>
 800bc54:	20013f08 	.word	0x20013f08
 800bc58:	20013f0c 	.word	0x20013f0c

0800bc5c <__sfputc_r>:
 800bc5c:	6893      	ldr	r3, [r2, #8]
 800bc5e:	3b01      	subs	r3, #1
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	b410      	push	{r4}
 800bc64:	6093      	str	r3, [r2, #8]
 800bc66:	da08      	bge.n	800bc7a <__sfputc_r+0x1e>
 800bc68:	6994      	ldr	r4, [r2, #24]
 800bc6a:	42a3      	cmp	r3, r4
 800bc6c:	db01      	blt.n	800bc72 <__sfputc_r+0x16>
 800bc6e:	290a      	cmp	r1, #10
 800bc70:	d103      	bne.n	800bc7a <__sfputc_r+0x1e>
 800bc72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc76:	f7ff bcab 	b.w	800b5d0 <__swbuf_r>
 800bc7a:	6813      	ldr	r3, [r2, #0]
 800bc7c:	1c58      	adds	r0, r3, #1
 800bc7e:	6010      	str	r0, [r2, #0]
 800bc80:	7019      	strb	r1, [r3, #0]
 800bc82:	4608      	mov	r0, r1
 800bc84:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc88:	4770      	bx	lr

0800bc8a <__sfputs_r>:
 800bc8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc8c:	4606      	mov	r6, r0
 800bc8e:	460f      	mov	r7, r1
 800bc90:	4614      	mov	r4, r2
 800bc92:	18d5      	adds	r5, r2, r3
 800bc94:	42ac      	cmp	r4, r5
 800bc96:	d101      	bne.n	800bc9c <__sfputs_r+0x12>
 800bc98:	2000      	movs	r0, #0
 800bc9a:	e007      	b.n	800bcac <__sfputs_r+0x22>
 800bc9c:	463a      	mov	r2, r7
 800bc9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bca2:	4630      	mov	r0, r6
 800bca4:	f7ff ffda 	bl	800bc5c <__sfputc_r>
 800bca8:	1c43      	adds	r3, r0, #1
 800bcaa:	d1f3      	bne.n	800bc94 <__sfputs_r+0xa>
 800bcac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bcb0 <_vfiprintf_r>:
 800bcb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcb4:	460c      	mov	r4, r1
 800bcb6:	b09d      	sub	sp, #116	; 0x74
 800bcb8:	4617      	mov	r7, r2
 800bcba:	461d      	mov	r5, r3
 800bcbc:	4606      	mov	r6, r0
 800bcbe:	b118      	cbz	r0, 800bcc8 <_vfiprintf_r+0x18>
 800bcc0:	6983      	ldr	r3, [r0, #24]
 800bcc2:	b90b      	cbnz	r3, 800bcc8 <_vfiprintf_r+0x18>
 800bcc4:	f7ff fe34 	bl	800b930 <__sinit>
 800bcc8:	4b7c      	ldr	r3, [pc, #496]	; (800bebc <_vfiprintf_r+0x20c>)
 800bcca:	429c      	cmp	r4, r3
 800bccc:	d158      	bne.n	800bd80 <_vfiprintf_r+0xd0>
 800bcce:	6874      	ldr	r4, [r6, #4]
 800bcd0:	89a3      	ldrh	r3, [r4, #12]
 800bcd2:	0718      	lsls	r0, r3, #28
 800bcd4:	d55e      	bpl.n	800bd94 <_vfiprintf_r+0xe4>
 800bcd6:	6923      	ldr	r3, [r4, #16]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d05b      	beq.n	800bd94 <_vfiprintf_r+0xe4>
 800bcdc:	2300      	movs	r3, #0
 800bcde:	9309      	str	r3, [sp, #36]	; 0x24
 800bce0:	2320      	movs	r3, #32
 800bce2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bce6:	2330      	movs	r3, #48	; 0x30
 800bce8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bcec:	9503      	str	r5, [sp, #12]
 800bcee:	f04f 0b01 	mov.w	fp, #1
 800bcf2:	46b8      	mov	r8, r7
 800bcf4:	4645      	mov	r5, r8
 800bcf6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bcfa:	b10b      	cbz	r3, 800bd00 <_vfiprintf_r+0x50>
 800bcfc:	2b25      	cmp	r3, #37	; 0x25
 800bcfe:	d154      	bne.n	800bdaa <_vfiprintf_r+0xfa>
 800bd00:	ebb8 0a07 	subs.w	sl, r8, r7
 800bd04:	d00b      	beq.n	800bd1e <_vfiprintf_r+0x6e>
 800bd06:	4653      	mov	r3, sl
 800bd08:	463a      	mov	r2, r7
 800bd0a:	4621      	mov	r1, r4
 800bd0c:	4630      	mov	r0, r6
 800bd0e:	f7ff ffbc 	bl	800bc8a <__sfputs_r>
 800bd12:	3001      	adds	r0, #1
 800bd14:	f000 80c2 	beq.w	800be9c <_vfiprintf_r+0x1ec>
 800bd18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd1a:	4453      	add	r3, sl
 800bd1c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd1e:	f898 3000 	ldrb.w	r3, [r8]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	f000 80ba 	beq.w	800be9c <_vfiprintf_r+0x1ec>
 800bd28:	2300      	movs	r3, #0
 800bd2a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bd2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd32:	9304      	str	r3, [sp, #16]
 800bd34:	9307      	str	r3, [sp, #28]
 800bd36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bd3a:	931a      	str	r3, [sp, #104]	; 0x68
 800bd3c:	46a8      	mov	r8, r5
 800bd3e:	2205      	movs	r2, #5
 800bd40:	f818 1b01 	ldrb.w	r1, [r8], #1
 800bd44:	485e      	ldr	r0, [pc, #376]	; (800bec0 <_vfiprintf_r+0x210>)
 800bd46:	f7f4 fa43 	bl	80001d0 <memchr>
 800bd4a:	9b04      	ldr	r3, [sp, #16]
 800bd4c:	bb78      	cbnz	r0, 800bdae <_vfiprintf_r+0xfe>
 800bd4e:	06d9      	lsls	r1, r3, #27
 800bd50:	bf44      	itt	mi
 800bd52:	2220      	movmi	r2, #32
 800bd54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bd58:	071a      	lsls	r2, r3, #28
 800bd5a:	bf44      	itt	mi
 800bd5c:	222b      	movmi	r2, #43	; 0x2b
 800bd5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bd62:	782a      	ldrb	r2, [r5, #0]
 800bd64:	2a2a      	cmp	r2, #42	; 0x2a
 800bd66:	d02a      	beq.n	800bdbe <_vfiprintf_r+0x10e>
 800bd68:	9a07      	ldr	r2, [sp, #28]
 800bd6a:	46a8      	mov	r8, r5
 800bd6c:	2000      	movs	r0, #0
 800bd6e:	250a      	movs	r5, #10
 800bd70:	4641      	mov	r1, r8
 800bd72:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd76:	3b30      	subs	r3, #48	; 0x30
 800bd78:	2b09      	cmp	r3, #9
 800bd7a:	d969      	bls.n	800be50 <_vfiprintf_r+0x1a0>
 800bd7c:	b360      	cbz	r0, 800bdd8 <_vfiprintf_r+0x128>
 800bd7e:	e024      	b.n	800bdca <_vfiprintf_r+0x11a>
 800bd80:	4b50      	ldr	r3, [pc, #320]	; (800bec4 <_vfiprintf_r+0x214>)
 800bd82:	429c      	cmp	r4, r3
 800bd84:	d101      	bne.n	800bd8a <_vfiprintf_r+0xda>
 800bd86:	68b4      	ldr	r4, [r6, #8]
 800bd88:	e7a2      	b.n	800bcd0 <_vfiprintf_r+0x20>
 800bd8a:	4b4f      	ldr	r3, [pc, #316]	; (800bec8 <_vfiprintf_r+0x218>)
 800bd8c:	429c      	cmp	r4, r3
 800bd8e:	bf08      	it	eq
 800bd90:	68f4      	ldreq	r4, [r6, #12]
 800bd92:	e79d      	b.n	800bcd0 <_vfiprintf_r+0x20>
 800bd94:	4621      	mov	r1, r4
 800bd96:	4630      	mov	r0, r6
 800bd98:	f7ff fc6c 	bl	800b674 <__swsetup_r>
 800bd9c:	2800      	cmp	r0, #0
 800bd9e:	d09d      	beq.n	800bcdc <_vfiprintf_r+0x2c>
 800bda0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bda4:	b01d      	add	sp, #116	; 0x74
 800bda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdaa:	46a8      	mov	r8, r5
 800bdac:	e7a2      	b.n	800bcf4 <_vfiprintf_r+0x44>
 800bdae:	4a44      	ldr	r2, [pc, #272]	; (800bec0 <_vfiprintf_r+0x210>)
 800bdb0:	1a80      	subs	r0, r0, r2
 800bdb2:	fa0b f000 	lsl.w	r0, fp, r0
 800bdb6:	4318      	orrs	r0, r3
 800bdb8:	9004      	str	r0, [sp, #16]
 800bdba:	4645      	mov	r5, r8
 800bdbc:	e7be      	b.n	800bd3c <_vfiprintf_r+0x8c>
 800bdbe:	9a03      	ldr	r2, [sp, #12]
 800bdc0:	1d11      	adds	r1, r2, #4
 800bdc2:	6812      	ldr	r2, [r2, #0]
 800bdc4:	9103      	str	r1, [sp, #12]
 800bdc6:	2a00      	cmp	r2, #0
 800bdc8:	db01      	blt.n	800bdce <_vfiprintf_r+0x11e>
 800bdca:	9207      	str	r2, [sp, #28]
 800bdcc:	e004      	b.n	800bdd8 <_vfiprintf_r+0x128>
 800bdce:	4252      	negs	r2, r2
 800bdd0:	f043 0302 	orr.w	r3, r3, #2
 800bdd4:	9207      	str	r2, [sp, #28]
 800bdd6:	9304      	str	r3, [sp, #16]
 800bdd8:	f898 3000 	ldrb.w	r3, [r8]
 800bddc:	2b2e      	cmp	r3, #46	; 0x2e
 800bdde:	d10e      	bne.n	800bdfe <_vfiprintf_r+0x14e>
 800bde0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bde4:	2b2a      	cmp	r3, #42	; 0x2a
 800bde6:	d138      	bne.n	800be5a <_vfiprintf_r+0x1aa>
 800bde8:	9b03      	ldr	r3, [sp, #12]
 800bdea:	1d1a      	adds	r2, r3, #4
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	9203      	str	r2, [sp, #12]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	bfb8      	it	lt
 800bdf4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bdf8:	f108 0802 	add.w	r8, r8, #2
 800bdfc:	9305      	str	r3, [sp, #20]
 800bdfe:	4d33      	ldr	r5, [pc, #204]	; (800becc <_vfiprintf_r+0x21c>)
 800be00:	f898 1000 	ldrb.w	r1, [r8]
 800be04:	2203      	movs	r2, #3
 800be06:	4628      	mov	r0, r5
 800be08:	f7f4 f9e2 	bl	80001d0 <memchr>
 800be0c:	b140      	cbz	r0, 800be20 <_vfiprintf_r+0x170>
 800be0e:	2340      	movs	r3, #64	; 0x40
 800be10:	1b40      	subs	r0, r0, r5
 800be12:	fa03 f000 	lsl.w	r0, r3, r0
 800be16:	9b04      	ldr	r3, [sp, #16]
 800be18:	4303      	orrs	r3, r0
 800be1a:	f108 0801 	add.w	r8, r8, #1
 800be1e:	9304      	str	r3, [sp, #16]
 800be20:	f898 1000 	ldrb.w	r1, [r8]
 800be24:	482a      	ldr	r0, [pc, #168]	; (800bed0 <_vfiprintf_r+0x220>)
 800be26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be2a:	2206      	movs	r2, #6
 800be2c:	f108 0701 	add.w	r7, r8, #1
 800be30:	f7f4 f9ce 	bl	80001d0 <memchr>
 800be34:	2800      	cmp	r0, #0
 800be36:	d037      	beq.n	800bea8 <_vfiprintf_r+0x1f8>
 800be38:	4b26      	ldr	r3, [pc, #152]	; (800bed4 <_vfiprintf_r+0x224>)
 800be3a:	bb1b      	cbnz	r3, 800be84 <_vfiprintf_r+0x1d4>
 800be3c:	9b03      	ldr	r3, [sp, #12]
 800be3e:	3307      	adds	r3, #7
 800be40:	f023 0307 	bic.w	r3, r3, #7
 800be44:	3308      	adds	r3, #8
 800be46:	9303      	str	r3, [sp, #12]
 800be48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be4a:	444b      	add	r3, r9
 800be4c:	9309      	str	r3, [sp, #36]	; 0x24
 800be4e:	e750      	b.n	800bcf2 <_vfiprintf_r+0x42>
 800be50:	fb05 3202 	mla	r2, r5, r2, r3
 800be54:	2001      	movs	r0, #1
 800be56:	4688      	mov	r8, r1
 800be58:	e78a      	b.n	800bd70 <_vfiprintf_r+0xc0>
 800be5a:	2300      	movs	r3, #0
 800be5c:	f108 0801 	add.w	r8, r8, #1
 800be60:	9305      	str	r3, [sp, #20]
 800be62:	4619      	mov	r1, r3
 800be64:	250a      	movs	r5, #10
 800be66:	4640      	mov	r0, r8
 800be68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be6c:	3a30      	subs	r2, #48	; 0x30
 800be6e:	2a09      	cmp	r2, #9
 800be70:	d903      	bls.n	800be7a <_vfiprintf_r+0x1ca>
 800be72:	2b00      	cmp	r3, #0
 800be74:	d0c3      	beq.n	800bdfe <_vfiprintf_r+0x14e>
 800be76:	9105      	str	r1, [sp, #20]
 800be78:	e7c1      	b.n	800bdfe <_vfiprintf_r+0x14e>
 800be7a:	fb05 2101 	mla	r1, r5, r1, r2
 800be7e:	2301      	movs	r3, #1
 800be80:	4680      	mov	r8, r0
 800be82:	e7f0      	b.n	800be66 <_vfiprintf_r+0x1b6>
 800be84:	ab03      	add	r3, sp, #12
 800be86:	9300      	str	r3, [sp, #0]
 800be88:	4622      	mov	r2, r4
 800be8a:	4b13      	ldr	r3, [pc, #76]	; (800bed8 <_vfiprintf_r+0x228>)
 800be8c:	a904      	add	r1, sp, #16
 800be8e:	4630      	mov	r0, r6
 800be90:	f3af 8000 	nop.w
 800be94:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800be98:	4681      	mov	r9, r0
 800be9a:	d1d5      	bne.n	800be48 <_vfiprintf_r+0x198>
 800be9c:	89a3      	ldrh	r3, [r4, #12]
 800be9e:	065b      	lsls	r3, r3, #25
 800bea0:	f53f af7e 	bmi.w	800bda0 <_vfiprintf_r+0xf0>
 800bea4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bea6:	e77d      	b.n	800bda4 <_vfiprintf_r+0xf4>
 800bea8:	ab03      	add	r3, sp, #12
 800beaa:	9300      	str	r3, [sp, #0]
 800beac:	4622      	mov	r2, r4
 800beae:	4b0a      	ldr	r3, [pc, #40]	; (800bed8 <_vfiprintf_r+0x228>)
 800beb0:	a904      	add	r1, sp, #16
 800beb2:	4630      	mov	r0, r6
 800beb4:	f000 f888 	bl	800bfc8 <_printf_i>
 800beb8:	e7ec      	b.n	800be94 <_vfiprintf_r+0x1e4>
 800beba:	bf00      	nop
 800bebc:	0800c7e4 	.word	0x0800c7e4
 800bec0:	0800c824 	.word	0x0800c824
 800bec4:	0800c804 	.word	0x0800c804
 800bec8:	0800c7c4 	.word	0x0800c7c4
 800becc:	0800c82a 	.word	0x0800c82a
 800bed0:	0800c82e 	.word	0x0800c82e
 800bed4:	00000000 	.word	0x00000000
 800bed8:	0800bc8b 	.word	0x0800bc8b

0800bedc <_printf_common>:
 800bedc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bee0:	4691      	mov	r9, r2
 800bee2:	461f      	mov	r7, r3
 800bee4:	688a      	ldr	r2, [r1, #8]
 800bee6:	690b      	ldr	r3, [r1, #16]
 800bee8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800beec:	4293      	cmp	r3, r2
 800beee:	bfb8      	it	lt
 800bef0:	4613      	movlt	r3, r2
 800bef2:	f8c9 3000 	str.w	r3, [r9]
 800bef6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800befa:	4606      	mov	r6, r0
 800befc:	460c      	mov	r4, r1
 800befe:	b112      	cbz	r2, 800bf06 <_printf_common+0x2a>
 800bf00:	3301      	adds	r3, #1
 800bf02:	f8c9 3000 	str.w	r3, [r9]
 800bf06:	6823      	ldr	r3, [r4, #0]
 800bf08:	0699      	lsls	r1, r3, #26
 800bf0a:	bf42      	ittt	mi
 800bf0c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800bf10:	3302      	addmi	r3, #2
 800bf12:	f8c9 3000 	strmi.w	r3, [r9]
 800bf16:	6825      	ldr	r5, [r4, #0]
 800bf18:	f015 0506 	ands.w	r5, r5, #6
 800bf1c:	d107      	bne.n	800bf2e <_printf_common+0x52>
 800bf1e:	f104 0a19 	add.w	sl, r4, #25
 800bf22:	68e3      	ldr	r3, [r4, #12]
 800bf24:	f8d9 2000 	ldr.w	r2, [r9]
 800bf28:	1a9b      	subs	r3, r3, r2
 800bf2a:	42ab      	cmp	r3, r5
 800bf2c:	dc28      	bgt.n	800bf80 <_printf_common+0xa4>
 800bf2e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800bf32:	6822      	ldr	r2, [r4, #0]
 800bf34:	3300      	adds	r3, #0
 800bf36:	bf18      	it	ne
 800bf38:	2301      	movne	r3, #1
 800bf3a:	0692      	lsls	r2, r2, #26
 800bf3c:	d42d      	bmi.n	800bf9a <_printf_common+0xbe>
 800bf3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bf42:	4639      	mov	r1, r7
 800bf44:	4630      	mov	r0, r6
 800bf46:	47c0      	blx	r8
 800bf48:	3001      	adds	r0, #1
 800bf4a:	d020      	beq.n	800bf8e <_printf_common+0xb2>
 800bf4c:	6823      	ldr	r3, [r4, #0]
 800bf4e:	68e5      	ldr	r5, [r4, #12]
 800bf50:	f8d9 2000 	ldr.w	r2, [r9]
 800bf54:	f003 0306 	and.w	r3, r3, #6
 800bf58:	2b04      	cmp	r3, #4
 800bf5a:	bf08      	it	eq
 800bf5c:	1aad      	subeq	r5, r5, r2
 800bf5e:	68a3      	ldr	r3, [r4, #8]
 800bf60:	6922      	ldr	r2, [r4, #16]
 800bf62:	bf0c      	ite	eq
 800bf64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf68:	2500      	movne	r5, #0
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	bfc4      	itt	gt
 800bf6e:	1a9b      	subgt	r3, r3, r2
 800bf70:	18ed      	addgt	r5, r5, r3
 800bf72:	f04f 0900 	mov.w	r9, #0
 800bf76:	341a      	adds	r4, #26
 800bf78:	454d      	cmp	r5, r9
 800bf7a:	d11a      	bne.n	800bfb2 <_printf_common+0xd6>
 800bf7c:	2000      	movs	r0, #0
 800bf7e:	e008      	b.n	800bf92 <_printf_common+0xb6>
 800bf80:	2301      	movs	r3, #1
 800bf82:	4652      	mov	r2, sl
 800bf84:	4639      	mov	r1, r7
 800bf86:	4630      	mov	r0, r6
 800bf88:	47c0      	blx	r8
 800bf8a:	3001      	adds	r0, #1
 800bf8c:	d103      	bne.n	800bf96 <_printf_common+0xba>
 800bf8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf96:	3501      	adds	r5, #1
 800bf98:	e7c3      	b.n	800bf22 <_printf_common+0x46>
 800bf9a:	18e1      	adds	r1, r4, r3
 800bf9c:	1c5a      	adds	r2, r3, #1
 800bf9e:	2030      	movs	r0, #48	; 0x30
 800bfa0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bfa4:	4422      	add	r2, r4
 800bfa6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bfaa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bfae:	3302      	adds	r3, #2
 800bfb0:	e7c5      	b.n	800bf3e <_printf_common+0x62>
 800bfb2:	2301      	movs	r3, #1
 800bfb4:	4622      	mov	r2, r4
 800bfb6:	4639      	mov	r1, r7
 800bfb8:	4630      	mov	r0, r6
 800bfba:	47c0      	blx	r8
 800bfbc:	3001      	adds	r0, #1
 800bfbe:	d0e6      	beq.n	800bf8e <_printf_common+0xb2>
 800bfc0:	f109 0901 	add.w	r9, r9, #1
 800bfc4:	e7d8      	b.n	800bf78 <_printf_common+0x9c>
	...

0800bfc8 <_printf_i>:
 800bfc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bfcc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800bfd0:	460c      	mov	r4, r1
 800bfd2:	7e09      	ldrb	r1, [r1, #24]
 800bfd4:	b085      	sub	sp, #20
 800bfd6:	296e      	cmp	r1, #110	; 0x6e
 800bfd8:	4617      	mov	r7, r2
 800bfda:	4606      	mov	r6, r0
 800bfdc:	4698      	mov	r8, r3
 800bfde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bfe0:	f000 80b3 	beq.w	800c14a <_printf_i+0x182>
 800bfe4:	d822      	bhi.n	800c02c <_printf_i+0x64>
 800bfe6:	2963      	cmp	r1, #99	; 0x63
 800bfe8:	d036      	beq.n	800c058 <_printf_i+0x90>
 800bfea:	d80a      	bhi.n	800c002 <_printf_i+0x3a>
 800bfec:	2900      	cmp	r1, #0
 800bfee:	f000 80b9 	beq.w	800c164 <_printf_i+0x19c>
 800bff2:	2958      	cmp	r1, #88	; 0x58
 800bff4:	f000 8083 	beq.w	800c0fe <_printf_i+0x136>
 800bff8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bffc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c000:	e032      	b.n	800c068 <_printf_i+0xa0>
 800c002:	2964      	cmp	r1, #100	; 0x64
 800c004:	d001      	beq.n	800c00a <_printf_i+0x42>
 800c006:	2969      	cmp	r1, #105	; 0x69
 800c008:	d1f6      	bne.n	800bff8 <_printf_i+0x30>
 800c00a:	6820      	ldr	r0, [r4, #0]
 800c00c:	6813      	ldr	r3, [r2, #0]
 800c00e:	0605      	lsls	r5, r0, #24
 800c010:	f103 0104 	add.w	r1, r3, #4
 800c014:	d52a      	bpl.n	800c06c <_printf_i+0xa4>
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	6011      	str	r1, [r2, #0]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	da03      	bge.n	800c026 <_printf_i+0x5e>
 800c01e:	222d      	movs	r2, #45	; 0x2d
 800c020:	425b      	negs	r3, r3
 800c022:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c026:	486f      	ldr	r0, [pc, #444]	; (800c1e4 <_printf_i+0x21c>)
 800c028:	220a      	movs	r2, #10
 800c02a:	e039      	b.n	800c0a0 <_printf_i+0xd8>
 800c02c:	2973      	cmp	r1, #115	; 0x73
 800c02e:	f000 809d 	beq.w	800c16c <_printf_i+0x1a4>
 800c032:	d808      	bhi.n	800c046 <_printf_i+0x7e>
 800c034:	296f      	cmp	r1, #111	; 0x6f
 800c036:	d020      	beq.n	800c07a <_printf_i+0xb2>
 800c038:	2970      	cmp	r1, #112	; 0x70
 800c03a:	d1dd      	bne.n	800bff8 <_printf_i+0x30>
 800c03c:	6823      	ldr	r3, [r4, #0]
 800c03e:	f043 0320 	orr.w	r3, r3, #32
 800c042:	6023      	str	r3, [r4, #0]
 800c044:	e003      	b.n	800c04e <_printf_i+0x86>
 800c046:	2975      	cmp	r1, #117	; 0x75
 800c048:	d017      	beq.n	800c07a <_printf_i+0xb2>
 800c04a:	2978      	cmp	r1, #120	; 0x78
 800c04c:	d1d4      	bne.n	800bff8 <_printf_i+0x30>
 800c04e:	2378      	movs	r3, #120	; 0x78
 800c050:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c054:	4864      	ldr	r0, [pc, #400]	; (800c1e8 <_printf_i+0x220>)
 800c056:	e055      	b.n	800c104 <_printf_i+0x13c>
 800c058:	6813      	ldr	r3, [r2, #0]
 800c05a:	1d19      	adds	r1, r3, #4
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	6011      	str	r1, [r2, #0]
 800c060:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c064:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c068:	2301      	movs	r3, #1
 800c06a:	e08c      	b.n	800c186 <_printf_i+0x1be>
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	6011      	str	r1, [r2, #0]
 800c070:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c074:	bf18      	it	ne
 800c076:	b21b      	sxthne	r3, r3
 800c078:	e7cf      	b.n	800c01a <_printf_i+0x52>
 800c07a:	6813      	ldr	r3, [r2, #0]
 800c07c:	6825      	ldr	r5, [r4, #0]
 800c07e:	1d18      	adds	r0, r3, #4
 800c080:	6010      	str	r0, [r2, #0]
 800c082:	0628      	lsls	r0, r5, #24
 800c084:	d501      	bpl.n	800c08a <_printf_i+0xc2>
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	e002      	b.n	800c090 <_printf_i+0xc8>
 800c08a:	0668      	lsls	r0, r5, #25
 800c08c:	d5fb      	bpl.n	800c086 <_printf_i+0xbe>
 800c08e:	881b      	ldrh	r3, [r3, #0]
 800c090:	4854      	ldr	r0, [pc, #336]	; (800c1e4 <_printf_i+0x21c>)
 800c092:	296f      	cmp	r1, #111	; 0x6f
 800c094:	bf14      	ite	ne
 800c096:	220a      	movne	r2, #10
 800c098:	2208      	moveq	r2, #8
 800c09a:	2100      	movs	r1, #0
 800c09c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c0a0:	6865      	ldr	r5, [r4, #4]
 800c0a2:	60a5      	str	r5, [r4, #8]
 800c0a4:	2d00      	cmp	r5, #0
 800c0a6:	f2c0 8095 	blt.w	800c1d4 <_printf_i+0x20c>
 800c0aa:	6821      	ldr	r1, [r4, #0]
 800c0ac:	f021 0104 	bic.w	r1, r1, #4
 800c0b0:	6021      	str	r1, [r4, #0]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d13d      	bne.n	800c132 <_printf_i+0x16a>
 800c0b6:	2d00      	cmp	r5, #0
 800c0b8:	f040 808e 	bne.w	800c1d8 <_printf_i+0x210>
 800c0bc:	4665      	mov	r5, ip
 800c0be:	2a08      	cmp	r2, #8
 800c0c0:	d10b      	bne.n	800c0da <_printf_i+0x112>
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	07db      	lsls	r3, r3, #31
 800c0c6:	d508      	bpl.n	800c0da <_printf_i+0x112>
 800c0c8:	6923      	ldr	r3, [r4, #16]
 800c0ca:	6862      	ldr	r2, [r4, #4]
 800c0cc:	429a      	cmp	r2, r3
 800c0ce:	bfde      	ittt	le
 800c0d0:	2330      	movle	r3, #48	; 0x30
 800c0d2:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c0d6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c0da:	ebac 0305 	sub.w	r3, ip, r5
 800c0de:	6123      	str	r3, [r4, #16]
 800c0e0:	f8cd 8000 	str.w	r8, [sp]
 800c0e4:	463b      	mov	r3, r7
 800c0e6:	aa03      	add	r2, sp, #12
 800c0e8:	4621      	mov	r1, r4
 800c0ea:	4630      	mov	r0, r6
 800c0ec:	f7ff fef6 	bl	800bedc <_printf_common>
 800c0f0:	3001      	adds	r0, #1
 800c0f2:	d14d      	bne.n	800c190 <_printf_i+0x1c8>
 800c0f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c0f8:	b005      	add	sp, #20
 800c0fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0fe:	4839      	ldr	r0, [pc, #228]	; (800c1e4 <_printf_i+0x21c>)
 800c100:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c104:	6813      	ldr	r3, [r2, #0]
 800c106:	6821      	ldr	r1, [r4, #0]
 800c108:	1d1d      	adds	r5, r3, #4
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	6015      	str	r5, [r2, #0]
 800c10e:	060a      	lsls	r2, r1, #24
 800c110:	d50b      	bpl.n	800c12a <_printf_i+0x162>
 800c112:	07ca      	lsls	r2, r1, #31
 800c114:	bf44      	itt	mi
 800c116:	f041 0120 	orrmi.w	r1, r1, #32
 800c11a:	6021      	strmi	r1, [r4, #0]
 800c11c:	b91b      	cbnz	r3, 800c126 <_printf_i+0x15e>
 800c11e:	6822      	ldr	r2, [r4, #0]
 800c120:	f022 0220 	bic.w	r2, r2, #32
 800c124:	6022      	str	r2, [r4, #0]
 800c126:	2210      	movs	r2, #16
 800c128:	e7b7      	b.n	800c09a <_printf_i+0xd2>
 800c12a:	064d      	lsls	r5, r1, #25
 800c12c:	bf48      	it	mi
 800c12e:	b29b      	uxthmi	r3, r3
 800c130:	e7ef      	b.n	800c112 <_printf_i+0x14a>
 800c132:	4665      	mov	r5, ip
 800c134:	fbb3 f1f2 	udiv	r1, r3, r2
 800c138:	fb02 3311 	mls	r3, r2, r1, r3
 800c13c:	5cc3      	ldrb	r3, [r0, r3]
 800c13e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c142:	460b      	mov	r3, r1
 800c144:	2900      	cmp	r1, #0
 800c146:	d1f5      	bne.n	800c134 <_printf_i+0x16c>
 800c148:	e7b9      	b.n	800c0be <_printf_i+0xf6>
 800c14a:	6813      	ldr	r3, [r2, #0]
 800c14c:	6825      	ldr	r5, [r4, #0]
 800c14e:	6961      	ldr	r1, [r4, #20]
 800c150:	1d18      	adds	r0, r3, #4
 800c152:	6010      	str	r0, [r2, #0]
 800c154:	0628      	lsls	r0, r5, #24
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	d501      	bpl.n	800c15e <_printf_i+0x196>
 800c15a:	6019      	str	r1, [r3, #0]
 800c15c:	e002      	b.n	800c164 <_printf_i+0x19c>
 800c15e:	066a      	lsls	r2, r5, #25
 800c160:	d5fb      	bpl.n	800c15a <_printf_i+0x192>
 800c162:	8019      	strh	r1, [r3, #0]
 800c164:	2300      	movs	r3, #0
 800c166:	6123      	str	r3, [r4, #16]
 800c168:	4665      	mov	r5, ip
 800c16a:	e7b9      	b.n	800c0e0 <_printf_i+0x118>
 800c16c:	6813      	ldr	r3, [r2, #0]
 800c16e:	1d19      	adds	r1, r3, #4
 800c170:	6011      	str	r1, [r2, #0]
 800c172:	681d      	ldr	r5, [r3, #0]
 800c174:	6862      	ldr	r2, [r4, #4]
 800c176:	2100      	movs	r1, #0
 800c178:	4628      	mov	r0, r5
 800c17a:	f7f4 f829 	bl	80001d0 <memchr>
 800c17e:	b108      	cbz	r0, 800c184 <_printf_i+0x1bc>
 800c180:	1b40      	subs	r0, r0, r5
 800c182:	6060      	str	r0, [r4, #4]
 800c184:	6863      	ldr	r3, [r4, #4]
 800c186:	6123      	str	r3, [r4, #16]
 800c188:	2300      	movs	r3, #0
 800c18a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c18e:	e7a7      	b.n	800c0e0 <_printf_i+0x118>
 800c190:	6923      	ldr	r3, [r4, #16]
 800c192:	462a      	mov	r2, r5
 800c194:	4639      	mov	r1, r7
 800c196:	4630      	mov	r0, r6
 800c198:	47c0      	blx	r8
 800c19a:	3001      	adds	r0, #1
 800c19c:	d0aa      	beq.n	800c0f4 <_printf_i+0x12c>
 800c19e:	6823      	ldr	r3, [r4, #0]
 800c1a0:	079b      	lsls	r3, r3, #30
 800c1a2:	d413      	bmi.n	800c1cc <_printf_i+0x204>
 800c1a4:	68e0      	ldr	r0, [r4, #12]
 800c1a6:	9b03      	ldr	r3, [sp, #12]
 800c1a8:	4298      	cmp	r0, r3
 800c1aa:	bfb8      	it	lt
 800c1ac:	4618      	movlt	r0, r3
 800c1ae:	e7a3      	b.n	800c0f8 <_printf_i+0x130>
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	464a      	mov	r2, r9
 800c1b4:	4639      	mov	r1, r7
 800c1b6:	4630      	mov	r0, r6
 800c1b8:	47c0      	blx	r8
 800c1ba:	3001      	adds	r0, #1
 800c1bc:	d09a      	beq.n	800c0f4 <_printf_i+0x12c>
 800c1be:	3501      	adds	r5, #1
 800c1c0:	68e3      	ldr	r3, [r4, #12]
 800c1c2:	9a03      	ldr	r2, [sp, #12]
 800c1c4:	1a9b      	subs	r3, r3, r2
 800c1c6:	42ab      	cmp	r3, r5
 800c1c8:	dcf2      	bgt.n	800c1b0 <_printf_i+0x1e8>
 800c1ca:	e7eb      	b.n	800c1a4 <_printf_i+0x1dc>
 800c1cc:	2500      	movs	r5, #0
 800c1ce:	f104 0919 	add.w	r9, r4, #25
 800c1d2:	e7f5      	b.n	800c1c0 <_printf_i+0x1f8>
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d1ac      	bne.n	800c132 <_printf_i+0x16a>
 800c1d8:	7803      	ldrb	r3, [r0, #0]
 800c1da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c1de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c1e2:	e76c      	b.n	800c0be <_printf_i+0xf6>
 800c1e4:	0800c835 	.word	0x0800c835
 800c1e8:	0800c846 	.word	0x0800c846

0800c1ec <_sbrk_r>:
 800c1ec:	b538      	push	{r3, r4, r5, lr}
 800c1ee:	4c06      	ldr	r4, [pc, #24]	; (800c208 <_sbrk_r+0x1c>)
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	4605      	mov	r5, r0
 800c1f4:	4608      	mov	r0, r1
 800c1f6:	6023      	str	r3, [r4, #0]
 800c1f8:	f7f8 fada 	bl	80047b0 <_sbrk>
 800c1fc:	1c43      	adds	r3, r0, #1
 800c1fe:	d102      	bne.n	800c206 <_sbrk_r+0x1a>
 800c200:	6823      	ldr	r3, [r4, #0]
 800c202:	b103      	cbz	r3, 800c206 <_sbrk_r+0x1a>
 800c204:	602b      	str	r3, [r5, #0]
 800c206:	bd38      	pop	{r3, r4, r5, pc}
 800c208:	20014bf8 	.word	0x20014bf8

0800c20c <__sread>:
 800c20c:	b510      	push	{r4, lr}
 800c20e:	460c      	mov	r4, r1
 800c210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c214:	f000 f896 	bl	800c344 <_read_r>
 800c218:	2800      	cmp	r0, #0
 800c21a:	bfab      	itete	ge
 800c21c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c21e:	89a3      	ldrhlt	r3, [r4, #12]
 800c220:	181b      	addge	r3, r3, r0
 800c222:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c226:	bfac      	ite	ge
 800c228:	6563      	strge	r3, [r4, #84]	; 0x54
 800c22a:	81a3      	strhlt	r3, [r4, #12]
 800c22c:	bd10      	pop	{r4, pc}

0800c22e <__swrite>:
 800c22e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c232:	461f      	mov	r7, r3
 800c234:	898b      	ldrh	r3, [r1, #12]
 800c236:	05db      	lsls	r3, r3, #23
 800c238:	4605      	mov	r5, r0
 800c23a:	460c      	mov	r4, r1
 800c23c:	4616      	mov	r6, r2
 800c23e:	d505      	bpl.n	800c24c <__swrite+0x1e>
 800c240:	2302      	movs	r3, #2
 800c242:	2200      	movs	r2, #0
 800c244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c248:	f000 f868 	bl	800c31c <_lseek_r>
 800c24c:	89a3      	ldrh	r3, [r4, #12]
 800c24e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c252:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c256:	81a3      	strh	r3, [r4, #12]
 800c258:	4632      	mov	r2, r6
 800c25a:	463b      	mov	r3, r7
 800c25c:	4628      	mov	r0, r5
 800c25e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c262:	f000 b817 	b.w	800c294 <_write_r>

0800c266 <__sseek>:
 800c266:	b510      	push	{r4, lr}
 800c268:	460c      	mov	r4, r1
 800c26a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c26e:	f000 f855 	bl	800c31c <_lseek_r>
 800c272:	1c43      	adds	r3, r0, #1
 800c274:	89a3      	ldrh	r3, [r4, #12]
 800c276:	bf15      	itete	ne
 800c278:	6560      	strne	r0, [r4, #84]	; 0x54
 800c27a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c27e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c282:	81a3      	strheq	r3, [r4, #12]
 800c284:	bf18      	it	ne
 800c286:	81a3      	strhne	r3, [r4, #12]
 800c288:	bd10      	pop	{r4, pc}

0800c28a <__sclose>:
 800c28a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c28e:	f000 b813 	b.w	800c2b8 <_close_r>
	...

0800c294 <_write_r>:
 800c294:	b538      	push	{r3, r4, r5, lr}
 800c296:	4c07      	ldr	r4, [pc, #28]	; (800c2b4 <_write_r+0x20>)
 800c298:	4605      	mov	r5, r0
 800c29a:	4608      	mov	r0, r1
 800c29c:	4611      	mov	r1, r2
 800c29e:	2200      	movs	r2, #0
 800c2a0:	6022      	str	r2, [r4, #0]
 800c2a2:	461a      	mov	r2, r3
 800c2a4:	f7f8 fa33 	bl	800470e <_write>
 800c2a8:	1c43      	adds	r3, r0, #1
 800c2aa:	d102      	bne.n	800c2b2 <_write_r+0x1e>
 800c2ac:	6823      	ldr	r3, [r4, #0]
 800c2ae:	b103      	cbz	r3, 800c2b2 <_write_r+0x1e>
 800c2b0:	602b      	str	r3, [r5, #0]
 800c2b2:	bd38      	pop	{r3, r4, r5, pc}
 800c2b4:	20014bf8 	.word	0x20014bf8

0800c2b8 <_close_r>:
 800c2b8:	b538      	push	{r3, r4, r5, lr}
 800c2ba:	4c06      	ldr	r4, [pc, #24]	; (800c2d4 <_close_r+0x1c>)
 800c2bc:	2300      	movs	r3, #0
 800c2be:	4605      	mov	r5, r0
 800c2c0:	4608      	mov	r0, r1
 800c2c2:	6023      	str	r3, [r4, #0]
 800c2c4:	f7f8 fa3f 	bl	8004746 <_close>
 800c2c8:	1c43      	adds	r3, r0, #1
 800c2ca:	d102      	bne.n	800c2d2 <_close_r+0x1a>
 800c2cc:	6823      	ldr	r3, [r4, #0]
 800c2ce:	b103      	cbz	r3, 800c2d2 <_close_r+0x1a>
 800c2d0:	602b      	str	r3, [r5, #0]
 800c2d2:	bd38      	pop	{r3, r4, r5, pc}
 800c2d4:	20014bf8 	.word	0x20014bf8

0800c2d8 <_fstat_r>:
 800c2d8:	b538      	push	{r3, r4, r5, lr}
 800c2da:	4c07      	ldr	r4, [pc, #28]	; (800c2f8 <_fstat_r+0x20>)
 800c2dc:	2300      	movs	r3, #0
 800c2de:	4605      	mov	r5, r0
 800c2e0:	4608      	mov	r0, r1
 800c2e2:	4611      	mov	r1, r2
 800c2e4:	6023      	str	r3, [r4, #0]
 800c2e6:	f7f8 fa3a 	bl	800475e <_fstat>
 800c2ea:	1c43      	adds	r3, r0, #1
 800c2ec:	d102      	bne.n	800c2f4 <_fstat_r+0x1c>
 800c2ee:	6823      	ldr	r3, [r4, #0]
 800c2f0:	b103      	cbz	r3, 800c2f4 <_fstat_r+0x1c>
 800c2f2:	602b      	str	r3, [r5, #0]
 800c2f4:	bd38      	pop	{r3, r4, r5, pc}
 800c2f6:	bf00      	nop
 800c2f8:	20014bf8 	.word	0x20014bf8

0800c2fc <_isatty_r>:
 800c2fc:	b538      	push	{r3, r4, r5, lr}
 800c2fe:	4c06      	ldr	r4, [pc, #24]	; (800c318 <_isatty_r+0x1c>)
 800c300:	2300      	movs	r3, #0
 800c302:	4605      	mov	r5, r0
 800c304:	4608      	mov	r0, r1
 800c306:	6023      	str	r3, [r4, #0]
 800c308:	f7f8 fa39 	bl	800477e <_isatty>
 800c30c:	1c43      	adds	r3, r0, #1
 800c30e:	d102      	bne.n	800c316 <_isatty_r+0x1a>
 800c310:	6823      	ldr	r3, [r4, #0]
 800c312:	b103      	cbz	r3, 800c316 <_isatty_r+0x1a>
 800c314:	602b      	str	r3, [r5, #0]
 800c316:	bd38      	pop	{r3, r4, r5, pc}
 800c318:	20014bf8 	.word	0x20014bf8

0800c31c <_lseek_r>:
 800c31c:	b538      	push	{r3, r4, r5, lr}
 800c31e:	4c07      	ldr	r4, [pc, #28]	; (800c33c <_lseek_r+0x20>)
 800c320:	4605      	mov	r5, r0
 800c322:	4608      	mov	r0, r1
 800c324:	4611      	mov	r1, r2
 800c326:	2200      	movs	r2, #0
 800c328:	6022      	str	r2, [r4, #0]
 800c32a:	461a      	mov	r2, r3
 800c32c:	f7f8 fa32 	bl	8004794 <_lseek>
 800c330:	1c43      	adds	r3, r0, #1
 800c332:	d102      	bne.n	800c33a <_lseek_r+0x1e>
 800c334:	6823      	ldr	r3, [r4, #0]
 800c336:	b103      	cbz	r3, 800c33a <_lseek_r+0x1e>
 800c338:	602b      	str	r3, [r5, #0]
 800c33a:	bd38      	pop	{r3, r4, r5, pc}
 800c33c:	20014bf8 	.word	0x20014bf8

0800c340 <__malloc_lock>:
 800c340:	4770      	bx	lr

0800c342 <__malloc_unlock>:
 800c342:	4770      	bx	lr

0800c344 <_read_r>:
 800c344:	b538      	push	{r3, r4, r5, lr}
 800c346:	4c07      	ldr	r4, [pc, #28]	; (800c364 <_read_r+0x20>)
 800c348:	4605      	mov	r5, r0
 800c34a:	4608      	mov	r0, r1
 800c34c:	4611      	mov	r1, r2
 800c34e:	2200      	movs	r2, #0
 800c350:	6022      	str	r2, [r4, #0]
 800c352:	461a      	mov	r2, r3
 800c354:	f7f8 f9be 	bl	80046d4 <_read>
 800c358:	1c43      	adds	r3, r0, #1
 800c35a:	d102      	bne.n	800c362 <_read_r+0x1e>
 800c35c:	6823      	ldr	r3, [r4, #0]
 800c35e:	b103      	cbz	r3, 800c362 <_read_r+0x1e>
 800c360:	602b      	str	r3, [r5, #0]
 800c362:	bd38      	pop	{r3, r4, r5, pc}
 800c364:	20014bf8 	.word	0x20014bf8

0800c368 <_init>:
 800c368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c36a:	bf00      	nop
 800c36c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c36e:	bc08      	pop	{r3}
 800c370:	469e      	mov	lr, r3
 800c372:	4770      	bx	lr

0800c374 <_fini>:
 800c374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c376:	bf00      	nop
 800c378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c37a:	bc08      	pop	{r3}
 800c37c:	469e      	mov	lr, r3
 800c37e:	4770      	bx	lr
