0.7
2020.2
May  7 2023
15:24:31
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_delayer.v,1697517020,verilog,,,,tb_delayer,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_fifo.v,1697484621,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_pb.v,,tb_uart_tx,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_fifo_uart_tx.v,1697514833,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_single_pulser.v,,tb_fifo_uart_tx,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_pb.v,1697474087,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_fifo_uart_tx.v,,tb_push_button,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_single_pulser.v,1697514688,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_delayer.v,,tb_single_pulser,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v,1697522394,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v,,system_uart,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_vga.v,1697513579,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/vga_sync.v,,system_vga,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/button.v,1697474425,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/clk_div.v,,push_button;switch_button,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/clk_div.v,1696302023,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/debouncer.v,,clk_div,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/counter.v,1697447875,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/io_mapped_memory.v,,counter,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/debouncer.v,1697447490,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/hex_to_7_seg.v,,debouncer,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/delayer.v,1697516920,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sim_1/new/tb_fifo.v,,delayer,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v,1697487741,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/single_pulser.v,,sync_fifo,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/hex_to_7_seg.v,1696302023,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/quad_7_seg.v,,hex_to_7_seg,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/io_mapped_memory.v,1696315211,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/ram_block.v,,io_mapped_memory,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/quad_7_seg.v,1697478286,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v,,quad_7_seg,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/ram_block.v,1697447356,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/rom_block.v,,ram_block,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/rom_block.v,1697447382,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/stack.v,,rom_block,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/single_pulser.v,1696302023,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_core.v,,single_pulser,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/stack.v,1697447387,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_vga.v,,stack,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_core.v,1697515749,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v,,uart_core,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v,1697488109,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/counter.v,,uart_rx;uart_tx,,,,,,,,
C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/vga_sync.v,1697513959,verilog,,C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/delayer.v,,vga_sync,,,,,,,,
