Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 49bf4cd527aa4721b45ad465d21741c7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cputop_behav xil_defaultlib.cputop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLKSOURCE
Compiling module xil_defaultlib.irregister
Compiling module xil_defaultlib.accum
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.machinectl
Compiling module xil_defaultlib.machine
Compiling module xil_defaultlib.datactl
Compiling module xil_defaultlib.adr
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.addr_decode
Compiling module xil_defaultlib.cputop
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3238] Failed to link the design.
