// Generated by CIRCT unknown git version
module Arbiter_0(	// file.cleaned.mlir:2:3
  input        io_in_4_valid,	// file.cleaned.mlir:2:27
  input  [5:0] io_in_4_bits_idx,	// file.cleaned.mlir:2:51
  input        io_in_3_valid,	// file.cleaned.mlir:2:78
  input  [5:0] io_in_3_bits_idx,	// file.cleaned.mlir:2:102
  input        io_in_2_valid,	// file.cleaned.mlir:2:129
  input  [5:0] io_in_2_bits_idx,	// file.cleaned.mlir:2:153
  input        io_in_1_valid,	// file.cleaned.mlir:2:180
  input  [5:0] io_in_1_bits_idx,	// file.cleaned.mlir:2:204
  input        io_in_0_valid,	// file.cleaned.mlir:2:231
  input  [5:0] io_in_0_bits_idx,	// file.cleaned.mlir:2:255
  input        io_out_ready,	// file.cleaned.mlir:2:282
  output       io_in_4_ready,	// file.cleaned.mlir:2:306
               io_in_3_ready,	// file.cleaned.mlir:2:330
               io_in_2_ready,	// file.cleaned.mlir:2:354
               io_in_1_ready,	// file.cleaned.mlir:2:378
               io_in_0_ready,	// file.cleaned.mlir:2:402
               io_out_valid,	// file.cleaned.mlir:2:426
  output [5:0] io_out_bits_idx,	// file.cleaned.mlir:2:449
  output [2:0] io_chosen	// file.cleaned.mlir:2:475
);

  wire       T31;	// file.cleaned.mlir:54:11
  wire       T30;	// file.cleaned.mlir:53:11
  wire       T27;	// file.cleaned.mlir:51:11
  wire       T26;	// file.cleaned.mlir:50:11
  wire       T33;	// file.cleaned.mlir:48:11
  wire       T23;	// file.cleaned.mlir:47:11
  wire       N15;	// file.cleaned.mlir:41:11
  wire       N14;	// file.cleaned.mlir:40:11
  wire       N13;	// file.cleaned.mlir:39:11
  wire       _GEN;	// file.cleaned.mlir:37:11
  wire       _GEN_0;	// file.cleaned.mlir:35:11
  wire       _GEN_1;	// file.cleaned.mlir:33:11
  wire [5:0] _GEN_2;	// file.cleaned.mlir:29:11
  wire       N10;	// file.cleaned.mlir:27:11
  wire [5:0] _GEN_3;	// file.cleaned.mlir:26:11
  wire       N8;	// file.cleaned.mlir:24:11
  wire [5:0] _GEN_4;	// file.cleaned.mlir:23:11
  wire       N6;	// file.cleaned.mlir:21:11
  wire [2:0] _GEN_5;	// file.cleaned.mlir:18:10
  wire [2:0] _GEN_6;	// file.cleaned.mlir:14:10
  wire [1:0] _GEN_7 = {io_in_3_valid, 1'h0} | {1'h0, N15};	// file.cleaned.mlir:8:14, :9:10, :10:10, :11:10, :41:11
  wire [2:0] _GEN_8 = io_in_0_valid ? 3'h0 : _GEN_6;	// file.cleaned.mlir:6:14, :12:10, :14:10
  assign _GEN_6 = io_in_1_valid ? 3'h1 : N13 ? _GEN_5 : 3'h0;	// file.cleaned.mlir:5:14, :6:14, :13:10, :14:10, :18:10, :39:11
  assign _GEN_5 = io_in_2_valid ? 3'h2 : N14 ? {_GEN_7, _GEN_7[0]} : 3'h0;	// file.cleaned.mlir:4:14, :6:14, :11:10, :15:10, :16:10, :17:10, :18:10, :40:11
  assign N6 = _GEN_8[2];	// file.cleaned.mlir:12:10, :21:11
  assign _GEN_4 = N8 ? _GEN_2 : ~N8 ? _GEN_3 : 6'h0;	// file.cleaned.mlir:3:14, :22:11, :23:11, :24:11, :26:11, :29:11, :43:11
  assign N8 = _GEN_8[1];	// file.cleaned.mlir:12:10, :24:11
  assign _GEN_3 = N10 ? io_in_1_bits_idx : ~N10 ? io_in_0_bits_idx : 6'h0;	// file.cleaned.mlir:3:14, :25:11, :26:11, :27:11, :44:11
  assign N10 = _GEN_8[0];	// file.cleaned.mlir:12:10, :27:11
  assign _GEN_2 = N10 ? io_in_3_bits_idx : ~N10 ? io_in_2_bits_idx : 6'h0;	// file.cleaned.mlir:3:14, :27:11, :28:11, :29:11, :44:11
  assign _GEN_1 = N8 ? _GEN : ~N8 & _GEN_0;	// file.cleaned.mlir:24:11, :32:11, :33:11, :35:11, :37:11, :43:11
  assign _GEN_0 = N10 ? io_in_1_valid : ~N10 & io_in_0_valid;	// file.cleaned.mlir:27:11, :34:11, :35:11, :44:11
  assign _GEN = N10 ? io_in_3_valid : ~N10 & io_in_2_valid;	// file.cleaned.mlir:27:11, :36:11, :37:11, :44:11
  assign N13 = ~io_in_1_valid;	// file.cleaned.mlir:39:11
  assign N14 = ~io_in_2_valid;	// file.cleaned.mlir:40:11
  assign N15 = ~io_in_3_valid;	// file.cleaned.mlir:41:11
  assign T23 = ~T33;	// file.cleaned.mlir:47:11, :48:11
  assign T33 = io_in_0_valid | io_in_1_valid;	// file.cleaned.mlir:48:11
  assign T26 = ~T27;	// file.cleaned.mlir:50:11, :51:11
  assign T27 = T33 | io_in_2_valid;	// file.cleaned.mlir:48:11, :51:11
  assign T30 = ~T31;	// file.cleaned.mlir:53:11, :54:11
  assign T31 = T33 | io_in_2_valid | io_in_3_valid;	// file.cleaned.mlir:48:11, :54:11
  assign io_in_4_ready = T30 & io_out_ready;	// file.cleaned.mlir:52:11, :53:11, :55:5
  assign io_in_3_ready = T26 & io_out_ready;	// file.cleaned.mlir:49:11, :50:11, :55:5
  assign io_in_2_ready = T23 & io_out_ready;	// file.cleaned.mlir:46:11, :47:11, :55:5
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// file.cleaned.mlir:38:11, :45:11, :55:5
  assign io_in_0_ready = io_out_ready;	// file.cleaned.mlir:55:5
  assign io_out_valid = N6 ? io_in_4_valid : ~N6 & _GEN_1;	// file.cleaned.mlir:21:11, :30:11, :31:11, :33:11, :42:11, :55:5
  assign io_out_bits_idx = N6 ? io_in_4_bits_idx : ~N6 ? _GEN_4 : 6'h0;	// file.cleaned.mlir:3:14, :19:11, :20:11, :21:11, :23:11, :42:11, :55:5
  assign io_chosen = _GEN_8;	// file.cleaned.mlir:12:10, :55:5
endmodule

