
# âš™ï¸ 5-Stage Pipelined miniMIPS Processor

An educational Verilog-based implementation of a **5-stage pipelined MIPS processor**, simulating the instruction flow through standard MIPS stages: IF, ID, EX, MEM, and WB. This project is designed to help understand pipelined architecture and hazards in RISC-based processors.

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](LICENSE)

---

## ğŸ“Œ Project Details

- **Title**: 5-Stage Pipelined miniMIPS Processor  
- **Platform**: Verilog (Simulation on ModelSim / Vivado)  
- **Developers**: Urmit Kikani (22BEC137), Jemit Rathor (22BEC102)  
- **Institution**: Nirma University  
- **Guide**: Prof. Dhaval Shah  

---

## ğŸ§  Block Diagram

![Block Diagram](Block%20Diagram%20of%205%20stages%20pipelined%20miniMIPS/Block%20diagram%20of%205%20stages%20pipelined%20miniMIPS.jpg)

---

## ğŸŒŸ Features

- ğŸ”„ **5 Pipeline Stages**: Implements all five classical MIPS pipeline stages:
  - Instruction Fetch (IF)
  - Instruction Decode/Register Fetch (ID)
  - Execute (EX)
  - Memory Access (MEM)
  - Write Back (WB)

- ğŸ§° **Hazard Handling**:
  - Data hazards managed via forwarding logic and pipeline stalls.
  - Control hazards reduced using simple branching logic.

- ğŸ§± **Modular Design**:
  - Clean and well-separated modules for each stage.
  - Easy to read, extend, and debug.

---

## ğŸ§ª Simulation Instructions

### ğŸ“¦ Requirements

- Verilog simulation tool such as:
  - **ModelSim**
  - **Vivado**
  - **Icarus Verilog**

### â–¶ï¸ How to Run

1. Clone or download this repository.
2. Open your Verilog simulation tool.
3. Compile all source files.
4. Run the simulation and observe instruction flow and register/memory updates.

---

## ğŸ“‚ File Structure

```

ğŸ“ 5-Stage-MIPS
â”œâ”€â”€ ğŸ“ Block Diagram of 5 stages pipelined miniMIPS
â”‚   â””â”€â”€ ğŸ“„ Block diagram of 5 stages pipelined miniMIPS.jpg
â”œâ”€â”€ ğŸ“ src
â”‚   â”œâ”€â”€ ğŸ“„ if\_stage.v
â”‚   â”œâ”€â”€ ğŸ“„ id\_stage.v
â”‚   â”œâ”€â”€ ğŸ“„ ex\_stage.v
â”‚   â”œâ”€â”€ ğŸ“„ mem\_stage.v
â”‚   â”œâ”€â”€ ğŸ“„ wb\_stage.v
â”‚   â””â”€â”€ ğŸ“„ top\_module.v
â”œâ”€â”€ ğŸ“„ README.md
â””â”€â”€ ğŸ“„ LICENSE

```

---

## ğŸ§± Pipeline Architecture Summary

Each instruction passes through the following stages:

1. **IF** â€“ Program counter increments and instruction is fetched.
2. **ID** â€“ Instruction is decoded and registers are read.
3. **EX** â€“ ALU performs operation.
4. **MEM** â€“ Memory read/write operations.
5. **WB** â€“ Results written back to registers.

---

## ğŸ“œ License

This project is licensed under the [MIT License](LICENSE).

---

## ğŸ™Œ Acknowledgments

- Developed as part of coursework under the guidance of faculty at **Nirma University**.
- Special thanks to **Prof. Dhaval Shah** for mentoring and guidance.

---

Thank you for exploring the 5-Stage Pipelined miniMIPS Processor! âš™ï¸ğŸš€
```
