{
    "e17-co502-RV32IM-pipeline-implementation-group2": {
        "title": "RV32IM pipeline implementation group2",
        "description": "This project is about implementing a RISC-V CPU with a RV32IM pipeline implementation using VERILOG_HDL.",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-pipeline-implementation-group2/",
        "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-pipeline-implementation-group2",
        "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-pipeline-implementation-group2",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-pipeline-implementation-group2/"
    },
    "e17-co502-RV32IM-pipeline-implemntation-group1": {
        "title": "RV32IM pipeline implemntation group1",
        "description": "",
        "category": {
            "title": "Advanced Computer Architecture (CO502)",
            "code": "co502",
            "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/"
        },
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e17/RV32IM-pipeline-implemntation-group1/",
        "repo_url": "https://github.com/cepdnaclk/e17-co502-RV32IM-pipeline-implemntation-group1",
        "page_url": "https://cepdnaclk.github.io/e17-co502-RV32IM-pipeline-implemntation-group1",
        "api_url": "http://api.ce.pdn.ac.lk/projects/v1/co502/E17/RV32IM-pipeline-implemntation-group1/"
    }
}