\relax 
\providecommand\hyper@newdestlabel[2]{}
\catcode `"\active 
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\reset@newl@bel
\@input{cover/cover_kip.aux}
\providecommand \oddpage@label [2]{}
\select@language{english}
\@writefile{toc}{\select@language{english}}
\@writefile{lof}{\select@language{english}}
\@writefile{lot}{\select@language{english}}
\select@language{ngerman}
\@writefile{toc}{\select@language{ngerman}}
\@writefile{lof}{\select@language{ngerman}}
\@writefile{lot}{\select@language{ngerman}}
\select@language{ngerman}
\@writefile{toc}{\select@language{ngerman}}
\@writefile{lof}{\select@language{ngerman}}
\@writefile{lot}{\select@language{ngerman}}
\@input{cover/cover_faculty.aux}
\@input{cover/cover_prof.aux}
\@input{tex/abstract.aux}
\select@language{english}
\@writefile{toc}{\select@language{english}}
\@writefile{lof}{\select@language{english}}
\@writefile{lot}{\select@language{english}}
\citation{6905473}
\citation{Maass19971659}
\citation{NIPS2015_5862}
\citation{Amir2013CognitiveCP}
\citation{PPU}
\citation{PPU}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{loa}{\addvspace {10\p@ }}
\newlabel{chapter:introduction}{{1}{1}{Introduction}{chapter.1}{}}
\undonewlabel{acro:HICANN-DLS}
\newlabel{acro:HICANN-DLS}{{1}{1}{Introduction}{section*.6}{}}
\acronymused{HICANN-DLS}
\acronymused{HICANN-DLS}
\undonewlabel{acro:PPU}
\newlabel{acro:PPU}{{1}{1}{Introduction}{section*.7}{}}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\undonewlabel{acro:STDP}
\newlabel{acro:STDP}{{1}{2}{Introduction}{section*.9}{}}
\acronymused{STDP}
\acronymused{PPU}
\acronymused{PPU}
\@writefile{lof}{\contentsline {figure}{\numberline {1.1}{\ignorespaces  Set-Up of a \ac {HICANN-DLS} Test System (from~\citeauthor  {PPU})\relax }}{2}{figure.caption.8}}
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{fig:dlsboard}{{1.1}{2}{Set-Up of a \ac {HICANN-DLS} Test System (from~\citeauthor {PPU})\relax }{figure.caption.8}{}}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{GCC}
\acronymused{PPU}
\citation{silbernagl2009color}
\@input{fig/array.aux}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Fundamentals and Applications of Computer Architectures and Compiler Design}{3}{chapter.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{loa}{\addvspace {10\p@ }}
\newlabel{ch:methods}{{2}{3}{Fundamentals and Applications of Computer Architectures and Compiler Design}{chapter.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Hardware Implementation of Neural Networks}{3}{section.2.1}}
\undonewlabel{acro:HICANN-DLS}
\newlabel{acro:HICANN-DLS}{{2.1}{3}{Hardware Implementation of Neural Networks}{section*.10}{}}
\acronymused{HICANN-DLS}
\acronymused{HICANN-DLS}
\undonewlabel{acro:PPU}
\newlabel{acro:PPU}{{2.1}{3}{Hardware Implementation of Neural Networks}{section*.11}{}}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{HICANN-DLS}
\acronymused{HICANN-DLS}
\undonewlabel{acro:FPGA}
\newlabel{acro:FPGA}{{2.1}{3}{Hardware Implementation of Neural Networks}{section*.13}{}}
\acronymused{FPGA}
\citation{PPU}
\citation{PPU}
\citation{PPU}
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces  The synaptic array consists of pre-synaptic inputs (left), neurons (bottom) and 1024 synapses. All synapses along a column are connected to the respective neuron. Pre-synaptic inputs send their signal to all synapses along their respective row.\relax }}{4}{figure.caption.12}}
\newlabel{fig:array}{{2.1}{4}{The synaptic array consists of pre-synaptic inputs (left), neurons (bottom) and 1024 synapses. All synapses along a column are connected to the respective neuron. Pre-synaptic inputs send their signal to all synapses along their respective row.\relax }{figure.caption.12}{}}
\acronymused{FPGA}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces  Block diagram of a synapse circuit (modified from~\citeauthor  {PPU}).\relax }}{5}{figure.caption.14}}
\newlabel{fig:circuit}{{2.2}{5}{Block diagram of a synapse circuit (modified from~\citeauthor {PPU}).\relax }{figure.caption.14}{}}
\undonewlabel{acro:CADC}
\newlabel{acro:CADC}{{2.1}{5}{Hardware Implementation of Neural Networks}{section*.15}{}}
\acronymused{CADC}
\acronymused{PPU}
\@writefile{lof}{\contentsline {figure}{\numberline {2.3}{\ignorespaces  Block diagram of the nux architecture (modified from~\citeauthor  {PPU}).\relax }}{5}{figure.caption.16}}
\newlabel{fig:nux}{{2.3}{5}{Block diagram of the nux architecture (modified from~\citeauthor {PPU}).\relax }{figure.caption.16}{}}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\undonewlabel{acro:VE}
\newlabel{acro:VE}{{2.1}{5}{Hardware Implementation of Neural Networks}{section*.17}{}}
\acronymused{VE}
\undonewlabel{acro:s2pp}
\newlabel{acro:s2pp}{{2.1}{5}{Hardware Implementation of Neural Networks}{section*.18}{}}
\acronymused{s2pp}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\acronymused{s2pp}
\acronymused{PPU}
\acronymused{VE}
\acronymused{PPU}
\acronymused{FPGA}
\acronymused{HICANN-DLS}
\citation{tanenbaum}
\@input{fig/processor.aux}
\citation{PPU}
\citation{microprocessor}
\acronymused{PPU}
\acronymused{FPGA}
\acronymused{PPU}
\acronymused{FPGA}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Processor Architectures and the Plasticity Processing Unit}{6}{section.2.2}}
\acronymused{HICANN-DLS}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\pgfsyspdfmark {pgfid3}{24961112}{23617319}
\pgfsyspdfmark {pgfid4}{25389986}{21008058}
\pgfsyspdfmark {pgfid5}{25389986}{18723152}
\pgfsyspdfmark {pgfid7}{23935541}{15708048}
\pgfsyspdfmark {pgfid10}{27005874}{28941780}
\pgfsyspdfmark {pgfid9}{23935541}{28009441}
\pgfsyspdfmark {pgfid8}{28389753}{14578935}
\@writefile{lof}{\contentsline {figure}{\numberline {2.4}{\ignorespaces  Structure of a Processor in   von-Neumann Architecture\relax }}{6}{figure.caption.19}}
\newlabel{fig:processor}{{2.4}{6}{Structure of a Processor in \\ von-Neumann Architecture\relax }{figure.caption.19}{}}
\acronymused{PPU}
\acronymused{PPU}
\undonewlabel{acro:ALU}
\newlabel{acro:ALU}{{2.2}{6}{Processor Architectures and the Plasticity Processing Unit}{section*.20}{}}
\acronymused{ALU}
\undonewlabel{acro:RF}
\newlabel{acro:RF}{{2.2}{6}{Processor Architectures and the Plasticity Processing Unit}{section*.21}{}}
\acronymused{RF}
\acronymused{RF}
\undonewlabel{acro:GPR}
\newlabel{acro:GPR}{{2.2}{7}{\ac {GPR}}{section*.22}{}}
\acronymused{GPR}
\acronymused{GPR}
\acronymused{GPR}
\undonewlabel{acro:SPR}
\newlabel{acro:SPR}{{2.2}{7}{Processor Architectures and the Plasticity Processing Unit}{section*.23}{}}
\acronymused{SPR}
\undonewlabel{acro:LR}
\newlabel{acro:LR}{{2.2}{7}{\ac {LR}}{section*.24}{}}
\acronymused{LR}
\undonewlabel{acro:CR}
\newlabel{acro:CR}{{2.2}{7}{\ac {CR}}{section*.25}{}}
\acronymused{CR}
\acronymused{ALU}
\acronymused{RF}
\acronymused{ALU}
\@writefile{lof}{\contentsline {figure}{\numberline {2.5}{\ignorespaces  Illustration of Word Sizes for 32-bit Words\relax }}{7}{figure.caption.26}}
\newlabel{fig:memory}{{2.5}{7}{Illustration of Word Sizes for 32-bit Words\relax }{figure.caption.26}{}}
\citation{microprocessor}
\@writefile{lof}{\contentsline {figure}{\numberline {2.6}{\ignorespaces  Representation of a Machine Instruction in Memory\relax }}{8}{figure.caption.27}}
\newlabel{fig:opcode}{{2.6}{8}{Representation of a Machine Instruction in Memory\relax }{figure.caption.27}{}}
\newlabel{lst:microinstruction}{{2.1}{8}{Example of Micro Instructions in an {\tt add} instruction}{lstlisting.2.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.1}Example of Micro Instructions in an {\tt  add} instruction}{8}{lstlisting.2.1}}
\acronymused{ALU}
\undonewlabel{acro:CISC}
\newlabel{acro:CISC}{{2.2}{8}{\ac {CISC}}{section*.28}{}}
\acronymused{CISC}
\undonewlabel{acro:RISC}
\newlabel{acro:RISC}{{2.2}{8}{\ac {RISC}}{section*.29}{}}
\acronymused{RISC}
\acronymused{POWER}
\acronymused{RISC}
\acronymused{CISC}
\acronymused{PPU}
\acronymused{RISC}
\acronymused{RISC}
\@writefile{lof}{\contentsline {figure}{\numberline {2.7}{\ignorespaces  Representation of Assembly Instruction {\tt  addi} as a Machine Instruction in Memory. The immediate value {\tt  5} is added to register {\tt  r2} and the result written in {\tt  r1}. Table~\ref  {tab:asm} shows a list of important instructions in the PowerISA.\relax }}{9}{figure.caption.30}}
\newlabel{fig:mnemonic}{{2.7}{9}{Representation of Assembly Instruction {\tt addi} as a Machine Instruction in Memory. The immediate value {\tt 5} is added to register {\tt r2} and the result written in {\tt r1}. Table~\ref {tab:asm} shows a list of important instructions in the PowerISA.\relax }{figure.caption.30}{}}
\newlabel{lst:asm}{{2.2}{9}{Assembly in Written Form}{lstlisting.2.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.2}Assembly in Written Form}{9}{lstlisting.2.2}}
\acronymused{RISC}
\acronymused{RISC}
\newlabel{lst:loadstore}{{2.3}{9}{Example Code for Load and Store Instruction. The contents of memory address {\tt 0x0000} are loaded into register {\tt r0} and then stored at address {\tt 0x1000}. See table~\ref {tab:asm} for information on used mnemonics}{lstlisting.2.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.3}Example Code for Load and Store Instruction. The contents of memory address {\tt  0x0000} are loaded into register {\tt  r0} and then stored at address {\tt  0x1000}. See table~\ref  {tab:asm} for information on used mnemonics.}{9}{lstlisting.2.3}}
\acronymused{RISC}
\citation{microprocessor}
\citation{vectormedia}
\citation{supercomputer}
\citation{AltiVec}
\citation{AltiVec}
\acronymused{RISC}
\acronymused{ALU}
\acronymused{ALU}
\undonewlabel{acro:FPU}
\newlabel{acro:FPU}{{2.2}{10}{Processor Architectures and the Plasticity Processing Unit}{section*.31}{}}
\acronymused{FPU}
\acronymused{FPU}
\undonewlabel{acro:FPR}
\newlabel{acro:FPR}{{2.2}{10}{Processor Architectures and the Plasticity Processing Unit}{section*.32}{}}
\acronymused{FPR}
\acronymused{VE}
\acronymused{FPU}
\undonewlabel{acro:SIMD}
\newlabel{acro:SIMD}{{2.2}{10}{Processor Architectures and the Plasticity Processing Unit}{section*.33}{}}
\acronymused{SIMD}
\acronymused{s2pp}
\acronymused{VE}
\acronymused{PPU}
\acronymused{SIMD}
\acronymused{VE}
\undonewlabel{acro:GPP}
\newlabel{acro:GPP}{{2.2}{10}{Processor Architectures and the Plasticity Processing Unit}{section*.34}{}}
\acronymused{GPP}
\acronymused{PPU}
\undonewlabel{acro:VRF}
\newlabel{acro:VRF}{{2.2}{10}{Processor Architectures and the Plasticity Processing Unit}{section*.35}{}}
\acronymused{VRF}
\citation{nuxmanual}
\citation{AltiVec}
\@writefile{lof}{\contentsline {figure}{\numberline {2.8}{\ignorespaces  Illustration of Word Sizes for 32-bit Words\relax }}{11}{figure.caption.36}}
\newlabel{fig:bitlength}{{2.8}{11}{Illustration of Word Sizes for 32-bit Words\relax }{figure.caption.36}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.9}{\ignorespaces  Vector structures are 128 bits wide and split into common word sizes.\relax }}{11}{figure.caption.37}}
\newlabel{fig:vectorlength}{{2.9}{11}{Vector structures are 128 bits wide and split into common word sizes.\relax }{figure.caption.37}{}}
\acronymused{s2pp}
\undonewlabel{acro:GCC}
\newlabel{acro:GCC}{{2.2}{11}{Processor Architectures and the Plasticity Processing Unit}{section*.38}{}}
\acronymused{GCC}
\acronymused{VE}
\acronymused{s2pp}
\acronymused{VE}
\undonewlabel{acro:VCR}
\newlabel{acro:VCR}{{2.2}{11}{Processor Architectures and the Plasticity Processing Unit}{section*.39}{}}
\acronymused{VCR}
\acronymused{s2pp}
\acronymused{VE}
\acronymused{VCR}
\acronymused{VE}
\acronymused{CR}
\acronymused{VE}
\acronymused{s2pp}
\undonewlabel{acro:VSCR}
\newlabel{acro:VSCR}{{2.2}{11}{Processor Architectures and the Plasticity Processing Unit}{section*.40}{}}
\acronymused{VSCR}
\undonewlabel{acro:VRSAVE}
\newlabel{acro:VRSAVE}{{2.2}{11}{Processor Architectures and the Plasticity Processing Unit}{section*.41}{}}
\acronymused{VRSAVE}
\undonewlabel{acro:VR}
\newlabel{acro:VR}{{2.2}{11}{Processor Architectures and the Plasticity Processing Unit}{section*.42}{}}
\acronymused{VR}
\citation{PPU}
\citation{PPU}
\citation{microprocessor}
\acronymused{s2pp}
\acronymused{VE}
\acronymused{PPU}
\acronymused{VE}
\acronymused{VE}
\acronymused{VRF}
\acronymused{s2pp}
\acronymused{GPP}
\@writefile{lof}{\contentsline {figure}{\numberline {2.10}{\ignorespaces  Detailed Structure of the \ac {s2pp} Vector Extension (taken from~\citeauthor  {PPU})\relax }}{12}{figure.caption.43}}
\newlabel{fig:s2pp}{{2.10}{12}{Detailed Structure of the \ac {s2pp} Vector Extension (taken from~\citeauthor {PPU})\relax }{figure.caption.43}{}}
\acronymused{s2pp}
\undonewlabel{acro:MMU}
\newlabel{acro:MMU}{{2.2}{12}{Processor Architectures and the Plasticity Processing Unit}{section*.44}{}}
\acronymused{MMU}
\undonewlabel{acro:MC}
\newlabel{acro:MC}{{2.2}{12}{Processor Architectures and the Plasticity Processing Unit}{section*.45}{}}
\acronymused{MC}
\acronymused{MMU}
\acronymused{MMU}
\acronymused{MMU}
\acronymused{MMU}
\newlabel{lst:sync}{{2.4}{13}{The memory barrier ensures that the first store has been performed before the second store is issued}{lstlisting.2.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.4}The memory barrier ensures that the first store has been performed before the second store is issued.}{13}{lstlisting.2.4}}
\acronymused{PPU}
\acronymused{MMU}
\acronymused{PPU}
\acronymused{MMU}
\acronymused{PPU}
\acronymused{FPGA}
\acronymused{FPGA}
\acronymused{PPU}
\citation{nuxmanual}
\citation{UBHD-66483012}
\newlabel{subfig:synapse}{{2.11a}{14}{\relax }{figure.caption.46}{}}
\newlabel{sub@subfig:synapse}{{a}{14}{\relax }{figure.caption.46}{}}
\newlabel{subfig:fracVE}{{2.11b}{14}{\relax }{figure.caption.46}{}}
\newlabel{sub@subfig:fracVE}{{b}{14}{\relax }{figure.caption.46}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.11}{\ignorespaces  Comparison of \ref  {subfig:synapse}) Representation of Weights in Synapses and \ref  {subfig:fracVE}) Fractional Representation of Vector Components for Fixed-Point Saturational Arithmetic\relax }}{14}{figure.caption.46}}
\@writefile{lof}{\contentsline {subfigure}{\numberline {a}{\ignorespaces \caption@gobble  {subfig:synapse} \relax }}{14}{figure.caption.46}}
\@writefile{lof}{\contentsline {subfigure}{\numberline {b}{\ignorespaces \caption@gobble  {subfig:fracVE} \relax }}{14}{figure.caption.46}}
\newlabel{fig:fractional}{{2.11}{14}{Comparison of \ref {subfig:synapse}) Representation of Weights in Synapses and \ref {subfig:fracVE}) Fractional Representation of Vector Components for Fixed-Point Saturational Arithmetic\relax }{figure.caption.46}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Basic Compiler Structure}{14}{section.2.3}}
\newlabel{section:compiler}{{2.3}{14}{Basic Compiler Structure}{section.2.3}{}}
\@input{fig/compiler.aux}
\citation{UBHD-66483012}
\@input{fig/cmpstruct.aux}
\@input{fig/cmpintstruct.aux}
\citation{UBHD-67548259}
\pgfsyspdfmark {pgfid11}{21732679}{44325395}
\pgfsyspdfmark {pgfid15}{24428944}{40457175}
\pgfsyspdfmark {pgfid14}{21732679}{37047707}
\pgfsyspdfmark {pgfid16}{26529652}{35959809}
\@writefile{lof}{\contentsline {figure}{\numberline {2.12}{\ignorespaces  Compiler Representation\relax }}{15}{figure.caption.47}}
\newlabel{fig:compiler}{{2.12}{15}{Compiler Representation\relax }{figure.caption.47}{}}
\undonewlabel{acro:IR}
\newlabel{acro:IR}{{2.3}{15}{Basic Compiler Structure}{section*.49}{}}
\acronymused{IR}
\citation{UBHD-67548259,UBHD-66483012}
\pgfsyspdfmark {pgfid17}{10937164}{48648414}
\pgfsyspdfmark {pgfid19}{13816866}{47537027}
\pgfsyspdfmark {pgfid18}{10937164}{46884392}
\pgfsyspdfmark {pgfid21}{13790719}{44681355}
\pgfsyspdfmark {pgfid20}{11366038}{43376085}
\pgfsyspdfmark {pgfid23}{14023537}{42264698}
\pgfsyspdfmark {pgfid22}{11366038}{41612063}
\pgfsyspdfmark {pgfid25}{13711360}{40127731}
\pgfsyspdfmark {pgfid24}{11366038}{39102152}
\pgfsyspdfmark {pgfid26}{10937164}{38663137}
\pgfsyspdfmark {pgfid28}{13425255}{37551750}
\pgfsyspdfmark {pgfid27}{10937164}{36899115}
\pgfsyspdfmark {pgfid30}{13555803}{35787728}
\pgfsyspdfmark {pgfid29}{10937164}{35135093}
\pgfsyspdfmark {pgfid32}{13491551}{34023706}
\pgfsyspdfmark {pgfid31}{10937164}{33371071}
\pgfsyspdfmark {pgfid33}{10937164}{32283173}
\newlabel{fig:cmpstruct}{{2.13a}{16}{\relax }{figure.caption.48}{}}
\newlabel{sub@fig:cmpstruct}{{a}{16}{\relax }{figure.caption.48}{}}
\pgfsyspdfmark {pgfid34}{21995084}{48648414}
\pgfsyspdfmark {pgfid35}{22852832}{46006362}
\pgfsyspdfmark {pgfid36}{22852832}{44209052}
\pgfsyspdfmark {pgfid37}{22852832}{42297082}
\pgfsyspdfmark {pgfid38}{22852832}{40385112}
\pgfsyspdfmark {pgfid41}{25402069}{38834710}
\pgfsyspdfmark {pgfid40}{22423958}{38182075}
\pgfsyspdfmark {pgfid42}{22852832}{35945750}
\pgfsyspdfmark {pgfid43}{22852832}{34033780}
\pgfsyspdfmark {pgfid45}{21995084}{33155750}
\pgfsyspdfmark {pgfid46}{21995084}{32067852}
\pgfsyspdfmark {pgfid47}{22233015}{32067852}
\newlabel{fig:cmpintstruct}{{2.13b}{16}{\relax }{figure.caption.48}{}}
\newlabel{sub@fig:cmpintstruct}{{b}{16}{\relax }{figure.caption.48}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.13}{\ignorespaces  Overview of Compilation Stages   \ref  {fig:cmpstruct}) shows stages of the compilation process. \ref  {fig:cmpintstruct}) different phases in the compiler.\relax }}{16}{figure.caption.48}}
\@writefile{lof}{\contentsline {subfigure}{\numberline {a}{\ignorespaces \caption@gobble  {fig:cmpstruct} \relax }}{16}{figure.caption.48}}
\@writefile{lof}{\contentsline {subfigure}{\numberline {b}{\ignorespaces \caption@gobble  {fig:cmpintstruct} \relax }}{16}{figure.caption.48}}
\newlabel{fig:cmp}{{2.13}{16}{Overview of Compilation Stages \\ \ref {fig:cmpstruct}) shows stages of the compilation process. \ref {fig:cmpintstruct}) different phases in the compiler.\relax }{figure.caption.48}{}}
\acronymused{IR}
\acronymused{IR}
\acronymused{IR}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}Back-End and Code Generation}{16}{subsection.2.3.1}}
\acronymused{IR}
\acronymused{IR}
\acronymused{IR}
\acronymused{IR}
\acronymused{IR}
\undonewlabel{acro:ISA}
\newlabel{acro:ISA}{{2.3.1}{17}{Back-End and Code Generation}{section*.50}{}}
\acronymused{ISA}
\acronymused{IR}
\acronymused{ISA}
\acronymused{RISC}
\citation{UBHD-67548259,UBHD-66483012}
\citation{UBHD-67548259}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}Inline Assembly}{18}{subsection.2.3.2}}
\newlabel{section:asm}{{2.3.2}{18}{Inline Assembly}{subsection.2.3.2}{}}
\newlabel{lst:inlineasm}{{2.5}{19}{Exemplatory Assembly Invokation}{lstlisting.2.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.5}Exemplatory Assembly Invokation}{19}{lstlisting.2.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.3}Intrinsics}{19}{subsection.2.3.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.4}GNU Compiler Collection}{19}{subsection.2.3.4}}
\newlabel{sec:GCC}{{2.3.4}{19}{GNU Compiler Collection}{subsection.2.3.4}{}}
\acronymused{GCC}
\acronymused{GCC}
\citation{definitveGCCGuide:introduction}
\citation{llvmgcceisc,llvmgccarm}
\citation{GCCint}
\citation{GCCwiki:reload}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GCC}
\undonewlabel{acro:LLVM}
\newlabel{acro:LLVM}{{2.3.4}{20}{GNU Compiler Collection}{section*.52}{}}
\acronymused{LLVM}
\acronymused{LLVM}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{LLVM}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{PPU}
\acronymused{GCC}
\acronymused{GCC}
\undonewlabel{acro:rs/6000}
\newlabel{acro:rs/6000}{{2.3.4}{20}{GNU Compiler Collection}{section*.53}{}}
\acronymused{rs/6000}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GCC}
\citation{GCCint}
\citation{GCCint}
\citation{GCCint}
\citation{GCCint}
\newlabel{lst:addinsn}{{2.6}{21}{Definition of a General {\tt add} Insn}{lstlisting.2.6}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.6}Definition of a General {\tt  add} Insn}{21}{lstlisting.2.6}}
\newlabel{lst:addinsnfloat}{{2.7}{21}{Definition of {\tt add} Insn for {\tt float}}{lstlisting.2.7}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.7}Definition of {\tt  add} Insn for {\tt  float}}{21}{lstlisting.2.7}}
\undonewlabel{acro:LRA}
\newlabel{acro:LRA}{{2.3.4}{21}{GNU Compiler Collection}{section*.54}{}}
\acronymused{LRA}
\acronymused{GCC}
\@writefile{toc}{\contentsline {subsubsection}{\nonumberline Insn Definition and Register Transfer Language}{21}{section*.55}}
\newlabel{sec:defineinsn}{{2.3.4}{21}{Insn Definition and Register Transfer Language}{section*.55}{}}
\undonewlabel{acro:RTL}
\newlabel{acro:RTL}{{2.3.4}{21}{Insn Definition and Register Transfer Language}{section*.56}{}}
\acronymused{RTL}
\acronymused{IR}
\acronymused{GCC}
\acronymused{IR}
\acronymused{IR}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{IR}
\acronymused{RTL}
\citation{GCCint}
\citation{GCCint}
\citation{GCCint}
\citation{GCCint}
\citation{GCCint}
\citation{GCCint}
\citation{GCCint}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{RTL}
\citation{nuxmanual}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Extending the \ac {GCC} Back-End}{23}{chapter.3}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{loa}{\addvspace {10\p@ }}
\acronymused{GCC}
\newlabel{chapter:extbackend}{{3}{23}{Extending the \ac {GCC} Back-End}{chapter.3}{}}
\acronymused{PPU}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{rs/6000}
\acronymused{rs/6000}
\acronymused{s2pp}
\citation{GCCint}
\citation{AltiVec}
\citation{nuxmanual,ibmsda,websda}
\acronymused{GCC}
\acronymused{s2pp}
\acronymused{GCC}
\acronymused{GCC}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Adding the s2pp Option Flag and nux Target}{24}{section.3.1}}
\acronymused{PPU}
\acronymused{PPU}
\citation{GCCint}
\acronymused{VE}
\acronymused{VE}
\acronymused{GCC}
\acronymused{s2pp}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.1}\tt  rs6000.h}{25}{lstlisting.3.1}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {3.2}\tt  driver-rs6000.c}{25}{lstlisting.3.2}}
\acronymused{GCC}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{GCC}
\citation{GCCint}
\acronymused{GCC}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}Creating Macros}{28}{section.3.2}}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{s2pp}
\citation{nuxmanual}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Registers}{31}{section.3.3}}
\newlabel{section:register}{{3.3}{31}{Registers}{section.3.3}{}}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{VE}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GPR}
\acronymused{FPR}
\acronymused{s2pp}
\citation{GCCint}
\acronymused{GCC}
\acronymused{FPR}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{s2pp}
\citation{GCCint}
\acronymused{s2pp}
\acronymused{GCC}
\acronymused{FPR}
\acronymused{s2pp}
\citation{GCCint}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{RTL}
\acronymused{FPR}
\acronymused{s2pp}
\acronymused{FPR}
\acronymused{FPR}
\acronymused{GCC}
\@writefile{toc}{\contentsline {section}{\numberline {3.4}Reload}{40}{section.3.4}}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{GPR}
\acronymused{s2pp}
\acronymused{s2pp}
\acronymused{RTL}
\acronymused{s2pp}
\acronymused{s2pp}
\@writefile{toc}{\contentsline {section}{\numberline {3.5}Built-ins, Insns and Machine Instructions}{41}{section.3.5}}
\newlabel{sec:builtins}{{3.5}{41}{Built-ins, Insns and Machine Instructions}{section.3.5}{}}
\acronymused{s2pp}
\citation{GCCint}
\acronymused{GCC}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{GPR}
\citation{GCCint}
\citation{GCCint}
\citation{GCCint}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{GCC}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GCC}
\acronymused{GPR}
\acronymused{VE}
\acronymused{s2pp}
\citation{heimbrecht_2017internship}
\citation{nuxmanual}
\acronymused{GCC}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{RTL}
\acronymused{GPR}
\acronymused{s2pp}
\citation{ppubug}
\citation{heimbrecht_2017internship}
\citation{heimbrecht_2017internship}
\acronymused{GCC}
\citation{GCCint}
\acronymused{GCC}
\@writefile{toc}{\contentsline {section}{\numberline {3.6}Prologue and Epilogue}{50}{section.3.6}}
\acronymused{RTL}
\acronymused{RTL}
\@writefile{lol}{\contentsline {lstlisting}{t}{51}{lstlisting.3.-47}}
\acronymused{GCC}
\citation{reponux}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Results and Applications}{53}{chapter.4}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{loa}{\addvspace {10\p@ }}
\newlabel{ch:results}{{4}{53}{Results and Applications}{chapter.4}{}}
\citation{repostdp}
\newlabel{lst:nuxtest}{{4.1}{54}{Example of nux Test.\hspace {\textwidth } This This test directly loads two values as immediates into registers and splats them into vector registers. Those vector registers are added and the result saved in a variable. The result is then tested and also written into the mailbox for analysis}{lstlisting.4.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.1}Example of nux Test.\hspace  {\textwidth } This This test directly loads two values as immediates into registers and splats them into vector registers. Those vector registers are added and the result saved in a variable. The result is then tested and also written into the mailbox for analysis.}{54}{lstlisting.4.1}}
\acronymused{PPU}
\undonewlabel{acro:STDP}
\newlabel{acro:STDP}{{4}{54}{Results and Applications}{section*.60}{}}
\acronymused{STDP}
\acronymused{HICANN-DLS}
\acronymused{GCC}
\acronymused{s2pp}
\acronymused{s2pp}
\newlabel{lst:intrinsics}{{4.2}{55}{Code with Intrinsics}{lstlisting.4.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.2}Code with Intrinsics}{55}{lstlisting.4.2}}
\newlabel{lst:macros}{{4.3}{55}{Code With Macros}{lstlisting.4.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.3}Code With Macros}{55}{lstlisting.4.3}}
\newlabel{lst:assembly}{{4.4}{55}{Assembly Output for \ref {lst:intrinsics}}{lstlisting.4.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.4}Assembly Output for \ref  {lst:intrinsics}}{55}{lstlisting.4.4}}
\acronymused{GCC}
\acronymused{PPU}
\newlabel{lst:vec_extract}{{4.5}{56}{Code Example with Function and Complex Intrinsic}{lstlisting.4.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.5}Code Example with Function and Complex Intrinsic}{56}{lstlisting.4.5}}
\newlabel{lst:assembly2}{{4.6}{56}{Assembly Output for \ref {lst:vec_extract}}{lstlisting.4.6}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {4.6}Assembly Output for \ref  {lst:vec_extract}}{56}{lstlisting.4.6}}
\citation{altivectutorial}
\citation{GCCweb}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Discussion and Outlook}{57}{chapter.5}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{loa}{\addvspace {10\p@ }}
\newlabel{chapter:discussion}{{5}{57}{Discussion and Outlook}{chapter.5}{}}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\acronymused{PPU}
\citation{heimbrecht_2017internship}
\acronymused{PPU}
\acronymused{RTL}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\acronymused{PPU}
\acronymused{FPGA}
\acronymused{HICANN-DLS}
\acronymused{PPU}
\undonewlabel{acro:GDB}
\newlabel{acro:GDB}{{5}{59}{Discussion and Outlook}{section*.61}{}}
\acronymused{GDB}
\acronymused{PPU}
\acronymused{GDB}
\acronymused{GDB}
\acronymused{PPU}
\acronymused{HICANN-DLS}
\@input{tex/appendix.aux}
\bibstyle{bib/agu}
\bibdata{bib/myrefs}
\bibcite{UBHD-66483012}{{1}{2008}{{\textit  {Aho}}}{{}}}
\bibcite{Amir2013CognitiveCP}{{2}{2013}{{\textit  {Amir et~al.}}}{{}}}
\bibcite{UBHD-67548259}{{3}{2012}{{\textit  {Cooper and Torczon}}}{{}}}
\bibcite{websda}{{4}{2005}{{\textit  {Davis}}}{{}}}
\bibcite{NIPS2015_5862}{{5}{2015}{{\textit  {Esser et~al.}}}{{\textit  {Esser, Appuswamy, Merolla, Arthur, and Modha}}}}
\bibcite{microprocessor}{{6}{2005}{{\textit  {Flik}}}{{}}}
\bibcite{nuxmanual}{{7}{2016}{{\textit  {Friedmann}}}{{}}}
\bibcite{PPU}{{8}{2016}{{\textit  {Friedmann et~al.}}}{{\textit  {Friedmann, Schemmel, Gr\IeC {\"u}bl, Hartel, Hock, and Meier}}}}
\bibcite{GCCwiki:reload}{{9}{}{{FSF}}{{}}}
\bibcite{GCCweb}{{10}{}{{FSF}}{{}}}
\bibcite{GCCint}{{11}{}{{FSF}}{{}}}
\bibcite{heimbrecht_2017internship}{{12}{2017{}}{{\textit  {Heimbrecht}}}{{}}}
\bibcite{ppubug}{{13}{2017{}}{{\textit  {Heimbrecht}}}{{}}}
\bibcite{6905473}{{14}{2014}{{\textit  {Hsu}}}{{}}}
\bibcite{ibmsda}{{15}{}{{IBM}}{{}}}
\bibcite{llvmgccarm}{{16}{2010}{{\textit  {Kim et~al.}}}{{\textit  {Kim, Lee, Moon, and Kim}}}}
\bibcite{vectormedia}{{17}{2003}{{\textit  {Kozyrakis and Patterson}}}{{}}}
\bibcite{Maass19971659}{{18}{1997}{{\textit  {Maass}}}{{}}}
\bibcite{supercomputer}{{19}{2005}{{\textit  {Matlis}}}{{}}}
\bibcite{AltiVec}{{20}{}{{NXP}}{{}}}
\bibcite{altivectutorial}{{21}{2003}{{\textit  {Ollmann}}}{{}}}
\bibcite{llvmgcceisc}{{22}{2014}{{\textit  {Park et~al.}}}{{\textit  {Park, Han, Lee, and Kim}}}}
\bibcite{silbernagl2009color}{{23}{2009}{{\textit  {Silbernagl and Despopoulos}}}{{}}}
\bibcite{reponux}{{24}{2017{}}{{\textit  {St\IeC {\"o}ckel}}}{{}}}
\bibcite{repostdp}{{25}{2017{}}{{\textit  {St\IeC {\"o}ckel}}}{{}}}
\bibcite{tanenbaum}{{26}{2006}{{\textit  {Tanenbaum}}}{{}}}
\bibcite{definitveGCCGuide:introduction}{{27}{2006}{{\textit  {von Hagen}}}{{}}}
\bibcite{PPCman1}{{28}{2005{}}{{\textit  {Wetzel et~al.}}}{{\textit  {Wetzel, Silha, May, Furukawa, and Frazier}}}}
\bibcite{PPCman2}{{29}{2005{}}{{\textit  {Wetzel et~al.}}}{{\textit  {Wetzel, Silha, May, Furukawa, and Frazier}}}}
\@writefile{toc}{\contentsline {chapter}{Bibliography}{69}{appendix*.66}}
\@input{tex/acknowledgments.aux}
\@input{cover/statement.aux}
\global\@altsecnumformattrue
