{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747187170484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747187170484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 21:46:10 2025 " "Processing started: Tue May 13 21:46:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747187170484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747187170484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747187170484 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747187170617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747187171410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747187171410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187171434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187171434 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1747187171931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747187172083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187172083 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747187172114 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " "create_clock -period 1.000 -name debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747187172114 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name current_instruction\[0\] current_instruction\[0\] " "create_clock -period 1.000 -name current_instruction\[0\] current_instruction\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747187172114 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|Y_coord\[0\] debug:debug1\|Y_coord\[0\] " "create_clock -period 1.000 -name debug:debug1\|Y_coord\[0\] debug:debug1\|Y_coord\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747187172114 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|X_coord\[0\] debug:debug1\|X_coord\[0\] " "create_clock -period 1.000 -name debug:debug1\|X_coord\[0\] debug:debug1\|X_coord\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747187172114 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187172114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux0~1\|combout " "Node \"debug1\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172127 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux0~1\|dataa " "Node \"debug1\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172127 ""}  } { { "debug.v" "" { Text "C:/Users/Gabe/Desktop/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747187172127 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux3~1\|combout " "Node \"debug1\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172128 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux3~1\|dataa " "Node \"debug1\|Mux3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172128 ""}  } { { "debug.v" "" { Text "C:/Users/Gabe/Desktop/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747187172128 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux1~1\|combout " "Node \"debug1\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172128 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux1~1\|dataa " "Node \"debug1\|Mux1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172128 ""}  } { { "debug.v" "" { Text "C:/Users/Gabe/Desktop/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747187172128 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux2~1\|combout " "Node \"debug1\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172128 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux2~1\|dataa " "Node \"debug1\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172128 ""}  } { { "debug.v" "" { Text "C:/Users/Gabe/Desktop/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747187172128 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux4~1\|combout " "Node \"debug1\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172130 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux4~1\|datab " "Node \"debug1\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172130 ""}  } { { "debug.v" "" { Text "C:/Users/Gabe/Desktop/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747187172130 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~18\|combout " "Node \"debug1\|Selector88~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172132 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~3\|dataa " "Node \"debug1\|Selector88~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172132 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~3\|combout " "Node \"debug1\|Selector88~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172132 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~18\|dataa " "Node \"debug1\|Selector88~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747187172132 ""}  } { { "debug.v" "" { Text "C:/Users/Gabe/Desktop/ECE_289_CPU/debug.v" 132 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747187172132 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747187172180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187172182 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747187172185 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747187172201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747187173125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747187173125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -66.043 " "Worst-case setup slack is -66.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -66.043          -53218.846 CLOCK_50  " "  -66.043          -53218.846 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.945            -251.078 debug:debug1\|X_coord\[0\]  " "  -62.945            -251.078 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.533            -336.508 debug:debug1\|Y_coord\[0\]  " "  -12.533            -336.508 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.005             -11.848 current_instruction\[0\]  " "   -4.005             -11.848 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.223            -106.577 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -3.223            -106.577 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187173127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 debug:debug1\|Y_coord\[0\]  " "    0.024               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLOCK_50  " "    0.192               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.532               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 debug:debug1\|X_coord\[0\]  " "    0.867               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.332               0.000 current_instruction\[0\]  " "    2.332               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187173294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747187173298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747187173300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -36937.500 CLOCK_50  " "   -2.174          -36937.500 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955             -80.404 debug:debug1\|Y_coord\[0\]  " "   -0.955             -80.404 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.736 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -0.394             -20.736 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 debug:debug1\|X_coord\[0\]  " "    0.322               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 current_instruction\[0\]  " "    0.406               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187173306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187173306 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747187173484 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187173484 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747187173487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747187173554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747187175333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187175688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747187175990 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747187175990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -68.017 " "Worst-case setup slack is -68.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187175992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187175992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -68.017          -51040.028 CLOCK_50  " "  -68.017          -51040.028 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187175992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.325            -260.749 debug:debug1\|X_coord\[0\]  " "  -65.325            -260.749 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187175992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.487            -335.570 debug:debug1\|Y_coord\[0\]  " "  -12.487            -335.570 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187175992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.156             -12.158 current_instruction\[0\]  " "   -4.156             -12.158 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187175992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.240            -106.468 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -3.240            -106.468 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187175992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187175992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 debug:debug1\|Y_coord\[0\]  " "    0.059               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CLOCK_50  " "    0.141               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.546               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 debug:debug1\|X_coord\[0\]  " "    0.751               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.367               0.000 current_instruction\[0\]  " "    2.367               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187176118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747187176120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747187176121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -36916.334 CLOCK_50  " "   -2.174          -36916.334 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.826             -66.242 debug:debug1\|Y_coord\[0\]  " "   -0.826             -66.242 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.789 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -0.394             -20.789 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 debug:debug1\|X_coord\[0\]  " "    0.338               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 current_instruction\[0\]  " "    0.412               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187176127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187176127 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747187176317 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187176317 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747187176321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747187176484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747187178276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187178646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747187178769 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747187178769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.362 " "Worst-case setup slack is -35.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.362          -33166.436 CLOCK_50  " "  -35.362          -33166.436 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.782            -130.723 debug:debug1\|X_coord\[0\]  " "  -32.782            -130.723 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.423            -197.062 debug:debug1\|Y_coord\[0\]  " "   -7.423            -197.062 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.949              -5.753 current_instruction\[0\]  " "   -1.949              -5.753 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.514             -48.852 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -1.514             -48.852 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187178771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.007 " "Worst-case hold slack is -0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 debug:debug1\|Y_coord\[0\]  " "   -0.007              -0.007 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 CLOCK_50  " "    0.103               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.201               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 debug:debug1\|X_coord\[0\]  " "    0.388               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.454               0.000 current_instruction\[0\]  " "    1.454               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187178911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747187178913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747187178915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -36111.526 CLOCK_50  " "   -2.174          -36111.526 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518             -29.159 debug:debug1\|Y_coord\[0\]  " "   -0.518             -29.159 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.094               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 debug:debug1\|X_coord\[0\]  " "    0.341               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 current_instruction\[0\]  " "    0.402               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187178921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187178921 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747187179095 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187179095 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747187179099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187179466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747187179603 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747187179603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.762 " "Worst-case setup slack is -32.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.762          -28372.589 CLOCK_50  " "  -32.762          -28372.589 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.711            -122.528 debug:debug1\|X_coord\[0\]  " "  -30.711            -122.528 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.741            -180.413 debug:debug1\|Y_coord\[0\]  " "   -6.741            -180.413 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.897              -5.635 current_instruction\[0\]  " "   -1.897              -5.635 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360             -43.596 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -1.360             -43.596 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187179605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.012 " "Worst-case hold slack is 0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 debug:debug1\|Y_coord\[0\]  " "    0.012               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 CLOCK_50  " "    0.023               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.188               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 debug:debug1\|X_coord\[0\]  " "    0.361               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 current_instruction\[0\]  " "    1.463               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187179735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747187179737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747187179739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -36132.955 CLOCK_50  " "   -2.174          -36132.955 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358             -16.803 debug:debug1\|Y_coord\[0\]  " "   -0.358             -16.803 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.110               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 debug:debug1\|X_coord\[0\]  " "    0.372               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 current_instruction\[0\]  " "    0.431               0.000 current_instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747187179744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747187179744 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747187179926 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747187179926 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747187180873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747187180875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5613 " "Peak virtual memory: 5613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747187181007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 21:46:21 2025 " "Processing ended: Tue May 13 21:46:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747187181007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747187181007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747187181007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747187181007 ""}
