#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 13 15:48:05 2022
# Process ID: 12988
# Current directory: F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1
# Command line: vivado.exe -log rib.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rib.tcl
# Log file: F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1/rib.vds
# Journal file: F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rib.tcl -notrace
Command: synth_design -top rib -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 468.141 ; gain = 100.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rib' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/rib.v:2]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1/.Xil/Vivado-12988-608-17/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1/.Xil/Vivado-12988-608-17/realtime/cpuclk_stub.v:5]
WARNING: [Synth 8-350] instance 'u_cpuclk' of module 'cpuclk' requires 3 connections, but only 2 given [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/rib.v:39]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/mycpu.v:2]
INFO: [Synth 8-6157] synthesizing module 'controler' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/controler.v:2]
	Parameter OPCODE_JAL bound to: 7'b1101111 
	Parameter OPCODE_JALR bound to: 7'b1100111 
	Parameter OPCODE_LOAD bound to: 7'b0000011 
	Parameter OPCODE_B bound to: 7'b1100011 
	Parameter OPCODE_R bound to: 7'b0110011 
	Parameter OPCODE_I bound to: 7'b0010011 
	Parameter OPCODE_S bound to: 7'b0100011 
	Parameter OPCODE_AUIPC bound to: 7'b0010111 
	Parameter OPCODE_LUI bound to: 7'b0110111 
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0001 
	Parameter AND bound to: 4'b0010 
	Parameter OR bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SLL bound to: 4'b0101 
	Parameter SRL bound to: 4'b0110 
	Parameter SRA bound to: 4'b0111 
	Parameter LUI bound to: 4'b1000 
	Parameter BEQ bound to: 4'b1001 
	Parameter BNE bound to: 4'b1010 
	Parameter BLT bound to: 4'b1011 
	Parameter BGE bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'controler' (2#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/controler.v:2]
INFO: [Synth 8-6157] synthesizing module 'IFplus' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/IFplus.v:2]
INFO: [Synth 8-6157] synthesizing module 'pc' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/pc.v:2]
	Parameter INIT_PC bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (3#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/pc.v:2]
INFO: [Synth 8-6157] synthesizing module 'npc' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/npc.v:2]
	Parameter INTERPRETER_NPC bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/npc.v:19]
INFO: [Synth 8-6155] done synthesizing module 'npc' (4#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/npc.v:2]
INFO: [Synth 8-6157] synthesizing module 'irom' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/irom.v:2]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1/.Xil/Vivado-12988-608-17/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (5#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1/.Xil/Vivado-12988-608-17/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'irom' (6#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/irom.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IFplus' (7#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/IFplus.v:2]
WARNING: [Synth 8-350] instance 'u_IFplus' of module 'IFplus' requires 10 connections, but only 9 given [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/mycpu.v:80]
INFO: [Synth 8-6157] synthesizing module 'ID' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/ID.v:2]
	Parameter RETURN_PC bound to: 2'b00 
	Parameter ALU_RESULT bound to: 2'b01 
	Parameter MEM_DATA bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-6157] synthesizing module 'immgen' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/immgen.v:2]
	Parameter IMM_R bound to: 3'b000 
	Parameter IMM_I_nonshift bound to: 3'b001 
	Parameter IMM_I_shift bound to: 3'b010 
	Parameter IMM_S bound to: 3'b011 
	Parameter IMM_B bound to: 3'b100 
	Parameter IMM_U bound to: 3'b101 
	Parameter IMM_J bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'immgen' (9#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/immgen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ID' (10#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/ID.v:2]
WARNING: [Synth 8-350] instance 'u_ID' of module 'ID' requires 15 connections, but only 12 given [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/mycpu.v:92]
INFO: [Synth 8-6157] synthesizing module 'EX' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/EX.v:2]
INFO: [Synth 8-6157] synthesizing module 'alusel' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/alusel.v:2]
	Parameter CURRENTPC bound to: 1'b0 
	Parameter RD1 bound to: 1'b1 
	Parameter EXT bound to: 1'b0 
	Parameter RD2 bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/alusel.v:19]
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/alusel.v:26]
INFO: [Synth 8-6155] done synthesizing module 'alusel' (11#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/alusel.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/alu.v:2]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b0001 
	Parameter AND bound to: 4'b0010 
	Parameter OR bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SLL bound to: 4'b0101 
	Parameter SRL bound to: 4'b0110 
	Parameter SRA bound to: 4'b0111 
	Parameter LUI bound to: 4'b1000 
	Parameter BEQ bound to: 4'b1001 
	Parameter BNE bound to: 4'b1010 
	Parameter BLT bound to: 4'b1011 
	Parameter BGE bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EX' (13#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/EX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mycpu' (14#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/mycpu.v:2]
INFO: [Synth 8-6157] synthesizing module 'display' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:1]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter chA bound to: 7'b0001000 
	Parameter chB bound to: 7'b0000011 
	Parameter chC bound to: 7'b0100111 
	Parameter chD bound to: 7'b0100001 
	Parameter chE bound to: 7'b0000110 
	Parameter chF bound to: 7'b0001110 
	Parameter None bound to: 7'b1111111 
	Parameter chR bound to: 7'b0101111 
	Parameter chO bound to: 7'b0100011 
	Parameter EN7 bound to: 8'b01111111 
	Parameter EN6 bound to: 8'b10111111 
	Parameter EN5 bound to: 8'b11011111 
	Parameter EN4 bound to: 8'b11101111 
	Parameter EN3 bound to: 8'b11110111 
	Parameter EN2 bound to: 8'b11111011 
	Parameter EN1 bound to: 8'b11111101 
	Parameter EN0 bound to: 8'b11111110 
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:109]
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:128]
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:147]
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:166]
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:185]
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:204]
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:223]
INFO: [Synth 8-226] default block is never used [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:242]
WARNING: [Synth 8-3848] Net led_dp in module/entity display does not have driver. [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:13]
INFO: [Synth 8-6155] done synthesizing module 'display' (15#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'dram' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1/.Xil/Vivado-12988-608-17/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (16#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1/.Xil/Vivado-12988-608-17/realtime/dram_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (14) of module 'dram' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/rib.v:70]
INFO: [Synth 8-6155] done synthesizing module 'rib' (17#1) [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/rib.v:2]
WARNING: [Synth 8-3331] design display has unconnected port led_dp
WARNING: [Synth 8-3331] design display has unconnected port rst
WARNING: [Synth 8-3331] design immgen has unconnected port inst_i[6]
WARNING: [Synth 8-3331] design immgen has unconnected port inst_i[5]
WARNING: [Synth 8-3331] design immgen has unconnected port inst_i[4]
WARNING: [Synth 8-3331] design immgen has unconnected port inst_i[3]
WARNING: [Synth 8-3331] design immgen has unconnected port inst_i[2]
WARNING: [Synth 8-3331] design immgen has unconnected port inst_i[1]
WARNING: [Synth 8-3331] design immgen has unconnected port inst_i[0]
WARNING: [Synth 8-3331] design regfile has unconnected port reset_i
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design irom has unconnected port pc_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 525.164 ; gain = 157.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 525.164 ; gain = 157.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 525.164 ; gain = 157.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_mycpu/u_IFplus/u_irom/U0_irom'
Finished Parsing XDC File [f:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_mycpu/u_IFplus/u_irom/U0_irom'
Parsing XDC File [f:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/ip/dram/dram/dram_in_context.xdc] for cell 'u_dram'
Finished Parsing XDC File [f:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/ip/dram/dram/dram_in_context.xdc] for cell 'u_dram'
Parsing XDC File [f:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'u_cpuclk'
Finished Parsing XDC File [f:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'u_cpuclk'
Parsing XDC File [F:/CPUDesign/pin.xdc]
Finished Parsing XDC File [F:/CPUDesign/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/CPUDesign/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rib_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rib_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 875.930 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.930 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 875.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 875.930 ; gain = 508.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 875.930 ; gain = 508.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  f:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  f:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_mycpu/u_IFplus/u_irom/U0_irom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_dram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_cpuclk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 875.930 ; gain = 508.262
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wd_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pc_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_A_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_B_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "imm_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "imm_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_opcode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_opcode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'led_en_x_reg' in module 'display'
INFO: [Synth 8-5545] ROM "cnt_2ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led_en_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "led_en_x" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'imm_sel_o_reg' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/controler.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'alu_opcode_o_reg' [F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.srcs/sources_1/new/controler.v:203]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     EN0 |                              000 |                         11111110
                     EN1 |                              001 |                         11111101
                     EN2 |                              010 |                         11111011
                     EN3 |                              011 |                         11110111
                     EN4 |                              100 |                         11101111
                     EN5 |                              101 |                         11011111
                     EN6 |                              110 |                         10111111
                     EN7 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'led_en_x_reg' using encoding 'sequential' in module 'display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 875.930 ; gain = 508.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rib 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module controler 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module npc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module immgen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ID 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
Module alusel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "branch_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_A_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_B_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_opcode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_opcode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "u_display/cnt_2ms" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_display/led_en_x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ID has unconnected port inst_i[6]
WARNING: [Synth 8-3331] design ID has unconnected port inst_i[5]
WARNING: [Synth 8-3331] design ID has unconnected port inst_i[4]
WARNING: [Synth 8-3331] design ID has unconnected port inst_i[3]
WARNING: [Synth 8-3331] design ID has unconnected port inst_i[2]
WARNING: [Synth 8-3331] design ID has unconnected port inst_i[1]
WARNING: [Synth 8-3331] design ID has unconnected port inst_i[0]
WARNING: [Synth 8-3331] design rib has unconnected port led_dp
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 875.930 ; gain = 508.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+-----------+----------------------+---------------+
|rib         | u_mycpu/u_ID/u_regfile/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_cpuclk/clk_out1' to pin 'u_cpuclk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 875.930 ; gain = 508.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------+-----------+----------------------+---------------+
|rib         | u_mycpu/u_ID/u_regfile/reg_array_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |dram          |         1|
|3     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |dram   |     1|
|3     |prgrom |     1|
|4     |CARRY4 |    54|
|5     |LUT1   |     1|
|6     |LUT2   |    37|
|7     |LUT3   |    67|
|8     |LUT4   |   197|
|9     |LUT5   |   182|
|10    |LUT6   |   455|
|11    |MUXF7  |    54|
|12    |RAM32M |    12|
|13    |FDCE   |    65|
|14    |FDRE   |    98|
|15    |LD     |     4|
|16    |LDC    |     3|
|17    |IBUF   |    20|
|18    |OBUF   |    15|
|19    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------+------+
|      |Instance        |Module    |Cells |
+------+----------------+----------+------+
|1     |top             |          |  1331|
|2     |  u_display     |display   |   204|
|3     |  u_mycpu       |mycpu     |  1025|
|4     |    u_EX        |EX        |    16|
|5     |      u_alu     |alu       |    16|
|6     |    u_ID        |ID        |    12|
|7     |      u_regfile |regfile   |    12|
|8     |    u_IFplus    |IFplus    |   825|
|9     |      u_irom    |irom      |   691|
|10    |      u_npc     |npc       |    55|
|11    |      u_pc      |pc        |    79|
|12    |    u_controler |controler |   172|
+------+----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1103.359 ; gain = 735.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1103.359 ; gain = 384.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1103.359 ; gain = 735.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1103.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1103.359 ; gain = 747.188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1103.359 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/CPUDesign/mycpu_board_200111130/mycpu_board_200111130.runs/synth_1/rib.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rib_utilization_synth.rpt -pb rib_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 15:48:59 2022...
