{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604454351588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604454351595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 09:45:51 2020 " "Processing started: Wed Nov 04 09:45:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604454351595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454351595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off move -c move " "Command: quartus_map --read_settings_files=on --write_settings_files=off move -c move" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454351596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604454352120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604454352120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_640x480 " "Found entity 1: vga_640x480" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454364790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454364790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logo_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file logo_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 logo_rom " "Found entity 1: logo_rom" {  } { { "logo_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/logo_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454364792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454364792 ""}
{ "Warning" "WSGN_SEARCH_FILE" "move.v 1 1 " "Using design file move.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 move " "Found entity 1: move" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454364864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604454364864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "move " "Elaborating entity \"move\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604454364865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_flyinglogo.v(113) " "Verilog HDL information at top_flyinglogo.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "top_flyinglogo.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604454364879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_flyinglogo.v 1 1 " "Using design file top_flyinglogo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top_flyinglogo " "Found entity 1: top_flyinglogo" {  } { { "top_flyinglogo.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454364879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604454364879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_flyinglogo top_flyinglogo:i " "Elaborating entity \"top_flyinglogo\" for hierarchy \"top_flyinglogo:i\"" {  } { { "move.v" "i" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454364880 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_edge top_flyinglogo.v(33) " "Verilog HDL or VHDL warning at top_flyinglogo.v(33): object \"flag_edge\" assigned a value but never read" {  } { { "top_flyinglogo.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604454364884 "|move|top_flyinglogo:i"}
{ "Warning" "WSGN_SEARCH_FILE" "clkgen.v 1 1 " "Using design file clkgen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454364896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604454364896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen top_flyinglogo:i\|clkgen:u0 " "Elaborating entity \"clkgen\" for hierarchy \"top_flyinglogo:i\|clkgen:u0\"" {  } { { "top_flyinglogo.v" "u0" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454364896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logo_rom top_flyinglogo:i\|logo_rom:u1 " "Elaborating entity \"logo_rom\" for hierarchy \"top_flyinglogo:i\|logo_rom:u1\"" {  } { { "top_flyinglogo.v" "u1" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454364907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\"" {  } { { "logo_rom.v" "altsyncram_component" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/logo_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454364952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\"" {  } { { "logo_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/logo_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454364954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604454364955 ""}  } { { "logo_rom.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/logo_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604454364955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9h1 " "Found entity 1: altsyncram_r9h1" {  } { { "db/altsyncram_r9h1.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/db/altsyncram_r9h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454365028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454365028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9h1 top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_r9h1:auto_generated " "Elaborating entity \"altsyncram_r9h1\" for hierarchy \"top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_r9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454365028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454365084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454365084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_r9h1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_r9h1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_r9h1.tdf" "rden_decode" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/db/altsyncram_r9h1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454365085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0hb " "Found entity 1: mux_0hb" {  } { { "db/mux_0hb.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/db/mux_0hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454365138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454365138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0hb top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_r9h1:auto_generated\|mux_0hb:mux2 " "Elaborating entity \"mux_0hb\" for hierarchy \"top_flyinglogo:i\|logo_rom:u1\|altsyncram:altsyncram_component\|altsyncram_r9h1:auto_generated\|mux_0hb:mux2\"" {  } { { "db/altsyncram_r9h1.tdf" "mux2" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/db/altsyncram_r9h1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454365139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640x480 top_flyinglogo:i\|vga_640x480:u2 " "Elaborating entity \"vga_640x480\" for hierarchy \"top_flyinglogo:i\|vga_640x480:u2\"" {  } { { "top_flyinglogo.v" "u2" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454365148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(38) " "Verilog HDL assignment warning at vga_timing.v(38): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604454365150 "|move|top_flyinglogo:comb_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(50) " "Verilog HDL assignment warning at vga_timing.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604454365150 "|move|top_flyinglogo:comb_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(66) " "Verilog HDL assignment warning at vga_timing.v(66): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604454365151 "|move|top_flyinglogo:comb_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(68) " "Verilog HDL assignment warning at vga_timing.v(68): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/vga_timing.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604454365151 "|move|top_flyinglogo:comb_3|vga_640x480:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604454365163 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1604454365163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce top_flyinglogo:i\|debounce:u3 " "Elaborating entity \"debounce\" for hierarchy \"top_flyinglogo:i\|debounce:u3\"" {  } { { "top_flyinglogo.v" "u3" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/top_flyinglogo.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454365164 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604454366300 "|move|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604454366300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604454366394 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604454366812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp9/move/move.map.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp9/move/move.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454366880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604454367043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604454367043 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "move.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp9/move/move.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1604454367149 "|move|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1604454367149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604454367151 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604454367151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Implemented 303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604454367151 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604454367151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604454367151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604454367233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 09:46:07 2020 " "Processing ended: Wed Nov 04 09:46:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604454367233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604454367233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604454367233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604454367233 ""}
