<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="Ux2FPGA" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="PA4M2500_N" VendorTechnology_DieVoltage="1.2" VendorTechnology_Family="SmartFusion2" VendorTechnology_PART_RANGE="IND" VendorTechnology_Package="vf256" VendorTechnology_Speed="-1"><advancedoptions DSW_VCCA_VOLTAGE_RAMP_RATE="100_MS" IO_DEFT_STD="LVCMOS33" PLL_SUPPLY="PLL_SUPPLY_25" RESERVEMIGRATIONPINS="1" RESTRICTPROBEPINS="0" RESTRICTSPIPINS="0" SYSTEM_CONTROLLER_SUSPEND_MODE="0" TARGETDEVICESFORMIGRATION="PA4M2500_N" TEMPR="IND" UNUSED_MSS_IO_RESISTOR_PULL="None" VCCI_1.2_VOLTR="COM" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="IND"/></device><global_include_path path=""/><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="USER_PROG_DATA" library="Tool" name="UserProgrammingDataTool" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="design_version"/><spirit:hwParameter spirit:name="silicon_signature"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="UPDATE_ENVM" library="Tool" name="UpdateEnvm" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="envm_cfg_file"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="TUNEPOSTLAYOUT" library="Tool" name="TunePostLayout" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SYSTEMBUILDER" library="Tool" name="SysBuilder" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="false" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="0" vendor="Synopsys" version="1.1.106"><configuration><spirit:hwParameter spirit:name="ACTIVE_IMPLEMENTATION">synthesis</spirit:hwParameter><spirit:hwParameter spirit:name="AUTO_COMPILE_POINT">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_MODE">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_PLACEMENT_CONFLICTS">ERROR</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_ROUTING_CONFLICTS">LOCK</spirit:hwParameter><spirit:hwParameter spirit:name="CDC_MIN_NUM_SYNC_REGS">2</spirit:hwParameter><spirit:hwParameter spirit:name="CDC_REPORT">true</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_ASYNC">12</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_DATA">5000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GLOBAL">2</spirit:hwParameter><spirit:hwParameter spirit:name="CREATE_IMPLEMENTATION_IDENTIFY"/><spirit:hwParameter spirit:name="CREATE_IMPLEMENTATION_SYNTHESIS"/><spirit:hwParameter spirit:name="PA4_GB_COUNT">16</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_RCLKINT_INSERTION">16</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT">300</spirit:hwParameter><spirit:hwParameter spirit:name="RAM_OPTIMIZED_FOR_POWER">false</spirit:hwParameter><spirit:hwParameter spirit:name="RETIMING">false</spirit:hwParameter><spirit:hwParameter spirit:name="ROM_TO_LOGIC">true</spirit:hwParameter><spirit:hwParameter spirit:name="SEQSHIFT_TO_URAM">0</spirit:hwParameter><spirit:hwParameter spirit:name="SYNPLIFY_OPTIONS"/><spirit:hwParameter spirit:name="SYNPLIFY_TCL_FILE"/></configuration><input_files><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695145017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695145017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695145017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695073415</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695073415</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695073416</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1695073416</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_INPUTS\IO_INPUTS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708971086</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_INPUTS\IO_INPUTS_0\IO_INPUTS_IO_INPUTS_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708971086</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_nCsXO\IO_nCsXO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709070309</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_nCsXO\IO_nCsXO_0\IO_nCsXO_IO_nCsXO_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709070309</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_OUTPUTS\IO_OUTPUTS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708971344</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_OUTPUTS\IO_OUTPUTS_0\IO_OUTPUTS_IO_OUTPUTS_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708971344</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_TXBuf\IO_TXBuf.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709681753</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_TXBuf\IO_TXBuf_0\IO_TXBuf_IO_TXBuf_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709681753</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA\Ux2FPGA.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1710279426</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935514</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935515</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb\Ux2FPGA_sb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935515</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935512</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709935511</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935511</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\SpiMasterAPB3.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709926913</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>constraint\Ux2FPGA_derived_constraints.sdc</path><type>SDC_ROOT</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1710279439</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\Ux2FPGA_vm.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1710279466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files><file><path>synthesis\Ux2FPGA.vm</path><type>VM</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1710279466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></output_files><report_files><file><path>constraint\synthesis_sdc_errors.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\synplify.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\Ux2FPGA.srr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\Ux2FPGA.areasrr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\run_options.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\Ux2FPGA_dsp_rpt.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\Ux2FPGA_ram_rpt.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\Ux2FPGA_cdc.csv</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_compile_netlist_resources.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_compile_netlist_hier_resources.csv</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_compile_netlist_combinational_loops.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_compile_fhb.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_rwnetlist.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_compile_netlist.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SPM" library="Tool" name="SPM" state="0" vendor="Actel" version="1.0.109"><configuration><spirit:hwParameter spirit:name="back_level_bypass">false</spirit:hwParameter><spirit:hwParameter spirit:name="back_level_protection">false</spirit:hwParameter><spirit:hwParameter spirit:name="back_level_update_version"/><spirit:hwParameter spirit:name="debug_cortex_m3">false</spirit:hwParameter><spirit:hwParameter spirit:name="debug_digest_request">false</spirit:hwParameter><spirit:hwParameter spirit:name="debug_disable_jtag">false</spirit:hwParameter><spirit:hwParameter spirit:name="debug_passkey"/><spirit:hwParameter spirit:name="debug_ujtag_access">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_1">false</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_2">true</spirit:hwParameter><spirit:hwParameter spirit:name="disable_user_encryption_key_3">true</spirit:hwParameter><spirit:hwParameter spirit:name="factory_access">flashlock</spirit:hwParameter><spirit:hwParameter spirit:name="iap_isp_services">false</spirit:hwParameter><spirit:hwParameter spirit:name="security_key_mode">default</spirit:hwParameter><spirit:hwParameter spirit:name="smartdebug_access">full</spirit:hwParameter><spirit:hwParameter spirit:name="update_auto_prog_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="update_envm_protection">open</spirit:hwParameter><spirit:hwParameter spirit:name="update_fabric_protection">open</spirit:hwParameter><spirit:hwParameter spirit:name="update_jtag_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="update_spi_slave_lock">false</spirit:hwParameter><spirit:hwParameter spirit:name="user_encryption_key_1"/><spirit:hwParameter spirit:name="user_encryption_key_2"/><spirit:hwParameter spirit:name="user_encryption_key_3"/><spirit:hwParameter spirit:name="user_passkey_1"/><spirit:hwParameter spirit:name="user_passkey_2"/><spirit:hwParameter spirit:name="user_security_policy_protection">flashlock</spirit:hwParameter><spirit:hwParameter spirit:name="use_debug_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_key_mode_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_update_policy">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_user_key_set_1">true</spirit:hwParameter><spirit:hwParameter spirit:name="use_user_key_set_2">false</spirit:hwParameter><spirit:hwParameter spirit:name="use_user_key_set_3">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SMARTDEBUG" library="Tool" name="SmartDebug" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SELECT_PROGRAMMER" library="Tool" name="SelectProgrammer" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAM_RECOVERY" library="Tool" name="ProgrammingRecoveryTool" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="enable_auto_update">true</spirit:hwParameter><spirit:hwParameter spirit:name="enable_prog_recovery">true</spirit:hwParameter><spirit:hwParameter spirit:name="spi_clk_freq"/><spirit:hwParameter spirit:name="spi_data_transfer_mode">100</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAM_OPTIONS" library="Tool" name="ProgramOptions" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="program_envm">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_fabric">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_mode">selected_features</spirit:hwParameter><spirit:hwParameter spirit:name="program_security">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAMMER_INFO" library="Tool" name="ProgrammerInfo" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="flashpro3_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_freq">4000000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro3_vpump">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_clk_mode">free_running_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_freq">4000000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro4_vpump">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_clk_mode">discrete_clk</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_force_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_freq">4000000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro5_vpump">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_force_sck_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_force_tck_freq">OFF</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_sck_freq">20000000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_tck_freq">4000000</spirit:hwParameter><spirit:hwParameter spirit:name="flashpro6_vpump">OFF</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="NLVIEW" library="Tool" name="NetlistViewer" state="0" vendor="Actel" version="1.0.0"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="MSSCONFIGURATOR" library="Tool" name="MSS" state="1" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="IO_PROGRAMMING_STATE" library="Tool" name="IoProgramState" state="0" vendor="Actel" version="1.0.103"><configuration><spirit:hwParameter spirit:name="ios_file">C:\MicroSemiProj\DMCI_Ux2\designer\Ux2FPGA\Ux2FPGA.ios</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="INIT_LOCK" library="Tool" name="g4lock" state="0" vendor="Actel" version="1.0.300"><configuration><spirit:hwParameter spirit:name="CONFIGURATION_OVERRIDE_FILE"/><spirit:hwParameter spirit:name="INIT_LOCK_FILE"/></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATE_MEMORY_MAP" library="Tool" name="ExportFirmWareDrivers" state="1" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_addrdec.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/CoreAHBLtoAXI_AHBAccessControl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/CoreAHBLtoAXI_AXIAccessControl.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/CoreAHBLtoAXI_RDCHANNELFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/CoreAHBLtoAXI_rdch_ram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/CoreAHBLtoAXI_reset_sync.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/CoreAHBLtoAXI_WRCHANNELFIFO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/CoreAHBLtoAXI_wrch_ram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/Synchronizer_AHBtoAXI.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAHBLTOAXI/2.1.101/rtl/vlog/core/Synchronizer_AXItoAHB.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_feedthrough.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_interconnect_ntom.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_master_stage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_m.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_matrix_s.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_arbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_ra_channel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_16Sto1M.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_high.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rdmatrix_4Mto1S_hgs_low.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_rd_channel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_slave_stage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_arbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wa_channel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wd_channel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wresp_channel.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_high.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/COREAXI/3.1.100/rtl/vlog/core/axi_wrmatrix_4Mto1S_hgs_low.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vlog/core/coresdr.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vlog/core/coresdr_axi.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vlog/core/fastinit.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vlog/core/fastsdram.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/DirectCore/CORESDR_AXI/2.0.116/rtl/vlog/core/openbank.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/SgCore/OSC/2.0.101/osc_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/CoreUARTapb_C0/CoreUARTapb_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Clock_gen.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUART.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/CoreUARTapb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/fifo_256x8_g4.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Rx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/CoreUARTapb_C0/CoreUARTapb_C0_0/rtl/vlog/core_obfuscated/Tx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/IO_INPUTS/IO_INPUTS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/IO_INPUTS/IO_INPUTS_0/IO_INPUTS_IO_INPUTS_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/IO_nCsXO/IO_nCsXO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/IO_nCsXO/IO_nCsXO_0/IO_nCsXO_IO_nCsXO_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/IO_OUTPUTS/IO_OUTPUTS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/IO_OUTPUTS/IO_OUTPUTS_0/IO_OUTPUTS_IO_OUTPUTS_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/IO_TXBuf/IO_TXBuf.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/IO_TXBuf/IO_TXBuf_0/IO_TXBuf_IO_TXBuf_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA/Ux2FPGA.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1712680735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA_sb/CCC_0/Ux2FPGA_sb_CCC_0_FCCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA_sb/COREAHBLTOAXI_0/rtl/vlog/core/CoreAHBLtoAXI.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA_sb/COREAXI_0/rtl/vlog/core/coreaxi.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381240</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA_sb/FABOSC_0/Ux2FPGA_sb_FABOSC_0_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA_sb/Ux2FPGA_sb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381241</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA_sb_MSS/Ux2FPGA_sb_MSS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381238</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA_sb_MSS/Ux2FPGA_sb_MSS_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1713381237</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component/work/Ux2FPGA_sb_MSS/Ux2FPGA_sb_MSS_syn.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1713381237</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl/Main.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1713288906</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files><file><path>component/work/Ux2FPGA/Ux2FPGA_DataSheet.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="FIRMWARECONFIGURATOR" library="Tool" name="FirmwareView" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTSDC" library="Tool" name="sdc_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="FULL_PLACEMENT">false</spirit:hwParameter><spirit:hwParameter spirit:name="PIN_LOCATIONS">true</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTNETLIST" library="Tool" name="netlist_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VERILOG</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTIOPDC" library="Tool" name="pdc_export" state="0" vendor="Actel" version="1.0.4"><configuration><spirit:hwParameter spirit:name="EXPORT_MODE">PDC_PLACE</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTFPPDC" library="Tool" name="pdc_export" state="0" vendor="Actel" version="1.0.4"><configuration><spirit:hwParameter spirit:name="EXPORT_MODE">PDC_PLACE</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTFIRMWARE" library="Tool" name="ExportFirmWare" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="CREATE_PROJECT">0</spirit:hwParameter><spirit:hwParameter spirit:name="SWIDE">SoftConsole4.0</spirit:hwParameter></configuration><input_files><file><path>component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.cxf</path><type>CXF</type><fileset>COMPONENT_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1709237728</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files><file><path>constraint\Ux2FPGA_derived_constraints.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1708966019</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITIO_PRESYNTH" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITFLOORPLAN_PRECOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EDITCP_POSTCOMPILE" library="Tool" name="ChipPlanner" state="0" vendor="Actel" version="1.0.102"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONSTRAINT_MANAGEMENT" library="Tool" name="Constraintmanagement" state="6" vendor="Actel" version="1.0.10"><configuration/><input_files><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695145017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695145017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695145017</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695073415</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695073415</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1695073416</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1695073416</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708962861</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_INPUTS\IO_INPUTS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708971086</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_INPUTS\IO_INPUTS_0\IO_INPUTS_IO_INPUTS_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708971086</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_nCsXO\IO_nCsXO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709070309</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_nCsXO\IO_nCsXO_0\IO_nCsXO_IO_nCsXO_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709070309</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_OUTPUTS\IO_OUTPUTS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708971344</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_OUTPUTS\IO_OUTPUTS_0\IO_OUTPUTS_IO_OUTPUTS_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708971344</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_TXBuf\IO_TXBuf.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709681753</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\IO_TXBuf\IO_TXBuf_0\IO_TXBuf_IO_TXBuf_0_IO.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709681753</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA\Ux2FPGA.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1710279426</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935514</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935515</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb\Ux2FPGA_sb.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935515</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935512</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_pre.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1709935511</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709935511</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>hdl\SpiMasterAPB3.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709926913</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_PROG_OPTIONS" library="Tool" name="ConfigureProgOptionsTool" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="design_version">0</spirit:hwParameter><spirit:hwParameter spirit:name="enable_auto_update">true</spirit:hwParameter><spirit:hwParameter spirit:name="enable_prog_recovery">true</spirit:hwParameter><spirit:hwParameter spirit:name="silicon_signature"/><spirit:hwParameter spirit:name="spi_clk_freq">25</spirit:hwParameter><spirit:hwParameter spirit:name="spi_data_transfer_mode">100</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_CHAIN" library="Tool" name="ConfigureChain" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="CONFIGURE_ACTION_PROCEDURES" library="Tool" name="ConfigureActionProcedures" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="prog_optional_procedures">""</spirit:hwParameter><spirit:hwParameter spirit:name="skip_recommended_procedures">""</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="COMPILE" library="Tool" name="g4compile" state="0" vendor="Actel" version="1.0.51"><configuration><spirit:hwParameter spirit:name="BLOCK_MODE">false</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_PLACEMENT_CONFLICTS">ERROR</spirit:hwParameter><spirit:hwParameter spirit:name="BLOCK_ROUTING_CONFLICTS">LOCK</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_COUNT">16</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_FANOUT_DATA_MOVE">5000</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MAX_RCLKINT_INSERTION">16</spirit:hwParameter><spirit:hwParameter spirit:name="PA4_GB_MIN_GB_FANOUT_TO_USE_RCLKINT">300</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="LIB">UserBlock</spirit:hwParameter><spirit:hwParameter spirit:name="NAME">Block</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter><spirit:hwParameter spirit:name="VENDOR">Company</spirit:hwParameter><spirit:hwParameter spirit:name="VERSION">1.0</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="FLASH_FREEZE" library="Tool" name="g4ff" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="FF_MSS_CLOCK">RCOSC_1MHZ</spirit:hwParameter><spirit:hwParameter spirit:name="FF_RAM_STATE">SUSPEND</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="false" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PLACEROUTE" library="Tool" name="g4layout_placer" state="0" vendor="Actel" version="1.0.36"><configuration><spirit:hwParameter spirit:name="DELAY_ANALYSIS">MAX</spirit:hwParameter><spirit:hwParameter spirit:name="EFFORT_LEVEL">false</spirit:hwParameter><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="IOREG_COMBINING">true</spirit:hwParameter><spirit:hwParameter spirit:name="MULTI_PASS_CRITERIA">VIOLATIONS</spirit:hwParameter><spirit:hwParameter spirit:name="MULTI_PASS_LAYOUT">false</spirit:hwParameter><spirit:hwParameter spirit:name="NUM_MULTI_PASSES">5</spirit:hwParameter><spirit:hwParameter spirit:name="PDPR">false</spirit:hwParameter><spirit:hwParameter spirit:name="RANDOM_SEED">0</spirit:hwParameter><spirit:hwParameter spirit:name="REPAIR_MIN_DELAY">true</spirit:hwParameter><spirit:hwParameter spirit:name="RGB_COUNT">8</spirit:hwParameter><spirit:hwParameter spirit:name="SLACK_CRITERIA">WORST_SLACK</spirit:hwParameter><spirit:hwParameter spirit:name="SPECIFIC_CLOCK"/><spirit:hwParameter spirit:name="START_SEED_INDEX">1</spirit:hwParameter><spirit:hwParameter spirit:name="STOP_ON_FIRST_PASS">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter><spirit:hwParameter spirit:name="USE_RAM_MATH_INTERFACE_LOGIC">true</spirit:hwParameter></configuration><input_files><file><path>constraint\io\user.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1709848411</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>synthesis\Ux2FPGA_vm.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1710279466</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>constraint\Ux2FPGA_derived_constraints.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1710279439</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files><file><path>designer\Ux2FPGA\Ux2FPGA_glb_net_report.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_mindelay_repair_report.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_iteration_summary.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_layout_combinational_loops.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_place_and_route_constraint_coverage.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\place_and_route_jitter_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_pinrpt_name.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_pinrpt_number.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_pinrpt_boardlayout.csv</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_pinrpt_boardlayout.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_bankrpt.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_delayinstance.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_ioff.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_layout_log.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="g4layout_mapper" state="11" vendor="Actel" version="1.0.2"><configuration/><input_files/><output_files><file><path>designer\Ux2FPGA\Ux2FPGA.map</path><type>MAP</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA.dca</path><type>DCA</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_inst.db</path><type>DB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_pkg_pin.db</path><type>DB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_probe.db</path><type>DB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_sii_block.db</path><type>DB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_init_config.txt</path><type>RPT</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file><file><path>designer\Ux2FPGA\Ux2FPGA_init_config_lock_bits.txt</path><type>RPT</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></output_files><report_files><file><path>designer\Ux2FPGA\Ux2FPGA_init_config.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTSMARTDEBUGDATA" library="Tool" name="ExportSmartDebugData" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTJOBDATA" library="Tool" name="ExportJobData" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPROGRAMMINGJOB" library="Tool" name="ExportProgrammingJob" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.107"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="GENERATEPROGRAMMINGFILE" library="Tool" name="GenerateProgrammingFile" state="11" vendor="Actel" version="1.0.103"><configuration><spirit:hwParameter spirit:name="program_envm">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_fabric">false</spirit:hwParameter><spirit:hwParameter spirit:name="program_mode">selected_features</spirit:hwParameter><spirit:hwParameter spirit:name="program_security">false</spirit:hwParameter><spirit:hwParameter spirit:name="sanitize_envm">false</spirit:hwParameter></configuration><input_files/><output_files><file><path>designer\Ux2FPGA\Ux2FPGA.ipd</path><type>FPRO</type><fileset>PROG_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></output_files><report_files><file><path>designer\Ux2FPGA\Ux2FPGA_fp\Ux2FPGA_generateBitstream.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="11" vendor="Actel" version="1.0.106"><configuration><spirit:hwParameter spirit:name="prog_action">PROGRAM</spirit:hwParameter></configuration><input_files/><output_files/><report_files><file><path>designer\Ux2FPGA\Ux2FPGA_fp\Ux2FPGA_PROGRAM.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTSDF" library="Tool" name="g4ba" state="0" vendor="Actel" version="1.0.13"><configuration><spirit:hwParameter spirit:name="DELAY_TYPE">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTG4IBIS" library="Tool" name="ExportG4IBIS" state="0" vendor="Actel" version="1.0.102"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTBSDL" library="Tool" name="ExportBSDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="EXPORTPIN" library="Tool" name="pinrpt" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="SSNANALYZER" library="Tool" name="SSNAnalyzer" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="IOADVISOR" library="Tool" name="IOAdvisior" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYPOWER" library="Tool" name="SmartPower" state="0" vendor="Actel" version="1.0.101"><configuration><spirit:hwParameter spirit:name="SP_VPP_POWER_25_33">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYTIMING_ST" library="Tool" name="st_analysis_st" state="0" vendor="Actel" version="1.0.0"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="false" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" force_pass="false" internal_name="VERIFYTIMING" library="Tool" name="st_analysis" state="0" vendor="Actel" version="1.0.18"><configuration><spirit:hwParameter spirit:name="CONSTRAINTS_COVERAGE">true</spirit:hwParameter><spirit:hwParameter spirit:name="FORMAT">XML</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_EXPANDED_PATHS_TIMING">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_EXPANDED_PATHS_VIOLATION">0</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PARALLEL_PATHS_TIMING">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PARALLEL_PATHS_VIOLATION">1</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_INTERACTIVE_REPORT">1000</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_TIMING">5</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_PATHS_VIOLATION">20</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MAX_TIMING_VIOLATIONS_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_FAST_HV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_MULTI_CORNER">true</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_SLOW_LV_HT">false</spirit:hwParameter><spirit:hwParameter spirit:name="MIN_TIMING_VIOLATIONS_SLOW_LV_LT">false</spirit:hwParameter><spirit:hwParameter spirit:name="SLACK_THRESHOLD_VIOLATION">0.0</spirit:hwParameter><spirit:hwParameter spirit:name="SMART_INTERACTIVE">true</spirit:hwParameter></configuration><input_files><file><path>constraint\Ux2FPGA_derived_constraints.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1708966019</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis><used_for_timing>false</used_for_timing><global_include_file>false</global_include_file></file></input_files><output_files/><report_files/></tool></toolSetting>