var searchData=
[
  ['accessing_20them_0',['We must enable its clock before accessing them.',['../group___g_p_i_o___driver___a_p_is.html#autotoc_md68',1,'']]],
  ['acknowledgments_1',['Acknowledgments',['../index.html#autotoc_md64',1,'']]],
  ['adc123_5fbaseaddr_2',['ADC123_BASEADDR',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gac705d6cbb803774fdc4f6fa74e12068d',1,'ADC123_BASEADDR:&#160;stm32f407xx.h'],['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html#gac705d6cbb803774fdc4f6fa74e12068d',1,'ADC123_BASEADDR:&#160;stm32f407xx.h']]],
  ['address_20macros_3',['GPIO Port Base Address Macros',['../group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['address_20of_20ahb1_20peripherals_4',['Base address of AHB1 peripherals',['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['address_20of_20ahb2_20peripherals_5',['Base address of AHB2 peripherals',['../group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['address_20of_20apb1_20peripherals_6',['Base address of APB1 peripherals',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['address_20of_20apb2_20peripherals_7',['Base address of APB2 peripherals',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['afrh_8',['AFRH',['../struct_g_p_i_ox___reg_def__t.html#a7bb86e1aa7bfba5dea71646b1c2fd754',1,'GPIOx_RegDef_t']]],
  ['afrl_9',['AFRL',['../struct_g_p_i_ox___reg_def__t.html#a126fbbca62fb9da89d8784bbdca0d6d1',1,'GPIOx_RegDef_t']]],
  ['ahb1_20peripheral_20reset_20macros_10',['AHB1 Peripheral Reset Macros',['../group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s.html',1,'']]],
  ['ahb1_20peripherals_11',['Base address of AHB1 peripherals',['../group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['ahb1_5fpclk_5fen_5fdi_5fmacros_12',['AHB1_PCLK_EN_DI_MACROS',['../group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html',1,'']]],
  ['ahb1_5fperipheral_5fbaseaddr_13',['AHB1_PERIPHERAL_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga2f924c4f6bf2a7050d3c6ccf69e33d32',1,'AHB1_PERIPHERAL_BASEADDR:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga2f924c4f6bf2a7050d3c6ccf69e33d32',1,'AHB1_PERIPHERAL_BASEADDR:&#160;stm32f407xx.h']]],
  ['ahb1enr_14',['AHB1ENR',['../struct_r_c_c___reg_def__t.html#aea53adc2e7c545775fa04ad34f5f9ff9',1,'RCC_RegDef_t']]],
  ['ahb1enr_20bit_20positions_15',['RCC AHB1ENR Bit Positions',['../group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s.html',1,'']]],
  ['ahb1lpenr_16',['AHB1LPENR',['../struct_r_c_c___reg_def__t.html#a0f1e1666ec1c7f05d30ba69d4cdb2357',1,'RCC_RegDef_t']]],
  ['ahb1rstr_17',['AHB1RSTR',['../struct_r_c_c___reg_def__t.html#a42bb18f1c2aadd637775946da38fea41',1,'RCC_RegDef_t']]],
  ['ahb2_20peripheral_20reset_20macros_18',['AHB2 Peripheral Reset Macros',['../group___a_h_b2___r_e_s_e_t___m_a_c_r_o_s.html',1,'']]],
  ['ahb2_20peripherals_19',['Base address of AHB2 peripherals',['../group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['ahb2_5fpclk_5fen_5fdi_5fmacros_20',['AHB2_PCLK_EN_DI_MACROS',['../group___a_h_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html',1,'']]],
  ['ahb2_5fperipheral_5fbaseaddr_21',['AHB2_PERIPHERAL_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gab06ffaf663448c6b9c94ae775e8d421e',1,'AHB2_PERIPHERAL_BASEADDR:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gab06ffaf663448c6b9c94ae775e8d421e',1,'AHB2_PERIPHERAL_BASEADDR:&#160;stm32f407xx.h']]],
  ['ahb2enr_22',['AHB2ENR',['../struct_r_c_c___reg_def__t.html#abaf4c083bc159c5148cc9db38ac7388a',1,'RCC_RegDef_t']]],
  ['ahb2lpenr_23',['AHB2LPENR',['../struct_r_c_c___reg_def__t.html#a8c6a99540a64f563956bef7dfc501a51',1,'RCC_RegDef_t']]],
  ['ahb2rstr_24',['AHB2RSTR',['../struct_r_c_c___reg_def__t.html#a4d9417933c32a335cd3a37bdfb808ebf',1,'RCC_RegDef_t']]],
  ['ahb3_20peripheral_20reset_20macros_25',['AHB3 Peripheral Reset Macros',['../group___a_h_b3___r_e_s_e_t___m_a_c_r_o_s.html',1,'']]],
  ['ahb3_5fpclk_5fen_5fdi_5fmacros_26',['AHB3_PCLK_EN_DI_MACROS',['../group___a_h_b3___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html',1,'']]],
  ['ahb3enr_27',['AHB3ENR',['../struct_r_c_c___reg_def__t.html#a169af9918bc0814f05c418f3415dc076',1,'RCC_RegDef_t']]],
  ['ahb3lpenr_28',['AHB3LPENR',['../struct_r_c_c___reg_def__t.html#a969f867be521a744da3424fca2bbc135',1,'RCC_RegDef_t']]],
  ['ahb3rstr_29',['AHB3RSTR',['../struct_r_c_c___reg_def__t.html#a1615f7058bdbf041034f173b95f48932',1,'RCC_RegDef_t']]],
  ['alternate_20function_20options_30',['GPIO Alternate Function Options',['../group___g_p_i_o___a_l_t_e_r_n_a_t_e___f_u_n_c_t_i_o_n_s.html',1,'']]],
  ['and_20flashing_31',['Building and Flashing',['../index.html#autotoc_md37',1,'']]],
  ['apb1_20peripheral_20reset_20macros_32',['APB1 Peripheral Reset Macros',['../group___a_p_b1___r_e_s_e_t___m_a_c_r_o_s.html',1,'']]],
  ['apb1_20peripherals_33',['Base address of APB1 peripherals',['../group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['apb1_5fpclk_5fen_5fdi_5fmacros_34',['APB1_PCLK_EN_DI_MACROS',['../group___a_p_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html',1,'']]],
  ['apb1_5fperipheral_5fbaseaddr_35',['APB1_PERIPHERAL_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gaa201b5bba152d22def028992b797fc79',1,'APB1_PERIPHERAL_BASEADDR:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#gaa201b5bba152d22def028992b797fc79',1,'APB1_PERIPHERAL_BASEADDR:&#160;stm32f407xx.h']]],
  ['apb1enr_36',['APB1ENR',['../struct_r_c_c___reg_def__t.html#a389643cd117089ebb8dd10ec060488d8',1,'RCC_RegDef_t']]],
  ['apb1lpenr_37',['APB1LPENR',['../struct_r_c_c___reg_def__t.html#af3e9349611ac0807a4b8ad3b9092490a',1,'RCC_RegDef_t']]],
  ['apb1rstr_38',['APB1RSTR',['../struct_r_c_c___reg_def__t.html#acfa79aca8487958412be8f32e4632b47',1,'RCC_RegDef_t']]],
  ['apb2_20peripheral_20reset_20macros_39',['APB2 Peripheral Reset Macros',['../group___a_p_b2___r_e_s_e_t___m_a_c_r_o_s.html',1,'']]],
  ['apb2_20peripherals_40',['Base address of APB2 peripherals',['../group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s.html',1,'']]],
  ['apb2_5fpclk_5fen_5fdi_5fmacros_41',['APB2_PCLK_EN_DI_MACROS',['../group___a_p_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s.html',1,'']]],
  ['apb2_5fperipheral_5fbaseaddr_42',['APB2_PERIPHERAL_BASEADDR',['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga7d41d0b2b81444f4c843570bc187b973',1,'APB2_PERIPHERAL_BASEADDR:&#160;stm32f407xx.h'],['../group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n.html#ga7d41d0b2b81444f4c843570bc187b973',1,'APB2_PERIPHERAL_BASEADDR:&#160;stm32f407xx.h']]],
  ['apb2enr_43',['APB2ENR',['../struct_r_c_c___reg_def__t.html#aa5211a53246098ec97c0e360759c5ad8',1,'RCC_RegDef_t']]],
  ['apb2lpenr_44',['APB2LPENR',['../struct_r_c_c___reg_def__t.html#ab7a6c876d40b24bc87fa77108508271d',1,'RCC_RegDef_t']]],
  ['apb2rstr_45',['APB2RSTR',['../struct_r_c_c___reg_def__t.html#a6c1588013b885c32b78b912e8249a26c',1,'RCC_RegDef_t']]],
  ['api_46',['GPIO Driver API',['../index.html#autotoc_md42',1,'']]],
  ['api_20documentation_47',['API Documentation',['../index.html#autotoc_md41',1,'']]],
  ['api_20prototypes_48',['SPI API Prototypes',['../group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s.html',1,'']]],
  ['api_20summary_49',['GPIO Driver API Summary',['../_s_t_m32_f4xx___d_r_i_v_e_r_s_2_src_2stm32f407xx__gpio_8c.html#GPIO_API_Summary',1,'']]],
  ['approach_50',['Development Approach',['../index.html#autotoc_md11',1,'']]],
  ['architecture_51',['Architecture',['../index.html#autotoc_md27',1,'Bus Architecture'],['../index.html#autotoc_md26',1,'Memory Architecture']]],
  ['arm_20gcc_52',['Using Command Line (ARM-GCC)',['../index.html#autotoc_md39',1,'']]],
  ['author_53',['Author',['../index.html#autotoc_md60',1,'']]]
];
