[N
38
34
8 iInstExt
24
8 onescomp
18
10 ADDR_WIDTH
6
10 mux_32t1_n
26
8 alu_full
14
8 mux2t1_n
9
5 reg_n
4
1 N
27
5 mixed
2
18 ripple_carry_adder
10
15 pipeline_mem_wb
13
8 mux4t1_n
12
7 i_flush
16
3 rtl
5
12 reg_n_bypass
7
8 dataflow
28
12 shiftleft2_n
33
9 structure
32
14 mips_processor
21
8 mux8t1_n
38
12 OUTPUT_TRACE
36
2 tb
17
10 DATA_WIDTH
11
7 i_stall
30
5 out_N
25
7 add_sub
3
10 structural
15
3 mem
31
6 pc_reg
37
9 gCLK_HPER
29
4 in_N
35
9 iInstAddr
8
7 reg29_n
19
4 i_D3
23
4 i_D6
22
4 i_D7
20
4 i_D2
1
64 /home/dhiman/CPRE381/381_project/containers/sim_container_0/work
]
[G
1
21
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
32
33
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
16
1
17
1
0
32
0
0 0
0
0
]
[G
1
24
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
3
1
4
1
0
16
0
0 0
0
0
]
[G
1
14
3
2
4
1
0
5
0
0 0
0
0
]
[G
1
14
3
3
4
1
0
32
0
0 0
0
0
]
[G
1
9
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
3
2
4
1
0
2
0
0 0
0
0
]
[G
1
9
3
3
4
1
0
4
0
0 0
0
0
]
[G
1
9
3
4
4
1
0
5
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
28
7
1
30
1
0
32
0
0 0
0
0
]
[G
1
28
7
2
30
1
0
28
0
0 0
0
0
]
[G
1
26
27
1
4
1
0
32
0
0 0
0
0
]
[G
1
28
7
1
29
1
0
32
0
0 0
0
0
]
[G
1
28
7
2
29
1
0
26
0
0 0
0
0
]
[G
1
36
27
1
38
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
15
16
1
18
1
0
10
0
0 0
0
0
]
[G
1
6
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
31
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
7
1
4
1
0
8
0
0 0
0
0
]
[G
1
13
7
2
4
1
0
32
0
0 0
0
0
]
[G
1
13
7
3
4
1
0
32
0
0 0
0
0
]
[G
1
8
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
36
27
1
37
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
36
27
1
4
1
0
32
0
0 0
0
0
]
[P
1
10
3
11
12
1
0
0
]
[P
1
13
7
19
20
3
0
0
]
[P
1
21
7
22
23
1
0
0
]
[P
1
32
33
34
35
1
0
0
]
