{
    "name": "stm32f4",
    "peripherals": [
        {
            "name": "stm32f411:exti",
            "desc": "External interrupt/event controller (PWR)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "imr",
                    "desc": "Interrupt mask register (EXTI_IMR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0067FFFF",
                    "writable_bits": "0x0067FFFF"
                },
                {
                    "name": "emr",
                    "desc": "Event mask register (EXTI_EMR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0067FFFF",
                    "writable_bits": "0x0067FFFF"
                },
                {
                    "name": "rtsr",
                    "desc": "Rising trigger selection register (EXTI_RTSR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0067FFFF",
                    "writable_bits": "0x0067FFFF"
                },
                {
                    "name": "ftsr",
                    "desc": "Falling trigger selection register (EXTI_FTSR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0067FFFF",
                    "writable_bits": "0x0067FFFF"
                },
                {
                    "name": "swier",
                    "desc": "Software interrupt event register (EXTI_SWIER)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0067FFFF",
                    "writable_bits": "0x0067FFFF"
                },
                {
                    "name": "pr",
                    "desc": "Pending register (EXTI_PR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0067FFFF",
                    "writable_bits": "0x0067FFFF"
                }
            ]
        },
        {
            "name": "stm32f4xx:exti",
            "desc": "External interrupt/event controller (PWR)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "imr",
                    "desc": "Interrupt mask register (EXTI_IMR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007FFFFF",
                    "writable_bits": "0x007FFFFF"
                },
                {
                    "name": "emr",
                    "desc": "Event mask register (EXTI_EMR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007FFFFF",
                    "writable_bits": "0x007FFFFF"
                },
                {
                    "name": "rtsr",
                    "desc": "Rising trigger selection register (EXTI_RTSR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007FFFFF",
                    "writable_bits": "0x007FFFFF"
                },
                {
                    "name": "ftsr",
                    "desc": "Falling trigger selection register (EXTI_FTSR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007FFFFF",
                    "writable_bits": "0x007FFFFF"
                },
                {
                    "name": "swier",
                    "desc": "Software interrupt event register (EXTI_SWIER)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007FFFFF",
                    "writable_bits": "0x007FFFFF"
                },
                {
                    "name": "pr",
                    "desc": "Pending register (EXTI_PR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x007FFFFF",
                    "writable_bits": "0x007FFFFF"
                }
            ]
        },
        {
            "name": "stm32f4_01_57:flash",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "acr",
                    "desc": "Flash access control register (FLASH_ACR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000030",
                    "bitfields": [
                        {
                            "name": "latency",
                            "first_bit": 0,
                            "width_bits": 3
                        },
                        {
                            "name": "prften",
                            "desc": "Prefetch enable",
                            "first_bit": 8
                        },
                        {
                            "name": "icen",
                            "desc": "Prefetch enable",
                            "first_bit": 9
                        },
                        {
                            "name": "dcen",
                            "desc": "Data cache enable",
                            "first_bit": 10
                        },
                        {
                            "name": "icrst",
                            "desc": "Instruction cache reset",
                            "first_bit": 11,
                            "rw_mode": "r"
                        },
                        {
                            "name": "dcrst",
                            "desc": "Data cache reset",
                            "first_bit": 12
                        }
                    ]
                },
                {
                    "name": "keyr",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optkeyr",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "sr",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "cr",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optcr",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000"
                }
            ]
        },
        {
            "name": "stm32f4_23_x:flash",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "acr",
                    "desc": "Flash access control register (FLASH_ACR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000030",
                    "bitfields": [
                        {
                            "name": "latency",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "prften",
                            "desc": "Prefetch enable",
                            "first_bit": 8
                        },
                        {
                            "name": "icen",
                            "desc": "Prefetch enable",
                            "first_bit": 9
                        },
                        {
                            "name": "dcen",
                            "desc": "Data cache enable",
                            "first_bit": 10
                        },
                        {
                            "name": "icrst",
                            "desc": "Instruction cache reset",
                            "first_bit": 11,
                            "rw_mode": "r"
                        },
                        {
                            "name": "dcrst",
                            "desc": "Data cache reset",
                            "first_bit": 12
                        }
                    ]
                },
                {
                    "name": "keyr",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optkeyr",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "sr",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "cr",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optcr",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optcr1",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000"
                }
            ]
        },
        {
            "name": "stm32f411:flash",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "acr",
                    "desc": "Flash access control register (FLASH_ACR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000030",
                    "bitfields": [
                        {
                            "name": "latency",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "prften",
                            "desc": "Prefetch enable",
                            "first_bit": 8
                        },
                        {
                            "name": "icen",
                            "desc": "Prefetch enable",
                            "first_bit": 9
                        },
                        {
                            "name": "dcen",
                            "desc": "Data cache enable",
                            "first_bit": 10
                        },
                        {
                            "name": "icrst",
                            "desc": "Instruction cache reset",
                            "first_bit": 11,
                            "rw_mode": "r"
                        },
                        {
                            "name": "dcrst",
                            "desc": "Data cache reset",
                            "first_bit": 12
                        }
                    ]
                },
                {
                    "name": "keyr",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optkeyr",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "sr",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "cr",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optcr",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000"
                }
            ]
        },
        {
            "name": "stm32f411:flash",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "acr",
                    "desc": "Flash access control register (FLASH_ACR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000030",
                    "bitfields": [
                        {
                            "name": "latency",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "prften",
                            "desc": "Prefetch enable",
                            "first_bit": 8
                        },
                        {
                            "name": "icen",
                            "desc": "Prefetch enable",
                            "first_bit": 9
                        },
                        {
                            "name": "dcen",
                            "desc": "Data cache enable",
                            "first_bit": 10
                        },
                        {
                            "name": "icrst",
                            "desc": "Instruction cache reset",
                            "first_bit": 11,
                            "rw_mode": "r"
                        },
                        {
                            "name": "dcrst",
                            "desc": "Data cache reset",
                            "first_bit": 12
                        }
                    ]
                },
                {
                    "name": "keyr",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optkeyr",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "sr",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "cr",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "optcr",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000"
                }
            ]
        },
        {
            "name": "stm32f4xx:gpio",
            "desc": "General-purpose I/Os (GPIO)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "moder",
                    "desc": "GPIO port mode register (GPIOx_MODER)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "otyper",
                    "desc": "GPIO port output type register (GPIOx_OTYPER)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0000FFFF",
                    "writable_bits": "0x0000FFFF"
                },
                {
                    "name": "ospeeder",
                    "desc": "GPIO port output speed register (GPIOx_OSPEEDR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "pupdr",
                    "desc": "GPIO port pull-up/pull-down register (GPIOx_PUPDR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "idr",
                    "desc": "GPIO Port input data register (GPIOx_IDR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "reset_mask": "0xFFFF0000",
                    "readable_bits": "0x0000FFFF",
                    "rw_mode": "r"
                },
                {
                    "name": "odr",
                    "desc": "GPIO Port output data register (GPIOx_ODR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0000FFFF",
                    "writable_bits": "0x0000FFFF"
                },
                {
                    "name": "bsrr",
                    "desc": "GPIO Port bit set/reset register (GPIOx_BSRR) ",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000",
                    "rw_mode": "w"
                },
                {
                    "name": "lckr",
                    "desc": "GPIO Port configuration lock register (GPIOx_LCKR)",
                    "offset_bytes": "0x01C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0001FFFF",
                    "writable_bits": "0x0001FFFF"
                },
                {
                    "name": "afrl",
                    "desc": "GPIO alternate function low register (GPIOx_AFRL)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000"
                },
                {
                    "name": "afrh",
                    "desc": "GPIO alternate function low register (GPIOx_AFRH)",
                    "offset_bytes": "0x024",
                    "reset_value": "0x00000000"
                }
            ]
        },
        {
            "name": "stm32f4_01_57:pwr",
            "desc": "Power controller (PWR)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "PWR power control register (PWR_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00004000",
                    "bitfields": [
                        {
                            "name": "lpds",
                            "desc": "Low-power deep sleep",
                            "first_bit": 0
                        },
                        {
                            "name": "pdds",
                            "desc": "Power-down deepsleep",
                            "first_bit": 1
                        },
                        {
                            "name": "cwuf",
                            "desc": "Clear wakeup flag",
                            "first_bit": 2,
                            "rw_mode": "w"
                        },
                        {
                            "name": "csbf",
                            "desc": "Clear standby flag",
                            "first_bit": 3,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pvde",
                            "desc": "Power voltage detector enable",
                            "first_bit": 4
                        },
                        {
                            "name": "pls",
                            "desc": "PVD level selection",
                            "first_bit": 5,
                            "width_bits": 3
                        },
                        {
                            "name": "dbp",
                            "desc": "Disable backup domain write protection",
                            "first_bit": 8
                        },
                        {
                            "name": "fpds",
                            "desc": "Flash power-down in Stop mode",
                            "first_bit": 9
                        },
                        {
                            "name": "vos",
                            "desc": "Regulator voltages caling output selection",
                            "first_bit": 14
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "PWR power control/status register (PWR_CSR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "wuf",
                            "desc": "Wakeup flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "sbf",
                            "desc": "Standby flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pvdo",
                            "desc": "PVD output",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "brr",
                            "desc": "CBackup regulator ready",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "ewup",
                            "desc": "Enable WKUP pin",
                            "first_bit": 8
                        },
                        {
                            "name": "bre",
                            "desc": "Backup regulator enable",
                            "first_bit": 9
                        },
                        {
                            "name": "vosrdy",
                            "desc": "Regulator voltage scaling output selection ready bit",
                            "first_bit": 14,
                            "rw_mode": "r"
                        }
                    ]
                }
            ]
        },
        {
            "name": "stm32f4_23_x:pwr",
            "desc": "Power controller (PWR)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "PWR power control register (PWR_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00004000",
                    "bitfields": [
                        {
                            "name": "lpds",
                            "desc": "Low-power deep sleep",
                            "first_bit": 0
                        },
                        {
                            "name": "pdds",
                            "desc": "Power-down deepsleep",
                            "first_bit": 1
                        },
                        {
                            "name": "cwuf",
                            "desc": "Clear wakeup flag",
                            "first_bit": 2,
                            "rw_mode": "w"
                        },
                        {
                            "name": "csbf",
                            "desc": "Clear standby flag",
                            "first_bit": 3,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pvde",
                            "desc": "Power voltage detector enable",
                            "first_bit": 4
                        },
                        {
                            "name": "pls",
                            "desc": "PVD level selection",
                            "first_bit": 5,
                            "width_bits": 3
                        },
                        {
                            "name": "dbp",
                            "desc": "Disable backup domain write protection",
                            "first_bit": 8
                        },
                        {
                            "name": "fpds",
                            "desc": "Flash power-down in Stop mode",
                            "first_bit": 9
                        },
                        {
                            "name": "lpuds",
                            "desc": "Low-power regulator",
                            "first_bit": 10
                        },
                        {
                            "name": "mruds",
                            "desc": "Main regulator in deeppsleep",
                            "first_bit": 11
                        },
                        {
                            "name": "adcdc1",
                            "desc": " ",
                            "first_bit": 13
                        },
                        {
                            "name": "vos",
                            "desc": "Regulator voltages caling output selection",
                            "first_bit": 14,
                            "width_bits": 2
                        },
                        {
                            "name": "oden",
                            "desc": " ",
                            "first_bit": 16
                        },
                        {
                            "name": "odswen",
                            "desc": " ",
                            "first_bit": 17
                        },
                        {
                            "name": "uden",
                            "desc": " ",
                            "first_bit": 18,
                            "width_bits": 2
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "PWR power control/status register (PWR_CSR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "wuf",
                            "desc": "Wakeup flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "sbf",
                            "desc": "Standby flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pvdo",
                            "desc": "PVD output",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "brr",
                            "desc": "CBackup regulator ready",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "ewup",
                            "desc": "Enable WKUP pin",
                            "first_bit": 8
                        },
                        {
                            "name": "bre",
                            "desc": "Backup regulator enable",
                            "first_bit": 9
                        },
                        {
                            "name": "vosrdy",
                            "desc": "Regulator voltage scaling output selection ready bit",
                            "first_bit": 14,
                            "rw_mode": "r"
                        },
                        {
                            "name": "odrdy",
                            "desc": "Over-drive ready",
                            "first_bit": 16,
                            "rw_mode": "r"
                        },
                        {
                            "name": "odswrdy",
                            "desc": "Over-drive mode switching ready",
                            "first_bit": 17,
                            "rw_mode": "r"
                        },
                        {
                            "name": "udrdy",
                            "desc": "Unedr-drive ready",
                            "first_bit": 18,
                            "width_bits": 2
                        }
                    ]
                }
            ]
        },
        {
            "name": "stm32f411:pwr",
            "desc": "Power controller (PWR)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "PWR power control register (PWR_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00008000",
                    "bitfields": [
                        {
                            "name": "lpds",
                            "desc": "Low-power deep sleep",
                            "first_bit": 0
                        },
                        {
                            "name": "pdds",
                            "desc": "Power-down deepsleep",
                            "first_bit": 1
                        },
                        {
                            "name": "cwuf",
                            "desc": "Clear wakeup flag",
                            "first_bit": 2,
                            "rw_mode": "w"
                        },
                        {
                            "name": "csbf",
                            "desc": "Clear standby flag",
                            "first_bit": 3,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pvde",
                            "desc": "Power voltage detector enable",
                            "first_bit": 4
                        },
                        {
                            "name": "pls",
                            "desc": "PVD level selection",
                            "first_bit": 5,
                            "width_bits": 3
                        },
                        {
                            "name": "dbp",
                            "desc": "Disable backup domain write protection",
                            "first_bit": 8
                        },
                        {
                            "name": "fpds",
                            "desc": "Flash power-down in Stop mode",
                            "first_bit": 9
                        },
                        {
                            "name": "vos",
                            "desc": "Regulator voltages caling output selection",
                            "first_bit": 14
                        },
                        {
                            "name": "fmssr",
                            "desc": "Flash Memory Sleep System Run",
                            "first_bit": 20
                        },
                        {
                            "name": "fissr",
                            "desc": "Flash Interface Stop while System Run",
                            "first_bit": 21
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "PWR power control/status register (PWR_CSR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "wuf",
                            "desc": "Wakeup flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "sbf",
                            "desc": "Standby flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pvdo",
                            "desc": "PVD output",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "brr",
                            "desc": "CBackup regulator ready",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "ewup",
                            "desc": "Enable WKUP pin",
                            "first_bit": 8
                        },
                        {
                            "name": "bre",
                            "desc": "Backup regulator enable",
                            "first_bit": 9
                        },
                        {
                            "name": "vosrdy",
                            "desc": "Regulator voltage scaling output selection ready bit",
                            "first_bit": 14,
                            "rw_mode": "r"
                        }
                    ]
                }
            ]
        },
        {
            "name": "stm32f4_01_57:rcc",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "Clock control register (RCC_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000083",
                    "reset_mask": "0xFFFF00FF",
                    "bitfields": [
                        {
                            "name": "hsion",
                            "desc": "Internal high-speed clock enable",
                            "first_bit": 0
                        },
                        {
                            "name": "hsirdy",
                            "desc": "Internal high-speed clock ready flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsitrim",
                            "desc": "Internal high-speed clock trimming",
                            "first_bit": 3,
                            "width_bits": 5
                        },
                        {
                            "name": "hsical",
                            "desc": "Internal high-speed clock calibration",
                            "first_bit": 8,
                            "width_bits": 8,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hseon",
                            "desc": "External clock enable",
                            "first_bit": 16
                        },
                        {
                            "name": "hserdy",
                            "desc": "External high-speed clock ready flag",
                            "first_bit": 17,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsebyp",
                            "desc": "External high-speed clock bypass",
                            "first_bit": 18
                        },
                        {
                            "name": "csson",
                            "desc": "Clock security system enable",
                            "first_bit": 19
                        },
                        {
                            "name": "pllon",
                            "desc": "PLL enable",
                            "first_bit": 24
                        },
                        {
                            "name": "pllrdy",
                            "desc": "PLL clock ready flag",
                            "first_bit": 25,
                            "rw_mode": "r"
                        },
                        {
                            "name": "plli2son",
                            "desc": "PLL I2S enable",
                            "first_bit": 26
                        },
                        {
                            "name": "plli2srdy",
                            "desc": "PLL I2S clock ready flag",
                            "first_bit": 27,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "pllcfgr",
                    "desc": "RCC PLL configuration register (RCC_PLLCFGR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x24003010",
                    "readable_bits": "0x0F437FFF",
                    "writable_bits": "0x0F437FFF",
                    "bitfields": [
                        {
                            "name": "pllm",
                            "desc": "PLL division factor",
                            "first_bit": 0,
                            "width_bits": 6
                        },
                        {
                            "name": "plln",
                            "desc": "PLL multiplication factor",
                            "first_bit": 6,
                            "width_bits": 9
                        },
                        {
                            "name": "pllp",
                            "desc": "Main PLL (PLL) division factor",
                            "first_bit": 16,
                            "width_bits": 2
                        },
                        {
                            "name": "pllsrc",
                            "desc": "Main PLL (PLL) clock source",
                            "first_bit": 22
                        },
                        {
                            "name": "pllq",
                            "desc": "Main PLL (PLL) division factor",
                            "first_bit": 24,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "cfgr",
                    "desc": "RCC clock configuration register (RCC_CFGR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "sw",
                            "desc": "System clock switch",
                            "first_bit": 0,
                            "width_bits": 2
                        },
                        {
                            "name": "sws",
                            "desc": "System clock switch status",
                            "first_bit": 2,
                            "width_bits": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hpre",
                            "desc": "AHB prescaler",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "ppre1",
                            "desc": "APB Low speed prescaler (APB1)",
                            "first_bit": 10,
                            "width_bits": 3
                        },
                        {
                            "name": "ppre2",
                            "desc": "APB high speed prescaler (APB2)",
                            "first_bit": 13,
                            "width_bits": 3
                        },
                        {
                            "name": "rtcpre",
                            "desc": "HSE division factor for RTC clock",
                            "first_bit": 16,
                            "width_bits": 5
                        },
                        {
                            "name": "mco1",
                            "desc": "Microcontroller clock output 1",
                            "first_bit": 21,
                            "width_bits": 2
                        },
                        {
                            "name": "i2ssrc",
                            "desc": "I2S clock selection",
                            "first_bit": 23
                        },
                        {
                            "name": "mco1pre",
                            "desc": "MCO1 prescaller",
                            "first_bit": 24,
                            "width_bits": 3
                        },
                        {
                            "name": "mco2pre",
                            "desc": "MCO2 prescaller",
                            "first_bit": 27,
                            "width_bits": 3
                        },
                        {
                            "name": "mco2",
                            "desc": "Microcontroller clock output 2",
                            "first_bit": 30,
                            "width_bits": 2
                        }
                    ]
                },
                {
                    "name": "cir",
                    "desc": "Clock interrupt register (RCC_CIR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lsirdyf",
                            "desc": "LSI ready interrupt flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lserdyf",
                            "desc": "LSE ready interrupt flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsirdyf",
                            "desc": "HSI ready interrupt flag",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hserdyf",
                            "desc": "HSE ready interrupt flag",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pllrdyf",
                            "desc": "PLL ready interrupt flag",
                            "first_bit": 4,
                            "rw_mode": "r"
                        },
                        {
                            "name": "plli2srdyf",
                            "desc": "PLL I2S ready interrupt flag",
                            "first_bit": 5,
                            "rw_mode": "r"
                        },
                        {
                            "name": "cssf",
                            "desc": "Clock security system interrupt flag",
                            "first_bit": 7,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsirdyie",
                            "desc": "LSI ready interrupt enable",
                            "first_bit": 8
                        },
                        {
                            "name": "lserdyie",
                            "desc": "LSE ready interrupt enable",
                            "first_bit": 9
                        },
                        {
                            "name": "hsirdyie",
                            "desc": "HSI ready interrupt enable",
                            "first_bit": 10
                        },
                        {
                            "name": "hserdyie",
                            "desc": "HSE ready interrupt enable",
                            "first_bit": 11
                        },
                        {
                            "name": "pllrdyie",
                            "desc": "PLL ready interrupt enable",
                            "first_bit": 12
                        },
                        {
                            "name": "plli2srdyie",
                            "desc": "PLL I2S ready interrupt enable",
                            "first_bit": 13
                        },
                        {
                            "name": "lsirdyc",
                            "desc": "LSI ready interrupt clear",
                            "first_bit": 16,
                            "rw_mode": "w"
                        },
                        {
                            "name": "lserdyc",
                            "desc": "LSE ready interrupt clear",
                            "first_bit": 17,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hsirdyc",
                            "desc": "HSI ready interrupt clear",
                            "first_bit": 18,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hserdyc",
                            "desc": "HSE ready interrupt clear",
                            "first_bit": 19,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pllrdyc",
                            "desc": "PLL ready interrupt clear",
                            "first_bit": 20,
                            "rw_mode": "w"
                        },
                        {
                            "name": "plli2srdyc",
                            "desc": "PLL I2S ready interrupt clear",
                            "first_bit": 21,
                            "rw_mode": "w"
                        },
                        {
                            "name": "cssc",
                            "desc": "Clock security system interrupt clear",
                            "first_bit": 23,
                            "rw_mode": "w"
                        }
                    ]
                },
                {
                    "name": "ahb1rstr",
                    "desc": "RCC AHB1 peripheral reset register (RCC_AHB1RSTR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x226011FF",
                    "writable_bits": "0x226011FF"
                },
                {
                    "name": "ahb2rstr",
                    "desc": "RCC AHB2 peripheral reset register (RCC_AHB2RSTR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000000F1",
                    "writable_bits": "0x000000F1"
                },
                {
                    "name": "ahb3rstr",
                    "desc": "RCC AHB3 peripheral reset register (RCC_AHB3RSTR)",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00000001",
                    "writable_bits": "0x00000001"
                },
                {
                    "name": "apb1rstr",
                    "desc": "RCC APB1 peripheral reset register (RCC_APB1RSTR)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x36FEC9FF",
                    "writable_bits": "0x36FEC9FF"
                },
                {
                    "name": "apb2rstr",
                    "desc": "RCC APB2 peripheral reset register (RCC_APB2RSTR)",
                    "offset_bytes": "0x024",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00075933",
                    "writable_bits": "0x00075933"
                },
                {
                    "name": "ahb1enr",
                    "desc": "RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)",
                    "offset_bytes": "0x030",
                    "reset_value": "0x00100000",
                    "readable_bits": "0x7E7C11FF",
                    "writable_bits": "0x7E7C11FF"
                },
                {
                    "name": "ahb2enr",
                    "desc": "RCC AHB2 peripheral clock enable register (RCC_AHB2ENR)",
                    "offset_bytes": "0x034",
                    "reset_value": "0x00100000",
                    "readable_bits": "0x000000F1",
                    "writable_bits": "0x000000F1"
                },
                {
                    "name": "ahb3enr",
                    "desc": "RCC AHB3 peripheral clock enable register (RCC_AHB3ENR)",
                    "offset_bytes": "0x038",
                    "reset_value": "0x00100000",
                    "readable_bits": "0x00000001",
                    "writable_bits": "0x00000001"
                },
                {
                    "name": "apb1enr",
                    "desc": "APB1 peripheral clock enable register (RCC_APB1ENR)",
                    "offset_bytes": "0x040",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x3CFEC9FF",
                    "writable_bits": "0x3CFEC9FF"
                },
                {
                    "name": "apb2enr",
                    "desc": "APB2 peripheral clock enable register (RCC_APB2ENR)",
                    "offset_bytes": "0x044",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00377F33",
                    "writable_bits": "0x00377F33"
                },
                {
                    "name": "ahb1lpenr",
                    "desc": "RCC AHB1 peripheral clock enable in low power mode register (RCC_AHB1LPENR)",
                    "offset_bytes": "0x050",
                    "reset_value": "0x7E6791FF",
                    "readable_bits": "0x7E6791FF",
                    "writable_bits": "0x7E6791FF"
                },
                {
                    "name": "ahb2lpenr",
                    "desc": "RCC AHB2 peripheral clock enable in low power mode register (RCC_AHB2LPENR)",
                    "offset_bytes": "0x054",
                    "reset_value": "0x000000F1",
                    "readable_bits": "0x000000F1",
                    "writable_bits": "0x000000F1"
                },
                {
                    "name": "ahb3lpenr",
                    "desc": "RCC AHB3 peripheral clock enable in low power mode register (RCC_AHB3LPENR)",
                    "offset_bytes": "0x058",
                    "reset_value": "0x00000001",
                    "readable_bits": "0x00000001",
                    "writable_bits": "0x00000001"
                },
                {
                    "name": "apb1lpenr",
                    "desc": "RCC APB1 peripheral clock enable in low power mode register (RCC_APB1LPENR)",
                    "offset_bytes": "0x060",
                    "reset_value": "0x36FEC9FF",
                    "readable_bits": "0x3EFEC9FF",
                    "writable_bits": "0x3EFEC9FF"
                },
                {
                    "name": "apb2lpenr",
                    "desc": "RCC APB2 peripheral clock enable in low power mode register (RCC_APB2LPENR)",
                    "offset_bytes": "0x064",
                    "reset_value": "0x00075F33",
                    "readable_bits": "0x00079F33",
                    "writable_bits": "0x00079F33"
                },
                {
                    "name": "bdcr",
                    "desc": "RCC Backup domain control register (RCC_BDCR)",
                    "offset_bytes": "0x070",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lseon",
                            "desc": "External low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lserdy",
                            "desc": "External low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsebyp",
                            "desc": "External low-speed oscillator bypass",
                            "first_bit": 2
                        },
                        {
                            "name": "rtcsel",
                            "desc": "RTC clock source selection",
                            "first_bit": 8,
                            "width_bits": 2
                        },
                        {
                            "name": "rtcen",
                            "desc": "RTC clock enable",
                            "first_bit": 15
                        },
                        {
                            "name": "bdrst",
                            "desc": "Backup domain software reset",
                            "first_bit": 16
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "Control/status register (RCC_CSR)",
                    "offset_bytes": "0x074",
                    "reset_value": "0x0E000000",
                    "bitfields": [
                        {
                            "name": "lsion",
                            "desc": "Internal low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lsirdy",
                            "desc": "Internal low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "rmvf",
                            "desc": "Remove reset flag",
                            "first_bit": 24
                        },
                        {
                            "name": "borrstf",
                            "desc": "BOR reset flag",
                            "first_bit": 25
                        },
                        {
                            "name": "pinrstf",
                            "desc": "PIN reset flag",
                            "first_bit": 26
                        },
                        {
                            "name": "porrstf",
                            "desc": "POR/PDR reset flag",
                            "first_bit": 27
                        },
                        {
                            "name": "stfrstf",
                            "desc": "Software reset flag",
                            "first_bit": 28
                        },
                        {
                            "name": "iwdgrstf",
                            "desc": "Independent watchdog reset flag",
                            "first_bit": 29
                        },
                        {
                            "name": "wwdgrstf",
                            "desc": "Window watchdog reset flag",
                            "first_bit": 30
                        },
                        {
                            "name": "lpwrrstf",
                            "desc": "Low-power reset flag",
                            "first_bit": 31
                        }
                    ]
                },
                {
                    "name": "sscgr",
                    "desc": "RCC spread spectrum clock generation register (RCC_SSCGR)",
                    "offset_bytes": "0x080",
                    "reset_value": "0x00000000",
                    "readable_bits": "0xCEFFFFFF",
                    "writable_bits": "0xCEFFFFFF"
                },
                {
                    "name": "plli2scfgr",
                    "desc": "RCC PLLI2S configuration register (RCC_PLLI2SCFGR)",
                    "offset_bytes": "0x084",
                    "reset_value": "0x20003000",
                    "readable_bits": "0x70007FC0",
                    "writable_bits": "0x70007FC0"
                }
            ]
        },
        {
            "name": "stm32f4_23_x:rcc",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "Clock control register (RCC_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000083",
                    "reset_mask": "0xFFFF00FF",
                    "bitfields": [
                        {
                            "name": "hsion",
                            "desc": "Internal high-speed clock enable",
                            "first_bit": 0
                        },
                        {
                            "name": "hsirdy",
                            "desc": "Internal high-speed clock ready flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsitrim",
                            "desc": "Internal high-speed clock trimming",
                            "first_bit": 3,
                            "width_bits": 5
                        },
                        {
                            "name": "hsical",
                            "desc": "Internal high-speed clock calibration",
                            "first_bit": 8,
                            "width_bits": 8,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hseon",
                            "desc": "External clock enable",
                            "first_bit": 16
                        },
                        {
                            "name": "hserdy",
                            "desc": "External high-speed clock ready flag",
                            "first_bit": 17,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsebyp",
                            "desc": "External high-speed clock bypass",
                            "first_bit": 18
                        },
                        {
                            "name": "csson",
                            "desc": "Clock security system enable",
                            "first_bit": 19
                        },
                        {
                            "name": "pllon",
                            "desc": "PLL enable",
                            "first_bit": 24
                        },
                        {
                            "name": "pllrdy",
                            "desc": "PLL clock ready flag",
                            "first_bit": 25,
                            "rw_mode": "r"
                        },
                        {
                            "name": "plli2son",
                            "desc": "PLL I2S enable",
                            "first_bit": 26
                        },
                        {
                            "name": "plli2srdy",
                            "desc": "PLL I2S clock ready flag",
                            "first_bit": 27,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pllsaion",
                            "desc": "PLL SAI enable",
                            "first_bit": 28
                        },
                        {
                            "name": "pllsairdy",
                            "desc": "PLL SAI clock ready flag",
                            "first_bit": 29,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "pllcfgr",
                    "desc": "RCC PLL configuration register (RCC_PLLCFGR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x24003010",
                    "readable_bits": "0x0F437FFF",
                    "writable_bits": "0x0F437FFF",
                    "bitfields": [
                        {
                            "name": "pllm",
                            "desc": "PLL division factor",
                            "first_bit": 0,
                            "width_bits": 6
                        },
                        {
                            "name": "plln",
                            "desc": "PLL multiplication factor",
                            "first_bit": 6,
                            "width_bits": 9
                        },
                        {
                            "name": "pllp",
                            "desc": "Main PLL (PLL) division factor",
                            "first_bit": 16,
                            "width_bits": 2
                        },
                        {
                            "name": "pllsrc",
                            "desc": "Main PLL (PLL) clock source",
                            "first_bit": 22
                        },
                        {
                            "name": "pllq",
                            "desc": "Main PLL (PLL) division factor",
                            "first_bit": 24,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "cfgr",
                    "desc": "RCC clock configuration register (RCC_CFGR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "sw",
                            "desc": "System clock switch",
                            "first_bit": 0,
                            "width_bits": 2
                        },
                        {
                            "name": "sws",
                            "desc": "System clock switch status",
                            "first_bit": 2,
                            "width_bits": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hpre",
                            "desc": "AHB prescaler",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "ppre1",
                            "desc": "APB Low speed prescaler (APB1)",
                            "first_bit": 10,
                            "width_bits": 3
                        },
                        {
                            "name": "ppre2",
                            "desc": "APB high speed prescaler (APB2)",
                            "first_bit": 13,
                            "width_bits": 3
                        },
                        {
                            "name": "rtcpre",
                            "desc": "HSE division factor for RTC clock",
                            "first_bit": 16,
                            "width_bits": 5
                        },
                        {
                            "name": "mco1",
                            "desc": "Microcontroller clock output 1",
                            "first_bit": 21,
                            "width_bits": 2
                        },
                        {
                            "name": "i2ssrc",
                            "desc": "I2S clock selection",
                            "first_bit": 23
                        },
                        {
                            "name": "mco1pre",
                            "desc": "MCO1 prescaller",
                            "first_bit": 24,
                            "width_bits": 3
                        },
                        {
                            "name": "mco2pre",
                            "desc": "MCO2 prescaller",
                            "first_bit": 27,
                            "width_bits": 3
                        },
                        {
                            "name": "mco2",
                            "desc": "Microcontroller clock output 2",
                            "first_bit": 30,
                            "width_bits": 2
                        }
                    ]
                },
                {
                    "name": "cir",
                    "desc": "Clock interrupt register (RCC_CIR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lsirdyf",
                            "desc": "LSI ready interrupt flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lserdyf",
                            "desc": "LSE ready interrupt flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsirdyf",
                            "desc": "HSI ready interrupt flag",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hserdyf",
                            "desc": "HSE ready interrupt flag",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pllrdyf",
                            "desc": "PLL ready interrupt flag",
                            "first_bit": 4,
                            "rw_mode": "r"
                        },
                        {
                            "name": "plli2srdyf",
                            "desc": "PLL I2S ready interrupt flag",
                            "first_bit": 5,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pllsairdyf",
                            "desc": "PLL SAI ready interrupt flag",
                            "first_bit": 6,
                            "rw_mode": "r"
                        },
                        {
                            "name": "cssf",
                            "desc": "Clock security system interrupt flag",
                            "first_bit": 7,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsirdyie",
                            "desc": "LSI ready interrupt enable",
                            "first_bit": 8
                        },
                        {
                            "name": "lserdyie",
                            "desc": "LSE ready interrupt enable",
                            "first_bit": 9
                        },
                        {
                            "name": "hsirdyie",
                            "desc": "HSI ready interrupt enable",
                            "first_bit": 10
                        },
                        {
                            "name": "hserdyie",
                            "desc": "HSE ready interrupt enable",
                            "first_bit": 11
                        },
                        {
                            "name": "pllrdyie",
                            "desc": "PLL ready interrupt enable",
                            "first_bit": 12
                        },
                        {
                            "name": "plli2srdyie",
                            "desc": "PLL I2S ready interrupt enable",
                            "first_bit": 13
                        },
                        {
                            "name": "pllsairdyie",
                            "desc": "PLL SAI ready interrupt enable",
                            "first_bit": 14
                        },
                        {
                            "name": "lsirdyc",
                            "desc": "LSI ready interrupt clear",
                            "first_bit": 16,
                            "rw_mode": "w"
                        },
                        {
                            "name": "lserdyc",
                            "desc": "LSE ready interrupt clear",
                            "first_bit": 17,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hsirdyc",
                            "desc": "HSI ready interrupt clear",
                            "first_bit": 18,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hserdyc",
                            "desc": "HSE ready interrupt clear",
                            "first_bit": 19,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pllrdyc",
                            "desc": "PLL ready interrupt clear",
                            "first_bit": 20,
                            "rw_mode": "w"
                        },
                        {
                            "name": "plli2srdyc",
                            "desc": "PLL I2S ready interrupt clear",
                            "first_bit": 21,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pllsairdyc",
                            "desc": "PLL SAI ready interrupt clear",
                            "first_bit": 22,
                            "rw_mode": "w"
                        },
                        {
                            "name": "cssc",
                            "desc": "Clock security system interrupt clear",
                            "first_bit": 23,
                            "rw_mode": "w"
                        }
                    ]
                },
                {
                    "name": "ahb1rstr",
                    "desc": "RCC AHB1 peripheral reset register (RCC_AHB1RSTR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x22E017FF",
                    "writable_bits": "0x22E017FF"
                },
                {
                    "name": "ahb2rstr",
                    "desc": "RCC AHB2 peripheral reset register (RCC_AHB2RSTR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x000000F1",
                    "writable_bits": "0x000000F1"
                },
                {
                    "name": "ahb3rstr",
                    "desc": "RCC AHB3 peripheral reset register (RCC_AHB3RSTR)",
                    "offset_bytes": "0x018",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00000001",
                    "writable_bits": "0x00000001"
                },
                {
                    "name": "apb1rstr",
                    "desc": "RCC APB1 peripheral reset register (RCC_APB1RSTR)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000",
                    "readable_bits": "0xF6FEC9FF",
                    "writable_bits": "0xF6FEC9FF"
                },
                {
                    "name": "apb2rstr",
                    "desc": "RCC APB2 peripheral reset register (RCC_APB2RSTR)",
                    "offset_bytes": "0x024",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x04777933",
                    "writable_bits": "0x04777933"
                },
                {
                    "name": "ahb1enr",
                    "desc": "RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)",
                    "offset_bytes": "0x030",
                    "reset_value": "0x00100000",
                    "readable_bits": "0x7EFC17FF",
                    "writable_bits": "0x7EFC17FF"
                },
                {
                    "name": "ahb2enr",
                    "desc": "RCC AHB2 peripheral clock enable register (RCC_AHB2ENR)",
                    "offset_bytes": "0x034",
                    "reset_value": "0x00100000",
                    "readable_bits": "0x000000F1",
                    "writable_bits": "0x000000F1"
                },
                {
                    "name": "ahb3enr",
                    "desc": "RCC AHB3 peripheral clock enable register (RCC_AHB3ENR)",
                    "offset_bytes": "0x038",
                    "reset_value": "0x00100000",
                    "readable_bits": "0x00000001",
                    "writable_bits": "0x00000001"
                },
                {
                    "name": "apb1enr",
                    "desc": "APB1 peripheral clock enable register (RCC_APB1ENR)",
                    "offset_bytes": "0x040",
                    "reset_value": "0x00000000",
                    "readable_bits": "0xF6FEC9FF",
                    "writable_bits": "0xF6FEC9FF"
                },
                {
                    "name": "apb2enr",
                    "desc": "APB2 peripheral clock enable register (RCC_APB2ENR)",
                    "offset_bytes": "0x044",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x04777F33",
                    "writable_bits": "0x04777F33"
                },
                {
                    "name": "ahb1lpenr",
                    "desc": "RCC AHB1 peripheral clock enable in low power mode register (RCC_AHB1LPENR)",
                    "offset_bytes": "0x050",
                    "reset_value": "0x7E6791FF",
                    "readable_bits": "0x7EEF9EFF",
                    "writable_bits": "0x7EEF9EFF"
                },
                {
                    "name": "ahb2lpenr",
                    "desc": "RCC AHB2 peripheral clock enable in low power mode register (RCC_AHB2LPENR)",
                    "offset_bytes": "0x054",
                    "reset_value": "0x000000F1",
                    "readable_bits": "0x000000F1",
                    "writable_bits": "0x000000F1"
                },
                {
                    "name": "ahb3lpenr",
                    "desc": "RCC AHB3 peripheral clock enable in low power mode register (RCC_AHB3LPENR)",
                    "offset_bytes": "0x058",
                    "reset_value": "0x00000001",
                    "readable_bits": "0x00000001",
                    "writable_bits": "0x00000001"
                },
                {
                    "name": "apb1lpenr",
                    "desc": "RCC APB1 peripheral clock enable in low power mode register (RCC_APB1LPENR)",
                    "offset_bytes": "0x060",
                    "reset_value": "0x36FEC9FF",
                    "readable_bits": "0xFEFEC9FF",
                    "writable_bits": "0xFEFEC9FF"
                },
                {
                    "name": "apb2lpenr",
                    "desc": "RCC APB2 peripheral clock enable in low power mode register (RCC_APB2LPENR)",
                    "offset_bytes": "0x064",
                    "reset_value": "0x00075F33",
                    "readable_bits": "0x04777F33",
                    "writable_bits": "0x04777F33"
                },
                {
                    "name": "bdcr",
                    "desc": "RCC Backup domain control register (RCC_BDCR)",
                    "offset_bytes": "0x070",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lseon",
                            "desc": "External low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lserdy",
                            "desc": "External low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsebyp",
                            "desc": "External low-speed oscillator bypass",
                            "first_bit": 2
                        },
                        {
                            "name": "rtcsel",
                            "desc": "RTC clock source selection",
                            "first_bit": 8,
                            "width_bits": 2
                        },
                        {
                            "name": "rtcen",
                            "desc": "RTC clock enable",
                            "first_bit": 15
                        },
                        {
                            "name": "bdrst",
                            "desc": "Backup domain software reset",
                            "first_bit": 16
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "Control/status register (RCC_CSR)",
                    "offset_bytes": "0x074",
                    "reset_value": "0x0E000000",
                    "bitfields": [
                        {
                            "name": "lsion",
                            "desc": "Internal low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lsirdy",
                            "desc": "Internal low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "rmvf",
                            "desc": "Remove reset flag",
                            "first_bit": 24
                        },
                        {
                            "name": "borrstf",
                            "desc": "BOR reset flag",
                            "first_bit": 25
                        },
                        {
                            "name": "pinrstf",
                            "desc": "PIN reset flag",
                            "first_bit": 26
                        },
                        {
                            "name": "porrstf",
                            "desc": "POR/PDR reset flag",
                            "first_bit": 27
                        },
                        {
                            "name": "stfrstf",
                            "desc": "Software reset flag",
                            "first_bit": 28
                        },
                        {
                            "name": "iwdgrstf",
                            "desc": "Independent watchdog reset flag",
                            "first_bit": 29
                        },
                        {
                            "name": "wwdgrstf",
                            "desc": "Window watchdog reset flag",
                            "first_bit": 30
                        },
                        {
                            "name": "lpwrrstf",
                            "desc": "Low-power reset flag",
                            "first_bit": 31
                        }
                    ]
                },
                {
                    "name": "sscgr",
                    "desc": "RCC spread spectrum clock generation register (RCC_SSCGR)",
                    "offset_bytes": "0x080",
                    "reset_value": "0x00000000",
                    "readable_bits": "0xCEFFFFFF",
                    "writable_bits": "0xCEFFFFFF"
                },
                {
                    "name": "plli2scfgr",
                    "desc": "RCC PLLI2S configuration register (RCC_PLLI2SCFGR)",
                    "offset_bytes": "0x084",
                    "reset_value": "0x20003000",
                    "readable_bits": "0x7F007FC0",
                    "writable_bits": "0x7F007FC0"
                },
                {
                    "name": "pllsaicfgr",
                    "desc": "RCC PLLSAI configuration register (RCC_PLLI2SCFGR)",
                    "offset_bytes": "0x088",
                    "reset_value": "0x24003000",
                    "readable_bits": "0x7F007FC0",
                    "writable_bits": "0x7F007FC0"
                },
                {
                    "name": "plldckcfgr",
                    "desc": "RCC Dedicated Clock Configuration Register (RCC_DCKCFGR)",
                    "offset_bytes": "0x08C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x01F31F1F",
                    "writable_bits": "0x01F31F1F"
                }
            ]
        },
        {
            "name": "stm32f411:rcc",
            "desc": "Reset and clock control (RCC)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "cr",
                    "desc": "Clock control register (RCC_CR)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000083",
                    "reset_mask": "0xFFFF00FF",
                    "bitfields": [
                        {
                            "name": "hsion",
                            "desc": "Internal high-speed clock enable",
                            "first_bit": 0
                        },
                        {
                            "name": "hsirdy",
                            "desc": "Internal high-speed clock ready flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsitrim",
                            "desc": "Internal high-speed clock trimming",
                            "first_bit": 3,
                            "width_bits": 5
                        },
                        {
                            "name": "hsical",
                            "desc": "Internal high-speed clock calibration",
                            "first_bit": 8,
                            "width_bits": 8,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hseon",
                            "desc": "External clock enable",
                            "first_bit": 16
                        },
                        {
                            "name": "hserdy",
                            "desc": "External high-speed clock ready flag",
                            "first_bit": 17,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsebyp",
                            "desc": "External high-speed clock bypass",
                            "first_bit": 18
                        },
                        {
                            "name": "csson",
                            "desc": "Clock security system enable",
                            "first_bit": 19
                        },
                        {
                            "name": "pllon",
                            "desc": "PLL enable",
                            "first_bit": 24
                        },
                        {
                            "name": "pllrdy",
                            "desc": "PLL clock ready flag",
                            "first_bit": 25,
                            "rw_mode": "r"
                        },
                        {
                            "name": "plli2son",
                            "desc": "PLL I2S enable",
                            "first_bit": 26
                        },
                        {
                            "name": "plli2srdy",
                            "desc": "PLL I2S clock ready flag",
                            "first_bit": 27,
                            "rw_mode": "r"
                        }
                    ]
                },
                {
                    "name": "pllcfgr",
                    "desc": "RCC PLL configuration register (RCC_PLLCFGR)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x24003010",
                    "readable_bits": "0x0F437FFF",
                    "writable_bits": "0x0F437FFF",
                    "bitfields": [
                        {
                            "name": "pllm",
                            "desc": "PLL division factor",
                            "first_bit": 0,
                            "width_bits": 6
                        },
                        {
                            "name": "plln",
                            "desc": "PLL multiplication factor",
                            "first_bit": 6,
                            "width_bits": 9
                        },
                        {
                            "name": "pllp",
                            "desc": "Main PLL (PLL) division factor",
                            "first_bit": 16,
                            "width_bits": 2
                        },
                        {
                            "name": "pllsrc",
                            "desc": "Main PLL (PLL) clock source",
                            "first_bit": 22
                        },
                        {
                            "name": "pllq",
                            "desc": "Main PLL (PLL) division factor",
                            "first_bit": 24,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "cfgr",
                    "desc": "RCC clock configuration register (RCC_CFGR)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "sw",
                            "desc": "System clock switch",
                            "first_bit": 0,
                            "width_bits": 2
                        },
                        {
                            "name": "sws",
                            "desc": "System clock switch status",
                            "first_bit": 2,
                            "width_bits": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hpre",
                            "desc": "AHB prescaler",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "ppre1",
                            "desc": "APB Low speed prescaler (APB1)",
                            "first_bit": 10,
                            "width_bits": 3
                        },
                        {
                            "name": "ppre2",
                            "desc": "APB high speed prescaler (APB2)",
                            "first_bit": 13,
                            "width_bits": 3
                        },
                        {
                            "name": "rtcpre",
                            "desc": "HSE division factor for RTC clock",
                            "first_bit": 16,
                            "width_bits": 5
                        },
                        {
                            "name": "mco1",
                            "desc": "Microcontroller clock output 1",
                            "first_bit": 21,
                            "width_bits": 2
                        },
                        {
                            "name": "i2ssrc",
                            "desc": "I2S clock selection",
                            "first_bit": 23
                        },
                        {
                            "name": "mco1pre",
                            "desc": "MCO1 prescaller",
                            "first_bit": 24,
                            "width_bits": 3
                        },
                        {
                            "name": "mco2pre",
                            "desc": "MCO2 prescaller",
                            "first_bit": 27,
                            "width_bits": 3
                        },
                        {
                            "name": "mco2",
                            "desc": "Microcontroller clock output 2",
                            "first_bit": 30,
                            "width_bits": 2
                        }
                    ]
                },
                {
                    "name": "cir",
                    "desc": "Clock interrupt register (RCC_CIR)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lsirdyf",
                            "desc": "LSI ready interrupt flag",
                            "first_bit": 0,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lserdyf",
                            "desc": "LSE ready interrupt flag",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hsirdyf",
                            "desc": "HSI ready interrupt flag",
                            "first_bit": 2,
                            "rw_mode": "r"
                        },
                        {
                            "name": "hserdyf",
                            "desc": "HSE ready interrupt flag",
                            "first_bit": 3,
                            "rw_mode": "r"
                        },
                        {
                            "name": "pllrdyf",
                            "desc": "PLL ready interrupt flag",
                            "first_bit": 4,
                            "rw_mode": "r"
                        },
                        {
                            "name": "plli2srdyf",
                            "desc": "PLL I2S ready interrupt flag",
                            "first_bit": 5,
                            "rw_mode": "r"
                        },
                        {
                            "name": "cssf",
                            "desc": "Clock security system interrupt flag",
                            "first_bit": 7,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsirdyie",
                            "desc": "LSI ready interrupt enable",
                            "first_bit": 8
                        },
                        {
                            "name": "lserdyie",
                            "desc": "LSE ready interrupt enable",
                            "first_bit": 9
                        },
                        {
                            "name": "hsirdyie",
                            "desc": "HSI ready interrupt enable",
                            "first_bit": 10
                        },
                        {
                            "name": "hserdyie",
                            "desc": "HSE ready interrupt enable",
                            "first_bit": 11
                        },
                        {
                            "name": "pllrdyie",
                            "desc": "PLL ready interrupt enable",
                            "first_bit": 12
                        },
                        {
                            "name": "plli2srdyie",
                            "desc": "PLL I2S ready interrupt enable",
                            "first_bit": 13
                        },
                        {
                            "name": "lsirdyc",
                            "desc": "LSI ready interrupt clear",
                            "first_bit": 16,
                            "rw_mode": "w"
                        },
                        {
                            "name": "lserdyc",
                            "desc": "LSE ready interrupt clear",
                            "first_bit": 17,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hsirdyc",
                            "desc": "HSI ready interrupt clear",
                            "first_bit": 18,
                            "rw_mode": "w"
                        },
                        {
                            "name": "hserdyc",
                            "desc": "HSE ready interrupt clear",
                            "first_bit": 19,
                            "rw_mode": "w"
                        },
                        {
                            "name": "pllrdyc",
                            "desc": "PLL ready interrupt clear",
                            "first_bit": 20,
                            "rw_mode": "w"
                        },
                        {
                            "name": "plli2srdyc",
                            "desc": "PLL I2S ready interrupt clear",
                            "first_bit": 21,
                            "rw_mode": "w"
                        },
                        {
                            "name": "cssc",
                            "desc": "Clock security system interrupt clear",
                            "first_bit": 23,
                            "rw_mode": "w"
                        }
                    ]
                },
                {
                    "name": "ahb1rstr",
                    "desc": "RCC AHB1 peripheral reset register (RCC_AHB1RSTR)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0060109F",
                    "writable_bits": "0x0060109F"
                },
                {
                    "name": "ahb2rstr",
                    "desc": "RCC AHB2 peripheral reset register (RCC_AHB2RSTR)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00000080",
                    "writable_bits": "0x00000080"
                },
                {
                    "name": "apb1rstr",
                    "desc": "RCC APB1 peripheral reset register (RCC_APB1RSTR)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x10E2C80F",
                    "writable_bits": "0x10E2C80F"
                },
                {
                    "name": "apb2rstr",
                    "desc": "RCC APB2 peripheral reset register (RCC_APB2RSTR)",
                    "offset_bytes": "0x024",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00177931",
                    "writable_bits": "0x00177931"
                },
                {
                    "name": "ahb1enr",
                    "desc": "RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)",
                    "offset_bytes": "0x030",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x0050101F",
                    "writable_bits": "0x0050101F"
                },
                {
                    "name": "ahb2enr",
                    "desc": "RCC AHB2 peripheral clock enable register (RCC_AHB2ENR)",
                    "offset_bytes": "0x034",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00000080",
                    "writable_bits": "0x00000080"
                },
                {
                    "name": "apb1enr",
                    "desc": "APB1 peripheral clock enable register (RCC_APB1ENR)",
                    "offset_bytes": "0x040",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x10E2C80F",
                    "writable_bits": "0x10E2C80F"
                },
                {
                    "name": "apb2enr",
                    "desc": "APB2 peripheral clock enable register (RCC_APB2ENR)",
                    "offset_bytes": "0x044",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x00177931",
                    "writable_bits": "0x00177931"
                },
                {
                    "name": "ahb1lpenr",
                    "desc": "RCC AHB1 peripheral clock enable in low power mode register (RCC_AHB1LPENR)",
                    "offset_bytes": "0x050",
                    "reset_value": "0x0061900F",
                    "readable_bits": "0x0061909F",
                    "writable_bits": "0x0061909F"
                },
                {
                    "name": "ahb2lpenr",
                    "desc": "RCC AHB2 peripheral clock enable in low power mode register (RCC_AHB2LPENR)",
                    "offset_bytes": "0x054",
                    "reset_value": "0x00000080",
                    "readable_bits": "0x00000080",
                    "writable_bits": "0x00000080"
                },
                {
                    "name": "apb1lpenr",
                    "desc": "RCC APB1 peripheral clock enable in low power mode register (RCC_APB1LPENR)",
                    "offset_bytes": "0x060",
                    "reset_value": "0x10E2C80F",
                    "readable_bits": "0x10E2C80F",
                    "writable_bits": "0x10E2C80F"
                },
                {
                    "name": "apb2lpenr",
                    "desc": "RCC APB2 peripheral clock enable in low power mode register (RCC_APB2LPENR)",
                    "offset_bytes": "0x064",
                    "reset_value": "0x00077930",
                    "readable_bits": "0x00179F31",
                    "writable_bits": "0x00179F31"
                },
                {
                    "name": "bdcr",
                    "desc": "RCC Backup domain control register (RCC_BDCR)",
                    "offset_bytes": "0x070",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "lseon",
                            "desc": "External low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lserdy",
                            "desc": "External low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "lsebyp",
                            "desc": "External low-speed oscillator bypass",
                            "first_bit": 2
                        },
                        {
                            "name": "lsemod",
                            "desc": "External low-speed oscillator bypass",
                            "first_bit": 3
                        },
                        {
                            "name": "rtcsel",
                            "desc": "RTC clock source selection",
                            "first_bit": 8,
                            "width_bits": 2
                        },
                        {
                            "name": "rtcen",
                            "desc": "RTC clock enable",
                            "first_bit": 15
                        },
                        {
                            "name": "bdrst",
                            "desc": "Backup domain software reset",
                            "first_bit": 16
                        }
                    ]
                },
                {
                    "name": "csr",
                    "desc": "Control/status register (RCC_CSR)",
                    "offset_bytes": "0x074",
                    "reset_value": "0x0E000000",
                    "bitfields": [
                        {
                            "name": "lsion",
                            "desc": "Internal low-speed oscillator enable",
                            "first_bit": 0
                        },
                        {
                            "name": "lsirdy",
                            "desc": "Internal low-speed oscillator ready",
                            "first_bit": 1,
                            "rw_mode": "r"
                        },
                        {
                            "name": "rmvf",
                            "desc": "Remove reset flag",
                            "first_bit": 24
                        },
                        {
                            "name": "borrstf",
                            "desc": "BOR reset flag",
                            "first_bit": 25
                        },
                        {
                            "name": "pinrstf",
                            "desc": "PIN reset flag",
                            "first_bit": 26
                        },
                        {
                            "name": "porrstf",
                            "desc": "POR/PDR reset flag",
                            "first_bit": 27
                        },
                        {
                            "name": "stfrstf",
                            "desc": "Software reset flag",
                            "first_bit": 28
                        },
                        {
                            "name": "iwdgrstf",
                            "desc": "Independent watchdog reset flag",
                            "first_bit": 29
                        },
                        {
                            "name": "wwdgrstf",
                            "desc": "Window watchdog reset flag",
                            "first_bit": 30
                        },
                        {
                            "name": "lpwrrstf",
                            "desc": "Low-power reset flag",
                            "first_bit": 31
                        }
                    ]
                },
                {
                    "name": "sscgr",
                    "desc": "RCC spread spectrum clock generation register (RCC_SSCGR)",
                    "offset_bytes": "0x080",
                    "reset_value": "0x00000000",
                    "readable_bits": "0xE0FFFFFF",
                    "writable_bits": "0xE0FFFFFF"
                },
                {
                    "name": "plli2scfgr",
                    "desc": "RCC PLLI2S configuration register (RCC_PLLI2SCFGR)",
                    "offset_bytes": "0x084",
                    "reset_value": "0x24003000",
                    "readable_bits": "0x70007FFF",
                    "writable_bits": "0x70007FFF"
                },
                {
                    "name": "dckcfgr",
                    "desc": "RCC Dedicated Clocks Configuration Register (RCC_DCKCFGR)",
                    "offset_bytes": "0x08C",
                    "reset_value": "0x00000000",
                    "readable_bits": "0x01000000",
                    "writable_bits": "0x01000000"
                }
            ]
        },
        {
            "name": "stm32f4xx:syscfg",
            "desc": "System configuration controller (SYSCFG)",
            "default_access_flags": "32_all",
            "registers": [
                {
                    "name": "memrmp",
                    "desc": "Memory remap register (SYSCFG_MEMRMP)",
                    "offset_bytes": "0x000",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "mem-mode",
                            "desc": "Memory mapping selection",
                            "first_bit": 0,
                            "width_bits": 2
                        }
                    ]
                },
                {
                    "name": "pmc",
                    "desc": "Peripheral mode configuration register (SYSCFG_PMC)",
                    "offset_bytes": "0x004",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "mii-rmii-sel",
                            "desc": "Ethernet PHY interface selection",
                            "first_bit": 7,
                            "width_bits": 1
                        }
                    ]
                },
                {
                    "name": "exticr1",
                    "desc": "External interrupt configuration register 1 (SYSCFG_EXTICR1)",
                    "offset_bytes": "0x008",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "exti0",
                            "desc": "EXTI 0 configuration",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "exti1",
                            "desc": "EXTI 1 configuration",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "exti2",
                            "desc": "EXTI 2 configuration",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "exti3",
                            "desc": "EXTI 3 configuration",
                            "first_bit": 12,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "exticr2",
                    "desc": "External interrupt configuration register 2 (SYSCFG_EXTICR2)",
                    "offset_bytes": "0x00C",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "exti4",
                            "desc": "EXTI 4 configuration",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "exti5",
                            "desc": "EXTI 5 configuration",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "exti6",
                            "desc": "EXTI 6 configuration",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "exti7",
                            "desc": "EXTI 7 configuration",
                            "first_bit": 12,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "exticr3",
                    "desc": "External interrupt configuration register 3 (SYSCFG_EXTICR3)",
                    "offset_bytes": "0x010",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "exti8",
                            "desc": "EXTI 8 configuration",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "exti9",
                            "desc": "EXTI 9 configuration",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "exti10",
                            "desc": "EXTI 10 configuration",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "exti11",
                            "desc": "EXTI 11 configuration",
                            "first_bit": 12,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "exticr4",
                    "desc": "External interrupt configuration register 4 (SYSCFG_EXTICR1)",
                    "offset_bytes": "0x014",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "exti12",
                            "desc": "EXTI 12 configuration",
                            "first_bit": 0,
                            "width_bits": 4
                        },
                        {
                            "name": "exti13",
                            "desc": "EXTI 13 configuration",
                            "first_bit": 4,
                            "width_bits": 4
                        },
                        {
                            "name": "exti14",
                            "desc": "EXTI 14 configuration",
                            "first_bit": 8,
                            "width_bits": 4
                        },
                        {
                            "name": "exti15",
                            "desc": "EXTI 15 configuration",
                            "first_bit": 12,
                            "width_bits": 4
                        }
                    ]
                },
                {
                    "name": "cmpcr",
                    "desc": "Compensation cell control register (SYSCFG_CMPCR)",
                    "offset_bytes": "0x020",
                    "reset_value": "0x00000000",
                    "bitfields": [
                        {
                            "name": "cmp-pd",
                            "desc": "Compensation cell power-down",
                            "first_bit": 0,
                            "width_bits": 1
                        },
                        {
                            "name": "ready",
                            "desc": "Compensation cell ready flag",
                            "first_bit": 8,
                            "width_bits": 1,
                            "rw_mode": "r"
                        }
                    ]
                }
            ]
        },
        { "name" : "stm32f4xx:usart", "desc" : "Universal synch asynch receiver transmitter (USART)", "default_access_flags" : "32_word_halfword", "registers" : [ { "name" : "sr", "desc" : "USART status register (USART_SR)", "offset_bytes" : "0x000", "reset_value" : "0x000000C0", "readable_bits" : "0x000003FF", "writable_bits" : "0x00000360" }, { "name" : "dr", "desc" : "USART data register (USART_DR)", "offset_bytes" : "0x004", "reset_value" : "0x00000000", "readable_bits" : "0x000001FF", "writable_bits" : "0x000001FF" }, { "name" : "brr", "desc" : "USART baud rate register (USART_BRR)", "offset_bytes" : "0x008", "reset_value" : "0x00000000", "readable_bits" : "0x0000FFFF", "writable_bits" : "0x0000FFFF" }, { "name" : "cr1", "desc" : "USART control register 1 (USART_CR1)", "offset_bytes" : "0x00C", "reset_value" : "0x00000000", "readable_bits" : "0x0000BFFF", "writable_bits" : "0x0000BFFF" }, { "name" : "cr2", "desc" : "USART control register 2 (USART_CR2)", "offset_bytes" : "0x010", "reset_value" : "0x00000000", "readable_bits" : "0x00007F7F", "writable_bits" : "0x00007F7F" }, { "name" : "cr3", "desc" : "USART control register 3 (USART_CR3)", "offset_bytes" : "0x014", "reset_value" : "0x00000000", "readable_bits" : "0x00000FFF", "writable_bits" : "0x00000FFF" }, { "name" : "gtpr", "desc" : "USART guard time and prescaler register (USART_GTPR)", "offset_bytes" : "0x018", "reset_value" : "0x00000000", "readable_bits" : "0x0000FFFF", "writable_bits" : "0x0000FFFF" } ] }
    ]
}
