#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560c674984a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560c67565640 .scope module, "and_tb" "and_tb" 3 1;
 .timescale 0 0;
v0x560c67593210_0 .net "active", 0 0, L_0x560c675add60;  1 drivers
v0x560c675932d0_0 .var "clk", 0 0;
v0x560c67593370_0 .var "clk_enable", 0 0;
v0x560c67593460_0 .net "data_address", 31 0, L_0x560c675ab930;  1 drivers
v0x560c67593500_0 .net "data_read", 0 0, L_0x560c675a94b0;  1 drivers
v0x560c675935f0_0 .var "data_readdata", 31 0;
v0x560c675936c0_0 .net "data_write", 0 0, L_0x560c675a92d0;  1 drivers
v0x560c67593790_0 .net "data_writedata", 31 0, L_0x560c675ab620;  1 drivers
v0x560c67593860_0 .net "instr_address", 31 0, L_0x560c675acc90;  1 drivers
v0x560c675939c0_0 .var "instr_readdata", 31 0;
v0x560c67593a60_0 .net "register_v0", 31 0, L_0x560c675ab5b0;  1 drivers
v0x560c67593b50_0 .var "reset", 0 0;
S_0x560c67552ac0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x560c67565640;
 .timescale 0 0;
v0x560c67561c90_0 .var "expected", 31 0;
v0x560c675663c0_0 .var "funct", 5 0;
v0x560c6756b680_0 .var "i", 4 0;
v0x560c6756b9b0_0 .var "imm", 15 0;
v0x560c6756c8c0_0 .var "imm_instr", 31 0;
v0x560c6756e8e0_0 .var "opcode", 5 0;
v0x560c67585400_0 .var "r_instr", 31 0;
v0x560c675854e0_0 .var "rd", 4 0;
v0x560c675855c0_0 .var "rs", 4 0;
v0x560c675856a0_0 .var "rt", 4 0;
v0x560c67585780_0 .var "shamt", 4 0;
E_0x560c674e2910 .event posedge, v0x560c675876b0_0;
S_0x560c67552ef0 .scope module, "dut" "mips_cpu_harvard" 3 119, 4 1 0, S_0x560c67565640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560c67561b70 .functor OR 1, L_0x560c675a4cb0, L_0x560c675a4f30, C4<0>, C4<0>;
L_0x560c674cda00 .functor BUFZ 1, L_0x560c675a4710, C4<0>, C4<0>, C4<0>;
L_0x560c6756b890 .functor BUFZ 1, L_0x560c675a48b0, C4<0>, C4<0>, C4<0>;
L_0x560c6756c720 .functor BUFZ 1, L_0x560c675a48b0, C4<0>, C4<0>, C4<0>;
L_0x560c675a5470 .functor AND 1, L_0x560c675a4710, L_0x560c675a5770, C4<1>, C4<1>;
L_0x560c6756e7c0 .functor OR 1, L_0x560c675a5470, L_0x560c675a5350, C4<0>, C4<0>;
L_0x560c675107a0 .functor OR 1, L_0x560c6756e7c0, L_0x560c675a5580, C4<0>, C4<0>;
L_0x560c675a5a10 .functor OR 1, L_0x560c675107a0, L_0x560c675a7070, C4<0>, C4<0>;
L_0x560c675a5b20 .functor OR 1, L_0x560c675a5a10, L_0x560c675a67d0, C4<0>, C4<0>;
L_0x560c675a5be0 .functor BUFZ 1, L_0x560c675a49d0, C4<0>, C4<0>, C4<0>;
L_0x560c675a66c0 .functor AND 1, L_0x560c675a6130, L_0x560c675a6490, C4<1>, C4<1>;
L_0x560c675a67d0 .functor OR 1, L_0x560c675a5e30, L_0x560c675a66c0, C4<0>, C4<0>;
L_0x560c675a7070 .functor AND 1, L_0x560c675a6ba0, L_0x560c675a6e50, C4<1>, C4<1>;
L_0x560c675a7820 .functor OR 1, L_0x560c675a72c0, L_0x560c675a75e0, C4<0>, C4<0>;
L_0x560c675a6930 .functor OR 1, L_0x560c675a7d90, L_0x560c675a8090, C4<0>, C4<0>;
L_0x560c675a7f70 .functor AND 1, L_0x560c675a7aa0, L_0x560c675a6930, C4<1>, C4<1>;
L_0x560c675a8890 .functor OR 1, L_0x560c675a8520, L_0x560c675a87a0, C4<0>, C4<0>;
L_0x560c675a8b90 .functor OR 1, L_0x560c675a8890, L_0x560c675a89a0, C4<0>, C4<0>;
L_0x560c675a8d40 .functor AND 1, L_0x560c675a4710, L_0x560c675a8b90, C4<1>, C4<1>;
L_0x560c675a8ef0 .functor AND 1, L_0x560c675a4710, L_0x560c675a8e00, C4<1>, C4<1>;
L_0x560c675a9210 .functor AND 1, L_0x560c675a4710, L_0x560c675a8ca0, C4<1>, C4<1>;
L_0x560c675a94b0 .functor BUFZ 1, L_0x560c6756b890, C4<0>, C4<0>, C4<0>;
L_0x560c675aa140 .functor AND 1, L_0x560c675add60, L_0x560c675a5b20, C4<1>, C4<1>;
L_0x560c675aa250 .functor OR 1, L_0x560c675a67d0, L_0x560c675a7070, C4<0>, C4<0>;
L_0x560c675ab620 .functor BUFZ 32, L_0x560c675ab4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560c675ab6e0 .functor BUFZ 32, L_0x560c675aa430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560c675ab830 .functor BUFZ 32, L_0x560c675ab4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560c675ab930 .functor BUFZ 32, v0x560c67586740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560c675ac930 .functor AND 1, v0x560c67593370_0, L_0x560c675a8d40, C4<1>, C4<1>;
L_0x560c675ac9a0 .functor AND 1, L_0x560c675ac930, v0x560c675903a0_0, C4<1>, C4<1>;
L_0x560c675acc90 .functor BUFZ 32, v0x560c67587770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560c675add60 .functor BUFZ 1, v0x560c675903a0_0, C4<0>, C4<0>, C4<0>;
L_0x560c675adee0 .functor AND 1, v0x560c67593370_0, v0x560c675903a0_0, C4<1>, C4<1>;
v0x560c6758a490_0 .net *"_ivl_100", 31 0, L_0x560c675a69a0;  1 drivers
L_0x7f95618f7498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758a590_0 .net *"_ivl_103", 25 0, L_0x7f95618f7498;  1 drivers
L_0x7f95618f74e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758a670_0 .net/2u *"_ivl_104", 31 0, L_0x7f95618f74e0;  1 drivers
v0x560c6758a730_0 .net *"_ivl_106", 0 0, L_0x560c675a6ba0;  1 drivers
v0x560c6758a7f0_0 .net *"_ivl_109", 5 0, L_0x560c675a6db0;  1 drivers
L_0x7f95618f7528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560c6758a8d0_0 .net/2u *"_ivl_110", 5 0, L_0x7f95618f7528;  1 drivers
v0x560c6758a9b0_0 .net *"_ivl_112", 0 0, L_0x560c675a6e50;  1 drivers
v0x560c6758aa70_0 .net *"_ivl_116", 31 0, L_0x560c675a71d0;  1 drivers
L_0x7f95618f7570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758ab50_0 .net *"_ivl_119", 25 0, L_0x7f95618f7570;  1 drivers
L_0x7f95618f70a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560c6758ac30_0 .net/2u *"_ivl_12", 5 0, L_0x7f95618f70a8;  1 drivers
L_0x7f95618f75b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560c6758ad10_0 .net/2u *"_ivl_120", 31 0, L_0x7f95618f75b8;  1 drivers
v0x560c6758adf0_0 .net *"_ivl_122", 0 0, L_0x560c675a72c0;  1 drivers
v0x560c6758aeb0_0 .net *"_ivl_124", 31 0, L_0x560c675a74f0;  1 drivers
L_0x7f95618f7600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758af90_0 .net *"_ivl_127", 25 0, L_0x7f95618f7600;  1 drivers
L_0x7f95618f7648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560c6758b070_0 .net/2u *"_ivl_128", 31 0, L_0x7f95618f7648;  1 drivers
v0x560c6758b150_0 .net *"_ivl_130", 0 0, L_0x560c675a75e0;  1 drivers
v0x560c6758b210_0 .net *"_ivl_134", 31 0, L_0x560c675a79b0;  1 drivers
L_0x7f95618f7690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758b400_0 .net *"_ivl_137", 25 0, L_0x7f95618f7690;  1 drivers
L_0x7f95618f76d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758b4e0_0 .net/2u *"_ivl_138", 31 0, L_0x7f95618f76d8;  1 drivers
v0x560c6758b5c0_0 .net *"_ivl_140", 0 0, L_0x560c675a7aa0;  1 drivers
v0x560c6758b680_0 .net *"_ivl_143", 5 0, L_0x560c675a7cf0;  1 drivers
L_0x7f95618f7720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560c6758b760_0 .net/2u *"_ivl_144", 5 0, L_0x7f95618f7720;  1 drivers
v0x560c6758b840_0 .net *"_ivl_146", 0 0, L_0x560c675a7d90;  1 drivers
v0x560c6758b900_0 .net *"_ivl_149", 5 0, L_0x560c675a7ff0;  1 drivers
L_0x7f95618f7768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560c6758b9e0_0 .net/2u *"_ivl_150", 5 0, L_0x7f95618f7768;  1 drivers
v0x560c6758bac0_0 .net *"_ivl_152", 0 0, L_0x560c675a8090;  1 drivers
v0x560c6758bb80_0 .net *"_ivl_155", 0 0, L_0x560c675a6930;  1 drivers
v0x560c6758bc40_0 .net *"_ivl_159", 1 0, L_0x560c675a8430;  1 drivers
L_0x7f95618f70f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560c6758bd20_0 .net/2u *"_ivl_16", 5 0, L_0x7f95618f70f0;  1 drivers
L_0x7f95618f77b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560c6758be00_0 .net/2u *"_ivl_160", 1 0, L_0x7f95618f77b0;  1 drivers
v0x560c6758bee0_0 .net *"_ivl_162", 0 0, L_0x560c675a8520;  1 drivers
L_0x7f95618f77f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560c6758bfa0_0 .net/2u *"_ivl_164", 5 0, L_0x7f95618f77f8;  1 drivers
v0x560c6758c080_0 .net *"_ivl_166", 0 0, L_0x560c675a87a0;  1 drivers
v0x560c6758c350_0 .net *"_ivl_169", 0 0, L_0x560c675a8890;  1 drivers
L_0x7f95618f7840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560c6758c410_0 .net/2u *"_ivl_170", 5 0, L_0x7f95618f7840;  1 drivers
v0x560c6758c4f0_0 .net *"_ivl_172", 0 0, L_0x560c675a89a0;  1 drivers
v0x560c6758c5b0_0 .net *"_ivl_175", 0 0, L_0x560c675a8b90;  1 drivers
L_0x7f95618f7888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560c6758c670_0 .net/2u *"_ivl_178", 5 0, L_0x7f95618f7888;  1 drivers
v0x560c6758c750_0 .net *"_ivl_180", 0 0, L_0x560c675a8e00;  1 drivers
L_0x7f95618f78d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560c6758c810_0 .net/2u *"_ivl_184", 5 0, L_0x7f95618f78d0;  1 drivers
v0x560c6758c8f0_0 .net *"_ivl_186", 0 0, L_0x560c675a8ca0;  1 drivers
L_0x7f95618f7918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560c6758c9b0_0 .net/2u *"_ivl_190", 0 0, L_0x7f95618f7918;  1 drivers
v0x560c6758ca90_0 .net *"_ivl_20", 31 0, L_0x560c675a4b70;  1 drivers
L_0x7f95618f7960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560c6758cb70_0 .net/2u *"_ivl_200", 4 0, L_0x7f95618f7960;  1 drivers
v0x560c6758cc50_0 .net *"_ivl_203", 4 0, L_0x560c675a99d0;  1 drivers
v0x560c6758cd30_0 .net *"_ivl_205", 4 0, L_0x560c675a9bf0;  1 drivers
v0x560c6758ce10_0 .net *"_ivl_206", 4 0, L_0x560c675a9c90;  1 drivers
v0x560c6758cef0_0 .net *"_ivl_213", 0 0, L_0x560c675aa250;  1 drivers
L_0x7f95618f79a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560c6758cfb0_0 .net/2u *"_ivl_214", 31 0, L_0x7f95618f79a8;  1 drivers
v0x560c6758d090_0 .net *"_ivl_216", 31 0, L_0x560c675aa390;  1 drivers
v0x560c6758d170_0 .net *"_ivl_218", 31 0, L_0x560c675aa640;  1 drivers
v0x560c6758d250_0 .net *"_ivl_220", 31 0, L_0x560c675aa7d0;  1 drivers
v0x560c6758d330_0 .net *"_ivl_222", 31 0, L_0x560c675aab10;  1 drivers
L_0x7f95618f7138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758d410_0 .net *"_ivl_23", 25 0, L_0x7f95618f7138;  1 drivers
v0x560c6758d4f0_0 .net *"_ivl_235", 0 0, L_0x560c675ac930;  1 drivers
L_0x7f95618f7ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560c6758d5b0_0 .net/2u *"_ivl_238", 31 0, L_0x7f95618f7ac8;  1 drivers
L_0x7f95618f7180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560c6758d690_0 .net/2u *"_ivl_24", 31 0, L_0x7f95618f7180;  1 drivers
v0x560c6758d770_0 .net *"_ivl_243", 15 0, L_0x560c675acdf0;  1 drivers
v0x560c6758d850_0 .net *"_ivl_244", 17 0, L_0x560c675ad060;  1 drivers
L_0x7f95618f7b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560c6758d930_0 .net *"_ivl_247", 1 0, L_0x7f95618f7b10;  1 drivers
v0x560c6758da10_0 .net *"_ivl_250", 15 0, L_0x560c675ad1a0;  1 drivers
L_0x7f95618f7b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560c6758daf0_0 .net *"_ivl_252", 1 0, L_0x7f95618f7b58;  1 drivers
v0x560c6758dbd0_0 .net *"_ivl_255", 0 0, L_0x560c675ad5b0;  1 drivers
L_0x7f95618f7ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560c6758dcb0_0 .net/2u *"_ivl_256", 13 0, L_0x7f95618f7ba0;  1 drivers
L_0x7f95618f7be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758dd90_0 .net/2u *"_ivl_258", 13 0, L_0x7f95618f7be8;  1 drivers
v0x560c6758e280_0 .net *"_ivl_26", 0 0, L_0x560c675a4cb0;  1 drivers
v0x560c6758e340_0 .net *"_ivl_260", 13 0, L_0x560c675ad890;  1 drivers
v0x560c6758e420_0 .net *"_ivl_28", 31 0, L_0x560c675a4e40;  1 drivers
L_0x7f95618f71c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758e500_0 .net *"_ivl_31", 25 0, L_0x7f95618f71c8;  1 drivers
L_0x7f95618f7210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560c6758e5e0_0 .net/2u *"_ivl_32", 31 0, L_0x7f95618f7210;  1 drivers
v0x560c6758e6c0_0 .net *"_ivl_34", 0 0, L_0x560c675a4f30;  1 drivers
v0x560c6758e780_0 .net *"_ivl_4", 31 0, L_0x560c675945b0;  1 drivers
v0x560c6758e860_0 .net *"_ivl_45", 2 0, L_0x560c675a5220;  1 drivers
L_0x7f95618f7258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560c6758e940_0 .net/2u *"_ivl_46", 2 0, L_0x7f95618f7258;  1 drivers
v0x560c6758ea20_0 .net *"_ivl_51", 2 0, L_0x560c675a54e0;  1 drivers
L_0x7f95618f72a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560c6758eb00_0 .net/2u *"_ivl_52", 2 0, L_0x7f95618f72a0;  1 drivers
v0x560c6758ebe0_0 .net *"_ivl_57", 0 0, L_0x560c675a5770;  1 drivers
v0x560c6758eca0_0 .net *"_ivl_59", 0 0, L_0x560c675a5470;  1 drivers
v0x560c6758ed60_0 .net *"_ivl_61", 0 0, L_0x560c6756e7c0;  1 drivers
v0x560c6758ee20_0 .net *"_ivl_63", 0 0, L_0x560c675107a0;  1 drivers
v0x560c6758eee0_0 .net *"_ivl_65", 0 0, L_0x560c675a5a10;  1 drivers
L_0x7f95618f7018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758efa0_0 .net *"_ivl_7", 25 0, L_0x7f95618f7018;  1 drivers
v0x560c6758f080_0 .net *"_ivl_70", 31 0, L_0x560c675a5d00;  1 drivers
L_0x7f95618f72e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758f160_0 .net *"_ivl_73", 25 0, L_0x7f95618f72e8;  1 drivers
L_0x7f95618f7330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560c6758f240_0 .net/2u *"_ivl_74", 31 0, L_0x7f95618f7330;  1 drivers
v0x560c6758f320_0 .net *"_ivl_76", 0 0, L_0x560c675a5e30;  1 drivers
v0x560c6758f3e0_0 .net *"_ivl_78", 31 0, L_0x560c675a5fa0;  1 drivers
L_0x7f95618f7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758f4c0_0 .net/2u *"_ivl_8", 31 0, L_0x7f95618f7060;  1 drivers
L_0x7f95618f7378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758f5a0_0 .net *"_ivl_81", 25 0, L_0x7f95618f7378;  1 drivers
L_0x7f95618f73c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560c6758f680_0 .net/2u *"_ivl_82", 31 0, L_0x7f95618f73c0;  1 drivers
v0x560c6758f760_0 .net *"_ivl_84", 0 0, L_0x560c675a6130;  1 drivers
v0x560c6758f820_0 .net *"_ivl_87", 0 0, L_0x560c675a62a0;  1 drivers
v0x560c6758f900_0 .net *"_ivl_88", 31 0, L_0x560c675a6040;  1 drivers
L_0x7f95618f7408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c6758f9e0_0 .net *"_ivl_91", 30 0, L_0x7f95618f7408;  1 drivers
L_0x7f95618f7450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560c6758fac0_0 .net/2u *"_ivl_92", 31 0, L_0x7f95618f7450;  1 drivers
v0x560c6758fba0_0 .net *"_ivl_94", 0 0, L_0x560c675a6490;  1 drivers
v0x560c6758fc60_0 .net *"_ivl_97", 0 0, L_0x560c675a66c0;  1 drivers
v0x560c6758fd20_0 .net "active", 0 0, L_0x560c675add60;  alias, 1 drivers
v0x560c6758fde0_0 .net "alu_op1", 31 0, L_0x560c675ab6e0;  1 drivers
v0x560c6758fea0_0 .net "alu_op2", 31 0, L_0x560c675ab830;  1 drivers
v0x560c6758ff60_0 .net "alui_instr", 0 0, L_0x560c675a5350;  1 drivers
v0x560c67590020_0 .net "b_flag", 0 0, v0x560c67586270_0;  1 drivers
v0x560c675900c0_0 .net "b_imm", 17 0, L_0x560c675ad470;  1 drivers
v0x560c67590180_0 .net "b_offset", 31 0, L_0x560c675ada20;  1 drivers
v0x560c67590260_0 .net "clk", 0 0, v0x560c675932d0_0;  1 drivers
v0x560c67590300_0 .net "clk_enable", 0 0, v0x560c67593370_0;  1 drivers
v0x560c675903a0_0 .var "cpu_active", 0 0;
v0x560c67590440_0 .net "curr_addr", 31 0, v0x560c67587770_0;  1 drivers
v0x560c67590530_0 .net "curr_addr_p4", 31 0, L_0x560c675acbf0;  1 drivers
v0x560c675905f0_0 .net "data_address", 31 0, L_0x560c675ab930;  alias, 1 drivers
v0x560c675906d0_0 .net "data_read", 0 0, L_0x560c675a94b0;  alias, 1 drivers
v0x560c67590790_0 .net "data_readdata", 31 0, v0x560c675935f0_0;  1 drivers
v0x560c67590870_0 .net "data_write", 0 0, L_0x560c675a92d0;  alias, 1 drivers
v0x560c67590930_0 .net "data_writedata", 31 0, L_0x560c675ab620;  alias, 1 drivers
v0x560c67590a10_0 .net "funct_code", 5 0, L_0x560c67594480;  1 drivers
v0x560c67590af0_0 .net "hi_out", 31 0, v0x560c67587e30_0;  1 drivers
v0x560c67590be0_0 .net "hl_reg_enable", 0 0, L_0x560c675ac9a0;  1 drivers
v0x560c67590c80_0 .net "instr_address", 31 0, L_0x560c675acc90;  alias, 1 drivers
v0x560c67590d40_0 .net "instr_opcode", 5 0, L_0x560c675943e0;  1 drivers
v0x560c67590e20_0 .net "instr_readdata", 31 0, v0x560c675939c0_0;  1 drivers
v0x560c67590ee0_0 .net "j_imm", 0 0, L_0x560c675a7820;  1 drivers
v0x560c67590f80_0 .net "j_reg", 0 0, L_0x560c675a7f70;  1 drivers
v0x560c67591040_0 .net "l_type", 0 0, L_0x560c675a5580;  1 drivers
v0x560c67591100_0 .net "link_const", 0 0, L_0x560c675a67d0;  1 drivers
v0x560c675911c0_0 .net "link_reg", 0 0, L_0x560c675a7070;  1 drivers
v0x560c67591280_0 .net "lo_out", 31 0, v0x560c67588680_0;  1 drivers
v0x560c67591370_0 .net "lw", 0 0, L_0x560c675a48b0;  1 drivers
v0x560c67591410_0 .net "mem_read", 0 0, L_0x560c6756b890;  1 drivers
v0x560c675914d0_0 .net "mem_to_reg", 0 0, L_0x560c6756c720;  1 drivers
v0x560c67591da0_0 .net "mem_write", 0 0, L_0x560c675a5be0;  1 drivers
v0x560c67591e60_0 .net "memaddroffset", 31 0, v0x560c67586740_0;  1 drivers
v0x560c67591f50_0 .net "mfhi", 0 0, L_0x560c675a8ef0;  1 drivers
v0x560c67591ff0_0 .net "mflo", 0 0, L_0x560c675a9210;  1 drivers
v0x560c675920b0_0 .net "movefrom", 0 0, L_0x560c67561b70;  1 drivers
v0x560c67592170_0 .net "muldiv", 0 0, L_0x560c675a8d40;  1 drivers
v0x560c67592230_0 .var "next_instr_addr", 31 0;
v0x560c67592320_0 .net "pc_enable", 0 0, L_0x560c675adee0;  1 drivers
v0x560c675923f0_0 .net "r_format", 0 0, L_0x560c675a4710;  1 drivers
v0x560c67592490_0 .net "reg_a_read_data", 31 0, L_0x560c675aa430;  1 drivers
v0x560c67592560_0 .net "reg_a_read_index", 4 0, L_0x560c675a9680;  1 drivers
v0x560c67592630_0 .net "reg_b_read_data", 31 0, L_0x560c675ab4a0;  1 drivers
v0x560c67592700_0 .net "reg_b_read_index", 4 0, L_0x560c675a98e0;  1 drivers
v0x560c675927d0_0 .net "reg_dst", 0 0, L_0x560c674cda00;  1 drivers
v0x560c67592870_0 .net "reg_write", 0 0, L_0x560c675a5b20;  1 drivers
v0x560c67592930_0 .net "reg_write_data", 31 0, L_0x560c675aaca0;  1 drivers
v0x560c67592a20_0 .net "reg_write_enable", 0 0, L_0x560c675aa140;  1 drivers
v0x560c67592af0_0 .net "reg_write_index", 4 0, L_0x560c675a9fb0;  1 drivers
v0x560c67592bc0_0 .net "register_v0", 31 0, L_0x560c675ab5b0;  alias, 1 drivers
v0x560c67592c90_0 .net "reset", 0 0, v0x560c67593b50_0;  1 drivers
v0x560c67592dc0_0 .net "result", 31 0, v0x560c67586ba0_0;  1 drivers
v0x560c67592e90_0 .net "result_hi", 31 0, v0x560c675864a0_0;  1 drivers
v0x560c67592f30_0 .net "result_lo", 31 0, v0x560c67586660_0;  1 drivers
v0x560c67592fd0_0 .net "sw", 0 0, L_0x560c675a49d0;  1 drivers
E_0x560c674e11b0/0 .event anyedge, v0x560c67586270_0, v0x560c67590530_0, v0x560c67590180_0, v0x560c67590ee0_0;
E_0x560c674e11b0/1 .event anyedge, v0x560c67586580_0, v0x560c67590f80_0, v0x560c67589470_0;
E_0x560c674e11b0 .event/or E_0x560c674e11b0/0, E_0x560c674e11b0/1;
L_0x560c675943e0 .part v0x560c675939c0_0, 26, 6;
L_0x560c67594480 .part v0x560c675939c0_0, 0, 6;
L_0x560c675945b0 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f7018;
L_0x560c675a4710 .cmp/eq 32, L_0x560c675945b0, L_0x7f95618f7060;
L_0x560c675a48b0 .cmp/eq 6, L_0x560c675943e0, L_0x7f95618f70a8;
L_0x560c675a49d0 .cmp/eq 6, L_0x560c675943e0, L_0x7f95618f70f0;
L_0x560c675a4b70 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f7138;
L_0x560c675a4cb0 .cmp/eq 32, L_0x560c675a4b70, L_0x7f95618f7180;
L_0x560c675a4e40 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f71c8;
L_0x560c675a4f30 .cmp/eq 32, L_0x560c675a4e40, L_0x7f95618f7210;
L_0x560c675a5220 .part L_0x560c675943e0, 3, 3;
L_0x560c675a5350 .cmp/eq 3, L_0x560c675a5220, L_0x7f95618f7258;
L_0x560c675a54e0 .part L_0x560c675943e0, 3, 3;
L_0x560c675a5580 .cmp/eq 3, L_0x560c675a54e0, L_0x7f95618f72a0;
L_0x560c675a5770 .reduce/nor L_0x560c675a8d40;
L_0x560c675a5d00 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f72e8;
L_0x560c675a5e30 .cmp/eq 32, L_0x560c675a5d00, L_0x7f95618f7330;
L_0x560c675a5fa0 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f7378;
L_0x560c675a6130 .cmp/eq 32, L_0x560c675a5fa0, L_0x7f95618f73c0;
L_0x560c675a62a0 .part v0x560c675939c0_0, 20, 1;
L_0x560c675a6040 .concat [ 1 31 0 0], L_0x560c675a62a0, L_0x7f95618f7408;
L_0x560c675a6490 .cmp/eq 32, L_0x560c675a6040, L_0x7f95618f7450;
L_0x560c675a69a0 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f7498;
L_0x560c675a6ba0 .cmp/eq 32, L_0x560c675a69a0, L_0x7f95618f74e0;
L_0x560c675a6db0 .part v0x560c675939c0_0, 0, 6;
L_0x560c675a6e50 .cmp/eq 6, L_0x560c675a6db0, L_0x7f95618f7528;
L_0x560c675a71d0 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f7570;
L_0x560c675a72c0 .cmp/eq 32, L_0x560c675a71d0, L_0x7f95618f75b8;
L_0x560c675a74f0 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f7600;
L_0x560c675a75e0 .cmp/eq 32, L_0x560c675a74f0, L_0x7f95618f7648;
L_0x560c675a79b0 .concat [ 6 26 0 0], L_0x560c675943e0, L_0x7f95618f7690;
L_0x560c675a7aa0 .cmp/eq 32, L_0x560c675a79b0, L_0x7f95618f76d8;
L_0x560c675a7cf0 .part v0x560c675939c0_0, 0, 6;
L_0x560c675a7d90 .cmp/eq 6, L_0x560c675a7cf0, L_0x7f95618f7720;
L_0x560c675a7ff0 .part v0x560c675939c0_0, 0, 6;
L_0x560c675a8090 .cmp/eq 6, L_0x560c675a7ff0, L_0x7f95618f7768;
L_0x560c675a8430 .part L_0x560c67594480, 3, 2;
L_0x560c675a8520 .cmp/eq 2, L_0x560c675a8430, L_0x7f95618f77b0;
L_0x560c675a87a0 .cmp/eq 6, L_0x560c67594480, L_0x7f95618f77f8;
L_0x560c675a89a0 .cmp/eq 6, L_0x560c67594480, L_0x7f95618f7840;
L_0x560c675a8e00 .cmp/eq 6, L_0x560c67594480, L_0x7f95618f7888;
L_0x560c675a8ca0 .cmp/eq 6, L_0x560c67594480, L_0x7f95618f78d0;
L_0x560c675a92d0 .functor MUXZ 1, L_0x7f95618f7918, L_0x560c675a5be0, L_0x560c675add60, C4<>;
L_0x560c675a9680 .part v0x560c675939c0_0, 21, 5;
L_0x560c675a98e0 .part v0x560c675939c0_0, 16, 5;
L_0x560c675a99d0 .part v0x560c675939c0_0, 11, 5;
L_0x560c675a9bf0 .part v0x560c675939c0_0, 16, 5;
L_0x560c675a9c90 .functor MUXZ 5, L_0x560c675a9bf0, L_0x560c675a99d0, L_0x560c674cda00, C4<>;
L_0x560c675a9fb0 .functor MUXZ 5, L_0x560c675a9c90, L_0x7f95618f7960, L_0x560c675a67d0, C4<>;
L_0x560c675aa390 .arith/sum 32, L_0x560c675acbf0, L_0x7f95618f79a8;
L_0x560c675aa640 .functor MUXZ 32, v0x560c67586ba0_0, v0x560c675935f0_0, L_0x560c6756c720, C4<>;
L_0x560c675aa7d0 .functor MUXZ 32, L_0x560c675aa640, v0x560c67588680_0, L_0x560c675a9210, C4<>;
L_0x560c675aab10 .functor MUXZ 32, L_0x560c675aa7d0, v0x560c67587e30_0, L_0x560c675a8ef0, C4<>;
L_0x560c675aaca0 .functor MUXZ 32, L_0x560c675aab10, L_0x560c675aa390, L_0x560c675aa250, C4<>;
L_0x560c675acbf0 .arith/sum 32, v0x560c67587770_0, L_0x7f95618f7ac8;
L_0x560c675acdf0 .part v0x560c675939c0_0, 0, 16;
L_0x560c675ad060 .concat [ 16 2 0 0], L_0x560c675acdf0, L_0x7f95618f7b10;
L_0x560c675ad1a0 .part L_0x560c675ad060, 0, 16;
L_0x560c675ad470 .concat [ 2 16 0 0], L_0x7f95618f7b58, L_0x560c675ad1a0;
L_0x560c675ad5b0 .part L_0x560c675ad470, 17, 1;
L_0x560c675ad890 .functor MUXZ 14, L_0x7f95618f7be8, L_0x7f95618f7ba0, L_0x560c675ad5b0, C4<>;
L_0x560c675ada20 .concat [ 18 14 0 0], L_0x560c675ad470, L_0x560c675ad890;
S_0x560c67565270 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x560c67552ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560c67585c00_0 .net *"_ivl_10", 15 0, L_0x560c675ac2f0;  1 drivers
L_0x7f95618f7a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560c67585d00_0 .net/2u *"_ivl_14", 15 0, L_0x7f95618f7a80;  1 drivers
v0x560c67585de0_0 .net *"_ivl_17", 15 0, L_0x560c675ac560;  1 drivers
v0x560c67585ea0_0 .net *"_ivl_5", 0 0, L_0x560c675abbd0;  1 drivers
v0x560c67585f80_0 .net *"_ivl_6", 15 0, L_0x560c675abc70;  1 drivers
v0x560c675860b0_0 .net *"_ivl_9", 15 0, L_0x560c675ac040;  1 drivers
v0x560c67586190_0 .net "addr_rt", 4 0, L_0x560c675ac890;  1 drivers
v0x560c67586270_0 .var "b_flag", 0 0;
v0x560c67586330_0 .net "funct", 5 0, L_0x560c675abb30;  1 drivers
v0x560c675864a0_0 .var "hi", 31 0;
v0x560c67586580_0 .net "instructionword", 31 0, v0x560c675939c0_0;  alias, 1 drivers
v0x560c67586660_0 .var "lo", 31 0;
v0x560c67586740_0 .var "memaddroffset", 31 0;
v0x560c67586820_0 .var "multresult", 63 0;
v0x560c67586900_0 .net "op1", 31 0, L_0x560c675ab6e0;  alias, 1 drivers
v0x560c675869e0_0 .net "op2", 31 0, L_0x560c675ab830;  alias, 1 drivers
v0x560c67586ac0_0 .net "opcode", 5 0, L_0x560c675aba90;  1 drivers
v0x560c67586ba0_0 .var "result", 31 0;
v0x560c67586c80_0 .net "shamt", 4 0, L_0x560c675ac790;  1 drivers
v0x560c67586d60_0 .net/s "sign_op1", 31 0, L_0x560c675ab6e0;  alias, 1 drivers
v0x560c67586e20_0 .net/s "sign_op2", 31 0, L_0x560c675ab830;  alias, 1 drivers
v0x560c67586ec0_0 .net "simmediatedata", 31 0, L_0x560c675ac3d0;  1 drivers
v0x560c67586f80_0 .net "simmediatedatas", 31 0, L_0x560c675ac3d0;  alias, 1 drivers
v0x560c67587040_0 .net "uimmediatedata", 31 0, L_0x560c675ac650;  1 drivers
v0x560c67587100_0 .net "unsign_op1", 31 0, L_0x560c675ab6e0;  alias, 1 drivers
v0x560c675871c0_0 .net "unsign_op2", 31 0, L_0x560c675ab830;  alias, 1 drivers
v0x560c675872d0_0 .var "unsigned_result", 31 0;
E_0x560c674ba7b0/0 .event anyedge, v0x560c67586ac0_0, v0x560c67586330_0, v0x560c675869e0_0, v0x560c67586c80_0;
E_0x560c674ba7b0/1 .event anyedge, v0x560c67586900_0, v0x560c67586820_0, v0x560c67586190_0, v0x560c67586ec0_0;
E_0x560c674ba7b0/2 .event anyedge, v0x560c67587040_0, v0x560c675872d0_0;
E_0x560c674ba7b0 .event/or E_0x560c674ba7b0/0, E_0x560c674ba7b0/1, E_0x560c674ba7b0/2;
L_0x560c675aba90 .part v0x560c675939c0_0, 26, 6;
L_0x560c675abb30 .part v0x560c675939c0_0, 0, 6;
L_0x560c675abbd0 .part v0x560c675939c0_0, 15, 1;
LS_0x560c675abc70_0_0 .concat [ 1 1 1 1], L_0x560c675abbd0, L_0x560c675abbd0, L_0x560c675abbd0, L_0x560c675abbd0;
LS_0x560c675abc70_0_4 .concat [ 1 1 1 1], L_0x560c675abbd0, L_0x560c675abbd0, L_0x560c675abbd0, L_0x560c675abbd0;
LS_0x560c675abc70_0_8 .concat [ 1 1 1 1], L_0x560c675abbd0, L_0x560c675abbd0, L_0x560c675abbd0, L_0x560c675abbd0;
LS_0x560c675abc70_0_12 .concat [ 1 1 1 1], L_0x560c675abbd0, L_0x560c675abbd0, L_0x560c675abbd0, L_0x560c675abbd0;
L_0x560c675abc70 .concat [ 4 4 4 4], LS_0x560c675abc70_0_0, LS_0x560c675abc70_0_4, LS_0x560c675abc70_0_8, LS_0x560c675abc70_0_12;
L_0x560c675ac040 .part v0x560c675939c0_0, 0, 16;
L_0x560c675ac2f0 .concat [ 16 0 0 0], L_0x560c675ac040;
L_0x560c675ac3d0 .concat [ 16 16 0 0], L_0x560c675ac2f0, L_0x560c675abc70;
L_0x560c675ac560 .part v0x560c675939c0_0, 0, 16;
L_0x560c675ac650 .concat [ 16 16 0 0], L_0x560c675ac560, L_0x7f95618f7a80;
L_0x560c675ac790 .part v0x560c675939c0_0, 6, 5;
L_0x560c675ac890 .part v0x560c675939c0_0, 16, 5;
S_0x560c67587500 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x560c67552ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560c675876b0_0 .net "clk", 0 0, v0x560c675932d0_0;  alias, 1 drivers
v0x560c67587770_0 .var "curr_addr", 31 0;
v0x560c67587850_0 .net "enable", 0 0, L_0x560c675adee0;  alias, 1 drivers
v0x560c675878f0_0 .net "next_addr", 31 0, v0x560c67592230_0;  1 drivers
v0x560c675879d0_0 .net "reset", 0 0, v0x560c67593b50_0;  alias, 1 drivers
S_0x560c67587b80 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x560c67552ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560c67587d60_0 .net "clk", 0 0, v0x560c675932d0_0;  alias, 1 drivers
v0x560c67587e30_0 .var "data", 31 0;
v0x560c67587ef0_0 .net "data_in", 31 0, v0x560c675864a0_0;  alias, 1 drivers
v0x560c67587ff0_0 .net "data_out", 31 0, v0x560c67587e30_0;  alias, 1 drivers
v0x560c675880b0_0 .net "enable", 0 0, L_0x560c675ac9a0;  alias, 1 drivers
v0x560c675881c0_0 .net "reset", 0 0, v0x560c67593b50_0;  alias, 1 drivers
S_0x560c67588310 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x560c67552ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560c67588570_0 .net "clk", 0 0, v0x560c675932d0_0;  alias, 1 drivers
v0x560c67588680_0 .var "data", 31 0;
v0x560c67588760_0 .net "data_in", 31 0, v0x560c67586660_0;  alias, 1 drivers
v0x560c67588830_0 .net "data_out", 31 0, v0x560c67588680_0;  alias, 1 drivers
v0x560c675888f0_0 .net "enable", 0 0, L_0x560c675ac9a0;  alias, 1 drivers
v0x560c675889e0_0 .net "reset", 0 0, v0x560c67593b50_0;  alias, 1 drivers
S_0x560c67588b50 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x560c67552ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560c675aa430 .functor BUFZ 32, L_0x560c675ab040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560c675ab4a0 .functor BUFZ 32, L_0x560c675ab2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560c675898d0_2 .array/port v0x560c675898d0, 2;
L_0x560c675ab5b0 .functor BUFZ 32, v0x560c675898d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560c67588d80_0 .net *"_ivl_0", 31 0, L_0x560c675ab040;  1 drivers
v0x560c67588e80_0 .net *"_ivl_10", 6 0, L_0x560c675ab360;  1 drivers
L_0x7f95618f7a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560c67588f60_0 .net *"_ivl_13", 1 0, L_0x7f95618f7a38;  1 drivers
v0x560c67589020_0 .net *"_ivl_2", 6 0, L_0x560c675ab0e0;  1 drivers
L_0x7f95618f79f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560c67589100_0 .net *"_ivl_5", 1 0, L_0x7f95618f79f0;  1 drivers
v0x560c67589230_0 .net *"_ivl_8", 31 0, L_0x560c675ab2c0;  1 drivers
v0x560c67589310_0 .net "r_clk", 0 0, v0x560c675932d0_0;  alias, 1 drivers
v0x560c675893b0_0 .net "r_clk_enable", 0 0, v0x560c67593370_0;  alias, 1 drivers
v0x560c67589470_0 .net "read_data1", 31 0, L_0x560c675aa430;  alias, 1 drivers
v0x560c67589550_0 .net "read_data2", 31 0, L_0x560c675ab4a0;  alias, 1 drivers
v0x560c67589630_0 .net "read_reg1", 4 0, L_0x560c675a9680;  alias, 1 drivers
v0x560c67589710_0 .net "read_reg2", 4 0, L_0x560c675a98e0;  alias, 1 drivers
v0x560c675897f0_0 .net "register_v0", 31 0, L_0x560c675ab5b0;  alias, 1 drivers
v0x560c675898d0 .array "registers", 0 31, 31 0;
v0x560c67589ea0_0 .net "reset", 0 0, v0x560c67593b50_0;  alias, 1 drivers
v0x560c67589f40_0 .net "write_control", 0 0, L_0x560c675aa140;  alias, 1 drivers
v0x560c6758a000_0 .net "write_data", 31 0, L_0x560c675aaca0;  alias, 1 drivers
v0x560c6758a1f0_0 .net "write_reg", 4 0, L_0x560c675a9fb0;  alias, 1 drivers
L_0x560c675ab040 .array/port v0x560c675898d0, L_0x560c675ab0e0;
L_0x560c675ab0e0 .concat [ 5 2 0 0], L_0x560c675a9680, L_0x7f95618f79f0;
L_0x560c675ab2c0 .array/port v0x560c675898d0, L_0x560c675ab360;
L_0x560c675ab360 .concat [ 5 2 0 0], L_0x560c675a98e0, L_0x7f95618f7a38;
S_0x560c6753fe00 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f9561943198 .functor BUFZ 1, C4<z>; HiZ drive
v0x560c67593bf0_0 .net "clk", 0 0, o0x7f9561943198;  0 drivers
o0x7f95619431c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560c67593c90_0 .net "data_address", 31 0, o0x7f95619431c8;  0 drivers
o0x7f95619431f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560c67593d70_0 .net "data_read", 0 0, o0x7f95619431f8;  0 drivers
v0x560c67593e10_0 .var "data_readdata", 31 0;
o0x7f9561943258 .functor BUFZ 1, C4<z>; HiZ drive
v0x560c67593ef0_0 .net "data_write", 0 0, o0x7f9561943258;  0 drivers
o0x7f9561943288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560c67594000_0 .net "data_writedata", 31 0, o0x7f9561943288;  0 drivers
S_0x560c675526f0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f95619433d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560c675941a0_0 .net "instr_address", 31 0, o0x7f95619433d8;  0 drivers
v0x560c675942a0_0 .var "instr_readdata", 31 0;
    .scope S_0x560c67588b50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560c675898d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560c67588b50;
T_1 ;
    %wait E_0x560c674e2910;
    %load/vec4 v0x560c67589ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560c675893b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560c67589f40_0;
    %load/vec4 v0x560c6758a1f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560c6758a000_0;
    %load/vec4 v0x560c6758a1f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560c675898d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560c67565270;
T_2 ;
    %wait E_0x560c674ba7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %load/vec4 v0x560c67586ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x560c67586330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x560c67586e20_0;
    %ix/getv 4, v0x560c67586c80_0;
    %shiftl 4;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x560c67586e20_0;
    %ix/getv 4, v0x560c67586c80_0;
    %shiftr 4;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x560c67586e20_0;
    %ix/getv 4, v0x560c67586c80_0;
    %shiftr/s 4;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x560c67586e20_0;
    %load/vec4 v0x560c67587100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x560c67586e20_0;
    %load/vec4 v0x560c67587100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x560c67586e20_0;
    %load/vec4 v0x560c67587100_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x560c67586d60_0;
    %pad/s 64;
    %load/vec4 v0x560c67586e20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560c67586820_0, 0, 64;
    %load/vec4 v0x560c67586820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560c675864a0_0, 0, 32;
    %load/vec4 v0x560c67586820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560c67586660_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x560c67587100_0;
    %pad/u 64;
    %load/vec4 v0x560c675871c0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560c67586820_0, 0, 64;
    %load/vec4 v0x560c67586820_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560c675864a0_0, 0, 32;
    %load/vec4 v0x560c67586820_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560c67586660_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586e20_0;
    %mod/s;
    %store/vec4 v0x560c675864a0_0, 0, 32;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586e20_0;
    %div/s;
    %store/vec4 v0x560c67586660_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %mod;
    %store/vec4 v0x560c675864a0_0, 0, 32;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %div;
    %store/vec4 v0x560c67586660_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x560c67586900_0;
    %store/vec4 v0x560c675864a0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x560c67586900_0;
    %store/vec4 v0x560c67586660_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586e20_0;
    %add;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %add;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %sub;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %and;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %or;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %xor;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %or;
    %inv;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586e20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c675871c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x560c67586190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x560c67586d60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x560c67586d60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x560c67586d60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x560c67586d60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586e20_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c675869e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x560c67586d60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x560c67586d60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67586270_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c67586f80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c67587040_0;
    %and;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c67587040_0;
    %or;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x560c67587100_0;
    %load/vec4 v0x560c67587040_0;
    %xor;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x560c67587040_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560c675872d0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c67586740_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c67586740_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c67586740_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c67586740_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c67586740_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c67586740_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c67586740_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x560c67586d60_0;
    %load/vec4 v0x560c67586ec0_0;
    %add;
    %store/vec4 v0x560c67586740_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560c675872d0_0;
    %store/vec4 v0x560c67586ba0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560c67588310;
T_3 ;
    %wait E_0x560c674e2910;
    %load/vec4 v0x560c675889e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560c67588680_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560c675888f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560c67588760_0;
    %assign/vec4 v0x560c67588680_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560c67587b80;
T_4 ;
    %wait E_0x560c674e2910;
    %load/vec4 v0x560c675881c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560c67587e30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560c675880b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560c67587ef0_0;
    %assign/vec4 v0x560c67587e30_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560c67587500;
T_5 ;
    %wait E_0x560c674e2910;
    %load/vec4 v0x560c675879d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560c67587770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560c67587850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560c675878f0_0;
    %assign/vec4 v0x560c67587770_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560c67552ef0;
T_6 ;
    %wait E_0x560c674e2910;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x560c67592c90_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560c67590e20_0, v0x560c6758fd20_0, v0x560c67592870_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560c67592560_0, v0x560c67592700_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560c67592490_0, v0x560c67592630_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560c67592930_0, v0x560c67592dc0_0, v0x560c67592af0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560c67592170_0, v0x560c67592f30_0, v0x560c67592e90_0, v0x560c67591280_0, v0x560c67590af0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x560c67590440_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x560c67552ef0;
T_7 ;
    %wait E_0x560c674e11b0;
    %load/vec4 v0x560c67590020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560c67590530_0;
    %load/vec4 v0x560c67590180_0;
    %add;
    %store/vec4 v0x560c67592230_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560c67590ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560c67590530_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560c67590e20_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560c67592230_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560c67590f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560c67592490_0;
    %store/vec4 v0x560c67592230_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560c67590530_0;
    %store/vec4 v0x560c67592230_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560c67552ef0;
T_8 ;
    %wait E_0x560c674e2910;
    %load/vec4 v0x560c67592c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c675903a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560c67590440_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560c675903a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560c67565640;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c675932d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560c675932d0_0;
    %inv;
    %store/vec4 v0x560c675932d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x560c67565640;
T_10 ;
    %fork t_1, S_0x560c67552ac0;
    %jmp t_0;
    .scope S_0x560c67552ac0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67593b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560c67593370_0, 0, 1;
    %wait E_0x560c674e2910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560c67593b50_0, 0, 1;
    %wait E_0x560c674e2910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560c6756b680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560c6756e8e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560c675855c0_0, 0, 5;
    %load/vec4 v0x560c6756b680_0;
    %store/vec4 v0x560c675856a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560c6756b9b0_0, 0, 16;
    %load/vec4 v0x560c6756e8e0_0;
    %load/vec4 v0x560c675855c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560c675856a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560c6756b9b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560c6756c8c0_0, 0, 32;
    %load/vec4 v0x560c6756c8c0_0;
    %store/vec4 v0x560c675939c0_0, 0, 32;
    %load/vec4 v0x560c6756b680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x560c675935f0_0, 0, 32;
    %wait E_0x560c674e2910;
    %delay 2, 0;
    %load/vec4 v0x560c675936c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x560c67593500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x560c6756b680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560c6756b680_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560c6756b680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560c6756e8e0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x560c675663c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560c67585780_0, 0, 5;
    %load/vec4 v0x560c6756b680_0;
    %subi 1, 0, 5;
    %store/vec4 v0x560c675855c0_0, 0, 5;
    %load/vec4 v0x560c6756b680_0;
    %store/vec4 v0x560c675856a0_0, 0, 5;
    %load/vec4 v0x560c6756b680_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560c675854e0_0, 0, 5;
    %load/vec4 v0x560c6756e8e0_0;
    %load/vec4 v0x560c675855c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560c675856a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560c675854e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560c67585780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560c675663c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560c67585400_0, 0, 32;
    %load/vec4 v0x560c67585400_0;
    %store/vec4 v0x560c675939c0_0, 0, 32;
    %wait E_0x560c674e2910;
    %delay 2, 0;
    %load/vec4 v0x560c6756b680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560c6756b680_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560c6756b680_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x560c6756e8e0_0, 0, 6;
    %load/vec4 v0x560c6756b680_0;
    %addi 15, 0, 5;
    %store/vec4 v0x560c675855c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560c675856a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560c6756b9b0_0, 0, 16;
    %load/vec4 v0x560c6756e8e0_0;
    %load/vec4 v0x560c675855c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560c675856a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560c6756b9b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560c6756c8c0_0, 0, 32;
    %load/vec4 v0x560c6756c8c0_0;
    %store/vec4 v0x560c675939c0_0, 0, 32;
    %wait E_0x560c674e2910;
    %delay 2, 0;
    %load/vec4 v0x560c6756b680_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x560c6756b680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x560c67561c90_0, 0, 32;
    %load/vec4 v0x560c67593a60_0;
    %load/vec4 v0x560c67561c90_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x560c67561c90_0, v0x560c67593a60_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x560c6756b680_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560c6756b680_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560c67565640;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
