
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1693M, PVMEM - 1839M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1693M, PVMEM - 1839M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
NRF info: Checking flow variables for route
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for route
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 58 movable and 0 fixed cells in partition logic_hw
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 14    | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed  | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 16    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1693M, PVMEM - 1839M)
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 212M, CVMEM - 1693M, PVMEM - 1839M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 212M, CVMEM - 1693M, PVMEM - 1839M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # fk_msg 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # get_top_partition
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info Running Single Core Timing Analysis using 1 CPU.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Routing lib vias have been created
Routing lib vias have been selected
RRT warning: GR congestion map doesn't exist
info Use corner 'corner_0_0'
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
|-------+---------+---------|
| via8  | ok      | none    | 
|-------+---------+---------|
| via9  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '70' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition logic_hw with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
#################################################################################################################
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'logic_hw'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Mon Jan 3 13:25:39 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
info Found 58 movable and 0 fixed cells in partition logic_hw
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
RRT warning: Skipping 'clock' routing stage because there are no clock nets
RRT info: Stage 'clock' skipped
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Mon Jan 3 13:25:39 2022
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | logic_hw                   | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


#################################################################################################################

 Auto Ideal Fanout Threshold for design 'logic_hw'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: Performing new global routing on small grid
info UI30: performing global routing on partition logic_hw (started at Mon Jan 3 13:25:39 2022)
---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


--------------------------------------------------------------------------------------------------------------
|                           Non-default Parameter Values for 'config_route_global'                           |
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| Name          | Description                                               | Value | Default | User Defined | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr* | value of the follow_gr attribute applied to critical nets | 100   | 90      | true         | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_verbosity* | silent=0, info=1, verbose=2                               | 2     | 1       | true         | 
--------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_verbosity
List has 2 elements
Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start 1100, step 1400, number 110
Sdb track: Routing Layer  2 (Vertical)   = start   50, step 1900, number 78
Sdb track: Routing Layer  3 (Horizontal) = start 1100, step 1400, number 110
Sdb track: Routing Layer  4 (Vertical)   = start 1350, step 2800, number 53
Sdb track: Routing Layer  5 (Horizontal) = start 1100, step 2800, number 55
Sdb track: Routing Layer  6 (Vertical)   = start 1350, step 2800, number 53
Sdb track: Routing Layer  7 (Horizontal) = start 4700, step 8000, number 19
Sdb track: Routing Layer  8 (Vertical)   = start 4950, step 8000, number 18
Sdb track: Routing Layer  9 (Horizontal) = start 4700, step 16000, number 10
Sdb track: Routing Layer 10 (Vertical)   = start 4950, step 16000, number 9

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 10

Instantiated routing nodes at 120 of 120 (100 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42 Upward via cost 14
Layer 9 HORIZ  Step cost 57 Upward via cost 14
Layer 10 VERT   Step cost 42
 xOrig 0 xHi 148204 xStep 57000 colHi 3
 yOrig 0 yHi 154004 yStep 42000 rowHi 4

Congestion effort = medium
Timing effort     = medium

Start global routing with  1  CPUs 

info GR11: Skipping net 'n_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_0_12' status: 'gr_small'
info GR11: Skipping net 'n_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_9' status: 'gr_small'
info GR11: Skipping net 'n_0_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_0_16' status: 'gr_small'
info GR11: Skipping net 'n_0_17' status: 'gr_small'
info GR11: Skipping net 'n_0_8' status: 'gr_small'
info GR11: Skipping net 'n_0_0_18' status: 'gr_small'
info GR11: Skipping net 'n_0_0_22' status: 'gr_small'
info GR11: Skipping net 'n_0_16' status: 'gr_small'
info GR11: Skipping net 'n_0_23' status: 'gr_small'
info GR11: Skipping net 'n_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_11' status: 'gr_small'
Built 53 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did      53 of      53 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-9 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Mon Jan 3 13:25:39 2022
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 40          | 45        | 108       | 193         | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 0.461538    | 0.3       | 0.209677  | 0.461538    | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.0566502   | 0.0379965 | 0.0229665 | 0.0302439   | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 0         | -1        | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 1.43641e+06 | 917002    | 128       | 2.35341e+06 | 
----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Mon Jan 3 13:25:39 2022
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (micron)          | 235.34 | 50.16  | 91.70  | 93.48  | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 21.31  | 38.96  | 39.72  | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 48.00  | 9.00   | 22.00  | 17.00  | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
-----------------------------------------------------------------------------------------------
|                                       Vias statistics                                       |
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
|                 | TOTAL  | via1   | via2   | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Number of vias  | 128.00 | 85.00  | 43.00  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Vias (%)        | 100.00 | 66.41  | 33.59  | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Single vias (%) | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Double vias (%) | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
-----------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition logic_hw (started at Mon Jan 3 13:25:39 2022)

Congestion ratio stats: min = 0.02, max = 0.15, mean = 0.08 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 230M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
info TDRO: Prepare timing info: derate
info TDRO: Invalidating timer
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 225 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 232M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 232M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 232M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 232M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'logic_hw' (nano)            |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'logic_hw' (nano)            |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | logic_hw       | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving global routing info...
-----------------------------------------------------------------
|                        | tr_opt_init                          | 
|------------------------+--------------------------------------|
| elapsed_time  (min)    | 00h 10m                              | 
|------------------------+--------------------------------------|
| cpu_time  (min)        | 0.00031944444444444446d 00.0h 00.0m  | 
|------------------------+--------------------------------------|
| heap_memory  (Mb)      | 1184                                 | 
|------------------------+--------------------------------------|
| logic_utilization  (%) | 91.29                                | 
|------------------------+--------------------------------------|
| WNS  (ps)              | 0.0                                  | 
|------------------------+--------------------------------------|
| TNS  (ns)              | 0.0                                  | 
|------------------------+--------------------------------------|
| WHS  (ps)              | 0.0                                  | 
|------------------------+--------------------------------------|
| THS  (ns)              | 0.0                                  | 
|------------------------+--------------------------------------|
| setup_viols            | 0                                    | 
|------------------------+--------------------------------------|
| hold_viols             | 0                                    | 
|------------------------+--------------------------------------|
| slew_viols             | 0                                    | 
|------------------------+--------------------------------------|
| worst_slew  (ps)       | 0.0                                  | 
|------------------------+--------------------------------------|
| total_slew  (ps)       | 0.0                                  | 
|------------------------+--------------------------------------|
| overflow_edges         | 0                                    | 
|------------------------+--------------------------------------|
| overflow_nodes         | 0                                    | 
|------------------------+--------------------------------------|
| wire_len_total  (mm)   | 0.2                                  | 
|------------------------+--------------------------------------|
| via_count_total        | 128                                  | 
-----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 148200 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.345729 min: 0.000000 avg: 0.045133
info metal2 layer density max: 0.000982 min: 0.000000 avg: 0.000065
info metal3 layer density max: 0.001600 min: 0.000000 avg: 0.000064
info metal4 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal5 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002181 min: 0.000000 avg: 0.000545
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 234M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 225 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 234M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------



Setting all clock networks in partition(s) 'logic_hw':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 1     | 
|-------------------------------+-------|
| Total Sequential cells        | 14    | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------


No Clock Gating elements found
RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 14 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition logic_hw.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition logic_hw (started at Mon Jan 3 13:25:39 2022)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 72   | 211  | 
|-------------------+------+------|
| To be routed :    | 70   | 211  | 
|-------------------+------+------|
|   - signal        | 70   | 211  | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 48   | 
|-----------------------+------|
|   - no any wires      | 22   | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   15 with     27 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 56 core library pins:
 Ideal   :    56 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Initialization ...
Global grid size 4 rows x 3 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 70 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 78X x 110Y
M2:   vertical grid 78X x 110Y
M3: horizontal grid 128X x 110Y
M4:   vertical grid 53X x 110Y
M5: horizontal grid 53X x 55Y
M6:   vertical grid 53X x 71Y
M7: horizontal grid 68X x 19Y
M8:   vertical grid 18X x 19Y
M9: horizontal grid 18X x 10Y
M10:   vertical grid 9X x 10Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 39
Fixed net vias 0
Core cells 58
Core cells with unique orientation 23: pin objects 251, obstructions 129
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 21, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 48 nets with global routing
Detected 22 nets without any routing
Detected 48 wires, 128 vias
Detected 211 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed      113 of      301 tested segments in    17 channels. Unresolved       92 violations and        3 notes
1.001 Changed       41 of      214 tested segments in    12 channels. Unresolved       27 violations and        3 notes
1.002 Changed       11 of       86 tested segments in    15 channels. Unresolved        6 violations and        0 notes
1.003 Changed        5 of       29 tested segments in    10 channels. Unresolved        1 violations and        0 notes
1.004 Changed        1 of       12 tested segments in     6 channels. Unresolved        0 violations and        0 notes
1.005 Changed        3 of        9 tested segments in     6 channels. Unresolved        1 violations and        0 notes
1.006 Changed        3 of       10 tested segments in     5 channels. Unresolved        1 violations and        0 notes
1.007 Changed        0 of        7 tested segments in     5 channels. Unresolved        0 violations and        0 notes
1.008 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(92), notes=0(3)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(2) ...
2.000 Changed        1 of      165 tested segments in    11 channels. Unresolved        0 violations and        0 notes
2.001 Changed        0 of        1 tested segments in     1 channels. Unresolved        0 violations and        0 notes
2.002 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(0), notes=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Write routing ...
M1: 192 vias and 4 wires with length 0.003 (0.000 in non-prefer direction)
M2: 205 vias and 193 wires with length 0.160 (0.001 in non-prefer direction)
M3: 36 vias and 146 wires with length 0.198 (0.001 in non-prefer direction)
M4: 2 vias and 22 wires with length 0.039 (0.001 in non-prefer direction)
M5: 0 vias and 1 wires with length 0.002 (0.000 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 435 vias and 366 wires with length 0.402 (0.003 in non-prefer direction)
info UI33: performed track routing for 0 sec (CPU time: 0 sec; MEM: RSS - 243M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'logic_hw'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 248M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 248M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 248M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 248M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'logic_hw' (nano)              |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | 0.1190 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   15 with     27 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 72   | 211  | 
|-------------------+------+------|
| To be routed :    | 70   | 211  | 
|-------------------+------+------|
|   - signal        | 70   | 211  | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 70   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 148200 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.345729 min: 0.000000 avg: 0.045483
info metal2 layer density max: 0.089526 min: 0.000000 avg: 0.013405
info metal3 layer density max: 0.183973 min: 0.000000 avg: 0.020721
info metal4 layer density max: 0.050000 min: 0.000000 avg: 0.006877
info metal5 layer density max: 0.005200 min: 0.000000 avg: 0.000325
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002181 min: 0.000000 avg: 0.000545
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:39 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'logic_hw' (nano)              |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | 0.1190 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------
|                        | tr_opt_init                          | tr_opt_tr_0  | 
|------------------------+--------------------------------------+--------------|
| elapsed_time  (min)    | 00h 10m                              | 00h 00m      | 
|------------------------+--------------------------------------+--------------|
| cpu_time  (min)        | 0.00031944444444444446d 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+--------------------------------------+--------------|
| heap_memory  (Mb)      | 1184                                 | 1184         | 
|------------------------+--------------------------------------+--------------|
| logic_utilization  (%) | 91.29                                | 91.29        | 
|------------------------+--------------------------------------+--------------|
| WNS  (ps)              | 0.0                                  | 0.0          | 
|------------------------+--------------------------------------+--------------|
| TNS  (ns)              | 0.0                                  | 0.0          | 
|------------------------+--------------------------------------+--------------|
| WHS  (ps)              | 0.0                                  | 0.0          | 
|------------------------+--------------------------------------+--------------|
| THS  (ns)              | 0.0                                  | 0.0          | 
|------------------------+--------------------------------------+--------------|
| setup_viols            | 0                                    | 0            | 
|------------------------+--------------------------------------+--------------|
| hold_viols             | 0                                    | 0            | 
|------------------------+--------------------------------------+--------------|
| slew_viols             | 0                                    | 0            | 
|------------------------+--------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                  | 0.0          | 
|------------------------+--------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                  | 0.0          | 
|------------------------+--------------------------------------+--------------|
| overflow_edges         | 0                                    |              | 
|------------------------+--------------------------------------+--------------|
| overflow_nodes         | 0                                    |              | 
|------------------------+--------------------------------------+--------------|
| wire_len_total  (mm)   | 0.2                                  | 0.4          | 
|------------------------+--------------------------------------+--------------|
| via_count_total        | 128                                  | 435          | 
--------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition logic_hw old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 8
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 9 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |===================================================================== 8
4.56473 | 0
9.12946 | 0
13.6942 | 0
18.2589 | 0
22.8237 | 0
27.3884 | 0
31.9531 | 0
36.5179 | 0
41.0826 | 0
45.6473 | 0
50.2121 | 0
54.7768 | 0
59.3415 | 0
63.9063 | 0
68.471  | 0
73.0357 | 0
77.6004 | 0
82.1652 | 0
86.7299 |======== 1
91.2946 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:25:39 2022)
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:39 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:25:39 2022
  
--------------------------------------------------------
|                   GR Configuration                   |
|----------+----------+--------+-----------+-----------|
|          | Mode     | Tracks | Min Layer | Max Layer | 
|----------+----------+--------+-----------+-----------|
| logic_hw | unfolded | 30     | 1         | 10        | 
--------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design logic_hw.
info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

info DUM207: optimize: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition logic_hw old max-util 100 new max-util 100.
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:39 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0  | tr_opt_drc_0 | 
|------------------------+-------------------------------------+--------------+--------------|
| elapsed_time  (min)    | 00h 10m                             | 00h 00m      | 00h 00m      | 
|------------------------+-------------------------------------+--------------+--------------|
| cpu_time  (min)        | 0.00031944444444444446d 00.0h00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+--------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184         | 1184         | 
|------------------------+-------------------------------------+--------------+--------------|
| logic_utilization  (%) | 91.29                               | 91.29        | 91.29        | 
|------------------------+-------------------------------------+--------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------|
| setup_viols            | 0                                   | 0            | 0            | 
|------------------------+-------------------------------------+--------------+--------------|
| hold_viols             | 0                                   | 0            | 0            | 
|------------------------+-------------------------------------+--------------+--------------|
| slew_viols             | 0                                   | 0            | 0            | 
|------------------------+-------------------------------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------|
| overflow_edges         | 0                                   |              |              | 
|------------------------+-------------------------------------+--------------+--------------|
| overflow_nodes         | 0                                   |              |              | 
|------------------------+-------------------------------------+--------------+--------------|
| wire_len_total  (mm)   | 0.2                                 | 0.4          | 0.4          | 
|------------------------+-------------------------------------+--------------+--------------|
| via_count_total        | 128                                 | 435          | 435          | 
----------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:25:40 2022)
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------------------------------------
|                   GR Configuration                   |
|----------+----------+--------+-----------+-----------|
|          | Mode     | Tracks | Min Layer | Max Layer | 
|----------+----------+--------+-----------+-----------|
| logic_hw | unfolded | 30     | 1         | 10        | 
--------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design logic_hw.
info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

info DUM207: optimize: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition logic_hw old max-util 100 new max-util 100.
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0  | tr_opt_drc_0 | tr_opt_tns_0 | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| elapsed_time  (min)    | 00h 10m                             | 00h 00m      | 00h 00m      | 00h 00m      | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| cpu_time  (min)        | 0.00031944444444444446d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184         | 1184         | 1184         | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| logic_utilization  (%) | 91.29                               | 91.29        | 91.29        | 91.29        | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| setup_viols            | 0                                   | 0            | 0            | 0            | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| hold_viols             | 0                                   | 0            | 0            | 0            | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| slew_viols             | 0                                   | 0            | 0            | 0            | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| overflow_edges         | 0                                   |              |              |              | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| overflow_nodes         | 0                                   |              |              |              | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| wire_len_total  (mm)   | 0.2                                 | 0.4          | 0.4          | 0.4          | 
|------------------------+-------------------------------------+--------------+--------------+--------------|
| via_count_total        | 128                                 | 435          | 435          | 435          | 
-------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:25:40 2022)
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------------------------------------
|                   GR Configuration                   |
|----------+----------+--------+-----------+-----------|
|          | Mode     | Tracks | Min Layer | Max Layer | 
|----------+----------+--------+-----------+-----------|
| logic_hw | unfolded | 30     | 1         | 10        | 
--------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design logic_hw.
info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective DENSITY.
info OPT23: Collected 0 targets from 0 bins with utilization greater than 95% within partition logic_hw.
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 251M, CVMEM - 1693M, PVMEM - 1839M)
WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

info DUM207: optimize: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition logic_hw old max-util 100 new max-util 100.
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 251M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 251M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 205M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 251M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 251M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0  | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| elapsed_time  (min)    | 00h 10m                             | 00h 00m      | 00h 00m      | 00h 00m      | 00h 00m          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| cpu_time  (min)        | 0.00031944444444444446d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| heap_memory  (Mb)      | 1184                                | 1184         | 1184         | 1184         | 1184             | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| logic_utilization  (%) | 91.29                               | 91.29        | 91.29        | 91.29        | 91.29            | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| WNS  (ps)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| TNS  (ns)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| WHS  (ps)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| THS  (ns)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| setup_viols            | 0                                   | 0            | 0            | 0            | 0                | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| hold_viols             | 0                                   | 0            | 0            | 0            | 0                | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| slew_viols             | 0                                   | 0            | 0            | 0            | 0                | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| total_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| overflow_edges         | 0                                   |              |              |              |                  | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| overflow_nodes         | 0                                   |              |              |              |                  | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| wire_len_total  (mm)   | 0.2                                 | 0.4          | 0.4          | 0.4          | 0.4              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------|
| via_count_total        | 128                                 | 435          | 435          | 435          | 435              | 
--------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:25:40 2022)
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------------------------------------
|                   GR Configuration                   |
|----------+----------+--------+-----------+-----------|
|          | Mode     | Tracks | Min Layer | Max Layer | 
|----------+----------+--------+-----------+-----------|
| logic_hw | unfolded | 30     | 1         | 10        | 
--------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design logic_hw.
info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

info DUM207: optimize: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition logic_hw old max-util 100 new max-util 100.
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0  | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0 | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| elapsed_time  (min)    | 00h 10m                             | 00h 00m      | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m      | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| cpu_time  (min)        | 0.00031944444444444446d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 00.0h 00.0m  | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| heap_memory  (Mb)      | 1184                                | 1184         | 1184         | 1184         | 1184             | 1184         | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| logic_utilization  (%) | 91.29                               | 91.29        | 91.29        | 91.29        | 91.29            | 91.29        | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| WNS  (ps)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| TNS  (ns)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| WHS  (ps)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| THS  (ns)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| setup_viols            | 0                                   | 0            | 0            | 0            | 0                | 0            | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| hold_viols             | 0                                   | 0            | 0            | 0            | 0                | 0            | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| slew_viols             | 0                                   | 0            | 0            | 0            | 0                | 0            | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| worst_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| total_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| overflow_edges         | 0                                   |              |              |              |                  |              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| overflow_nodes         | 0                                   |              |              |              |                  |              | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| wire_len_total  (mm)   | 0.2                                 | 0.4          | 0.4          | 0.4          | 0.4              | 0.4          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------|
| via_count_total        | 128                                 | 435          | 435          | 435          | 435              | 435          | 
-----------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:25:40 2022)
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------------------------------------
|                   GR Configuration                   |
|----------+----------+--------+-----------+-----------|
|          | Mode     | Tracks | Min Layer | Max Layer | 
|----------+----------+--------+-----------+-----------|
| logic_hw | unfolded | 30     | 1         | 10        | 
--------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design logic_hw.
info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

info DUM207: optimize: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition logic_hw old max-util 100 new max-util 100.
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:40 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0  | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0 | tr_opt_hold_0 | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| elapsed_time  (min)    | 00h 10m                             | 00h 00m      | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m      | 00h 00m       | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| cpu_time  (min)        | 0.00031944444444444446d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m      | 00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| heap_memory  (Mb)      | 1184                                | 1184         | 1184         | 1184         | 1184             | 1184         | 1184          | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| logic_utilization  (%) | 91.29                               | 91.29        | 91.29        | 91.29        | 91.29            | 91.29        | 91.29         | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| WNS  (ps)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| TNS  (ns)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| WHS  (ps)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| THS  (ns)              | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| setup_viols            | 0                                   | 0            | 0            | 0            | 0                | 0            | 0             | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| hold_viols             | 0                                   | 0            | 0            | 0            | 0                | 0            | 0             | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| slew_viols             | 0                                   | 0            | 0            | 0            | 0                | 0            | 0             | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| worst_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| total_slew  (ps)       | 0.0                                 | 0.0          | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| overflow_edges         | 0                                   |              |              |              |                  |              |               | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| overflow_nodes         | 0                                   |              |              |              |                  |              |               | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| wire_len_total  (mm)   | 0.2                                 | 0.4          | 0.4          | 0.4          | 0.4              | 0.4          | 0.4           | 
|------------------------+-------------------------------------+--------------+--------------+--------------+------------------+--------------+---------------|
| via_count_total        | 128                                 | 435          | 435          | 435          | 435              | 435          | 435           | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'logic_hw' (nano)              |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | 0.1190 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition logic_hw (started at Mon Jan 3 13:25:40 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 44 movable and 14 fixed cells in partition logic_hw
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 8 cut rows, with average utilization 81.4286%, utilization with cell bloats 81.4286%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 44, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 44                  | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition logic_hw with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Mon Jan 3 13:25:40 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 70         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 148200 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.345729 min: 0.000000 avg: 0.045483
info metal2 layer density max: 0.089526 min: 0.000000 avg: 0.013405
info metal3 layer density max: 0.183973 min: 0.000000 avg: 0.020721
info metal4 layer density max: 0.050000 min: 0.000000 avg: 0.006877
info metal5 layer density max: 0.005200 min: 0.000000 avg: 0.000325
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002181 min: 0.000000 avg: 0.000545
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:40 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
---------------------------------------------------------------------------------
|             MCMM variability report for design 'logic_hw' (nano)              |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | 0.1190 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 225 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'true'

Setting all clock networks in partition(s) 'logic_hw':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 1     | 
|-------------------------------+-------|
| Total Sequential cells        | 14    | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------


No Clock Gating elements found
RRT info: Found 14 pre-existing "fixed" Sequential leaf cells of clock networks
 14 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition logic_hw.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition logic_hw (started at Mon Jan 3 13:25:40 2022)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 72   | 211  | 
|-----------------------+------+------|
| To be routed :        | 69   | 196  | 
|-----------------------+------+------|
|   - signal            | 69   | 196  | 
|-----------------------+------+------|
| To be skipped :       | 3    | 15   | 
|-----------------------+------+------|
|   - marked dont_route | 1    | 15   | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 69   | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 69   | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   15 with     60 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 56 core library pins:
 Ideal   :    56 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 4 rows x 3 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 69 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 78X x 110Y
M2:   vertical grid 78X x 110Y
M3: horizontal grid 128X x 110Y
M4:   vertical grid 53X x 110Y
M5: horizontal grid 53X x 55Y
M6:   vertical grid 53X x 71Y
M7: horizontal grid 68X x 19Y
M8:   vertical grid 18X x 19Y
M9: horizontal grid 18X x 10Y
M10:   vertical grid 9X x 10Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 61
Fixed net vias 21
Core cells 58
Core cells with unique orientation 23: pin objects 251, obstructions 129
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 21, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 71% 81% 91% 100%
Detected 22 nets with detail routing
Detected 47 nets with mixed global and detail routing
Detected 386 wires, 534 vias
Detected 196 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) ...
1.000 Changed        0 of      318 tested segments in    17 channels. Unresolved        0 violations and        0 notes
1.001 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(0), notes=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(2) ...
2.000 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(0), notes=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(3) ...
3.000 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and        0 notes
Result=end(begin): viols=0(0), notes=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Write routing ...
M1: 178 vias and 4 wires with length 0.003 (0.000 in non-prefer direction)
M2: 198 vias and 177 wires with length 0.141 (0.000 in non-prefer direction)
M3: 36 vias and 140 wires with length 0.179 (0.001 in non-prefer direction)
M4: 2 vias and 22 wires with length 0.039 (0.001 in non-prefer direction)
M5: 0 vias and 1 wires with length 0.002 (0.000 in non-prefer direction)
M6: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 414 vias and 344 wires with length 0.364 (0.002 in non-prefer direction)
info UI33: performed track routing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'logic_hw'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 252M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'logic_hw' (nano)            |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   15 with     60 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 72   | 211  | 
|-----------------------+------+------|
| To be routed :        | 69   | 196  | 
|-----------------------+------+------|
|   - signal            | 69   | 196  | 
|-----------------------+------+------|
| To be skipped :       | 3    | 15   | 
|-----------------------+------+------|
|   - marked dont_route | 1    | 15   | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 69   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 148200 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.345729 min: 0.000000 avg: 0.045483
info metal2 layer density max: 0.089526 min: 0.000000 avg: 0.013405
info metal3 layer density max: 0.183973 min: 0.000000 avg: 0.020721
info metal4 layer density max: 0.050000 min: 0.000000 avg: 0.006877
info metal5 layer density max: 0.005200 min: 0.000000 avg: 0.000325
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002181 min: 0.000000 avg: 0.000545
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'logic_hw' (nano)            |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 253M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0 | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_density_0 | tr_opt_wns_0 | tr_opt_hold_0 | tr_opt_tr_1 | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| elapsed_time  (min)    | 00h 10m                            | 00h 00m     | 00h 00m      | 00h 00m      | 00h 00m          | 00h 00m      | 00h 00m       | 00h 00m     | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| cpu_time  (min)        | 0.00031944444444444446d00.0h 00.0m | 00.0h00.0m  | 00.0h00.0m   | 00.0h00.0m   | 00.0h00.0m       | 00.0h00.0m   | 00.0h00.0m    | 00.0h00.0m  | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| heap_memory  (Mb)      | 1184                               | 1184        | 1184         | 1184         | 1184             | 1184         | 1184          | 1184        | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| logic_utilization  (%) | 91.29                              | 91.29       | 91.29        | 91.29        | 91.29            | 91.29        | 91.29         | 91.29       | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| WNS  (ps)              | 0.0                                | 0.0         | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0         | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| TNS  (ns)              | 0.0                                | 0.0         | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0         | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| WHS  (ps)              | 0.0                                | 0.0         | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0         | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| THS  (ns)              | 0.0                                | 0.0         | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0         | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| setup_viols            | 0                                  | 0           | 0            | 0            | 0                | 0            | 0             | 0           | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| hold_viols             | 0                                  | 0           | 0            | 0            | 0                | 0            | 0             | 0           | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| slew_viols             | 0                                  | 0           | 0            | 0            | 0                | 0            | 0             | 0           | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| worst_slew  (ps)       | 0.0                                | 0.0         | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0         | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| total_slew  (ps)       | 0.0                                | 0.0         | 0.0          | 0.0          | 0.0              | 0.0          | 0.0           | 0.0         | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| overflow_edges         | 0                                  |             |              |              |                  |              |               |             | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| overflow_nodes         | 0                                  |             |              |              |                  |              |               |             | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| wire_len_total  (mm)   | 0.2                                | 0.4         | 0.4          | 0.4          | 0.4              | 0.4          | 0.4           | 0.4         | 
|------------------------+------------------------------------+-------------+--------------+--------------+------------------+--------------+---------------+-------------|
| via_count_total        | 128                                | 435         | 435          | 435          | 435              | 435          | 435           | 435         | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
info UI30: performing final routing on partition logic_hw (started at Mon Jan 3 13:25:41 2022)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   15 with     27 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 72   | 211  | 
|-------------------+------+------|
| To be routed :    | 70   | 211  | 
|-------------------+------+------|
|   - signal        | 70   | 211  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 70   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'logic_hw' (nano)            |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'logic_hw' (nano)            |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   15 with     27 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 72   | 211  | 
|-----------------------+------+------|
| To be routed :        | 69   | 196  | 
|-----------------------+------+------|
|   - signal            | 69   | 196  | 
|-----------------------+------+------|
| To be skipped :       | 3    | 15   | 
|-----------------------+------+------|
|   - marked dont_route | 1    | 15   | 
|-----------------------+------+------|
|   - less 2 pins       | 2    | 0    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 69   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 148200 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.345729 min: 0.000000 avg: 0.045483
info metal2 layer density max: 0.089526 min: 0.000000 avg: 0.013405
info metal3 layer density max: 0.183973 min: 0.000000 avg: 0.020721
info metal4 layer density max: 0.050000 min: 0.000000 avg: 0.006877
info metal5 layer density max: 0.005200 min: 0.000000 avg: 0.000325
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002181 min: 0.000000 avg: 0.000545
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-----------------------------------------------------------------------------
|           MCMM variability report for design 'logic_hw' (nano)            |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.3060 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition logic_hw (started at Mon Jan 3 13:25:41 2022)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   15 with     27 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 72   | 211  | 
|-------------------+------+------|
| To be routed :    | 70   | 211  | 
|-------------------+------+------|
|   - signal        | 70   | 211  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 70   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Mon Jan 3 13:25:41 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 254M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 50% 100% 
Processing via2: 100% 
Processing via3: 50% 100% 
Processing via4: 100% 
Processing via5: 100% 
Processing via6: 100% 
Processing via7: 100% 
Processing via8: 100% 
Processing via9: 100% 

Incremental timing update of 70 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Mon Jan 3 13:25:41 2022
  
-------------------------------------------------------------------------------------------------
|                                  DFM via replacement report                                   |
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Checked vias      | 435   | 192   | 205   | 36    | 2      | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Replaced vias     | 358   | 149   | 175   | 32    | 2      | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+--------+------+------+------+------+------|
| Replaced vias (%) | 82.30 | 77.60 | 85.37 | 88.89 | 100.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
-------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------
|                                  Via statistics in the design                                  |
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
|                 | TOTAL  | via1   | via2   | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Number of vias  | 435.00 | 192.00 | 205.00 | 36.00 | 2.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Vias (%)        | 100.00 | 44.14  | 47.13  | 8.28  | 0.46   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Single vias (%) | 17.70  | 22.40  | 14.63  | 11.11 | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Double vias (%) | 82.30  | 77.60  | 85.37  | 88.89 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Multi vias (%)  | 0.00   | 0.00   | 0.00   | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 255M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Mon Jan 3 13:25:41 2022
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-------------------------------------------------------------------------
|         MCMM variability report for design 'logic_hw' (pico)          |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 306.0 | 0.0 | 0       | 120.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT warning: Couldn't find any cells for USQ opt.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:25:41 2022)
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:25:41 2022
  
--------------------------------------------------------
|                   GR Configuration                   |
|----------+----------+--------+-----------+-----------|
|          | Mode     | Tracks | Min Layer | Max Layer | 
|----------+----------+--------+-----------+-----------|
| logic_hw | unfolded | 30     | 1         | 10        | 
--------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design logic_hw.
info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

info DUM207: optimize: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition logic_hw old max-util 100 new max-util 100.
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Mon Jan 3 13:25:41 2022)
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Mon Jan 3 13:25:41 2022
  
--------------------------------------------------------
|                   GR Configuration                   |
|----------+----------+--------+-----------+-----------|
|          | Mode     | Tracks | Min Layer | Max Layer | 
|----------+----------+--------+-----------+-----------|
| logic_hw | unfolded | 30     | 1         | 10        | 
--------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design logic_hw.
info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

WNS:0 TNS:0 TNDD:-13.0 WHS:0 THS:0 THDD:-7.0 SLEW:0 CAP:0.0 AREA:108.794

info OPT24: optimize_max_util is set to 100% in partition logic_hw (0 density boxes are currently over utilized: max=91.2946%).

info DUM207: optimize: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition logic_hw old max-util 100 new max-util 100.
Report 'logic_hw': Design Report
Generated on Mon Jan 3 13:25:41 2022
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 0     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 58    | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 6     | 10.34      | 
| Registers      | 14    | 24.13      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 20    | 34.48      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 58    | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 108.794                | 91.29           | 
| Buffers, Inverters | 3.192                  | 2.67            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 119.168                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 71    | 100        | 
| Orphaned        | 2     | 2.81       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 34    | 47.88      | 
| 2 Fanouts       | 18    | 25.35      | 
| 3-30 Fanouts    | 17    | 23.94      | 
| 30-127 Fanouts  | 0     | 0          | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 1 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  | 0
55  | 0
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  |========================================================================= 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition logic_hw (started at Mon Jan 3 13:25:41 2022)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 44 movable and 14 fixed cells in partition logic_hw
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 8 cut rows, with average utilization 81.4286%, utilization with cell bloats 81.4286%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 44, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 44                  | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition logic_hw old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition logic_hw with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)

Setting all clock networks in partition(s) 'logic_hw':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 1     | 
|-------------------------------+-------|
| Total Sequential cells        | 14    | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------


No Clock Gating elements found
RRT info: Found 14 pre-existing "fixed" Sequential leaf cells of clock networks
 14 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition logic_hw.

info CHK10: Checking placement...
info Found 44 movable and 14 fixed cells in partition logic_hw
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: logic_hw; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition logic_hw:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Mon Jan 3 13:25:41 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 70         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Mon Jan 3 13:25:41 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 70         | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Mon Jan 3 13:25:41 2022
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 70         | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-------------------------------------------------------------------------
|         MCMM variability report for design 'logic_hw' (pico)          |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 306.0 | 0.0 | 0       | 120.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   15 with     60 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 72   | 211  | 
|-------------------+------+------|
| To be routed :    | 70   | 211  | 
|-------------------+------+------|
|   - signal        | 70   | 211  | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 70   | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 148200 154000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.366731 min: 0.000000 avg: 0.047299
info metal2 layer density max: 0.109735 min: 0.000000 avg: 0.016525
info metal3 layer density max: 0.213018 min: 0.000000 avg: 0.022703
info metal4 layer density max: 0.056400 min: 0.000000 avg: 0.007536
info metal5 layer density max: 0.006486 min: 0.000000 avg: 0.000405
info metal6 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.002181 min: 0.000000 avg: 0.000545
info metal9 layer density max: 0.000000 min: 1.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 1.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 1 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition logic_hw (started at Mon Jan 3 13:25:41 2022)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   15 with     27 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 72   | 211  | 
|-------------------+------+------|
| To be routed :    | 70   | 211  | 
|-------------------+------+------|
|   - signal        | 70   | 211  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 70   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Mon Jan 3 13:25:41 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Report 'report_path_group': Path Group
Generated on Mon Jan 3 13:25:41 2022
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
-------------------------------------------------------------------------
|         MCMM variability report for design 'logic_hw' (pico)          |
|-----------------------+-------+-----+---------+-------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+-------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 306.0 | 0.0 | 0       | 120.0 | 0.0 | 0       | 
-------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 50% 100% 
Processing via2: 100% 
Processing via3: 50% 100% 
Processing via4: 100% 
Processing via5: 100% 
Processing via6: 100% 
Processing via7: 100% 
Processing via8: 100% 
Processing via9: 100% 

Incremental timing update of 2 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Mon Jan 3 13:25:41 2022
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 435   | 192  | 205  | 36   | 2    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 2     | 0    | 2    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.46  | 0.00 | 0.98 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------
|                                  Via statistics in the design                                  |
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
|                 | TOTAL  | via1   | via2   | via3  | via4   | via5 | via6 | via7 | via8 | via9 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Number of vias  | 435.00 | 192.00 | 205.00 | 36.00 | 2.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Vias (%)        | 100.00 | 44.14  | 47.13  | 8.28  | 0.46   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Single vias (%) | 17.24  | 22.40  | 13.66  | 11.11 | 0.00   | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Double vias (%) | 82.76  | 77.60  | 86.34  | 88.89 | 100.00 | 0    | 0    | 0    | 0    | 0    | 
|-----------------+--------+--------+--------+-------+--------+------+------+------+------+------|
| Multi vias (%)  | 0.00   | 0.00   | 0.00   | 0.00  | 0.00   | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 249M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition logic_hw (started at Mon Jan 3 13:25:41 2022)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   15 with     27 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 72   | 211  | 
|-------------------+------+------|
| To be routed :    | 70   | 211  | 
|-------------------+------+------|
|   - signal        | 70   | 211  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 70   | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 100% 
Processing metal2: 100% 
Processing metal3: 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Mon Jan 3 13:25:42 2022
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M, PRSS - 244M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '1' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Mon Jan 03 13:25:42 EET 2022
Report 'application': Application Report
Generated on Mon Jan 3 13:25:42 2022
  
-------------------------------------------------------------------------------------------------
|                         Application CPU time and memory usage status                          |
|-----------------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1693                                                               | 
| Heap memory (MBytes)     | 1184                                                               | 
| Resident memory (MBytes) | 250                                                                | 
| CPU time (minutes)       | 0.43                                                               | 
| Elapsed time (minutes)   | 9.13                                                               | 
| Load Averages            | 0.10 0.28 0.30                                                     | 
| Build                    | 1.68700.2.290                                                      | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019       | 
| Calibre Version          | Calibre library v2019.2_14.13                                      | 
| Computer Name            | localhost.localdomain                                              | 
| Cores                    | 1                                                                  | 
| Frequency (GHz)          | 3.0                                                                | 
| Execution mode           | 64                                                                 | 
| Process id               | 4425                                                               | 
| Interaction mode         | window                                                             | 
| Log file                 | LOGs/nitro.log                                                     | 
| Journal file             | LOGs/nitro.journal                                                 | 
| Working directory        | /home/vlsi/Desktop/Lab5/work/.nitro_tmp_localhost.localdomain_4425 | 
-------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Mon Jan 03 13:25:42 EET 2022
NRF info: Writing Detailed Setup Timing Path Reports Mon Jan 03 13:25:42 EET 2022
NRF info: Writing Detailed Hold Timing Path Reports Mon Jan 03 13:25:42 EET 2022
NRF info: Writing Timing Drc Reports Mon Jan 03 13:25:42 EET 2022
NRF info: Writing Physical Reports Mon Jan 03 13:25:42 EET 2022
NRF info: Reports completed Mon Jan 03 13:25:42 EET 2022
info UI33: performed source of flow_scripts/3_route.tcl for 3 sec (CPU time: 2 sec; MEM: RSS - 250M, CVMEM - 1693M, PVMEM - 1839M)
