

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config11_s'
================================================================
* Date:           Fri Apr 11 03:53:02 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  9.972 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    217|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    217|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln813_46_fu_252_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_47_fu_258_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_48_fu_264_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln813_fu_246_p2     |         +|   0|  0|  23|          16|          16|
    |ap_return               |         +|   0|  0|  16|          16|          16|
    |r_V_21_fu_142_p2        |         -|   0|  0|  26|          19|          19|
    |r_V_22_fu_166_p2        |         -|   0|  0|  26|           1|          19|
    |r_V_23_fu_202_p2        |         -|   0|  0|  26|          19|          19|
    |r_V_fu_106_p2           |         -|   0|  0|  26|           1|          19|
    |sub_ln1270_fu_230_p2    |         -|   0|  0|  26|          19|          19|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 217|         139|         175|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 7, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 7, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>|  return value|
|p_read     |   in|   16|     ap_none|                                                                       p_read|        scalar|
|p_read2    |   in|   16|     ap_none|                                                                      p_read2|        scalar|
|p_read3    |   in|   16|     ap_none|                                                                      p_read3|        scalar|
|p_read4    |   in|   16|     ap_none|                                                                      p_read4|        scalar|
|p_read6    |   in|   16|     ap_none|                                                                      p_read6|        scalar|
|p_read9    |   in|   16|     ap_none|                                                                      p_read9|        scalar|
+-----------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_4, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read96 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read65 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read44 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read22 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_17, i32 1, i32 15"   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %trunc_ln"   --->   Operation 11 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read22, i3 0"   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.16ns)   --->   "%r_V = sub i19 0, i19 %shl_ln"   --->   Operation 13 'sub' 'r_V' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V, i32 3, i32 18"   --->   Operation 14 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read33, i3 0"   --->   Operation 15 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln1273_14 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read33, i1 0"   --->   Operation 16 'bitconcatenate' 'shl_ln1273_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i17 %shl_ln1273_14"   --->   Operation 17 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.16ns)   --->   "%r_V_21 = sub i19 %sext_ln1273, i19 %shl_ln1273_s"   --->   Operation 18 'sub' 'r_V_21' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_21, i32 3, i32 18"   --->   Operation 19 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln1273_15 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read44, i3 0"   --->   Operation 20 'bitconcatenate' 'shl_ln1273_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.16ns)   --->   "%r_V_22 = sub i19 0, i19 %shl_ln1273_15"   --->   Operation 21 'sub' 'r_V_22' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_22, i32 3, i32 18"   --->   Operation 22 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln1273_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read65, i3 0"   --->   Operation 23 'bitconcatenate' 'shl_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1273_17 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read65, i1 0"   --->   Operation 24 'bitconcatenate' 'shl_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i17 %shl_ln1273_17"   --->   Operation 25 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.16ns)   --->   "%r_V_23 = sub i19 %sext_ln1273_16, i19 %shl_ln1273_16"   --->   Operation 26 'sub' 'r_V_23' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %r_V_23, i32 3, i32 18"   --->   Operation 27 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %p_read96"   --->   Operation 28 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read96, i3 0"   --->   Operation 29 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.16ns)   --->   "%sub_ln1270 = sub i19 %sext_ln1270, i19 %p_shl"   --->   Operation 30 'sub' 'sub_ln1270' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i16 @_ssdm_op_PartSelect.i16.i19.i32.i32, i19 %sub_ln1270, i32 3, i32 18"   --->   Operation 31 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%add_ln813 = add i16 %trunc_ln818_27, i16 %trunc_ln818_28"   --->   Operation 32 'add' 'add_ln813' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_46 = add i16 %add_ln813, i16 %trunc_ln818_s"   --->   Operation 33 'add' 'add_ln813_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_47 = add i16 %trunc_ln818_30, i16 %sext_ln818"   --->   Operation 34 'add' 'add_ln813_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_48 = add i16 %add_ln813_47, i16 %trunc_ln818_29"   --->   Operation 35 'add' 'add_ln813_48' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln813_49 = add i16 %add_ln813_48, i16 %add_ln813_46"   --->   Operation 36 'add' 'add_ln813_49' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i16 %add_ln813_49"   --->   Operation 37 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln33      (specpipeline     ) [ 00]
specresourcelimit_ln33 (specresourcelimit) [ 00]
p_read96               (read             ) [ 00]
p_read65               (read             ) [ 00]
p_read44               (read             ) [ 00]
p_read33               (read             ) [ 00]
p_read22               (read             ) [ 00]
p_read_17              (read             ) [ 00]
trunc_ln               (partselect       ) [ 00]
sext_ln818             (sext             ) [ 00]
shl_ln                 (bitconcatenate   ) [ 00]
r_V                    (sub              ) [ 00]
trunc_ln818_s          (partselect       ) [ 00]
shl_ln1273_s           (bitconcatenate   ) [ 00]
shl_ln1273_14          (bitconcatenate   ) [ 00]
sext_ln1273            (sext             ) [ 00]
r_V_21                 (sub              ) [ 00]
trunc_ln818_27         (partselect       ) [ 00]
shl_ln1273_15          (bitconcatenate   ) [ 00]
r_V_22                 (sub              ) [ 00]
trunc_ln818_28         (partselect       ) [ 00]
shl_ln1273_16          (bitconcatenate   ) [ 00]
shl_ln1273_17          (bitconcatenate   ) [ 00]
sext_ln1273_16         (sext             ) [ 00]
r_V_23                 (sub              ) [ 00]
trunc_ln818_29         (partselect       ) [ 00]
sext_ln1270            (sext             ) [ 00]
p_shl                  (bitconcatenate   ) [ 00]
sub_ln1270             (sub              ) [ 00]
trunc_ln818_30         (partselect       ) [ 00]
add_ln813              (add              ) [ 00]
add_ln813_46           (add              ) [ 00]
add_ln813_47           (add              ) [ 00]
add_ln813_48           (add              ) [ 00]
add_ln813_49           (add              ) [ 00]
ret_ln813              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read96_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read96/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_read65_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read65/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read44_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read33_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read22_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_17_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="15" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="5" slack="0"/>
<pin id="89" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln818_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="15" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shl_ln_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="19" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="19" slack="0"/>
<pin id="109" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln818_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="19" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="0" index="3" bw="6" slack="0"/>
<pin id="117" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="shl_ln1273_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="19" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_s/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln1273_14_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_14/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln1273_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="r_V_21_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="19" slack="0"/>
<pin id="145" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln818_27_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="19" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_27/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="shl_ln1273_15_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="19" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_15/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_V_22_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="19" slack="0"/>
<pin id="169" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_22/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln818_28_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="19" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_28/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="shl_ln1273_16_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="19" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_16/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln1273_17_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_17/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln1273_16_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="17" slack="0"/>
<pin id="200" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_16/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_V_23_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="0"/>
<pin id="204" dir="0" index="1" bw="19" slack="0"/>
<pin id="205" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_23/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln818_29_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="19" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="0"/>
<pin id="213" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_29/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln1270_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_shl_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="19" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln1270_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="19" slack="0"/>
<pin id="233" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1270/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln818_30_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="19" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_30/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln813_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln813_46_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_46/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln813_47_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="15" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_47/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln813_48_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_48/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln813_49_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_49/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="97"><net_src comp="84" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="72" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="66" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="66" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="122" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="60" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="158" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="54" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="54" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="182" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="202" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="221"><net_src comp="48" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="48" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="218" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="222" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="148" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="172" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="112" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="236" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="94" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="208" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="252" pin="2"/><net_sink comp="270" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed<16, 7, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> : p_read | {1 }
	Port: dense_latency<ap_fixed<16, 7, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> : p_read2 | {1 }
	Port: dense_latency<ap_fixed<16, 7, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> : p_read3 | {1 }
	Port: dense_latency<ap_fixed<16, 7, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> : p_read4 | {1 }
	Port: dense_latency<ap_fixed<16, 7, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> : p_read6 | {1 }
	Port: dense_latency<ap_fixed<16, 7, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> : p_read9 | {1 }
  - Chain level:
	State 1
		sext_ln818 : 1
		r_V : 1
		trunc_ln818_s : 2
		sext_ln1273 : 1
		r_V_21 : 2
		trunc_ln818_27 : 3
		r_V_22 : 1
		trunc_ln818_28 : 2
		sext_ln1273_16 : 1
		r_V_23 : 2
		trunc_ln818_29 : 3
		sub_ln1270 : 1
		trunc_ln818_30 : 2
		add_ln813 : 4
		add_ln813_46 : 5
		add_ln813_47 : 3
		add_ln813_48 : 4
		add_ln813_49 : 6
		ret_ln813 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       r_V_fu_106      |    0    |    26   |
|          |     r_V_21_fu_142     |    0    |    26   |
|    sub   |     r_V_22_fu_166     |    0    |    26   |
|          |     r_V_23_fu_202     |    0    |    26   |
|          |   sub_ln1270_fu_230   |    0    |    26   |
|----------|-----------------------|---------|---------|
|          |    add_ln813_fu_246   |    0    |    23   |
|          |  add_ln813_46_fu_252  |    0    |    16   |
|    add   |  add_ln813_47_fu_258  |    0    |    16   |
|          |  add_ln813_48_fu_264  |    0    |    16   |
|          |  add_ln813_49_fu_270  |    0    |    16   |
|----------|-----------------------|---------|---------|
|          |  p_read96_read_fu_48  |    0    |    0    |
|          |  p_read65_read_fu_54  |    0    |    0    |
|   read   |  p_read44_read_fu_60  |    0    |    0    |
|          |  p_read33_read_fu_66  |    0    |    0    |
|          |  p_read22_read_fu_72  |    0    |    0    |
|          |  p_read_17_read_fu_78 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     trunc_ln_fu_84    |    0    |    0    |
|          |  trunc_ln818_s_fu_112 |    0    |    0    |
|partselect| trunc_ln818_27_fu_148 |    0    |    0    |
|          | trunc_ln818_28_fu_172 |    0    |    0    |
|          | trunc_ln818_29_fu_208 |    0    |    0    |
|          | trunc_ln818_30_fu_236 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln818_fu_94   |    0    |    0    |
|   sext   |   sext_ln1273_fu_138  |    0    |    0    |
|          | sext_ln1273_16_fu_198 |    0    |    0    |
|          |   sext_ln1270_fu_218  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      shl_ln_fu_98     |    0    |    0    |
|          |  shl_ln1273_s_fu_122  |    0    |    0    |
|          |  shl_ln1273_14_fu_130 |    0    |    0    |
|bitconcatenate|  shl_ln1273_15_fu_158 |    0    |    0    |
|          |  shl_ln1273_16_fu_182 |    0    |    0    |
|          |  shl_ln1273_17_fu_190 |    0    |    0    |
|          |      p_shl_fu_222     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   217   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   217  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   217  |
+-----------+--------+--------+
