<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p915" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_915{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_915{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_915{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_915{left:70px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_915{left:70px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_915{left:70px;bottom:634px;letter-spacing:-0.2px;word-spacing:-0.16px;}
#t7_915{left:91px;bottom:603px;letter-spacing:-0.09px;}
#t8_915{left:91px;bottom:585px;letter-spacing:-0.13px;}
#t9_915{left:91px;bottom:567px;letter-spacing:-0.13px;}
#ta_915{left:91px;bottom:548px;letter-spacing:-0.12px;}
#tb_915{left:91px;bottom:530px;letter-spacing:-0.13px;}
#tc_915{left:366px;bottom:530px;letter-spacing:-0.13px;}
#td_915{left:91px;bottom:512px;letter-spacing:-0.12px;}
#te_915{left:366px;bottom:512px;letter-spacing:-0.12px;}
#tf_915{left:70px;bottom:481px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tg_915{left:70px;bottom:464px;letter-spacing:-0.24px;word-spacing:-0.37px;}
#th_915{left:91px;bottom:434px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_915{left:91px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_915{left:201px;bottom:415px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tk_915{left:91px;bottom:397px;letter-spacing:-0.12px;}
#tl_915{left:201px;bottom:397px;letter-spacing:-0.13px;}
#tm_915{left:91px;bottom:379px;letter-spacing:-0.12px;}
#tn_915{left:70px;bottom:348px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#to_915{left:70px;bottom:331px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_915{left:70px;bottom:315px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tq_915{left:70px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_915{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#ts_915{left:614px;bottom:273px;letter-spacing:-0.21px;word-spacing:-0.86px;}
#tt_915{left:70px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tu_915{left:70px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_915{left:70px;bottom:172px;letter-spacing:0.17px;}
#tw_915{left:151px;bottom:172px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tx_915{left:70px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_915{left:70px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tz_915{left:70px;bottom:113px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t10_915{left:71px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.26px;}
#t11_915{left:156px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.17px;}
#t12_915{left:391px;bottom:1068px;letter-spacing:0.13px;word-spacing:0.03px;}
#t13_915{left:115px;bottom:1045px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t14_915{left:279px;bottom:1045px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t15_915{left:557px;bottom:1045px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t16_915{left:137px;bottom:1020px;letter-spacing:-0.22px;}
#t17_915{left:359px;bottom:1020px;}
#t18_915{left:513px;bottom:1020px;}
#t19_915{left:136px;bottom:996px;letter-spacing:-0.13px;}
#t1a_915{left:359px;bottom:996px;}
#t1b_915{left:513px;bottom:996px;}
#t1c_915{left:137px;bottom:972px;letter-spacing:-0.18px;}
#t1d_915{left:359px;bottom:972px;}
#t1e_915{left:513px;bottom:972px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_915{left:513px;bottom:955px;letter-spacing:-0.12px;}
#t1g_915{left:314px;bottom:868px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1h_915{left:400px;bottom:868px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1i_915{left:112px;bottom:845px;letter-spacing:-0.15px;}
#t1j_915{left:218px;bottom:845px;letter-spacing:-0.16px;}
#t1k_915{left:524px;bottom:845px;letter-spacing:-0.11px;}
#t1l_915{left:118px;bottom:820px;}
#t1m_915{left:224px;bottom:820px;}
#t1n_915{left:289px;bottom:820px;letter-spacing:-0.12px;}
#t1o_915{left:289px;bottom:804px;letter-spacing:-0.11px;}
#t1p_915{left:118px;bottom:779px;}
#t1q_915{left:224px;bottom:779px;}
#t1r_915{left:289px;bottom:779px;letter-spacing:-0.12px;}
#t1s_915{left:289px;bottom:762px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_915{left:118px;bottom:738px;}
#t1u_915{left:224px;bottom:738px;}
#t1v_915{left:289px;bottom:738px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1w_915{left:289px;bottom:721px;letter-spacing:-0.11px;}
#t1x_915{left:118px;bottom:697px;}
#t1y_915{left:224px;bottom:697px;}
#t1z_915{left:289px;bottom:697px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t20_915{left:289px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_915{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_915{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_915{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_915{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_915{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_915{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_915{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts915" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg915Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg915" style="-webkit-user-select: none;"><object width="935" height="1210" data="915/915.svg" type="image/svg+xml" id="pdf915" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_915" class="t s1_915">Vol. 3B </span><span id="t2_915" class="t s1_915">23-17 </span>
<span id="t3_915" class="t s2_915">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_915" class="t s3_915">The EM and MP flags in register CR0 are interpreted as shown in Table 23-3. </span>
<span id="t5_915" class="t s3_915">Following is an example code sequence to initialize the system and check for the presence of Intel486 SX </span>
<span id="t6_915" class="t s3_915">processor/Intel 487 SX math coprocessor. </span>
<span id="t7_915" class="t s4_915">fninit </span>
<span id="t8_915" class="t s4_915">fstcw mem_loc </span>
<span id="t9_915" class="t s4_915">mov ax, mem_loc </span>
<span id="ta_915" class="t s4_915">cmp ax, 037fh </span>
<span id="tb_915" class="t s4_915">jz Intel487_SX_Math_CoProcessor_present </span><span id="tc_915" class="t s4_915">;ax=037fh </span>
<span id="td_915" class="t s4_915">jmp Intel486_SX_microprocessor_present </span><span id="te_915" class="t s4_915">;ax=ffffh </span>
<span id="tf_915" class="t s3_915">If the Intel 487 SX math coprocessor is not present, the following code can be run to set the CR0 register for the </span>
<span id="tg_915" class="t s3_915">Intel486 SX processor. </span>
<span id="th_915" class="t s4_915">mov eax, cr0 </span>
<span id="ti_915" class="t s4_915">and eax, fffffffdh </span><span id="tj_915" class="t s4_915">;make MP=0 </span>
<span id="tk_915" class="t s4_915">or eax, 0024h </span><span id="tl_915" class="t s4_915">;make EM=1, NE=1 </span>
<span id="tm_915" class="t s4_915">mov cr0, eax </span>
<span id="tn_915" class="t s3_915">This initialization will cause any floating-point instruction to generate a device not available exception (#NH), inter- </span>
<span id="to_915" class="t s3_915">rupt 7. The software emulation will then take control to execute these instructions. This code is not required if an </span>
<span id="tp_915" class="t s3_915">Intel 487 SX math coprocessor is present in the system. In that case, the typical initialization routine for the </span>
<span id="tq_915" class="t s3_915">Intel486 SX microprocessor will be adequate. </span>
<span id="tr_915" class="t s3_915">Also, when designing an Intel486 SX processor based system with an Intel 487 </span><span id="ts_915" class="t s3_915">SX math coprocessor, timing loops </span>
<span id="tt_915" class="t s3_915">should be independent of frequency and clocks per instruction. One way to attain this is to implement these loops </span>
<span id="tu_915" class="t s3_915">in hardware and not in software (for example, BIOS). </span>
<span id="tv_915" class="t s5_915">23.21 </span><span id="tw_915" class="t s5_915">CONTROL REGISTERS </span>
<span id="tx_915" class="t s3_915">The following sections identify the new control registers and control register flags and fields that were introduced </span>
<span id="ty_915" class="t s3_915">to the 32-bit IA-32 in various processor families. See Figure 2-7 for the location of these flags and fields in the </span>
<span id="tz_915" class="t s3_915">control registers. </span>
<span id="t10_915" class="t s6_915">Table 23-2. </span><span id="t11_915" class="t s6_915">Recommended Values of the EM, MP, and NE Flags for Intel486 SX Microprocessor/Intel 487 SX Math </span>
<span id="t12_915" class="t s6_915">Coprocessor System </span>
<span id="t13_915" class="t s7_915">CR0 Flags </span><span id="t14_915" class="t s7_915">Intel486 SX Processor Only </span><span id="t15_915" class="t s7_915">Intel 487 SX Math Coprocessor Present </span>
<span id="t16_915" class="t s4_915">EM </span><span id="t17_915" class="t s4_915">1 </span><span id="t18_915" class="t s4_915">0 </span>
<span id="t19_915" class="t s4_915">MP </span><span id="t1a_915" class="t s4_915">0 </span><span id="t1b_915" class="t s4_915">1 </span>
<span id="t1c_915" class="t s4_915">NE </span><span id="t1d_915" class="t s4_915">1 </span><span id="t1e_915" class="t s4_915">0, for MS-DOS* systems </span>
<span id="t1f_915" class="t s4_915">1, for user-defined exception handler </span>
<span id="t1g_915" class="t s6_915">Table 23-3. </span><span id="t1h_915" class="t s6_915">EM and MP Flag Interpretation </span>
<span id="t1i_915" class="t s7_915">EM </span><span id="t1j_915" class="t s7_915">MP </span><span id="t1k_915" class="t s7_915">Interpretation </span>
<span id="t1l_915" class="t s4_915">0 </span><span id="t1m_915" class="t s4_915">0 </span><span id="t1n_915" class="t s4_915">Floating-point instructions are passed to FPU; WAIT/FWAIT and other waiting-type instructions </span>
<span id="t1o_915" class="t s4_915">ignore TS. </span>
<span id="t1p_915" class="t s4_915">0 </span><span id="t1q_915" class="t s4_915">1 </span><span id="t1r_915" class="t s4_915">Floating-point instructions are passed to FPU; WAIT/FWAIT and other waiting-type instructions </span>
<span id="t1s_915" class="t s4_915">test TS. </span>
<span id="t1t_915" class="t s4_915">1 </span><span id="t1u_915" class="t s4_915">0 </span><span id="t1v_915" class="t s4_915">Floating-point instructions trap to emulator; WAIT/FWAIT and other waiting-type instructions </span>
<span id="t1w_915" class="t s4_915">ignore TS. </span>
<span id="t1x_915" class="t s4_915">1 </span><span id="t1y_915" class="t s4_915">1 </span><span id="t1z_915" class="t s4_915">Floating-point instructions trap to emulator; WAIT/FWAIT and other waiting-type instructions </span>
<span id="t20_915" class="t s4_915">test TS. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
