NDFramePage.OnPageTitleLoaded("File3:mvau_stream_timesim_tb_v3.sv","mvau_stream_timesim_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_timesim_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[87,0,1,"Module","Module"],[88,0,2,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[89,0,1,"Signals","Signals"],[90,0,3,"rst_n","rst_n"],[91,0,3,"in_v","in_v"],[92,0,3,"weights","weights"],[93,0,3,"in_wgt","in_wgt"],[94,0,3,"in_mat","in_mat"],[95,0,3,"in_act","in_act"],[96,0,3,"mvau_beh","mvau_beh"],[97,0,3,"out_v","out_v"],[98,0,3,"out","out"],[99,0,3,"out_packed","out_packed"],[100,0,3,"test_count","test_count"],[101,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[102,0,0,"CLK_GEN","CLK_GEN"],[103,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[104,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[105,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);