// Seed: 674057757
`timescale 1 ps / 1 ps
module module_0;
  integer id_0;
  logic id_1;
  reg id_2;
  reg id_3 = id_1 - id_3;
  always @(posedge 1);
  always @(posedge id_0) id_3 <= id_2;
  logic id_4;
  logic id_5;
endmodule
