

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2'
================================================================
* Date:           Wed May  8 02:27:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.400 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_277_1_VITIS_LOOP_278_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      363|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      168|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      168|      417|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U88  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln277_1_fu_116_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln277_fu_128_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln278_fu_187_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln280_1_fu_181_p2     |         +|   0|  0|  19|           8|           8|
    |sub_ln280_fu_171_p2       |         -|   0|  0|  19|           8|           8|
    |icmp_ln277_fu_111_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln278_fu_134_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln277_1_fu_147_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln277_fu_139_p3    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 363|         243|         150|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_40                  |   9|          2|   32|         64|
    |indvar_flatten_fu_44     |   9|          2|   64|        128|
    |j_fu_36                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  131|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln280_1_reg_273                  |   8|   0|    8|          0|
    |add_ln280_1_reg_273_pp0_iter2_reg    |   8|   0|    8|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |i_fu_40                              |  32|   0|   32|          0|
    |indvar_flatten_fu_44                 |  64|   0|   64|          0|
    |j_fu_36                              |  32|   0|   32|          0|
    |trunc_ln280_1_reg_268                |   8|   0|    8|          0|
    |trunc_ln280_1_reg_268_pp0_iter2_reg  |   8|   0|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 168|   0|  168|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|mul_ln31                  |   in|   64|     ap_none|                                        mul_ln31|        scalar|
|rows                      |   in|   32|     ap_none|                                            rows|        scalar|
|empty                     |   in|    8|     ap_none|                                           empty|        scalar|
|covMatrix_address0        |  out|    8|   ap_memory|                                       covMatrix|         array|
|covMatrix_ce0             |  out|    1|   ap_memory|                                       covMatrix|         array|
|covMatrix_q0              |   in|   64|   ap_memory|                                       covMatrix|         array|
|standarisedData_address0  |  out|    8|   ap_memory|                                 standarisedData|         array|
|standarisedData_ce0       |  out|    1|   ap_memory|                                 standarisedData|         array|
|standarisedData_we0       |  out|    1|   ap_memory|                                 standarisedData|         array|
|standarisedData_d0        |  out|   64|   ap_memory|                                 standarisedData|         array|
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:278->dut.cpp:36]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 10 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 11 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln31_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln31"   --->   Operation 12 'read' 'mul_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln277 = store i32 0, i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 14 'store' 'store_ln277' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln278 = store i32 0, i32 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:278->dut.cpp:36]   --->   Operation 15 'store' 'store_ln278' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%icmp_ln277 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln31_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 18 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%add_ln277_1 = add i64 %indvar_flatten_load, i64 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 19 'add' 'add_ln277_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %for.inc10.i, void %_ZN2xf7fintech3PCAIdLj3ELj1ELj15ELj80ELNS0_23pcaImplementationMethodE0EEC2EjjPA80_d.exit.loopexit.exitStub" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 20 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:278->dut.cpp:36]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%add_ln277 = add i32 %i_load, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 23 'add' 'add_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.88ns)   --->   "%icmp_ln278 = icmp_eq  i32 %j_load, i32 %rows_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:278->dut.cpp:36]   --->   Operation 24 'icmp' 'icmp_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.22ns)   --->   "%select_ln277 = select i1 %icmp_ln278, i32 0, i32 %j_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 25 'select' 'select_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.22ns)   --->   "%select_ln277_1 = select i1 %icmp_ln278, i32 %add_ln277, i32 %i_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 26 'select' 'select_ln277_1' <Predicate = (!icmp_ln277)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i32 %select_ln277_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 27 'trunc' 'trunc_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i32 %select_ln277_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 28 'trunc' 'trunc_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln277, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln280 = sub i8 %tmp_s, i8 %trunc_ln280" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 30 'sub' 'sub_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [3/3] (0.99ns) (grouped into DSP with root node add_ln280)   --->   "%mul_i = mul i8 %trunc_ln280, i8 %tmp" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 31 'mul' 'mul_i' <Predicate = (!icmp_ln277)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln280_1 = trunc i32 %select_ln277" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 32 'trunc' 'trunc_ln280_1' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln280_1 = add i8 %sub_ln280, i8 %trunc_ln280_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 33 'add' 'add_ln280_1' <Predicate = (!icmp_ln277)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln278 = add i32 %select_ln277, i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:278->dut.cpp:36]   --->   Operation 34 'add' 'add_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln277 = store i64 %add_ln277_1, i64 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 35 'store' 'store_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln277 = store i32 %select_ln277_1, i32 %i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:277->dut.cpp:36]   --->   Operation 36 'store' 'store_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln278 = store i32 %add_ln278, i32 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:278->dut.cpp:36]   --->   Operation 37 'store' 'store_ln278' <Predicate = (!icmp_ln277)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 38 [2/3] (0.99ns) (grouped into DSP with root node add_ln280)   --->   "%mul_i = mul i8 %trunc_ln280, i8 %tmp" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 38 'mul' 'mul_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node add_ln280)   --->   "%mul_i = mul i8 %trunc_ln280, i8 %tmp" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 39 'mul' 'mul_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i8 %add_ln280_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 40 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%covMatrix_addr = getelementptr i64 %covMatrix, i64 0, i64 %zext_ln280_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 41 'getelementptr' 'covMatrix_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.20ns)   --->   "%covMatrix_load = load i8 %covMatrix_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 42 'load' 'covMatrix_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_4 : Operation 43 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln280 = add i8 %trunc_ln280_1, i8 %mul_i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 43 'add' 'add_ln280' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln277)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_277_1_VITIS_LOOP_278_2_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln279 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:279->dut.cpp:36]   --->   Operation 45 'specpipeline' 'specpipeline_ln279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (1.20ns)   --->   "%covMatrix_load = load i8 %covMatrix_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 46 'load' 'covMatrix_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 47 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln280 = add i8 %trunc_ln280_1, i8 %mul_i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 47 'add' 'add_ln280' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i8 %add_ln280" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 48 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%standarisedData_addr = getelementptr i64 %standarisedData, i64 0, i64 %zext_ln280" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 49 'getelementptr' 'standarisedData_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln280 = store i64 %covMatrix_load, i8 %standarisedData_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:280->dut.cpp:36]   --->   Operation 50 'store' 'store_ln280' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln278 = br void %for.inc.i" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech\pca.hpp:278->dut.cpp:36]   --->   Operation 51 'br' 'br_ln278' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ covMatrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ standarisedData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                    (alloca        ) [ 011000]
i                    (alloca        ) [ 011000]
indvar_flatten       (alloca        ) [ 011000]
tmp                  (read          ) [ 011110]
rows_read            (read          ) [ 011000]
mul_ln31_read        (read          ) [ 011000]
store_ln0            (store         ) [ 000000]
store_ln277          (store         ) [ 000000]
store_ln278          (store         ) [ 000000]
br_ln0               (br            ) [ 000000]
indvar_flatten_load  (load          ) [ 000000]
icmp_ln277           (icmp          ) [ 011110]
add_ln277_1          (add           ) [ 000000]
br_ln277             (br            ) [ 000000]
j_load               (load          ) [ 000000]
i_load               (load          ) [ 000000]
add_ln277            (add           ) [ 000000]
icmp_ln278           (icmp          ) [ 000000]
select_ln277         (select        ) [ 000000]
select_ln277_1       (select        ) [ 000000]
trunc_ln277          (trunc         ) [ 000000]
trunc_ln280          (trunc         ) [ 010110]
tmp_s                (bitconcatenate) [ 000000]
sub_ln280            (sub           ) [ 000000]
trunc_ln280_1        (trunc         ) [ 010111]
add_ln280_1          (add           ) [ 010110]
add_ln278            (add           ) [ 000000]
store_ln277          (store         ) [ 000000]
store_ln277          (store         ) [ 000000]
store_ln278          (store         ) [ 000000]
mul_i                (mul           ) [ 010001]
zext_ln280_1         (zext          ) [ 000000]
covMatrix_addr       (getelementptr ) [ 010001]
specloopname_ln0     (specloopname  ) [ 000000]
specpipeline_ln279   (specpipeline  ) [ 000000]
covMatrix_load       (load          ) [ 000000]
add_ln280            (add           ) [ 000000]
zext_ln280           (zext          ) [ 000000]
standarisedData_addr (getelementptr ) [ 000000]
store_ln280          (store         ) [ 000000]
br_ln278             (br            ) [ 000000]
ret_ln0              (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="covMatrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="covMatrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="standarisedData">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="standarisedData"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_277_1_VITIS_LOOP_278_2_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="j_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="indvar_flatten_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="rows_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mul_ln31_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln31_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="covMatrix_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="covMatrix_addr/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="covMatrix_load/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="standarisedData_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="standarisedData_addr/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln280_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln277_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln278_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln278/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_load_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln277_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="1"/>
<pin id="114" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln277_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="j_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln277_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln278_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln278/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="select_ln277_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln277/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="select_ln277_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln277_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln277_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln277/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln280_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln280/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sub_ln280_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln280/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln280_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln280_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln280_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln278_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln278/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln277_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="1"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln277_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln278_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln278/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln280_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln280_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/5 "/>
</bind>
</comp>

<comp id="216" class="1007" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="1"/>
<pin id="219" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_i/2 add_ln280/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="j_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="237" class="1005" name="indvar_flatten_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="249" class="1005" name="rows_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="mul_ln31_read_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_read "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln277_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="2"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln277 "/>
</bind>
</comp>

<comp id="263" class="1005" name="trunc_ln280_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln280 "/>
</bind>
</comp>

<comp id="268" class="1005" name="trunc_ln280_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="2"/>
<pin id="270" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln280_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="add_ln280_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2"/>
<pin id="275" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln280_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="covMatrix_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="covMatrix_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="73" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="108" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="122" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="122" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="134" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="128" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="125" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="147" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="155" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="159" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="139" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="171" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="177" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="139" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="116" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="147" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="187" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="221"><net_src comp="159" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="216" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="226"><net_src comp="36" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="233"><net_src comp="40" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="240"><net_src comp="44" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="247"><net_src comp="48" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="252"><net_src comp="54" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="257"><net_src comp="60" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="262"><net_src comp="111" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="159" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="271"><net_src comp="177" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="276"><net_src comp="181" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="281"><net_src comp="66" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: standarisedData | {5 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 : mul_ln31 | {1 }
	Port: dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 : rows | {1 }
	Port: dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 : empty | {1 }
	Port: dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2 : covMatrix | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln277 : 1
		store_ln278 : 1
	State 2
		icmp_ln277 : 1
		add_ln277_1 : 1
		br_ln277 : 2
		add_ln277 : 1
		icmp_ln278 : 1
		select_ln277 : 2
		select_ln277_1 : 2
		trunc_ln277 : 3
		trunc_ln280 : 3
		tmp_s : 4
		sub_ln280 : 5
		mul_i : 4
		trunc_ln280_1 : 3
		add_ln280_1 : 6
		add_ln278 : 3
		store_ln277 : 2
		store_ln277 : 3
		store_ln278 : 4
	State 3
	State 4
		covMatrix_addr : 1
		covMatrix_load : 2
		add_ln280 : 1
	State 5
		zext_ln280 : 1
		standarisedData_addr : 2
		store_ln280 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    add_ln277_1_fu_116    |    0    |    0    |    71   |
|    add   |     add_ln277_fu_128     |    0    |    0    |    39   |
|          |    add_ln280_1_fu_181    |    0    |    0    |    19   |
|          |     add_ln278_fu_187     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln277_fu_111    |    0    |    0    |    71   |
|          |     icmp_ln278_fu_134    |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln277_fu_139   |    0    |    0    |    32   |
|          |   select_ln277_1_fu_147  |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    sub   |     sub_ln280_fu_171     |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_216        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      tmp_read_fu_48      |    0    |    0    |    0    |
|   read   |   rows_read_read_fu_54   |    0    |    0    |    0    |
|          | mul_ln31_read_read_fu_60 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln277_fu_155    |    0    |    0    |    0    |
|   trunc  |    trunc_ln280_fu_159    |    0    |    0    |    0    |
|          |   trunc_ln280_1_fu_177   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_163       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |    zext_ln280_1_fu_208   |    0    |    0    |    0    |
|          |     zext_ln280_fu_212    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   361   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln280_1_reg_273 |    8   |
|covMatrix_addr_reg_278|    8   |
|       i_reg_230      |   32   |
|  icmp_ln277_reg_259  |    1   |
|indvar_flatten_reg_237|   64   |
|       j_reg_223      |   32   |
| mul_ln31_read_reg_254|   64   |
|   rows_read_reg_249  |   32   |
|      tmp_reg_244     |    8   |
| trunc_ln280_1_reg_268|    8   |
|  trunc_ln280_reg_263 |    8   |
+----------------------+--------+
|         Total        |   265  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_216    |  p0  |   3  |   8  |   24   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   || 0.806857||    23   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   361  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   23   |
|  Register |    -   |    -   |   265  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   265  |   384  |
+-----------+--------+--------+--------+--------+
