{
  "Top": "calc",
  "RtlTop": "calc",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "csg324",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_export -description=MandelCalc",
      "config_export -display_name {Mandelbrot Calculator Core}",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vendor=QuickSilver",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_interface -clock_enable=0",
      "config_interface -expose_global=0",
      "config_interface -m_axi_addr64=0",
      "config_interface -m_axi_offset=off",
      "config_interface -register_io=off",
      "config_interface -trim_dangling_port=0",
      "config_bind -effort=medium",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=1",
      "config_rtl -auto_prefix=0",
      "config_rtl -encoding=onehot",
      "config_rtl -mult_keep_attribute=0",
      "config_rtl -reset=control",
      "config_rtl -reset_async=0",
      "config_rtl -reset_level=high",
      "config_rtl -verbose=0"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "47",
    "Uncertainty": "0.75"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "QuickSilver",
    "Library": "hls",
    "Name": "calc",
    "Version": "1.0",
    "DisplayName": "Mandelbrot Calculator Core",
    "Revision": "",
    "Description": "MandelCalc",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/pretest.cpp",
      "..\/mandel.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/calc_buf_r_m_axi.vhd",
      "impl\/vhdl\/calc_in_parms_s_axi.vhd",
      "impl\/vhdl\/calc_mem_0.vhd",
      "impl\/vhdl\/calc_mul_12ns_40sfYi.vhd",
      "impl\/vhdl\/calc_mul_40s_40s_bkb.vhd",
      "impl\/vhdl\/calc_mul_40s_41s_dEe.vhd",
      "impl\/vhdl\/calc_mul_41s_40s_cud.vhd",
      "impl\/vhdl\/calc_mux_432_16_1_1.vhd",
      "impl\/vhdl\/calc_sdiv_41ns_13eOg.vhd",
      "impl\/vhdl\/mandel_calc.vhd",
      "impl\/vhdl\/pretest.vhd",
      "impl\/vhdl\/calc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/calc_buf_r_m_axi.v",
      "impl\/verilog\/calc_in_parms_s_axi.v",
      "impl\/verilog\/calc_mem_0.v",
      "impl\/verilog\/calc_mul_12ns_40sfYi.v",
      "impl\/verilog\/calc_mul_40s_40s_bkb.v",
      "impl\/verilog\/calc_mul_40s_41s_dEe.v",
      "impl\/verilog\/calc_mul_41s_40s_cud.v",
      "impl\/verilog\/calc_mux_432_16_1_1.v",
      "impl\/verilog\/calc_sdiv_41ns_13eOg.v",
      "impl\/verilog\/mandel_calc.v",
      "impl\/verilog\/pretest.v",
      "impl\/verilog\/calc.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/calc_v1_0\/data\/calc.mdd",
      "impl\/misc\/drivers\/calc_v1_0\/data\/calc.tcl",
      "impl\/misc\/drivers\/calc_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/calc_v1_0\/src\/xcalc.c",
      "impl\/misc\/drivers\/calc_v1_0\/src\/xcalc.h",
      "impl\/misc\/drivers\/calc_v1_0\/src\/xcalc_hw.h",
      "impl\/misc\/drivers\/calc_v1_0\/src\/xcalc_linux.c",
      "impl\/misc\/drivers\/calc_v1_0\/src\/xcalc_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/andrewsi\/Documents\/MandelHLS\/AXI\/.autopilot\/db\/calc.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_in_parms m_axi_buf_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_buf_r": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_buf_r",
      "data_width": "32",
      "param_prefix": "C_M_AXI_BUF_R",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_in_parms": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_in_parms",
      "param_prefix": "C_S_AXI_IN_PARMS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "X0_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of X0_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "X0_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of X0_V"
            }]
        },
        {
          "offset": "0x14",
          "name": "X0_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of X0_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "X0_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 39 to 32 Data signal of X0_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x1c",
          "name": "Y0_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Y0_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "Y0_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of Y0_V"
            }]
        },
        {
          "offset": "0x20",
          "name": "Y0_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Y0_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "Y0_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 39 to 32 Data signal of Y0_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "X1_V_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of X1_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "X1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of X1_V"
            }]
        },
        {
          "offset": "0x2c",
          "name": "X1_V_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of X1_V",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "X1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 39 to 32 Data signal of X1_V"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x34",
          "name": "width_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of width_V",
          "fields": [
            {
              "offset": "0",
              "width": "12",
              "name": "width_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 11 to 0 Data signal of width_V"
            },
            {
              "offset": "12",
              "width": "20",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "12"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "12"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_in_parms_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_in_parms_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_in_parms_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_in_parms_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_in_parms_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_in_parms_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_in_parms_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_in_parms_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_in_parms_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_in_parms_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_in_parms_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_in_parms_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_in_parms_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_in_parms_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_in_parms_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_in_parms_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_in_parms_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_buf_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_buf_r_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_buf_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_buf_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_buf_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_buf_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_buf_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_buf_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_buf_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_buf_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_buf_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_buf_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_buf_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_buf_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_buf_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_buf_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_buf_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_buf_r_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_buf_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_buf_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_buf_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_buf_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_buf_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_buf_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_buf_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_buf_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_buf_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_buf_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_buf_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_buf_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_buf_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_buf_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_buf_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_buf_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_buf_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_buf_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "X0_V": {
      "interfaceRef": "s_axi_in_parms",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "in_parms"
    },
    "Y0_V": {
      "interfaceRef": "s_axi_in_parms",
      "dir": "in",
      "offset": "28",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "in_parms"
    },
    "X1_V": {
      "interfaceRef": "s_axi_in_parms",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "in_parms"
    },
    "width_V": {
      "interfaceRef": "s_axi_in_parms",
      "dir": "in",
      "offset": "52",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "in_parms"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_in_parms",
      "dir": "in",
      "offset": "0"
    },
    "buf_r": {
      "interfaceRef": "m_axi_buf_r",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "calc",
      "Instances": [
        {
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_337",
          "Instances": [{
              "ModuleName": "pretest",
              "InstanceName": "grp_pretest_fu_172"
            }]
        },
        {
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_344",
          "Instances": [{
              "ModuleName": "pretest",
              "InstanceName": "grp_pretest_fu_172"
            }]
        },
        {
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_351",
          "Instances": [{
              "ModuleName": "pretest",
              "InstanceName": "grp_pretest_fu_172"
            }]
        },
        {
          "ModuleName": "mandel_calc",
          "InstanceName": "grp_mandel_calc_fu_358",
          "Instances": [{
              "ModuleName": "pretest",
              "InstanceName": "grp_pretest_fu_172"
            }]
        }
      ]
    },
    "Metrics": {
      "pretest": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.097"
        },
        "Area": {
          "DSP48E": "20",
          "FF": "2057",
          "LUT": "1481",
          "BRAM_18K": "0"
        }
      },
      "mandel_calc": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "10528",
          "LatencyWorst": "42043",
          "PipelineIIMin": "22",
          "PipelineIIMax": "42043",
          "PipelineII": "22 ~ 42043",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.097"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "21",
            "LatencyMax": "42020",
            "Latency": "21 ~ 42020",
            "PipelineII": "",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP48E": "35",
          "FF": "4161",
          "LUT": "3051",
          "BRAM_18K": "0"
        }
      },
      "calc": {
        "Latency": {
          "LatencyBest": "47",
          "LatencyAvg": "",
          "LatencyWorst": "29070504047",
          "PipelineIIMin": "48",
          "PipelineIIMax": "29070504048",
          "PipelineII": "48 ~ 29070504048",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "0.75",
          "Estimate": "5.250"
        },
        "Loops": [{
            "Name": "y_for",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "29070504000",
            "Latency": "0 ~ 29070504000",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "20187850",
            "PipelineDepth": "4 ~ 20187850",
            "Loops": [
              {
                "Name": "x_for",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "20185920",
                "Latency": "0 ~ 20185920",
                "PipelineII": "",
                "PipelineDepthMin": "33",
                "PipelineDepthMax": "42054",
                "PipelineDepth": "33 ~ 42054"
              },
              {
                "Name": "burst_out",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1926",
                "Latency": "0 ~ 1926",
                "PipelineII": "1",
                "PipelineDepth": "8"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "148",
          "FF": "20480",
          "LUT": "15781"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "calc",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-02-14 15:45:25 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
