sv xpm --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

verilog xlslice_v1_0_2 --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \

verilog xlconstant_v1_1_7 --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
