{
  "design": {
    "design_info": {
      "boundary_crc": "0x364DC36907D09975",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../PWM_Control.gen/sources_1/bd/Design_over",
      "name": "Design_over",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "Upcounter_0": "",
      "Comparator_0": "",
      "clk_wiz_0": "",
      "rst_clk_wiz_0_100M": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "PWM_Out": {
        "direction": "O"
      },
      "dutycycle_in": {
        "direction": "I",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "Upcounter_0": {
        "vlnv": "xilinx.com:module_ref:Upcounter:1.0",
        "xci_name": "Design_over_Upcounter_0_0",
        "xci_path": "ip\\Design_over_Upcounter_0_0\\Design_over_Upcounter_0_0.xci",
        "inst_hier_path": "Upcounter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Upcounter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "Counterout": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Comparator_0": {
        "vlnv": "xilinx.com:module_ref:Comparator:1.0",
        "xci_name": "Design_over_Comparator_0_0",
        "xci_path": "ip\\Design_over_Comparator_0_0\\Design_over_Comparator_0_0.xci",
        "inst_hier_path": "Comparator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Comparator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Dutycycle": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Counter": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "PWM": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Design_over_clk_wiz_0_0",
        "xci_path": "ip\\Design_over_clk_wiz_0_0\\Design_over_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_IN2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Design_over_rst_clk_wiz_0_100M_0",
        "xci_path": "ip\\Design_over_rst_clk_wiz_0_100M_0\\Design_over_rst_clk_wiz_0_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_100M"
      }
    },
    "nets": {
      "Comparator_0_PWM": {
        "ports": [
          "Comparator_0/PWM",
          "PWM_Out"
        ]
      },
      "Upcounter_0_Counterout": {
        "ports": [
          "Upcounter_0/Counterout",
          "Comparator_0/Counter"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "Upcounter_0/clk",
          "rst_clk_wiz_0_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked"
        ]
      },
      "dutycycle_in_1": {
        "ports": [
          "dutycycle_in",
          "Comparator_0/Dutycycle"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "Upcounter_0/rst"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}