--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml input_controler.twx input_controler.ncd -o
input_controler.twr input_controler.pcf

Design file:              input_controler.ncd
Physical constraint file: input_controler.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Data_in<0>  |    0.948(R)|      FAST  |    1.549(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<1>  |    0.923(R)|      FAST  |    1.598(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<2>  |    0.712(R)|      FAST  |    1.673(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<3>  |    0.670(R)|      FAST  |    1.609(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<4>  |    0.709(R)|      FAST  |    1.096(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<5>  |    0.594(R)|      FAST  |    1.225(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<6>  |    0.593(R)|      FAST  |    1.197(R)|      SLOW  |clk_BUFGP         |   0.000|
Data_in<7>  |    0.421(R)|      FAST  |    1.462(R)|      SLOW  |clk_BUFGP         |   0.000|
empty       |    0.621(R)|      FAST  |    1.550(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
X_cur<0>    |   -1.097(F)|      FAST  |    3.303(F)|      SLOW  |rst_IBUF_BUFG     |   0.000|
X_cur<1>    |   -1.065(F)|      FAST  |    3.272(F)|      SLOW  |rst_IBUF_BUFG     |   0.000|
Y_cur<0>    |   -1.065(F)|      FAST  |    3.273(F)|      SLOW  |rst_IBUF_BUFG     |   0.000|
Y_cur<1>    |   -1.092(F)|      FAST  |    3.298(F)|      SLOW  |rst_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data_out<0> |         6.382(R)|      SLOW  |         2.796(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<1> |         6.386(R)|      SLOW  |         2.804(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<2> |         6.377(R)|      SLOW  |         2.795(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<3> |         6.383(R)|      SLOW  |         2.802(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<4> |         6.361(R)|      SLOW  |         2.781(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<5> |         6.352(R)|      SLOW  |         2.773(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<6> |         6.361(R)|      SLOW  |         2.781(R)|      FAST  |clk_BUFGP         |   0.000|
Data_out<7> |         6.370(R)|      SLOW  |         2.789(R)|      FAST  |clk_BUFGP         |   0.000|
register<0> |         6.362(R)|      SLOW  |         2.776(R)|      FAST  |clk_BUFGP         |   0.000|
register<1> |         6.379(R)|      SLOW  |         2.795(R)|      FAST  |clk_BUFGP         |   0.000|
register<2> |         6.383(R)|      SLOW  |         2.799(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rst            |    0.031|    3.857|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
empty          |read           |    5.498|
grant          |read           |    5.392|
rst            |read           |    6.082|
---------------+---------------+---------+


Analysis completed Sun Dec 04 17:53:18 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4950 MB



