// Seed: 2259678193
module module_0 (
    output wire id_0,
    output tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wand id_4,
    output supply0 id_5,
    input tri id_6,
    output tri0 id_7,
    input tri id_8,
    output wire id_9,
    input tri0 id_10,
    input supply1 id_11,
    output wand id_12,
    output wor id_13,
    input tri id_14,
    output supply0 id_15,
    output tri id_16
);
  assign id_5 = 1;
  assign module_1.id_2 = 0;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2
);
  logic id_4 = id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  parameter id_5 = 1 == 1;
  wire id_6;
endmodule
