/// Auto-generated register definitions for FSMC
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::fsmc {

// ============================================================================
// FSMC - Flexible static memory controller
// Base Address: 0xA0000000
// ============================================================================

/// FSMC Register Structure
struct FSMC_Registers {
    /// SRAM/NOR-Flash chip-select control register 1
    /// Offset: 0x0000
    /// Reset value: 0x000030D0
    /// Access: read-write
    volatile uint32_t BCR1;

    /// SRAM/NOR-Flash chip-select timing register 1
    /// Offset: 0x0004
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t BTR1;

    /// SRAM/NOR-Flash chip-select control register 2
    /// Offset: 0x0008
    /// Reset value: 0x000030D0
    /// Access: read-write
    volatile uint32_t BCR2;

    /// SRAM/NOR-Flash chip-select timing register 2
    /// Offset: 0x000C
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t BTR2;

    /// SRAM/NOR-Flash chip-select control register 3
    /// Offset: 0x0010
    /// Reset value: 0x000030D0
    /// Access: read-write
    volatile uint32_t BCR3;

    /// SRAM/NOR-Flash chip-select timing register 3
    /// Offset: 0x0014
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t BTR3;

    /// SRAM/NOR-Flash chip-select control register 4
    /// Offset: 0x0018
    /// Reset value: 0x000030D0
    /// Access: read-write
    volatile uint32_t BCR4;

    /// SRAM/NOR-Flash chip-select timing register 4
    /// Offset: 0x001C
    /// Reset value: 0xFFFFFFFF
    /// Access: read-write
    volatile uint32_t BTR4;
    uint8_t RESERVED_0020[64];  ///< Reserved

    /// PC Card/NAND Flash control register 2
    /// Offset: 0x0060
    /// Reset value: 0x00000018
    /// Access: read-write
    volatile uint32_t PCR2;

    /// FIFO status and interrupt register 2
    /// Offset: 0x0064
    /// Reset value: 0x00000040
    volatile uint32_t SR2;

    /// Common memory space timing register 2
    /// Offset: 0x0068
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PMEM2;

    /// Attribute memory space timing register 2
    /// Offset: 0x006C
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PATT2;
    uint8_t RESERVED_0070[4];  ///< Reserved

    /// ECC result register 2
    /// Offset: 0x0074
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECCR2;
    uint8_t RESERVED_0078[8];  ///< Reserved

    /// PC Card/NAND Flash control register 3
    /// Offset: 0x0080
    /// Reset value: 0x00000018
    /// Access: read-write
    volatile uint32_t PCR3;

    /// FIFO status and interrupt register 3
    /// Offset: 0x0084
    /// Reset value: 0x00000040
    volatile uint32_t SR3;

    /// Common memory space timing register 3
    /// Offset: 0x0088
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PMEM3;

    /// Attribute memory space timing register 3
    /// Offset: 0x008C
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PATT3;
    uint8_t RESERVED_0090[4];  ///< Reserved

    /// ECC result register 3
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECCR3;
    uint8_t RESERVED_0098[8];  ///< Reserved

    /// PC Card/NAND Flash control register 4
    /// Offset: 0x00A0
    /// Reset value: 0x00000018
    /// Access: read-write
    volatile uint32_t PCR4;

    /// FIFO status and interrupt register 4
    /// Offset: 0x00A4
    /// Reset value: 0x00000040
    volatile uint32_t SR4;

    /// Common memory space timing register 4
    /// Offset: 0x00A8
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PMEM4;

    /// Attribute memory space timing register 4
    /// Offset: 0x00AC
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PATT4;

    /// I/O space timing register 4
    /// Offset: 0x00B0
    /// Reset value: 0xFCFCFCFC
    /// Access: read-write
    volatile uint32_t PIO4;
    uint8_t RESERVED_00B4[80];  ///< Reserved

    /// SRAM/NOR-Flash write timing registers 1
    /// Offset: 0x0104
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t BWTR1;
    uint8_t RESERVED_0108[4];  ///< Reserved

    /// SRAM/NOR-Flash write timing registers 2
    /// Offset: 0x010C
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t BWTR2;
    uint8_t RESERVED_0110[4];  ///< Reserved

    /// SRAM/NOR-Flash write timing registers 3
    /// Offset: 0x0114
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t BWTR3;
    uint8_t RESERVED_0118[4];  ///< Reserved

    /// SRAM/NOR-Flash write timing registers 4
    /// Offset: 0x011C
    /// Reset value: 0x0FFFFFFF
    /// Access: read-write
    volatile uint32_t BWTR4;
};

static_assert(sizeof(FSMC_Registers) >= 288, "FSMC_Registers size mismatch");

/// FSMC peripheral instance
inline FSMC_Registers* FSMC() {
    return reinterpret_cast<FSMC_Registers*>(0xA0000000);
}

}  // namespace alloy::hal::st::stm32f1::fsmc
