vendor_name = ModelSim
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/MU0CPU.bdf
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/RAM.qip
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/RAM.v
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/CPUState.sv
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/decoder.sv
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/task5test.mif
source_file = 1, Task5Waveform.vwf
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/waveform.vwf
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/Waveform1.vwf
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/Waveform2.vwf
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/jSignals.sv
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/threeToFour.sv
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/mux_flc.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/altsyncram_dro1.tdf
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/mux_blc.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/cntr_0gh.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, //icnas4.cc.ic.ac.uk/tjm1518/DECA Lab 4/MU0CPU202004301226_restored/MU0CPU202004301408WORKING_restored/db/add_sub_i1b.tdf
design_name = MU0CPU
instance = comp, \RamWriteEnable~output , RamWriteEnable~output, MU0CPU, 1
instance = comp, \Exec1~output , Exec1~output, MU0CPU, 1
instance = comp, \Extra~output , Extra~output, MU0CPU, 1
instance = comp, \Fetch~output , Fetch~output, MU0CPU, 1
instance = comp, \Exec2~output , Exec2~output, MU0CPU, 1
instance = comp, \ProgCountEnable~output , ProgCountEnable~output, MU0CPU, 1
instance = comp, \ProgCountSynLoad~output , ProgCountSynLoad~output, MU0CPU, 1
instance = comp, \Mux1Select~output , Mux1Select~output, MU0CPU, 1
instance = comp, \mux3sel~output , mux3sel~output, MU0CPU, 1
instance = comp, \accen~output , accen~output, MU0CPU, 1
instance = comp, \addSub~output , addSub~output, MU0CPU, 1
instance = comp, \EQ~output , EQ~output, MU0CPU, 1
instance = comp, \MI~output , MI~output, MU0CPU, 1
instance = comp, \ALUa[15]~output , ALUa[15]~output, MU0CPU, 1
instance = comp, \ALUa[14]~output , ALUa[14]~output, MU0CPU, 1
instance = comp, \ALUa[13]~output , ALUa[13]~output, MU0CPU, 1
instance = comp, \ALUa[12]~output , ALUa[12]~output, MU0CPU, 1
instance = comp, \ALUa[11]~output , ALUa[11]~output, MU0CPU, 1
instance = comp, \ALUa[10]~output , ALUa[10]~output, MU0CPU, 1
instance = comp, \ALUa[9]~output , ALUa[9]~output, MU0CPU, 1
instance = comp, \ALUa[8]~output , ALUa[8]~output, MU0CPU, 1
instance = comp, \ALUa[7]~output , ALUa[7]~output, MU0CPU, 1
instance = comp, \ALUa[6]~output , ALUa[6]~output, MU0CPU, 1
instance = comp, \ALUa[5]~output , ALUa[5]~output, MU0CPU, 1
instance = comp, \ALUa[4]~output , ALUa[4]~output, MU0CPU, 1
instance = comp, \ALUa[3]~output , ALUa[3]~output, MU0CPU, 1
instance = comp, \ALUa[2]~output , ALUa[2]~output, MU0CPU, 1
instance = comp, \ALUa[1]~output , ALUa[1]~output, MU0CPU, 1
instance = comp, \ALUa[0]~output , ALUa[0]~output, MU0CPU, 1
instance = comp, \ALUb[15]~output , ALUb[15]~output, MU0CPU, 1
instance = comp, \ALUb[14]~output , ALUb[14]~output, MU0CPU, 1
instance = comp, \ALUb[13]~output , ALUb[13]~output, MU0CPU, 1
instance = comp, \ALUb[12]~output , ALUb[12]~output, MU0CPU, 1
instance = comp, \ALUb[11]~output , ALUb[11]~output, MU0CPU, 1
instance = comp, \ALUb[10]~output , ALUb[10]~output, MU0CPU, 1
instance = comp, \ALUb[9]~output , ALUb[9]~output, MU0CPU, 1
instance = comp, \ALUb[8]~output , ALUb[8]~output, MU0CPU, 1
instance = comp, \ALUb[7]~output , ALUb[7]~output, MU0CPU, 1
instance = comp, \ALUb[6]~output , ALUb[6]~output, MU0CPU, 1
instance = comp, \ALUb[5]~output , ALUb[5]~output, MU0CPU, 1
instance = comp, \ALUb[4]~output , ALUb[4]~output, MU0CPU, 1
instance = comp, \ALUb[3]~output , ALUb[3]~output, MU0CPU, 1
instance = comp, \ALUb[2]~output , ALUb[2]~output, MU0CPU, 1
instance = comp, \ALUb[1]~output , ALUb[1]~output, MU0CPU, 1
instance = comp, \ALUb[0]~output , ALUb[0]~output, MU0CPU, 1
instance = comp, \ALUout[15]~output , ALUout[15]~output, MU0CPU, 1
instance = comp, \ALUout[14]~output , ALUout[14]~output, MU0CPU, 1
instance = comp, \ALUout[13]~output , ALUout[13]~output, MU0CPU, 1
instance = comp, \ALUout[12]~output , ALUout[12]~output, MU0CPU, 1
instance = comp, \ALUout[11]~output , ALUout[11]~output, MU0CPU, 1
instance = comp, \ALUout[10]~output , ALUout[10]~output, MU0CPU, 1
instance = comp, \ALUout[9]~output , ALUout[9]~output, MU0CPU, 1
instance = comp, \ALUout[8]~output , ALUout[8]~output, MU0CPU, 1
instance = comp, \ALUout[7]~output , ALUout[7]~output, MU0CPU, 1
instance = comp, \ALUout[6]~output , ALUout[6]~output, MU0CPU, 1
instance = comp, \ALUout[5]~output , ALUout[5]~output, MU0CPU, 1
instance = comp, \ALUout[4]~output , ALUout[4]~output, MU0CPU, 1
instance = comp, \ALUout[3]~output , ALUout[3]~output, MU0CPU, 1
instance = comp, \ALUout[2]~output , ALUout[2]~output, MU0CPU, 1
instance = comp, \ALUout[1]~output , ALUout[1]~output, MU0CPU, 1
instance = comp, \ALUout[0]~output , ALUout[0]~output, MU0CPU, 1
instance = comp, \CurrentState[2]~output , CurrentState[2]~output, MU0CPU, 1
instance = comp, \CurrentState[1]~output , CurrentState[1]~output, MU0CPU, 1
instance = comp, \CurrentState[0]~output , CurrentState[0]~output, MU0CPU, 1
instance = comp, \FFOut[15]~output , FFOut[15]~output, MU0CPU, 1
instance = comp, \FFOut[14]~output , FFOut[14]~output, MU0CPU, 1
instance = comp, \FFOut[13]~output , FFOut[13]~output, MU0CPU, 1
instance = comp, \FFOut[12]~output , FFOut[12]~output, MU0CPU, 1
instance = comp, \FFOut[11]~output , FFOut[11]~output, MU0CPU, 1
instance = comp, \FFOut[10]~output , FFOut[10]~output, MU0CPU, 1
instance = comp, \FFOut[9]~output , FFOut[9]~output, MU0CPU, 1
instance = comp, \FFOut[8]~output , FFOut[8]~output, MU0CPU, 1
instance = comp, \FFOut[7]~output , FFOut[7]~output, MU0CPU, 1
instance = comp, \FFOut[6]~output , FFOut[6]~output, MU0CPU, 1
instance = comp, \FFOut[5]~output , FFOut[5]~output, MU0CPU, 1
instance = comp, \FFOut[4]~output , FFOut[4]~output, MU0CPU, 1
instance = comp, \FFOut[3]~output , FFOut[3]~output, MU0CPU, 1
instance = comp, \FFOut[2]~output , FFOut[2]~output, MU0CPU, 1
instance = comp, \FFOut[1]~output , FFOut[1]~output, MU0CPU, 1
instance = comp, \FFOut[0]~output , FFOut[0]~output, MU0CPU, 1
instance = comp, \Mux1A[11]~output , Mux1A[11]~output, MU0CPU, 1
instance = comp, \Mux1A[10]~output , Mux1A[10]~output, MU0CPU, 1
instance = comp, \Mux1A[9]~output , Mux1A[9]~output, MU0CPU, 1
instance = comp, \Mux1A[8]~output , Mux1A[8]~output, MU0CPU, 1
instance = comp, \Mux1A[7]~output , Mux1A[7]~output, MU0CPU, 1
instance = comp, \Mux1A[6]~output , Mux1A[6]~output, MU0CPU, 1
instance = comp, \Mux1A[5]~output , Mux1A[5]~output, MU0CPU, 1
instance = comp, \Mux1A[4]~output , Mux1A[4]~output, MU0CPU, 1
instance = comp, \Mux1A[3]~output , Mux1A[3]~output, MU0CPU, 1
instance = comp, \Mux1A[2]~output , Mux1A[2]~output, MU0CPU, 1
instance = comp, \Mux1A[1]~output , Mux1A[1]~output, MU0CPU, 1
instance = comp, \Mux1A[0]~output , Mux1A[0]~output, MU0CPU, 1
instance = comp, \Mux1B[11]~output , Mux1B[11]~output, MU0CPU, 1
instance = comp, \Mux1B[10]~output , Mux1B[10]~output, MU0CPU, 1
instance = comp, \Mux1B[9]~output , Mux1B[9]~output, MU0CPU, 1
instance = comp, \Mux1B[8]~output , Mux1B[8]~output, MU0CPU, 1
instance = comp, \Mux1B[7]~output , Mux1B[7]~output, MU0CPU, 1
instance = comp, \Mux1B[6]~output , Mux1B[6]~output, MU0CPU, 1
instance = comp, \Mux1B[5]~output , Mux1B[5]~output, MU0CPU, 1
instance = comp, \Mux1B[4]~output , Mux1B[4]~output, MU0CPU, 1
instance = comp, \Mux1B[3]~output , Mux1B[3]~output, MU0CPU, 1
instance = comp, \Mux1B[2]~output , Mux1B[2]~output, MU0CPU, 1
instance = comp, \Mux1B[1]~output , Mux1B[1]~output, MU0CPU, 1
instance = comp, \Mux1B[0]~output , Mux1B[0]~output, MU0CPU, 1
instance = comp, \MUX2Out[15]~output , MUX2Out[15]~output, MU0CPU, 1
instance = comp, \MUX2Out[14]~output , MUX2Out[14]~output, MU0CPU, 1
instance = comp, \MUX2Out[13]~output , MUX2Out[13]~output, MU0CPU, 1
instance = comp, \MUX2Out[12]~output , MUX2Out[12]~output, MU0CPU, 1
instance = comp, \MUX2Out[11]~output , MUX2Out[11]~output, MU0CPU, 1
instance = comp, \MUX2Out[10]~output , MUX2Out[10]~output, MU0CPU, 1
instance = comp, \MUX2Out[9]~output , MUX2Out[9]~output, MU0CPU, 1
instance = comp, \MUX2Out[8]~output , MUX2Out[8]~output, MU0CPU, 1
instance = comp, \MUX2Out[7]~output , MUX2Out[7]~output, MU0CPU, 1
instance = comp, \MUX2Out[6]~output , MUX2Out[6]~output, MU0CPU, 1
instance = comp, \MUX2Out[5]~output , MUX2Out[5]~output, MU0CPU, 1
instance = comp, \MUX2Out[4]~output , MUX2Out[4]~output, MU0CPU, 1
instance = comp, \MUX2Out[3]~output , MUX2Out[3]~output, MU0CPU, 1
instance = comp, \MUX2Out[2]~output , MUX2Out[2]~output, MU0CPU, 1
instance = comp, \MUX2Out[1]~output , MUX2Out[1]~output, MU0CPU, 1
instance = comp, \MUX2Out[0]~output , MUX2Out[0]~output, MU0CPU, 1
instance = comp, \Mux3out[15]~output , Mux3out[15]~output, MU0CPU, 1
instance = comp, \Mux3out[14]~output , Mux3out[14]~output, MU0CPU, 1
instance = comp, \Mux3out[13]~output , Mux3out[13]~output, MU0CPU, 1
instance = comp, \Mux3out[12]~output , Mux3out[12]~output, MU0CPU, 1
instance = comp, \Mux3out[11]~output , Mux3out[11]~output, MU0CPU, 1
instance = comp, \Mux3out[10]~output , Mux3out[10]~output, MU0CPU, 1
instance = comp, \Mux3out[9]~output , Mux3out[9]~output, MU0CPU, 1
instance = comp, \Mux3out[8]~output , Mux3out[8]~output, MU0CPU, 1
instance = comp, \Mux3out[7]~output , Mux3out[7]~output, MU0CPU, 1
instance = comp, \Mux3out[6]~output , Mux3out[6]~output, MU0CPU, 1
instance = comp, \Mux3out[5]~output , Mux3out[5]~output, MU0CPU, 1
instance = comp, \Mux3out[4]~output , Mux3out[4]~output, MU0CPU, 1
instance = comp, \Mux3out[3]~output , Mux3out[3]~output, MU0CPU, 1
instance = comp, \Mux3out[2]~output , Mux3out[2]~output, MU0CPU, 1
instance = comp, \Mux3out[1]~output , Mux3out[1]~output, MU0CPU, 1
instance = comp, \Mux3out[0]~output , Mux3out[0]~output, MU0CPU, 1
instance = comp, \NextState[2]~output , NextState[2]~output, MU0CPU, 1
instance = comp, \NextState[1]~output , NextState[1]~output, MU0CPU, 1
instance = comp, \NextState[0]~output , NextState[0]~output, MU0CPU, 1
instance = comp, \RamAddress[11]~output , RamAddress[11]~output, MU0CPU, 1
instance = comp, \RamAddress[10]~output , RamAddress[10]~output, MU0CPU, 1
instance = comp, \RamAddress[9]~output , RamAddress[9]~output, MU0CPU, 1
instance = comp, \RamAddress[8]~output , RamAddress[8]~output, MU0CPU, 1
instance = comp, \RamAddress[7]~output , RamAddress[7]~output, MU0CPU, 1
instance = comp, \RamAddress[6]~output , RamAddress[6]~output, MU0CPU, 1
instance = comp, \RamAddress[5]~output , RamAddress[5]~output, MU0CPU, 1
instance = comp, \RamAddress[4]~output , RamAddress[4]~output, MU0CPU, 1
instance = comp, \RamAddress[3]~output , RamAddress[3]~output, MU0CPU, 1
instance = comp, \RamAddress[2]~output , RamAddress[2]~output, MU0CPU, 1
instance = comp, \RamAddress[1]~output , RamAddress[1]~output, MU0CPU, 1
instance = comp, \RamAddress[0]~output , RamAddress[0]~output, MU0CPU, 1
instance = comp, \RamOut[15]~output , RamOut[15]~output, MU0CPU, 1
instance = comp, \RamOut[14]~output , RamOut[14]~output, MU0CPU, 1
instance = comp, \RamOut[13]~output , RamOut[13]~output, MU0CPU, 1
instance = comp, \RamOut[12]~output , RamOut[12]~output, MU0CPU, 1
instance = comp, \RamOut[11]~output , RamOut[11]~output, MU0CPU, 1
instance = comp, \RamOut[10]~output , RamOut[10]~output, MU0CPU, 1
instance = comp, \RamOut[9]~output , RamOut[9]~output, MU0CPU, 1
instance = comp, \RamOut[8]~output , RamOut[8]~output, MU0CPU, 1
instance = comp, \RamOut[7]~output , RamOut[7]~output, MU0CPU, 1
instance = comp, \RamOut[6]~output , RamOut[6]~output, MU0CPU, 1
instance = comp, \RamOut[5]~output , RamOut[5]~output, MU0CPU, 1
instance = comp, \RamOut[4]~output , RamOut[4]~output, MU0CPU, 1
instance = comp, \RamOut[3]~output , RamOut[3]~output, MU0CPU, 1
instance = comp, \RamOut[2]~output , RamOut[2]~output, MU0CPU, 1
instance = comp, \RamOut[1]~output , RamOut[1]~output, MU0CPU, 1
instance = comp, \RamOut[0]~output , RamOut[0]~output, MU0CPU, 1
instance = comp, \CLK~input , CLK~input, MU0CPU, 1
instance = comp, \boot~input , boot~input, MU0CPU, 1
instance = comp, \stateMachine|ns[0] , stateMachine|ns[0], MU0CPU, 1
instance = comp, \FSMFF|dffs[0] , FSMFF|dffs[0], MU0CPU, 1
instance = comp, \stateMachine|Equal0~0 , stateMachine|Equal0~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a11 , RAM|altsyncram_component|auto_generated|ram_block1a11, MU0CPU, 1
instance = comp, \IR|dffs[11] , IR|dffs[11], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita0 , PC|auto_generated|counter_comb_bita0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a0 , RAM|altsyncram_component|auto_generated|ram_block1a0, MU0CPU, 1
instance = comp, \IR|dffs[0] , IR|dffs[0], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a13 , RAM|altsyncram_component|auto_generated|ram_block1a13, MU0CPU, 1
instance = comp, \IR|dffs[13] , IR|dffs[13], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \CPUDecode|Equal0~1 , CPUDecode|Equal0~1, MU0CPU, 1
instance = comp, \jumpLogic|Equal0~0 , jumpLogic|Equal0~0, MU0CPU, 1
instance = comp, \jumpLogic|Equal0~1 , jumpLogic|Equal0~1, MU0CPU, 1
instance = comp, \jumpLogic|Equal0~2 , jumpLogic|Equal0~2, MU0CPU, 1
instance = comp, \jumpLogic|Equal0~3 , jumpLogic|Equal0~3, MU0CPU, 1
instance = comp, \CPUDecode|mux1~0 , CPUDecode|mux1~0, MU0CPU, 1
instance = comp, \CPUDecode|pcSLoad , CPUDecode|pcSLoad, MU0CPU, 1
instance = comp, \PC|auto_generated|_~0 , PC|auto_generated|_~0, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[0] , PC|auto_generated|counter_reg_bit[0], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita1 , PC|auto_generated|counter_comb_bita1, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[1] , PC|auto_generated|counter_reg_bit[1], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita2 , PC|auto_generated|counter_comb_bita2, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[2] , PC|auto_generated|counter_reg_bit[2], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita3 , PC|auto_generated|counter_comb_bita3, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[3] , PC|auto_generated|counter_reg_bit[3], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita4 , PC|auto_generated|counter_comb_bita4, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[4] , PC|auto_generated|counter_reg_bit[4], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita5 , PC|auto_generated|counter_comb_bita5, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[5] , PC|auto_generated|counter_reg_bit[5], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita6 , PC|auto_generated|counter_comb_bita6, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[6] , PC|auto_generated|counter_reg_bit[6], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita7 , PC|auto_generated|counter_comb_bita7, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[7] , PC|auto_generated|counter_reg_bit[7], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita8 , PC|auto_generated|counter_comb_bita8, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[8] , PC|auto_generated|counter_reg_bit[8], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita9 , PC|auto_generated|counter_comb_bita9, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[9] , PC|auto_generated|counter_reg_bit[9], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita10 , PC|auto_generated|counter_comb_bita10, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[10] , PC|auto_generated|counter_reg_bit[10], MU0CPU, 1
instance = comp, \PC|auto_generated|counter_comb_bita11 , PC|auto_generated|counter_comb_bita11, MU0CPU, 1
instance = comp, \PC|auto_generated|counter_reg_bit[11] , PC|auto_generated|counter_reg_bit[11], MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a10 , RAM|altsyncram_component|auto_generated|ram_block1a10, MU0CPU, 1
instance = comp, \IR|dffs[10] , IR|dffs[10], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a9 , RAM|altsyncram_component|auto_generated|ram_block1a9, MU0CPU, 1
instance = comp, \IR|dffs[9] , IR|dffs[9], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a8 , RAM|altsyncram_component|auto_generated|ram_block1a8, MU0CPU, 1
instance = comp, \IR|dffs[8] , IR|dffs[8], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a7 , RAM|altsyncram_component|auto_generated|ram_block1a7, MU0CPU, 1
instance = comp, \IR|dffs[7] , IR|dffs[7], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a6 , RAM|altsyncram_component|auto_generated|ram_block1a6, MU0CPU, 1
instance = comp, \IR|dffs[6] , IR|dffs[6], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a5 , RAM|altsyncram_component|auto_generated|ram_block1a5, MU0CPU, 1
instance = comp, \IR|dffs[5] , IR|dffs[5], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a4 , RAM|altsyncram_component|auto_generated|ram_block1a4, MU0CPU, 1
instance = comp, \IR|dffs[4] , IR|dffs[4], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a3 , RAM|altsyncram_component|auto_generated|ram_block1a3, MU0CPU, 1
instance = comp, \IR|dffs[3] , IR|dffs[3], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a2 , RAM|altsyncram_component|auto_generated|ram_block1a2, MU0CPU, 1
instance = comp, \IR|dffs[2] , IR|dffs[2], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a1 , RAM|altsyncram_component|auto_generated|ram_block1a1, MU0CPU, 1
instance = comp, \IR|dffs[1] , IR|dffs[1], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a14 , RAM|altsyncram_component|auto_generated|ram_block1a14, MU0CPU, 1
instance = comp, \IR|dffs[14] , IR|dffs[14], MU0CPU, 1
instance = comp, \CPUDecode|Equal0~0 , CPUDecode|Equal0~0, MU0CPU, 1
instance = comp, \CPUDecode|mux1~1 , CPUDecode|mux1~1, MU0CPU, 1
instance = comp, \CPUDecode|mux1~2 , CPUDecode|mux1~2, MU0CPU, 1
instance = comp, \CPUDecode|mux1~3 , CPUDecode|mux1~3, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a15 , RAM|altsyncram_component|auto_generated|ram_block1a15, MU0CPU, 1
instance = comp, \IR|dffs[15] , IR|dffs[15], MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \CPUDecode|mux4~0 , CPUDecode|mux4~0, MU0CPU, 1
instance = comp, \CPUDecode|ADD~0 , CPUDecode|ADD~0, MU0CPU, 1
instance = comp, \CPUDecode|SUB~0 , CPUDecode|SUB~0, MU0CPU, 1
instance = comp, \CPUDecode|LDA~0 , CPUDecode|LDA~0, MU0CPU, 1
instance = comp, \CPUDecode|mux3 , CPUDecode|mux3, MU0CPU, 1
instance = comp, \CPUDecode|mux4~1 , CPUDecode|mux4~1, MU0CPU, 1
instance = comp, \CPUDecode|mux4~2 , CPUDecode|mux4~2, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w13_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \CPUDecode|SUB~1 , CPUDecode|SUB~1, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w12_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[0]~2 , alu|auto_generated|add_sub_cella[0]~2, MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[0] , alu|auto_generated|add_sub_cella[0], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[1] , alu|auto_generated|add_sub_cella[1], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[2] , alu|auto_generated|add_sub_cella[2], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[3] , alu|auto_generated|add_sub_cella[3], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[4] , alu|auto_generated|add_sub_cella[4], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[5] , alu|auto_generated|add_sub_cella[5], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[6] , alu|auto_generated|add_sub_cella[6], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[7] , alu|auto_generated|add_sub_cella[7], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[8] , alu|auto_generated|add_sub_cella[8], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[9] , alu|auto_generated|add_sub_cella[9], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[10] , alu|auto_generated|add_sub_cella[10], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[11] , alu|auto_generated|add_sub_cella[11], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[12] , alu|auto_generated|add_sub_cella[12], MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[13] , alu|auto_generated|add_sub_cella[13], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 , MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \CPUDecode|Equal0~2 , CPUDecode|Equal0~2, MU0CPU, 1
instance = comp, \CPUDecode|accEnable~0 , CPUDecode|accEnable~0, MU0CPU, 1
instance = comp, \CPUDecode|accEnable~1 , CPUDecode|accEnable~1, MU0CPU, 1
instance = comp, \Acc|dffs[13] , Acc|dffs[13], MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w14_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[14] , alu|auto_generated|add_sub_cella[14], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[14] , Acc|dffs[14], MU0CPU, 1
instance = comp, \MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0 , MUX4|$00000|auto_generated|l1_w15_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \alu|auto_generated|add_sub_cella[15] , alu|auto_generated|add_sub_cella[15], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[15] , Acc|dffs[15], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[0] , Acc|dffs[0], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[1] , Acc|dffs[1], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[2] , Acc|dffs[2], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[3] , Acc|dffs[3], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[4] , Acc|dffs[4], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[5] , Acc|dffs[5], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[6] , Acc|dffs[6], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[7] , Acc|dffs[7], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[8] , Acc|dffs[8], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[9] , Acc|dffs[9], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[10] , Acc|dffs[10], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[11] , Acc|dffs[11], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \Acc|dffs[12] , Acc|dffs[12], MU0CPU, 1
instance = comp, \RAM|altsyncram_component|auto_generated|ram_block1a12 , RAM|altsyncram_component|auto_generated|ram_block1a12, MU0CPU, 1
instance = comp, \IR|dffs[12] , IR|dffs[12], MU0CPU, 1
instance = comp, \CPUDecode|extra~0 , CPUDecode|extra~0, MU0CPU, 1
instance = comp, \stateMachine|ns[1] , stateMachine|ns[1], MU0CPU, 1
instance = comp, \FSMFF|dffs[1] , FSMFF|dffs[1], MU0CPU, 1
instance = comp, \stateMachine|ns~0 , stateMachine|ns~0, MU0CPU, 1
instance = comp, \CPUDecode|ramWrEn~0 , CPUDecode|ramWrEn~0, MU0CPU, 1
instance = comp, \stateMachine|Equal2~0 , stateMachine|Equal2~0, MU0CPU, 1
instance = comp, \CPUDecode|pcEnable~0 , CPUDecode|pcEnable~0, MU0CPU, 1
