From 7a08690aea934ad4eab8d711c1bf7355f380fa66 Mon Sep 17 00:00:00 2001
From: Zongdong Jiao <zongdong.jiao@amlogic.com>
Date: Wed, 4 Feb 2015 11:05:14 +0800
Subject: [PATCH 5389/5965] PD #98757: hdmitx: optimize HPLL performance

Change-Id: I30f28d775cd2e430718e743b5cef507cfae87578
---
 drivers/amlogic/display/vout/enc_clk_config.c | 20 +++++++++----------
 1 file changed, 10 insertions(+), 10 deletions(-)

diff --git a/drivers/amlogic/display/vout/enc_clk_config.c b/drivers/amlogic/display/vout/enc_clk_config.c
index a442ae0f5ecc..9ea379879386 100755
--- a/drivers/amlogic/display/vout/enc_clk_config.c
+++ b/drivers/amlogic/display/vout/enc_clk_config.c
@@ -76,8 +76,16 @@ static void set_hpll_clk_out(unsigned clk)
 #ifdef CONFIG_AML_VOUT_FRAMERATE_AUTOMATION
 		case 2976:		// only for 4k mode with clock*0.999
 #endif
-            aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c84000);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xce49c022);
+            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x0000043d);
+#ifdef CONFIG_AML_VOUT_FRAMERATE_AUTOMATION
+            if( clk == 2976 )
+                aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69d84d04); // lower div_frac to get clk*0.999
+            else
+                aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69d84e00);
+#else
+            aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69d84e00);
+#endif
+            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xca46c023);
             aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x4123b100);
             aml_set_reg32_bits(P_HHI_VID2_PLL_CNTL2, 1, 16, 1);
             aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012385);
@@ -86,14 +94,6 @@ static void set_hpll_clk_out(unsigned clk)
             WAIT_FOR_PLL_LOCKED(P_HHI_VID_PLL_CNTL);
             h_delay();
             aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00016385);   // optimise HPLL VCO 2.97GHz performance
-#ifdef CONFIG_AML_VOUT_FRAMERATE_AUTOMATION
-			if( clk == 2976 )
-				aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c84d04); // lower div_frac to get clk*0.999
-			else
-				aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c84e00);
-#else
-            aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c84e00);
-#endif
 
             break;
         case 2970:      // for 1080p/i 720p mode
-- 
2.19.0

