--
-- VHDL Test Bench idx_fpga_lib.adc_nadc_tester.adc_nadc_tester
--
-- Created:
--          by - . (BRIAN-LAPTOP)
--          at - 19:00:00 12/31/69
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2013.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;


ENTITY adc_nadc_tester IS
   GENERIC (
      N_ADC     : integer range 4 downto 0      := 2;
      RATE_DEF  : std_logic_vector (4 DOWNTO 0) := "11111";
      NBITSHIFT : integer range 31 downto 0     := 1
   );
   PORT (
      ADD_EN     : OUT    std_logic;
      CLR        : OUT    std_logic;
      F8M        : OUT    std_ulogic;
      MISO       : OUT    std_logic_vector(N_ADC-1 DOWNTO 0);
      OUT_ACK    : OUT    std_logic;
      RdEn       : OUT    std_ulogic;
      STATUS_EN  : OUT    std_logic;
      rst        : OUT    std_logic;
      CS_B       : IN     std_logic_vector(N_ADC-1 DOWNTO 0);
      DATA_READY : IN     std_logic;
      ERR        : IN     std_logic_vector(N_ADC-1 DOWNTO 0);
      INTS       : IN     std_logic_vector(32*N_ADC-1 DOWNTO 0);
      MOSI       : IN     std_logic_vector(N_ADC-1 DOWNTO 0);
      SCLK       : IN     std_logic_vector(N_ADC-1 DOWNTO 0)
   );
END adc_nadc_tester;


LIBRARY idx_fpga_lib;

ARCHITECTURE rtl OF adc_nadc_tester IS
   -- Architecture declarations
BEGIN
END rtl;
