// Seed: 203300986
module module_0;
  always_comb @(posedge id_1[1] or posedge 1) begin
    $display(1);
  end
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4
);
  uwire id_6 = 1 - 1;
  buf (id_4, id_6);
  module_0();
  assign id_4 = id_2 << 1 * id_1;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3
);
  wire id_5;
  module_0();
endmodule
