<stg><name>mm_Pipeline_VITIS_LOOP_92_10</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum_s8_24fixp_06 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum_s8_24fixp_06"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvars_iv51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv51"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %indvars_iv51

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 0, i32 %sum_s8_24fixp_06

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %VITIS_LOOP_95_11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_95_11:0 %indvars_iv51_load = load i5 %indvars_iv51

]]></Node>
<StgValue><ssdm name="indvars_iv51_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_95_11:1 %exitcond546 = icmp_eq  i5 %indvars_iv51_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond546"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_95_11:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_95_11:3 %indvars_iv_next52 = add i5 %indvars_iv51_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next52"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_95_11:4 %br_ln0 = br i1 %exitcond546, void %VITIS_LOOP_95_11.split, void %for.end129.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_95_11.split:1 %indvars_iv51_cast = zext i5 %indvars_iv51_load

]]></Node>
<StgValue><ssdm name="indvars_iv51_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:4 %D_s9_23fixp_0_addr = getelementptr i31 %D_s9_23fixp_0, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:20 %D_s9_23fixp_0_load = load i4 %D_s9_23fixp_0_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_0_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_95_11.split:100 %store_ln0 = store i5 %indvars_iv_next52, i5 %indvars_iv51

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:5 %D_s9_23fixp_1_addr = getelementptr i31 %D_s9_23fixp_1, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:6 %D_s9_23fixp_2_addr = getelementptr i31 %D_s9_23fixp_2, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:7 %D_s9_23fixp_3_addr = getelementptr i31 %D_s9_23fixp_3, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_3_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:8 %D_s9_23fixp_4_addr = getelementptr i31 %D_s9_23fixp_4, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_4_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:9 %D_s9_23fixp_5_addr = getelementptr i31 %D_s9_23fixp_5, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_5_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:10 %D_s9_23fixp_6_addr = getelementptr i31 %D_s9_23fixp_6, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_6_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:11 %D_s9_23fixp_7_addr = getelementptr i31 %D_s9_23fixp_7, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_7_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:12 %D_s9_23fixp_8_addr = getelementptr i31 %D_s9_23fixp_8, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_8_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:13 %D_s9_23fixp_9_addr = getelementptr i31 %D_s9_23fixp_9, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_9_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:14 %D_s9_23fixp_10_addr = getelementptr i31 %D_s9_23fixp_10, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_10_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:15 %D_s9_23fixp_11_addr = getelementptr i31 %D_s9_23fixp_11, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_11_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:16 %D_s9_23fixp_12_addr = getelementptr i31 %D_s9_23fixp_12, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_12_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:17 %D_s9_23fixp_13_addr = getelementptr i31 %D_s9_23fixp_13, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_13_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:18 %D_s9_23fixp_14_addr = getelementptr i31 %D_s9_23fixp_14, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_14_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_95_11.split:19 %D_s9_23fixp_15_addr = getelementptr i31 %D_s9_23fixp_15, i64 0, i64 %indvars_iv51_cast

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_15_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:20 %D_s9_23fixp_0_load = load i4 %D_s9_23fixp_0_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_0_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:21 %D_s9_23fixp_1_load = load i4 %D_s9_23fixp_1_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:22 %D_s9_23fixp_2_load = load i4 %D_s9_23fixp_2_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_2_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:23 %D_s9_23fixp_3_load = load i4 %D_s9_23fixp_3_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_3_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:24 %D_s9_23fixp_4_load = load i4 %D_s9_23fixp_4_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_4_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:25 %D_s9_23fixp_5_load = load i4 %D_s9_23fixp_5_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_5_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:26 %D_s9_23fixp_6_load = load i4 %D_s9_23fixp_6_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_6_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:27 %D_s9_23fixp_7_load = load i4 %D_s9_23fixp_7_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_7_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:28 %D_s9_23fixp_8_load = load i4 %D_s9_23fixp_8_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_8_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:29 %D_s9_23fixp_9_load = load i4 %D_s9_23fixp_9_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_9_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:30 %D_s9_23fixp_10_load = load i4 %D_s9_23fixp_10_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_10_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:31 %D_s9_23fixp_11_load = load i4 %D_s9_23fixp_11_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_11_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:32 %D_s9_23fixp_12_load = load i4 %D_s9_23fixp_12_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_12_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:33 %D_s9_23fixp_13_load = load i4 %D_s9_23fixp_13_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_13_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:34 %D_s9_23fixp_14_load = load i4 %D_s9_23fixp_14_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_14_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:35 %D_s9_23fixp_15_load = load i4 %D_s9_23fixp_15_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_15_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end129.exitStub:0 %sum_s8_24fixp_06_load_1 = load i32 %sum_s8_24fixp_06

]]></Node>
<StgValue><ssdm name="sum_s8_24fixp_06_load_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end129.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_s8_24fixp_06_out, i32 %sum_s8_24fixp_06_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond546" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0">
<![CDATA[
for.end129.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_95_11.split:0 %sum_s8_24fixp_06_load = load i32 %sum_s8_24fixp_06

]]></Node>
<StgValue><ssdm name="sum_s8_24fixp_06_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_95_11.split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_95_11.split:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:21 %D_s9_23fixp_1_load = load i4 %D_s9_23fixp_1_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_1_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:22 %D_s9_23fixp_2_load = load i4 %D_s9_23fixp_2_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_2_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:23 %D_s9_23fixp_3_load = load i4 %D_s9_23fixp_3_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_3_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:24 %D_s9_23fixp_4_load = load i4 %D_s9_23fixp_4_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_4_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:25 %D_s9_23fixp_5_load = load i4 %D_s9_23fixp_5_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_5_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:26 %D_s9_23fixp_6_load = load i4 %D_s9_23fixp_6_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_6_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:27 %D_s9_23fixp_7_load = load i4 %D_s9_23fixp_7_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_7_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:28 %D_s9_23fixp_8_load = load i4 %D_s9_23fixp_8_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_8_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:29 %D_s9_23fixp_9_load = load i4 %D_s9_23fixp_9_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_9_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:30 %D_s9_23fixp_10_load = load i4 %D_s9_23fixp_10_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_10_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:31 %D_s9_23fixp_11_load = load i4 %D_s9_23fixp_11_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_11_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:32 %D_s9_23fixp_12_load = load i4 %D_s9_23fixp_12_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_12_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:33 %D_s9_23fixp_13_load = load i4 %D_s9_23fixp_13_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_13_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:34 %D_s9_23fixp_14_load = load i4 %D_s9_23fixp_14_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_14_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="4">
<![CDATA[
VITIS_LOOP_95_11.split:35 %D_s9_23fixp_15_load = load i4 %D_s9_23fixp_15_addr

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_15_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:36 %tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_0_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:37 %fold85 = add i32 %tmp_s, i32 %sum_s8_24fixp_06_load

]]></Node>
<StgValue><ssdm name="fold85"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:38 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold85, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:39 %tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:40 %tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_1_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:41 %fold = add i32 %tmp_3, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="fold"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:42 %tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:43 %tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_4, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:44 %tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_2_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:45 %fold71 = add i32 %tmp_6, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="fold71"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:46 %tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold71, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:47 %tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_7, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:48 %tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_3_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:49 %fold72 = add i32 %tmp_9, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="fold72"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:50 %tmp_10 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold72, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:51 %tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_10, i2 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:52 %tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_4_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:53 %fold73 = add i32 %tmp_12, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="fold73"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:54 %tmp_13 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold73, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:55 %tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_13, i2 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:56 %tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_5_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:57 %fold74 = add i32 %tmp_15, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="fold74"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:58 %tmp_16 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold74, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:59 %tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_16, i2 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:60 %tmp_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_6_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:61 %fold75 = add i32 %tmp_18, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="fold75"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:62 %tmp_19 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold75, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:63 %tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_19, i2 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:64 %tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_7_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:65 %fold76 = add i32 %tmp_21, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="fold76"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:66 %tmp_22 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold76, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:67 %tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_22, i2 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:68 %tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_8_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:69 %fold77 = add i32 %tmp_24, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="fold77"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:70 %tmp_25 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold77, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:71 %tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_25, i2 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:72 %tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_9_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:73 %fold78 = add i32 %tmp_27, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="fold78"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:74 %tmp_28 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold78, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:75 %tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_28, i2 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:76 %tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_10_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:77 %fold79 = add i32 %tmp_30, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="fold79"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:78 %tmp_31 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold79, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:79 %tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_31, i2 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:80 %tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_11_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:81 %fold80 = add i32 %tmp_33, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="fold80"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:82 %tmp_34 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold80, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:83 %tmp_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_34, i2 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:84 %tmp_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_12_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:85 %fold81 = add i32 %tmp_36, i32 %tmp_35

]]></Node>
<StgValue><ssdm name="fold81"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:86 %tmp_37 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold81, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:87 %tmp_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_37, i2 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:88 %tmp_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_13_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:89 %fold82 = add i32 %tmp_39, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="fold82"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:90 %tmp_40 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold82, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:91 %tmp_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_40, i2 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:92 %tmp_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_14_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:93 %fold83 = add i32 %tmp_42, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="fold83"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:94 %tmp_43 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold83, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:95 %tmp_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_43, i2 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
VITIS_LOOP_95_11.split:96 %tmp_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %D_s9_23fixp_15_load, i1 0

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:97 %fold84 = add i32 %tmp_45, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="fold84"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_95_11.split:98 %tmp_46 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %fold84, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
VITIS_LOOP_95_11.split:99 %tmp_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_46, i2 0

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_95_11.split:101 %store_ln0 = store i32 %tmp_47, i32 %sum_s8_24fixp_06

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_95_11.split:102 %br_ln0 = br void %VITIS_LOOP_95_11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
