0.6
2017.4
Dec 15 2017
21:07:18
D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v,1622984363,verilog,,,,tb,,,,,,,,
D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v,1622974821,verilog,,D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv.v,,outputBuffer,,,,,,,,
D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv.v,1622897348,verilog,,D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v,,conv,,,,,,,,
D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v,1622901002,verilog,,D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v,,imageControl,,,,,,,,
D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v,1622973873,verilog,,D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v,,imageProcessTop,,,,,,,,
D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v,1622896614,verilog,,D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v,,lineBuffer,,,,,,,,
