

================================================================
== Vitis HLS Report for 'mp_mul_67_68_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:30:24 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_94 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'v_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln145"   --->   Operation 14 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln145_11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln145_11"   --->   Operation 15 'read' 'zext_ln145_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 16 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset"   --->   Operation 17 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 18 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 19 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 20 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 21 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 22 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 23 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_94" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_71_out" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_22 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 28 'load' 'j_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_22, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 29 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_22, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 30 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 31 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_22" [src/generic/fp_generic.c:145]   --->   Operation 32 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_204 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset_read, i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 33 'bitconcatenate' 'tmp_204' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln145_12 = zext i4 %tmp_204" [src/generic/fp_generic.c:145]   --->   Operation 34 'zext' 'zext_ln145_12' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145_12" [src/generic/fp_generic.c:145]   --->   Operation 35 'getelementptr' 'a_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 36 'load' 'a_load' <Predicate = (!icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_22" [src/generic/fp_generic.c:145]   --->   Operation 37 'sub' 'sub_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = trunc i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 38 'trunc' 'trunc_ln145_7' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %sub_ln145, i32 1, i32 3" [src/generic/fp_generic.c:145]   --->   Operation 39 'partselect' 'lshr_ln' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln145 = add i3 %zext_ln145_11_read, i3 %lshr_ln" [src/generic/fp_generic.c:145]   --->   Operation 40 'add' 'add_ln145' <Predicate = (!icmp_ln144)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln145_13 = zext i3 %add_ln145" [src/generic/fp_generic.c:145]   --->   Operation 41 'zext' 'zext_ln145_13' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i32 0, i32 %zext_ln145_13" [src/generic/fp_generic.c:145]   --->   Operation 42 'getelementptr' 'b_0_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.65ns)   --->   "%add_ln145_2 = add i3 %zext_ln145_read, i3 %lshr_ln" [src/generic/fp_generic.c:145]   --->   Operation 43 'add' 'add_ln145_2' <Predicate = (!icmp_ln144)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln145_14 = zext i3 %add_ln145_2" [src/generic/fp_generic.c:145]   --->   Operation 44 'zext' 'zext_ln145_14' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i32 0, i32 %zext_ln145_14" [src/generic/fp_generic.c:145]   --->   Operation 45 'getelementptr' 'b_1_addr' <Predicate = (!icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:145]   --->   Operation 46 'load' 'b_0_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:145]   --->   Operation 47 'load' 'b_1_load' <Predicate = (!icmp_ln144)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 48 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 49 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 50 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_0_load = load i3 %b_0_addr" [src/generic/fp_generic.c:145]   --->   Operation 51 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/2] ( I:2.32ns O:2.32ns )   --->   "%b_1_load = load i3 %b_1_addr" [src/generic/fp_generic.c:145]   --->   Operation 52 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%select_ln145 = select i1 %trunc_ln145_7, i64 %b_1_load, i64 %b_0_load" [src/generic/fp_generic.c:145]   --->   Operation 53 'select' 'select_ln145' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bl = trunc i64 %select_ln145" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 54 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 55 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %select_ln145, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 56 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 57 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 58 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln105_83 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 59 'zext' 'zext_ln105_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 60 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_83, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 62 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_83, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 64 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_83, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 65 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 67 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_123 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'trunc' 'trunc_ln106_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_83, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 69 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln106_124 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'trunc' 'trunc_ln106_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 71 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln106_125 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 72 'trunc' 'trunc_ln106_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 74 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 75 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 76 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_205" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_124" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 78 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123_73 = zext i32 %trunc_ln106_123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln123_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_73" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 80 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln123_74 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln123_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_74, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 83 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 84 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln106_88 = zext i2 %tmp_206" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 85 'zext' 'zext_ln106_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln106_89 = zext i32 %tmp_207" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 86 'zext' 'zext_ln106_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln106_90 = zext i32 %tmp_208" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 87 'zext' 'zext_ln106_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_125" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_87 = add i32 %trunc_ln106_125, i32 %tmp_207" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 89 'add' 'add_ln130_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_89" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 90 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln130_73 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 91 'zext' 'zext_ln130_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln130_86 = add i33 %zext_ln106_90, i33 %zext_ln106_88" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 92 'add' 'add_ln130_86' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_86" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 93 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln130_74 = zext i33 %add_ln130_86" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 94 'zext' 'zext_ln130_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_87" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 95 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (2.59ns)   --->   "%temp_40 = add i34 %zext_ln130_74, i34 %zext_ln130_73" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 96 'add' 'temp_40' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_40, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 97 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%v_94_load = load i64 %v_94" [src/generic/fp_generic.c:146]   --->   Operation 98 'load' 'v_94_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 99 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_209, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 100 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_210, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 101 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 102 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 103 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 104 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (3.52ns)   --->   "%v_131 = add i64 %or_ln, i64 %v_94_load" [src/generic/fp_generic.c:146]   --->   Operation 105 'add' 'v_131' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_131, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 106 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_21 = xor i64 %shl_ln, i64 %v_94_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 107 'xor' 'xor_ln105_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_21" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 108 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_22 = xor i64 %or_ln105, i64 %v_131" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 109 'xor' 'xor_ln105_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_22, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 110 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_84 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 111 'zext' 'zext_ln105_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 112 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 113 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln8, i64 %zext_ln105_84" [src/generic/fp_generic.c:147]   --->   Operation 114 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_131, i64 %v_94" [src/generic/fp_generic.c:140]   --->   Operation 115 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%u_71_out_load = load i64 %u_71_out" [src/generic/fp_generic.c:147]   --->   Operation 116 'load' 'u_71_out_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_71_out_load" [src/generic/fp_generic.c:147]   --->   Operation 117 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_71_out" [src/generic/fp_generic.c:140]   --->   Operation 118 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%v_94_load_2 = load i64 %v_94"   --->   Operation 138 'load' 'v_94_load_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_94_out, i64 %v_94_load_2"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 119 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 120 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 122 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 123 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%xor_ln147_13 = xor i64 %tempReg, i64 %u_71_out_load" [src/generic/fp_generic.c:147]   --->   Operation 124 'xor' 'xor_ln147_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_15)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_13" [src/generic/fp_generic.c:147]   --->   Operation 125 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 126 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_17 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 127 'xor' 'xor_ln147_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 128 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_17, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 129 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 130 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_15 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 131 'xor' 'xor_ln147_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_7 = or i64 %xor_ln147_15, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 132 'or' 'or_ln147_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_7, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 133 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 134 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 135 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 136 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 137 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_94_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_71_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_94                    (alloca           ) [ 0111111110]
j                       (alloca           ) [ 0100000000]
zext_ln145_read         (read             ) [ 0000000000]
zext_ln145_11_read      (read             ) [ 0000000000]
i_read                  (read             ) [ 0000000000]
a_offset_read           (read             ) [ 0000000000]
indvars_iv31_read       (read             ) [ 0000000000]
zext_ln143_read         (read             ) [ 0000000000]
v_017_read              (read             ) [ 0000000000]
i_cast                  (zext             ) [ 0000000000]
zext_ln143_cast         (zext             ) [ 0000000000]
store_ln139             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
j_22                    (load             ) [ 0000000000]
icmp_ln144              (icmp             ) [ 0111111110]
add_ln144               (add              ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
trunc_ln145             (trunc            ) [ 0000000000]
tmp_204                 (bitconcatenate   ) [ 0000000000]
zext_ln145_12           (zext             ) [ 0000000000]
a_addr                  (getelementptr    ) [ 0110000000]
sub_ln145               (sub              ) [ 0000000000]
trunc_ln145_7           (trunc            ) [ 0110000000]
lshr_ln                 (partselect       ) [ 0000000000]
add_ln145               (add              ) [ 0000000000]
zext_ln145_13           (zext             ) [ 0000000000]
b_0_addr                (getelementptr    ) [ 0110000000]
add_ln145_2             (add              ) [ 0000000000]
zext_ln145_14           (zext             ) [ 0000000000]
b_1_addr                (getelementptr    ) [ 0110000000]
store_ln139             (store            ) [ 0000000000]
a_load                  (load             ) [ 0000000000]
al                      (trunc            ) [ 0101000000]
b_0_load                (load             ) [ 0000000000]
b_1_load                (load             ) [ 0000000000]
select_ln145            (select           ) [ 0000000000]
bl                      (trunc            ) [ 0101000000]
ah                      (partselect       ) [ 0101000000]
bh                      (partselect       ) [ 0101000000]
zext_ln105              (zext             ) [ 0100100000]
zext_ln110              (zext             ) [ 0100100000]
zext_ln105_83           (zext             ) [ 0100100000]
zext_ln112              (zext             ) [ 0100100000]
albl                    (mul              ) [ 0000000000]
trunc_ln106             (trunc            ) [ 0100011100]
albh                    (mul              ) [ 0000000000]
trunc_ln106_123         (trunc            ) [ 0100010000]
ahbl                    (mul              ) [ 0000000000]
trunc_ln106_124         (trunc            ) [ 0100010000]
ahbh                    (mul              ) [ 0000000000]
trunc_ln106_125         (trunc            ) [ 0100011000]
tmp_205                 (partselect       ) [ 0100010000]
tmp_207                 (partselect       ) [ 0100011000]
tmp_208                 (partselect       ) [ 0100011000]
tmp_209                 (partselect       ) [ 0100011100]
zext_ln106              (zext             ) [ 0000000000]
zext_ln123              (zext             ) [ 0000000000]
zext_ln123_73           (zext             ) [ 0000000000]
add_ln123               (add              ) [ 0000000000]
zext_ln123_74           (zext             ) [ 0000000000]
temp                    (add              ) [ 0000000000]
tmp_206                 (partselect       ) [ 0100001000]
trunc_ln125             (trunc            ) [ 0100001100]
zext_ln106_88           (zext             ) [ 0000000000]
zext_ln106_89           (zext             ) [ 0000000000]
zext_ln106_90           (zext             ) [ 0000000000]
zext_ln130              (zext             ) [ 0000000000]
add_ln130_87            (add              ) [ 0000000000]
add_ln130               (add              ) [ 0000000000]
zext_ln130_73           (zext             ) [ 0000000000]
add_ln130_86            (add              ) [ 0000000000]
trunc_ln130             (trunc            ) [ 0000000000]
zext_ln130_74           (zext             ) [ 0000000000]
add_ln105               (add              ) [ 0100000100]
temp_40                 (add              ) [ 0000000000]
tmp_210                 (partselect       ) [ 0100000100]
v_94_load               (load             ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
and_ln                  (bitconcatenate   ) [ 0000000000]
and_ln133_s             (bitconcatenate   ) [ 0000000000]
zext_ln133              (zext             ) [ 0000000000]
add_ln133               (add              ) [ 0100000011]
or_ln                   (bitconcatenate   ) [ 0000000000]
v_131                   (add              ) [ 0000000000]
xor_ln105               (xor              ) [ 0000000000]
xor_ln105_21            (xor              ) [ 0000000000]
or_ln105                (or               ) [ 0000000000]
xor_ln105_22            (xor              ) [ 0000000000]
carry                   (bitselect        ) [ 0000000000]
zext_ln105_84           (zext             ) [ 0000000000]
tmp_s                   (partselect       ) [ 0000000000]
or_ln8                  (bitconcatenate   ) [ 0000000000]
tempReg                 (add              ) [ 0100000011]
store_ln140             (store            ) [ 0000000000]
u_71_out_load           (load             ) [ 0100000001]
v                       (add              ) [ 0100000001]
store_ln140             (store            ) [ 0000000000]
t_out_load              (load             ) [ 0000000000]
specpipeline_ln139      (specpipeline     ) [ 0000000000]
speclooptripcount_ln139 (speclooptripcount) [ 0000000000]
specloopname_ln144      (specloopname     ) [ 0000000000]
xor_ln147               (xor              ) [ 0000000000]
xor_ln147_13            (xor              ) [ 0000000000]
or_ln147                (or               ) [ 0000000000]
bit_sel                 (bitselect        ) [ 0000000000]
xor_ln147_17            (xor              ) [ 0000000000]
trunc_ln147             (trunc            ) [ 0000000000]
xor_ln147_s             (bitconcatenate   ) [ 0000000000]
and_ln147               (and              ) [ 0000000000]
xor_ln147_15            (xor              ) [ 0000000000]
or_ln147_7              (or               ) [ 0000000000]
tmp                     (bitselect        ) [ 0000000000]
zext_ln148              (zext             ) [ 0000000000]
u                       (add              ) [ 0000000000]
store_ln140             (store            ) [ 0000000000]
br_ln144                (br               ) [ 0000000000]
v_94_load_2             (load             ) [ 0000000000]
write_ln0               (write            ) [ 0000000000]
ret_ln0                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln145_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln145">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v_94_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_94_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="u_71_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_71_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="t_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="v_94_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_94/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln145_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln145_11_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_11_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvars_iv31_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln143_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v_017_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="a_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="b_0_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="b_1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln143_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln139_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln140_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln140_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln140_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="j_22_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_22/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln144_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln144_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln145_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_204_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_204/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln145_12_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_12/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sub_ln145_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln145_7_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_7/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="lshr_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="0" index="3" bw="3" slack="0"/>
<pin id="281" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln145_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln145_13_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_13/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln145_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145_2/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln145_14_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_14/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln139_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="al_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln145_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="64" slack="0"/>
<pin id="321" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bl_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="ah_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="bh_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln105_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln110_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln105_83_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_83/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln112_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln106_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln106_123_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_123/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln106_124_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_124/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln106_125_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_125/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_205_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_205/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_207_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="0" index="3" bw="7" slack="0"/>
<pin id="399" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_207/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_208_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="7" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_208/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_209_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="7" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_209/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln106_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln123_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln123_73_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_73/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln123_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln123_74_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="33" slack="0"/>
<pin id="441" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_74/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="temp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="33" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_206_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="34" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="0" index="3" bw="7" slack="0"/>
<pin id="454" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_206/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln125_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="34" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln106_88_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="1"/>
<pin id="465" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_88/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln106_89_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2"/>
<pin id="468" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_89/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln106_90_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="2"/>
<pin id="471" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_90/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln130_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2"/>
<pin id="474" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln130_87_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="2"/>
<pin id="477" dir="0" index="1" bw="32" slack="2"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_87/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln130_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln130_73_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="33" slack="0"/>
<pin id="487" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_73/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln130_86_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="2" slack="0"/>
<pin id="492" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_86/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln130_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="33" slack="0"/>
<pin id="497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln130_74_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="33" slack="0"/>
<pin id="501" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_74/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln105_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="temp_40_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="33" slack="0"/>
<pin id="511" dir="0" index="1" bw="33" slack="0"/>
<pin id="512" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_40/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_210_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="0" index="1" bw="34" slack="0"/>
<pin id="518" dir="0" index="2" bw="7" slack="0"/>
<pin id="519" dir="0" index="3" bw="7" slack="0"/>
<pin id="520" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_210/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="v_94_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="6"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_94_load/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="shl_ln_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="2"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="and_ln_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="3"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="and_ln133_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="34" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="1"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln133_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="34" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln133_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="34" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="2"/>
<pin id="562" dir="0" index="2" bw="32" slack="3"/>
<pin id="563" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="v_131_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_131/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln105_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln105_21_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_21/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln105_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="xor_ln105_22_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_22/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="carry_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="0"/>
<pin id="598" dir="0" index="2" bw="7" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln105_84_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_84/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_s_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="0"/>
<pin id="610" dir="0" index="2" bw="7" slack="0"/>
<pin id="611" dir="0" index="3" bw="7" slack="0"/>
<pin id="612" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln8_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="32" slack="1"/>
<pin id="621" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln8/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tempReg_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln140_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="6"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="u_71_out_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_71_out_load/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="v_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="644" class="1004" name="store_ln140_store_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="t_out_load_load_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln147_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="1"/>
<pin id="656" dir="0" index="1" bw="64" slack="2"/>
<pin id="657" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="xor_ln147_13_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="2"/>
<pin id="660" dir="0" index="1" bw="64" slack="1"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_13/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="or_ln147_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="0"/>
<pin id="665" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="bit_sel_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="2"/>
<pin id="671" dir="0" index="2" bw="7" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xor_ln147_17_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_17/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln147_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="2"/>
<pin id="683" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="xor_ln147_s_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="0" index="2" bw="63" slack="0"/>
<pin id="688" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="and_ln147_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="0"/>
<pin id="694" dir="0" index="1" bw="64" slack="2"/>
<pin id="695" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="xor_ln147_15_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="0"/>
<pin id="699" dir="0" index="1" bw="64" slack="1"/>
<pin id="700" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_15/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln147_7_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="0"/>
<pin id="704" dir="0" index="1" bw="64" slack="0"/>
<pin id="705" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_7/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="64" slack="0"/>
<pin id="711" dir="0" index="2" bw="7" slack="0"/>
<pin id="712" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln148_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="u_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="4" slack="0"/>
<pin id="723" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln140_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="0" index="1" bw="4" slack="0"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="v_94_load_2_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="7"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_94_load_2/8 "/>
</bind>
</comp>

<comp id="736" class="1005" name="v_94_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_94 "/>
</bind>
</comp>

<comp id="744" class="1005" name="j_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="751" class="1005" name="icmp_ln144_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="7"/>
<pin id="753" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="755" class="1005" name="a_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="760" class="1005" name="trunc_ln145_7_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="1"/>
<pin id="762" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_7 "/>
</bind>
</comp>

<comp id="765" class="1005" name="b_0_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="1"/>
<pin id="767" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="b_1_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="1"/>
<pin id="772" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="al_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="780" class="1005" name="bl_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="785" class="1005" name="ah_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="790" class="1005" name="bh_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="795" class="1005" name="zext_ln105_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="1"/>
<pin id="797" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="801" class="1005" name="zext_ln110_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="1"/>
<pin id="803" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="807" class="1005" name="zext_ln105_83_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="1"/>
<pin id="809" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_83 "/>
</bind>
</comp>

<comp id="813" class="1005" name="zext_ln112_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="819" class="1005" name="trunc_ln106_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="3"/>
<pin id="821" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="824" class="1005" name="trunc_ln106_123_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_123 "/>
</bind>
</comp>

<comp id="829" class="1005" name="trunc_ln106_124_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_124 "/>
</bind>
</comp>

<comp id="834" class="1005" name="trunc_ln106_125_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="2"/>
<pin id="836" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_125 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_205_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_205 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_207_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="2"/>
<pin id="847" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_207 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_208_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="2"/>
<pin id="853" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_208 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_209_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="3"/>
<pin id="858" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_209 "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_206_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="1"/>
<pin id="863" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_206 "/>
</bind>
</comp>

<comp id="866" class="1005" name="trunc_ln125_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="2"/>
<pin id="868" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="872" class="1005" name="add_ln105_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_210_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="2" slack="1"/>
<pin id="879" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_210 "/>
</bind>
</comp>

<comp id="882" class="1005" name="add_ln133_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="2"/>
<pin id="884" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tempReg_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="896" class="1005" name="u_71_out_load_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_71_out_load "/>
</bind>
</comp>

<comp id="901" class="1005" name="v_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="1"/>
<pin id="903" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="90" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="162" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="169" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="207"><net_src comp="112" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="130" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="136" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="208" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="124" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="234" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="118" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="270"><net_src comp="204" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="234" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="266" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="106" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="276" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="301"><net_src comp="100" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="276" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="312"><net_src comp="243" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="156" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="182" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="176" pin="3"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="156" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="317" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="371"><net_src comp="188" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="192" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="196" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="200" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="188" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="400"><net_src comp="48" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="196" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="192" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="200" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="424" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="443" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="483"><net_src comp="472" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="466" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="469" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="463" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="489" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="495" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="475" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="499" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="485" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="533"><net_src comp="58" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="42" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="58" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="42" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="60" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="42" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="552"><net_src comp="542" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="535" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="58" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="525" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="528" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="528" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="525" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="571" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="565" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="62" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="52" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="48" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="553" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="50" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="52" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="622"><net_src comp="58" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="607" pin="4"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="617" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="603" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="565" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="22" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="22" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="24" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="82" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="84" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="668" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="86" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="675" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="662" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="697" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="692" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="62" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="702" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="52" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="716" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="650" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="24" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="739"><net_src comp="92" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="747"><net_src comp="96" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="754"><net_src comp="237" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="149" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="763"><net_src comp="272" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="768"><net_src comp="162" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="773"><net_src comp="169" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="778"><net_src comp="313" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="783"><net_src comp="324" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="788"><net_src comp="328" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="793"><net_src comp="338" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="798"><net_src comp="348" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="804"><net_src comp="353" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="810"><net_src comp="358" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="816"><net_src comp="363" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="822"><net_src comp="368" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="827"><net_src comp="372" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="832"><net_src comp="376" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="837"><net_src comp="380" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="843"><net_src comp="384" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="848"><net_src comp="394" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="854"><net_src comp="404" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="859"><net_src comp="414" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="864"><net_src comp="449" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="869"><net_src comp="459" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="875"><net_src comp="503" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="880"><net_src comp="515" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="885"><net_src comp="553" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="890"><net_src comp="624" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="899"><net_src comp="635" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="904"><net_src comp="639" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="697" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_94_out | {8 }
	Port: u_71_out | {1 8 }
	Port: t_out | {1 9 }
 - Input state : 
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : a_offset | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : a | {1 2 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : zext_ln145_11 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : b_0 | {1 2 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : zext_ln145 | {1 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : b_1 | {1 2 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : u_71_out | {8 }
	Port: mp_mul.67.68_Pipeline_VITIS_LOOP_144_2 : t_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_22 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		trunc_ln145 : 2
		tmp_204 : 3
		zext_ln145_12 : 4
		a_addr : 5
		a_load : 6
		sub_ln145 : 1
		trunc_ln145_7 : 2
		lshr_ln : 2
		add_ln145 : 3
		zext_ln145_13 : 4
		b_0_addr : 5
		add_ln145_2 : 3
		zext_ln145_14 : 4
		b_1_addr : 5
		b_0_load : 6
		b_1_load : 6
		store_ln139 : 3
	State 2
		al : 1
		select_ln145 : 1
		bl : 2
		ah : 1
		bh : 2
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_123 : 1
		trunc_ln106_124 : 1
		trunc_ln106_125 : 1
		tmp_205 : 1
		tmp_207 : 1
		tmp_208 : 1
		tmp_209 : 1
	State 5
		add_ln123 : 1
		zext_ln123_74 : 2
		temp : 3
		tmp_206 : 4
		trunc_ln125 : 4
	State 6
		add_ln130 : 1
		zext_ln130_73 : 2
		add_ln130_86 : 1
		trunc_ln130 : 2
		zext_ln130_74 : 2
		add_ln105 : 3
		temp_40 : 3
		tmp_210 : 4
	State 7
		zext_ln133 : 1
		add_ln133 : 2
		v_131 : 1
		xor_ln105 : 2
		xor_ln105_21 : 1
		or_ln105 : 2
		xor_ln105_22 : 2
		carry : 2
		zext_ln105_84 : 3
		tmp_s : 3
		or_ln8 : 4
		tempReg : 4
		store_ln140 : 2
	State 8
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 9
		xor_ln147_17 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_7 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_188           |    4    |   165   |    50   |
|    mul   |           grp_fu_192           |    4    |   165   |    50   |
|          |           grp_fu_196           |    4    |   165   |    50   |
|          |           grp_fu_200           |    4    |   165   |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |        add_ln144_fu_243        |    0    |    0    |    13   |
|          |        add_ln145_fu_286        |    0    |    0    |    11   |
|          |       add_ln145_2_fu_297       |    0    |    0    |    11   |
|          |        add_ln123_fu_433        |    0    |    0    |    39   |
|          |           temp_fu_443          |    0    |    0    |    40   |
|          |       add_ln130_87_fu_475      |    0    |    0    |    32   |
|          |        add_ln130_fu_479        |    0    |    0    |    39   |
|    add   |       add_ln130_86_fu_489      |    0    |    0    |    39   |
|          |        add_ln105_fu_503        |    0    |    0    |    32   |
|          |         temp_40_fu_509         |    0    |    0    |    40   |
|          |        add_ln133_fu_553        |    0    |    0    |    71   |
|          |          v_131_fu_565          |    0    |    0    |    71   |
|          |         tempReg_fu_624         |    0    |    0    |    71   |
|          |            v_fu_639            |    0    |    0    |    71   |
|          |            u_fu_720            |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |        xor_ln105_fu_571        |    0    |    0    |    64   |
|          |       xor_ln105_21_fu_577      |    0    |    0    |    64   |
|          |       xor_ln105_22_fu_589      |    0    |    0    |    64   |
|    xor   |        xor_ln147_fu_654        |    0    |    0    |    64   |
|          |       xor_ln147_13_fu_658      |    0    |    0    |    64   |
|          |       xor_ln147_17_fu_675      |    0    |    0    |    2    |
|          |       xor_ln147_15_fu_697      |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln105_fu_583        |    0    |    0    |    64   |
|    or    |         or_ln147_fu_662        |    0    |    0    |    64   |
|          |        or_ln147_7_fu_702       |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln145_fu_317      |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_692        |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln144_fu_237       |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_266        |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|
|          |   zext_ln145_read_read_fu_100  |    0    |    0    |    0    |
|          | zext_ln145_11_read_read_fu_106 |    0    |    0    |    0    |
|          |       i_read_read_fu_112       |    0    |    0    |    0    |
|   read   |    a_offset_read_read_fu_118   |    0    |    0    |    0    |
|          |  indvars_iv31_read_read_fu_124 |    0    |    0    |    0    |
|          |   zext_ln143_read_read_fu_130  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_136     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_142     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          i_cast_fu_204         |    0    |    0    |    0    |
|          |     zext_ln143_cast_fu_208     |    0    |    0    |    0    |
|          |      zext_ln145_12_fu_261      |    0    |    0    |    0    |
|          |      zext_ln145_13_fu_292      |    0    |    0    |    0    |
|          |      zext_ln145_14_fu_303      |    0    |    0    |    0    |
|          |        zext_ln105_fu_348       |    0    |    0    |    0    |
|          |        zext_ln110_fu_353       |    0    |    0    |    0    |
|          |      zext_ln105_83_fu_358      |    0    |    0    |    0    |
|          |        zext_ln112_fu_363       |    0    |    0    |    0    |
|          |        zext_ln106_fu_424       |    0    |    0    |    0    |
|   zext   |        zext_ln123_fu_427       |    0    |    0    |    0    |
|          |      zext_ln123_73_fu_430      |    0    |    0    |    0    |
|          |      zext_ln123_74_fu_439      |    0    |    0    |    0    |
|          |      zext_ln106_88_fu_463      |    0    |    0    |    0    |
|          |      zext_ln106_89_fu_466      |    0    |    0    |    0    |
|          |      zext_ln106_90_fu_469      |    0    |    0    |    0    |
|          |        zext_ln130_fu_472       |    0    |    0    |    0    |
|          |      zext_ln130_73_fu_485      |    0    |    0    |    0    |
|          |      zext_ln130_74_fu_499      |    0    |    0    |    0    |
|          |        zext_ln133_fu_549       |    0    |    0    |    0    |
|          |      zext_ln105_84_fu_603      |    0    |    0    |    0    |
|          |        zext_ln148_fu_716       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       trunc_ln145_fu_249       |    0    |    0    |    0    |
|          |      trunc_ln145_7_fu_272      |    0    |    0    |    0    |
|          |            al_fu_313           |    0    |    0    |    0    |
|          |            bl_fu_324           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_368       |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_123_fu_372     |    0    |    0    |    0    |
|          |     trunc_ln106_124_fu_376     |    0    |    0    |    0    |
|          |     trunc_ln106_125_fu_380     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_459       |    0    |    0    |    0    |
|          |       trunc_ln130_fu_495       |    0    |    0    |    0    |
|          |       trunc_ln147_fu_681       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_204_fu_253         |    0    |    0    |    0    |
|          |          shl_ln_fu_528         |    0    |    0    |    0    |
|          |          and_ln_fu_535         |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_s_fu_542       |    0    |    0    |    0    |
|          |          or_ln_fu_559          |    0    |    0    |    0    |
|          |          or_ln8_fu_617         |    0    |    0    |    0    |
|          |       xor_ln147_s_fu_684       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_276         |    0    |    0    |    0    |
|          |            ah_fu_328           |    0    |    0    |    0    |
|          |            bh_fu_338           |    0    |    0    |    0    |
|          |         tmp_205_fu_384         |    0    |    0    |    0    |
|partselect|         tmp_207_fu_394         |    0    |    0    |    0    |
|          |         tmp_208_fu_404         |    0    |    0    |    0    |
|          |         tmp_209_fu_414         |    0    |    0    |    0    |
|          |         tmp_206_fu_449         |    0    |    0    |    0    |
|          |         tmp_210_fu_515         |    0    |    0    |    0    |
|          |          tmp_s_fu_607          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          carry_fu_595          |    0    |    0    |    0    |
| bitselect|         bit_sel_fu_668         |    0    |    0    |    0    |
|          |           tmp_fu_708           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    16   |   660   |   1525  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_755    |    4   |
|   add_ln105_reg_872   |   32   |
|   add_ln133_reg_882   |   64   |
|       ah_reg_785      |   32   |
|       al_reg_775      |   32   |
|    b_0_addr_reg_765   |    3   |
|    b_1_addr_reg_770   |    3   |
|       bh_reg_790      |   32   |
|       bl_reg_780      |   32   |
|   icmp_ln144_reg_751  |    1   |
|       j_reg_744       |    4   |
|    tempReg_reg_887    |   64   |
|    tmp_205_reg_840    |   32   |
|    tmp_206_reg_861    |    2   |
|    tmp_207_reg_845    |   32   |
|    tmp_208_reg_851    |   32   |
|    tmp_209_reg_856    |   32   |
|    tmp_210_reg_877    |    2   |
|trunc_ln106_123_reg_824|   32   |
|trunc_ln106_124_reg_829|   32   |
|trunc_ln106_125_reg_834|   32   |
|  trunc_ln106_reg_819  |   32   |
|  trunc_ln125_reg_866  |   32   |
| trunc_ln145_7_reg_760 |    1   |
| u_71_out_load_reg_896 |   64   |
|      v_94_reg_736     |   64   |
|       v_reg_901       |   64   |
| zext_ln105_83_reg_807 |   64   |
|   zext_ln105_reg_795  |   64   |
|   zext_ln110_reg_801  |   64   |
|   zext_ln112_reg_813  |   64   |
+-----------------------+--------+
|         Total         |  1044  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_156 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_176 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_182 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_188    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_188    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_192    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_192    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_196    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_196    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_200    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_200    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  17.468 ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1525  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   99   |
|  Register |    -   |    -   |  1044  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   17   |  1704  |  1624  |
+-----------+--------+--------+--------+--------+
