-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_mul is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC );
end;


architecture behav of main_operator_mul is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_41185B57 : STD_LOGIC_VECTOR (31 downto 0) := "01000001000110000101101101010111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal b_num_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_num_ce0 : STD_LOGIC;
    signal b_num_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_197_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_num_load_reg_476 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_170_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_i_reg_481 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal indvars_iv15_load_1_reg_486 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln163_fu_228_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln163_reg_491 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln75_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_505 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal empty_19_fu_327_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_19_reg_509 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal icmp_ln90_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_515 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln90_fu_338_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln90_reg_519 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln102_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_524 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal select_ln102_fu_379_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln102_reg_528 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_ready : STD_LOGIC;
    signal ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i_i3033_reg_115 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_350_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state15_on_subcall_done : BOOLEAN;
    signal grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg : STD_LOGIC := '0';
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal zext_ln164_fu_211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_62 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln163_fu_250_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal indvars_iv15_fu_66 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvars_iv_next16_fu_255_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal num_res_0_01_fu_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_res_1_02_fu_74 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_res_2_03_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fu_170_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln164_fu_205_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal bitcast_ln75_fu_283_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_286_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln75_fu_296_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln75_2_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln90_fu_345_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln102_fu_363_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln102_1_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln102_fu_373_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_170_ce : STD_LOGIC;
    signal ap_predicate_op98_call_state16 : BOOLEAN;
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_operator_Pipeline_VITIS_LOOP_21_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_res_0_01 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_1_02 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_res_2_03 : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_113_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_113_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_12_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        agg_result_12_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_165_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mul_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
        indvars_iv15 : IN STD_LOGIC_VECTOR (1 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (1 downto 0);
        num_res_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_res_0_out_ap_vld : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_82_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_113_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_12_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_90_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        agg_result_12_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_113_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        agg_result_1_0_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln90 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln90 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_102_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln102 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln102_2 : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_165_2_b_num_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    b_num_U : component main_operator_Pipeline_VITIS_LOOP_165_2_b_num_ROM_AUTO_1R
    generic map (
        DataWidth => 32,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => b_num_address0,
        ce0 => b_num_ce0,
        q0 => b_num_q0);

    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127 : component main_operator_Pipeline_VITIS_LOOP_21_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_ready,
        num_res_0_01 => num_res_0_01_fu_70,
        num_res_1_02 => num_res_1_02_fu_74,
        num_res_2_03 => num_res_2_03_fu_78,
        agg_result_1_0_out => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out,
        agg_result_1_0_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out_ap_vld,
        agg_result_113_0_out => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out,
        agg_result_113_0_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out_ap_vld,
        agg_result_12_0_out => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out,
        agg_result_12_0_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out_ap_vld);

    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137 : component main_operator_Pipeline_VITIS_LOOP_165_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_ready,
        mul_i_i => mul_i_i_reg_481,
        indvars_iv15 => indvars_iv15_load_1_reg_486,
        trunc_ln => trunc_ln163_reg_491,
        num_res_0_out => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out,
        num_res_0_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out_ap_vld,
        grp_fu_170_p_din0 => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din1,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_ce);

    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147 : component main_operator_Pipeline_VITIS_LOOP_82_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_ready,
        agg_result_113_0_reload => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out,
        agg_result_12_0_reload => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out,
        idx_tmp_out => grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out_ap_vld);

    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154 : component main_operator_Pipeline_VITIS_LOOP_90_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_ready,
        agg_result_12_0_reload => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out,
        agg_result_113_0_reload => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out,
        agg_result_1_0_reload => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out,
        zext_ln90 => empty_19_reg_509,
        xor_ln90 => xor_ln90_reg_519);

    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163 : component main_operator_Pipeline_VITIS_LOOP_102_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_ready,
        zext_ln102 => base_0_lcssa_i_i3033_reg_115,
        zext_ln102_2 => select_ln102_reg_528);

    fmul_32ns_32ns_32_3_max_dsp_1_U61 : component main_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_170_p0,
        din1 => grp_fu_170_p1,
        ce => grp_fu_170_ce,
        dout => grp_fu_170_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U62 : component main_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_1,
        dout => grp_fu_175_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15_on_subcall_done) and ((icmp_ln102_fu_357_p2 = ap_const_lv1_0) or (icmp_ln90_reg_515 = ap_const_lv1_0)))) then 
                    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_fu_197_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln75_fu_318_p2) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln90_fu_332_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    base_0_lcssa_i_i3033_reg_115_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15_on_subcall_done) and (icmp_ln102_fu_357_p2 = ap_const_lv1_0) and (icmp_ln90_reg_515 = ap_const_lv1_1))) then 
                base_0_lcssa_i_i3033_reg_115 <= base_fu_350_p2;
            elsif (((icmp_ln90_fu_332_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                base_0_lcssa_i_i3033_reg_115 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_62 <= ap_const_lv3_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_fu_62 <= add_ln163_fu_250_p2;
            end if; 
        end if;
    end process;

    indvars_iv15_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvars_iv15_fu_66 <= ap_const_lv2_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvars_iv15_fu_66 <= indvars_iv_next16_fu_255_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                and_ln75_reg_505 <= and_ln75_fu_318_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                b_num_load_reg_476 <= b_num_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                empty_19_reg_509 <= empty_19_fu_327_p1;
                icmp_ln90_reg_515 <= icmp_ln90_fu_332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_reg_515 = ap_const_lv1_1))) then
                icmp_ln102_reg_524 <= icmp_ln102_fu_357_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                indvars_iv15_load_1_reg_486 <= indvars_iv15_fu_66;
                trunc_ln163_reg_491 <= trunc_ln163_fu_228_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mul_i_i_reg_481 <= grp_fu_170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln163_reg_491 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                num_res_0_01_fu_70 <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln163_reg_491 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                num_res_1_02_fu_74 <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((trunc_ln163_reg_491 = ap_const_lv2_1)) and not((trunc_ln163_reg_491 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                num_res_2_03_fu_78 <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and ((icmp_ln102_fu_357_p2 = ap_const_lv1_0) or (icmp_ln90_reg_515 = ap_const_lv1_0)))) then
                select_ln102_reg_528 <= select_ln102_fu_379_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln90_fu_332_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                xor_ln90_reg_519 <= xor_ln90_fu_338_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_fu_197_p3, and_ln75_fu_318_p2, ap_CS_fsm_state12, ap_CS_fsm_state15, grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done, grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done, grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done, ap_block_state15_on_subcall_done, ap_CS_fsm_state10, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_block_state16_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_fu_197_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_lv1_0 = and_ln75_fu_318_p2) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_boolean_0 = ap_block_state15_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_boolean_0 = ap_block_state16_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln102_fu_373_p2 <= std_logic_vector(unsigned(zext_ln102_fu_363_p1) + unsigned(ap_const_lv3_1));
    add_ln163_fu_250_p2 <= std_logic_vector(unsigned(i_fu_62) + unsigned(ap_const_lv3_7));
    add_ln164_fu_205_p2 <= std_logic_vector(unsigned(i_fu_62) + unsigned(ap_const_lv3_3));
    and_ln75_fu_318_p2 <= (or_ln75_fu_312_p2 and grp_fu_175_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(ap_block_state15_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state15_on_subcall_done)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state16_on_subcall_done)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state15_on_subcall_done_assign_proc : process(icmp_ln90_reg_515, grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_done)
    begin
                ap_block_state15_on_subcall_done <= ((grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_done = ap_const_logic_0) and (icmp_ln90_reg_515 = ap_const_lv1_1));
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_done, ap_predicate_op98_call_state16)
    begin
                ap_block_state16_on_subcall_done <= ((ap_predicate_op98_call_state16 = ap_const_boolean_1) and (grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state16, ap_block_state16_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_boolean_0 = ap_block_state16_on_subcall_done)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4_assign_proc : process(icmp_ln90_reg_515, icmp_ln102_fu_357_p2, ap_CS_fsm_state15, base_0_lcssa_i_i3033_reg_115, base_fu_350_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln102_fu_357_p2 = ap_const_lv1_0) and (icmp_ln90_reg_515 = ap_const_lv1_1))) then 
            ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4 <= base_fu_350_p2;
        else 
            ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4 <= base_0_lcssa_i_i3033_reg_115;
        end if; 
    end process;


    ap_predicate_op98_call_state16_assign_proc : process(and_ln75_reg_505, icmp_ln90_reg_515, icmp_ln102_reg_524)
    begin
                ap_predicate_op98_call_state16 <= (((ap_const_lv1_1 = and_ln75_reg_505) and (icmp_ln102_reg_524 = ap_const_lv1_0)) or ((ap_const_lv1_1 = and_ln75_reg_505) and (icmp_ln90_reg_515 = ap_const_lv1_0)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state16, ap_block_state16_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_boolean_0 = ap_block_state16_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    b_num_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln164_fu_211_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            b_num_address0 <= zext_ln164_fu_211_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            b_num_address0 <= ap_const_lv6_0;
        else 
            b_num_address0 <= "XXXXXX";
        end if; 
    end process;


    b_num_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            b_num_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            b_num_ce0 <= ap_const_logic_0;
        else 
            b_num_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    base_fu_350_p2 <= std_logic_vector(unsigned(sub_ln90_fu_345_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln75_fu_283_p1 <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out;
    empty_19_fu_327_p1 <= grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out(2 - 1 downto 0);

    grp_fu_170_ce_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_ce, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_170_ce <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_ce;
        else 
            grp_fu_170_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_170_p0_assign_proc : process(b_num_load_reg_476, grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din0, ap_CS_fsm_state8, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_170_p0 <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_170_p0 <= b_num_load_reg_476;
        else 
            grp_fu_170_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_170_p1_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din1, ap_CS_fsm_state8, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_170_p1 <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_170_p1 <= ap_const_lv32_41185B57;
        else 
            grp_fu_170_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start <= grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start <= grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start <= grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start <= grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg;
    icmp_ln102_1_fu_367_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4 = ap_const_lv2_3) else "1";
    icmp_ln102_fu_357_p2 <= "1" when (base_fu_350_p2 = ap_const_lv2_3) else "0";
    icmp_ln75_2_fu_306_p2 <= "1" when (trunc_ln75_fu_296_p1 = ap_const_lv23_0) else "0";
    icmp_ln75_fu_300_p2 <= "0" when (tmp_5_fu_286_p4 = ap_const_lv8_FF) else "1";
    icmp_ln90_fu_332_p2 <= "1" when (unsigned(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    indvars_iv_next16_fu_255_p2 <= std_logic_vector(unsigned(indvars_iv15_fu_66) + unsigned(ap_const_lv2_3));
    or_ln75_fu_312_p2 <= (icmp_ln75_fu_300_p2 or icmp_ln75_2_fu_306_p2);
    select_ln102_fu_379_p3 <= 
        ap_const_lv3_3 when (icmp_ln102_1_fu_367_p2(0) = '1') else 
        add_ln102_fu_373_p2;
    sub_ln90_fu_345_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_19_reg_509));
    tmp_5_fu_286_p4 <= bitcast_ln75_fu_283_p1(30 downto 23);
    tmp_fu_197_p3 <= i_fu_62(2 downto 2);
    trunc_ln163_fu_228_p1 <= i_fu_62(2 - 1 downto 0);
    trunc_ln75_fu_296_p1 <= bitcast_ln75_fu_283_p1(23 - 1 downto 0);
    xor_ln90_fu_338_p2 <= (empty_19_fu_327_p1 xor ap_const_lv2_3);
    zext_ln102_fu_363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4),3));
    zext_ln164_fu_211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln164_fu_205_p2),64));
end behav;
