/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    unisims_ver_m_00000000001946988858_2297623829_init();
    unisims_ver_m_00000000002399568039_2282143210_init();
    unisims_ver_m_00000000000740258969_3897995058_init();
    unisims_ver_m_00000000000740258969_1625843133_init();
    unisims_ver_m_00000000003131622635_0225263307_init();
    unisims_ver_m_00000000002922998384_3923467255_init();
    unisims_ver_m_00000000003266096158_2593380106_init();
    work_m_00000000002939038397_2439047363_init();
    work_m_00000000003599452498_3913188552_init();
    work_m_00000000003599452498_3934529656_init();
    work_m_00000000000252005880_1802448985_init();
    work_m_00000000003784620841_1328076676_init();
    work_m_00000000002708843871_0886308060_init();
    work_m_00000000001306722623_4003215917_init();
    work_m_00000000001560754584_4112152428_init();
    work_m_00000000004048474236_3508565487_init();
    xilinxcorelib_ver_m_00000000001358910285_4092421252_init();
    xilinxcorelib_ver_m_00000000001687936702_0984770168_init();
    xilinxcorelib_ver_m_00000000000277421008_3146765834_init();
    xilinxcorelib_ver_m_00000000001603977570_0423551124_init();
    work_m_00000000003289761879_2370742096_init();
    work_m_00000000002114540517_2356217838_init();
    work_m_00000000001664094856_4217414517_init();
    work_m_00000000003229254818_4260589381_init();
    work_m_00000000000498693609_0072948467_init();
    work_m_00000000000773571843_3865191691_init();
    work_m_00000000001380514369_0341795706_init();
    work_m_00000000004134447467_2073120511_init();


    xsi_register_tops("work_m_00000000001380514369_0341795706");
    xsi_register_tops("work_m_00000000004134447467_2073120511");


    return xsi_run_simulation(argc, argv);

}
