# FPGA Implementation of Goppa Code Decoder



## GF(2^m) Multiplier
Basically, we have two options for it.

- Speed Optimized: Fully Matrix Multiplication
- Speed+area tradeoff Optimized: Matrix+Karatusba Multiplication 

For example, assume we are prepared to calculate C(x) = A(x)*B(x) mod F(x). When speed is set top priority,  a specific irreducible polynomial F(x) is fixed such that we construct a new matrix Z to make C = Z*B hold where C, B is the column vector form of C(x) and B(x) and Z is exclusively related to F(x). One can observe thath this calculation can be performed in a single cycle because each entry in the C vector is independent and thus is able to be executed in parallel. 

On the other hand, if area consumption is more concerned whereas the high speed need to be preserved to some extent, we can split GF(2^m) into two halves as GF(2^{m/2}) in which we use matrix multiplication method. Furthermore, to recover GF(2^{m/2} or to be more precise, to combine this subfield back to GF(2^m), Karatsuba-Offman multiplication is applied. In this way, we can perform GF(2^{m/2}) multiplication in one cycle and the whole GF(2^m) could be done in severalï¼Œ and more importantly, we use one GF(2^{m/2}) module to accomplish the GF(2^m)multiplication, which saves the circuit area definitely.
<script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=default"></script>


## Choosing Secure Parameters
To guarantee that the McEliece Crytosystem is secure, we must choose the appropriate system parameters cautiously.
Blow list a table to show how different parameters affect the system security.
- m stands for the basic field the arithmetic is undertaken, or n=2^m, the codeword size; 
- t is the maximum error correcting capability that Goppa code can offer;
- \\(\delta\\) is the extra error correcting capability, which is useful for CFS implementation;
- cost is the average number of tries for correcting a random codeword;
- \\(\sigma\\) is the average number of codewords at distance \\(t+\delta\\);
- Failure rate indicates the probability that the decoding may fail;
- LB-factor and CC-facotr are two methods for cracking McEliece Crytosystem, for example, if LB-factor is 80, that means we need a computational
complexity of 2^80 to break this cryosystem.

<table border=".5">
<tr><td>m</td><td>t</td><td>\\(\delta\\)</td><td>cost</td><td>\\(\sigma\\)</td><td>failure rate</td><td> LB-factor</td><td>CC-factor</td></tr>
<tr><td>16</td><td>8</td><td>1</td><td>40342.155480</td><td>0.180500</td><td>0.834852</td><td>88.417718</td><td>88.123587</td></tr>
<tr><td>16</td><td>8</td><td>2</td><td>40347.080736</td><td>1182.765390</td><td>0.000000</td><td>75.739844</td><td>75.445713</td></tr>
<tr><td>16</td><td>8</td><td>3</td><td>40352.006668</td><td>7045625.901845</td><td>0.000000</td><td>63.199496</td><td>62.905365</td></tr>
<tr><td>16</td><td>9</td><td>1</td><td>363129.267536</td><td>0.018048</td><td>0.982114</td><td>99.399652</td><td>99.302524</td></tr>
<tr><td>16</td><td>9</td><td>2</td><td>363179.143363</td><td>107.507719</td><td>0.000000</td><td>86.859304</td><td>86.762175</td></tr>
<tr><td>16</td><td>9</td><td>3</td><td>363229.026801</td><td>587036.943078</td><td>0.000000</td><td>74.444509</td><td>74.347380</td></tr>
<tr><td>16</td><td>10</td><td>1</td><td>3631846.851211</td><td>0.001640</td><td>0.998361</td><td>110.346121</td><td>110.477037</td></tr>
<tr><td>16</td><td>10</td><td>2</td><td>3632401.120093</td><td>8.957473</td><td>0.000129</td><td>97.931326</td><td>98.062242</td></tr>
<tr><td>16</td><td>10</td><td>3</td><td>3632955.482025</td><td>45148.419493</td><td>0.000000</td><td>85.632029</td><td>85.762945</td></tr>
<tr><td>17</td><td>8</td><td>1</td><td>40331.075979</td><td>0.361100</td><td>0.696909</td><td>94.882967</td><td>98.570929</td></tr>
<tr><td>17</td><td>8</td><td>2</td><td>40333.537762</td><td>4732.686236</td><td>0.000000</td><td>81.204994</td><td>84.892956</td></tr>
<tr><td>17</td><td>8</td><td>3</td><td>40335.999713</td><td>56388665.771731</td><td>0.000000</td><td>67.664536</td><td>71.352498</td></tr>
<tr><td>17</td><td>9</td><td>1</td><td>363004.609361</td><td>0.036108</td><td>0.964537</td><td>106.774902</td><td>111.097063</td></tr>
<tr><td>17</td><td>9</td><td>2</td><td>363029.536811</td><td>430.211378</td><td>0.000000</td><td>93.234444</td><td>97.556604</td></tr>
<tr><td>17</td><td>9</td><td>3</td><td>363054.466163</td><td>4698661.120547</td><td>0.000000</td><td>79.819527</td><td>84.141688</td></tr>
<tr><td>17</td><td>10</td><td>1</td><td>3630323.065278</td><td>0.003282</td><td>0.996723</td><td>118.631324</td><td>123.610045</td></tr>
<tr><td>17</td><td>10</td><td>2</td><td>3630600.060194</td><td>35.847939</td><td>0.000000</td><td>105.216408</td><td>110.195129</td></tr>
<tr><td>17</td><td>10</td><td>3</td><td>3630877.078358</td><td>361402.380406</td><td>0.000000</td><td>91.916980</td><td>96.895701</td></tr>
<tr><td>18</td><td>8</td><td>1</td><td>40325.537549</td><td>0.722299</td><td>0.485634</td><td>101.379256</td><td>109.860925</td></tr>
<tr><td>18</td><td>8</td><td>2</td><td>40326.768229</td><td>18933.995019</td><td>0.000000</td><td>86.701234</td><td>95.182903</td></tr>
<tr><td>18</td><td>8</td><td>3</td><td>40327.998952</td><td>451203986.398545</td><td>0.000000</td><td>72.160720</td><td>80.642390</td></tr>
<tr><td>18</td><td>9</td><td>1</td><td>362942.298580</td><td>0.072227</td><td>0.930319</td><td>114.186485</td><td>123.839350</td></tr>
<tr><td>18</td><td>9</td><td>2</td><td>362954.759690</td><td>1721.206613</td><td>0.000000</td><td>99.645972</td><td>109.298837</td></tr>
<tr><td>18</td><td>9</td><td>3</td><td>362967.221276</td><td>37598754.427150</td><td>0.000000</td><td>85.230995</td><td>94.883860</td></tr>
<tr><td>18</td><td>10</td><td>1</td><td>3629561.442581</td><td>0.006566</td><td>0.993456</td><td>126.958160</td><td>137.795843</td></tr>
<tr><td>18</td><td>10</td><td>2</td><td>3629699.905172</td><td>143.427866</td><td>0.000000</td><td>112.543183</td><td>123.380866</td></tr>
<tr><td>18</td><td>10</td><td>3</td><td>3629838.373574</td><td>2892079.484059</td><td>0.000000</td><td>98.243689</td><td>109.081372</td></tr>
<tr><td>19</td><td>8</td><td>1</td><td>40322.768665</td><td>1.444698</td><td>0.235817</td><td>107.903206</td><td>121.996353</td></tr>
<tr><td>19</td><td>8</td><td>2</td><td>40323.383952</td><td>75742.480945</td><td>0.000000</td><td>92.225159</td><td>106.318306</td></tr>
<tr><td>19</td><td>8</td><td>3</td><td>40323.999250</td><td>3610010584.090307</td><td>0.000000</td><td>76.684618</td><td>90.777765</td></tr>
<tr><td>19</td><td>9</td><td>1</td><td>362911.147765</td><td>0.144467</td><td>0.865483</td><td>121.630433</td><td>137.532609</td></tr>
<tr><td>19</td><td>9</td><td>2</td><td>362917.377667</td><td>6885.548752</td><td>0.000000</td><td>106.089892</td><td>121.992068</td></tr>
<tr><td>19</td><td>9</td><td>3</td><td>362923.607687</td><td>300827903.587836</td><td>0.000000</td><td>90.674885</td><td>106.577061</td></tr>
<tr><td>19</td><td>10</td><td>1</td><td>3629180.698779</td><td>0.013133</td><td>0.986953</td><td>135.322067</td><td>153.038121</td></tr>
<tr><td>19</td><td>10</td><td>2</td><td>3629249.921360</td><td>573.783691</td><td>0.000000</td><td>119.907059</td><td>137.623114</td></tr>
<tr><td>19</td><td>10</td><td>3</td><td>3629319.145393</td><td>23140078.321811</td><td>0.000000</td><td>104.607532</td><td>122.323586</td></tr>
<tr><td>20</td><td>8</td><td>1</td><td>40321.384305</td><td>2.889495</td><td>0.055604</td><td>114.451954</td><td>134.979487</td></tr>
<tr><td>20</td><td>8</td><td>2</td><td>40321.691935</td><td>302982.926236</td><td>0.000000</td><td>97.773894</td><td>118.301427</td></tr>
<tr><td>20</td><td>8</td><td>3</td><td>40321.999568</td><td>28881599548.346096</td><td>0.000000</td><td>81.233340</td><td>101.760872</td></tr>
<tr><td>20</td><td>9</td><td>1</td><td>362895.573501</td><td>0.288947</td><td>0.749052</td><td>129.103384</td><td>152.179457</td></tr>
<tr><td>20</td><td>9</td><td>2</td><td>362898.688289</td><td>27543.639706</td><td>0.000000</td><td>112.562830</td><td>135.638902</td></tr>
<tr><td>20</td><td>9</td><td>3</td><td>362901.803106</td><td>2406774714.025777</td><td>0.000000</td><td>96.147807</td><td>119.223880</td></tr>
<tr><td>20</td><td>10</td><td>1</td><td>3628990.343762</td><td>0.026268</td><td>0.974074</td><td>143.719188</td><td>169.339854</td></tr>
<tr><td>20</td><td>10</td><td>2</td><td>3629024.952874</td><td>2295.279230</td><td>0.000000</td><td>127.304165</td><td>152.924831</td></tr>
<tr><td>20</td><td>10</td><td>3</td><td>3629059.562349</td><td>185134397.744232</td><td>0.000000</td><td>111.004622</td><td>136.625288</td></tr>
<tr><td></td></tr>
</table>



## Crypto-Coprocessor Architecture
### Single Instruction Single Datastream (SISD Version)
#### Instruction Set
In our ISA, for each instruction, two operands are required --- They can be both registers or one register and one memory block or one immediate data and one register. The second operand also serves as the destination: In other words, the computation result is stored in the second operand after the ALU completes its computation. By the time being, 25-bit data width of instruction is constructed to support all the existing operations. 

<table border=".5">
<caption><em>Instruction format </em></caption>
<tr><th colspan="4">Reg[42:38]<th colspan="6">Reg[34:19]<th colspan="6">Reg[18:0]
<tr><td>42<td>41<td>...<td>38<td>37<td>36<td>35<td>34<td>...<td>19<td>18<td>17<td>16<td>15<td>...<td>0
<tr><td colspan="4"> Instruction type <td colspan="3"> operand type <td colspan="3"> operand value  <td colspan="3"> operand type <td colspan="3"> operand value 
</table>

<table border=".5">
<caption><em>Instruction format (for jump instructions) </em></caption>
<tr><th colspan="4">Reg[42:38]<th colspan="6">Reg[37:19]<th colspan="5">Reg[18:0]
<tr><td>42<td>41<td>...<td>38<td>37<td>...<td>22<td>21<td>20<td>19<td>18<td>...<td>3<td>2<td>1<td>0
<tr><td colspan="4"> Instruction type <td colspan="6"> Register <td colspan="6"> destination address 
</table>

instruction type --- reg[42:38]:
	* MOV  --- 00001
	* ADD  --- 00010
	* SUB  --- 00011
	* MUL  --- 00100
	* DIV  --- 00101
	* PRNG --- 00110
	* IDX --- 00111
	* INV --- 01000
	* SPLIT --- 01001
	* DEG --- 01010
	* RSHIFT --- 01011
	* EVAL --- 01100
	* HALT --- 00000
	* JMP  --- 10000
	* JRE  ---  10001
	
operand type --- reg[37:35] or reg[18:16]:
	* reg --- 000
	* mem --- 001
	* imm --- 010
	* gprf-mod-reg --- 100
	* indirect sprf reg --- 101
operand value --- reg[34:19] or reg[15:0]:
	* If the operand type is register-based, then operand value  stores the register number(0~31);
	* If the operand type is memory-based, then operand value  stores the memory address(16-bits);
	* If the operand type is imm-based, then operand value stores value of the immediate data(16-bits).	




We list below the operations that are allowed in our processor, that is, mov, addition, subtraction and multiplication for two integer operands.	


##### MOV
MOV is the data transfer instuction in our processor, up to date, four types of transportation are supported:
<table border=".5">
<caption><em>MOV instruction details</em></caption>
<tr><th>Microcode</th>    <th>Instruction</th>               						 <th>Latency</th>       <th>Illustration</th></tr>
<tr><td>MOV @IDX[y] Rx</td> <td>to transfer data from external memory to register Rx</td> <td>7 cycles</td> <td>'MOV @IDX0 Rx' means to move data at addr=IDX0 in external memory to register Rx</td></tr>
<tr><td>MOV imm Rx  </td> <td>to transfer an immediate data to register, data width of imm should be less than 8 bits.</td> <td>4 cycles</td> <td>'MOV #11111111 R2' means to move 11111111 to register R2</td></tr>
<tr><td>MOV Rx Ry  </td> <td>to transfer data from register Rx to register Ry</td> 											<td>4 cycles</td> <td>'MOV R2 R0' means to move data at reg R2 to reg R0</td></tr>
<tr><td>MOV Rx	@IDX[y] </td> <td> Register Indirect Addressing, to transfer R0-R7 into memory @IDX[y]</td>								<td>6 cycles</td>	<td>'MOV R0	@IDX0' means to move data Ro to addr=IDX0 in external memory</td></tr>
<tr><td>MOV Rx IDX[y] </td> <td>MOV Rx into IDX[y]</td>  <td> 4 cycles</td> <td>'MOV R13 IDX1' means to update IDX1 with the value of R13</td></tr>
</table>
Please note that 'MOV imm Rx' actually takes only 2 cycles but in order to tune up the whole system, the latency is extended to 3 cycles instead.

##### ADD, SUB, MUL, DIV, INV, SPLIT, DEG, RSHIFT, EVAL
<table border=".5">
<caption><em>ALU Instruction type</em></caption>
<tr><th>Microcode</th> <th>Instruction</th> 								<th>Latency</th>   <th>Illustration</th></tr>
<tr><td>ADD Rx Ry</td> <td>ADD Rx and Ry and store the result into Ry</td>  <td> 7 cycles</td> <td>'ADD R0 R2' means to add R0 and R2 and results into R2</td></tr>
<tr><td>SUB Rx Ry</td> <td>SUB Rx by Ry and store the result into Ry</td>   <td> 7 cycles</td> <td>'SUB R2 R0' means to subtract R0 and R2 and results into R0</td></tr>
<tr><td>INV Rx Ry</td> <td>INV Rx and store the result into Ry</td>   <td> 34 cycles</td> <td>'INV R0 R0' means to calcuate the inverse of R0 and results into R0</td></tr>
<tr><td>MUL Rx Ry</td> <td>MUL Rx by Ry and store the result into Ry</td> 	<td> uncertain</td> <td>'MUL R2 R2' means to add R2 and R2 and results into R2</td></tr>
<tr><td>DIV Rx Ry</td> <td>Get Rx/Ry and store the result into Rx,Ry</td> 	<td> uncertain</td> <td>'DIV R2 R3' means to calculate R2/R3 and then store quotient to R2 and remainder to R3</td></tr>
<tr><td>SPLIT Rx Ry</td> <td>Split Rx and store the result into Rx,Ry</td> 	<td> uncertain</td> <td>'SPLIT R2 R3' means to calculate R2 and R3 such that 'R2=R2^2+x*R3^2'</td></tr>
<tr><td>DEG Rx Ry</td> <td>Calculate the deg of polynomial in Rx and store the deg into Ry</td> 	<td> uncertain</td> <td>'DEG R2 R3' means to calculate deg(R2) and store it in R3 </td></tr>
<tr><td>RSHIFT Rx Ry</td> <td>Right Shift Rx and store the result into (Rx,Ry)</td> 	<td> </td> <td>'RSHIFT R2 R3' means to right shift R2 and store the MSB part in R2 and the remaining part in R3</td></tr>
<tr><td>EVAL Rx Ry</td> <td>Eval the value of error locator polynomial Rx, the input unkown value is store in Ry (9 different values at a time)</td> 	<td> 68 cycles</td> <td>'EVAL R2 R3' means to evalue R2 by substituting the unkowns with R3</td></tr>
</table>

#### SPRF
<table border=".5">
<caption><em>SPRFInstruction type</em></caption>
<tr><th>Microcode</th> <th>Instruction</th> 								<th>Latency</th>   <th>Illustration</th></tr>
<tr><td>IDX[x] ++</td> <td>Update IDX[x] by adding '1' to it</td>  <td> 4 cycles</td> <td>'IDX1 ++' means to update IDX1 by subtracting '1'</td></tr>
<tr><td>IDX[x] --</td> <td>Update IDX[x] by subtracting '1' from it</td>  <td> 4 cycles</td> <td>'IDX2 --' means to update IDX2 by subtracting '1'</td></tr>
</table>

#### RNG
<table border=".5">
<caption><em>ALU Instruction type</em></caption>
<tr><th>Microcode</th> <th>Instruction</th> 								<th>Latency</th>   <th>Illustration</th></tr>
<tr><td>PRNG imm Rx</td> <td>Update PRNG using imm as its seed</td>  <td>6 cycles </td> <td>'PRNG 32 R2' means to update PRNG with seed=32 and update R2=32</td></tr>
<tr><td>PRNG Rx</td> <td>Start PRNG and transfer the random number into Rx</td>  <td> LSFR---6 cycles; LGC---7 cycles</td> <td>'PRNG R20' means to generate random number and put it into R20</td></tr>
</table>

##### JRE, HALT
<table border=".5">
<caption><em>CONTROL Instruction type</em></caption>
<tr><th>Microcode</th> <th>Instruction</th> 								<th>Latency</th>   <th>Illustration</th></tr>
<tr><td>HALT</td> <td>Halt processor</td>  <td> 1 cycles</td> <td>'HALT'</td></tr>
<tr><td>JMP @label</td> <td>unconditional jump to label</td> 	<td> 6 cycles</td> <td>'JMP@4' means to jump to line 4 unconditionally</td></tr>
<tr><td>JRE IDX[x] @label</td> <td>if IDX[x] is greater than R31(by default), then jump to label line</td> 	<td> 9 cycles</td> <td>'JRE IDX2 @1' means to jump to line 1 if IDX2>R31</td></tr>
</table>

Note that in jump instructions(JEQ), R0-R31 can be used only because our instruction set currently supports 5-bit addressing capability for registers;
However, in JMP, the jumping address is stored in reg[9:0] and reg[19:10] of the instruction format is left blank. 