entity HW2B is
port(
	clk:in std_logic;
	Din:in std_logic_vector(3 downto 0);
	A, B, C, D:out std_logic_vector(3 downto 0));
end HW2-1;

architecture main of HW2-1 is

component D_FF_B4I4O
	port(
		clk:in std_logic;
		Din:in std_logic_vector(3 downto 0);
		Dout:out std_logic_vector(3 downto 0)
	);
end component;

begin
	
test_comp:D_FF_B4I4O port map(Din, A);

end main;