Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jul 25 12:46:43 2025
| Host         : user20-B70TV-AN5TB8W running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    43          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (118)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: hu10/clk_10Hz_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hu100/clk_100Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hu2k/clk_2KHz_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u3/ms_overflow_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (118)
--------------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.220        0.000                      0                  131        0.263        0.000                      0                  131        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.220        0.000                      0                  131        0.263        0.000                      0                  131        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 hu10/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.963ns (25.752%)  route 2.776ns (74.248%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  hu10/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[12]/Q
                         net (fo=2, routed)           0.848     6.406    hu10/count_reg_n_0_[12]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.702 r  hu10/count[23]_i_6/O
                         net (fo=1, routed)           1.120     7.822    hu10/count[23]_i_6_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.809     8.755    hu10/count[23]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.879 r  hu10/count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.879    hu10/count[18]
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[18]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.029    15.099    hu10/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 hu10/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.963ns (25.766%)  route 2.774ns (74.234%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  hu10/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[12]/Q
                         net (fo=2, routed)           0.848     6.406    hu10/count_reg_n_0_[12]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.702 r  hu10/count[23]_i_6/O
                         net (fo=1, routed)           1.120     7.822    hu10/count[23]_i_6_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.807     8.753    hu10/count[23]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  hu10/count[19]_i_1/O
                         net (fo=1, routed)           0.000     8.877    hu10/count[19]
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[19]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.101    hu10/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 hu10/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.989ns (26.265%)  route 2.776ns (73.735%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  hu10/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[12]/Q
                         net (fo=2, routed)           0.848     6.406    hu10/count_reg_n_0_[12]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.702 r  hu10/count[23]_i_6/O
                         net (fo=1, routed)           1.120     7.822    hu10/count[23]_i_6_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.809     8.755    hu10/count[23]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.905 r  hu10/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.905    hu10/count[21]
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[21]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.075    15.145    hu10/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 hu10/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.989ns (26.279%)  route 2.774ns (73.721%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y24         FDCE                                         r  hu10/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[12]/Q
                         net (fo=2, routed)           0.848     6.406    hu10/count_reg_n_0_[12]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.702 r  hu10/count[23]_i_6/O
                         net (fo=1, routed)           1.120     7.822    hu10/count[23]_i_6_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.946 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.807     8.753    hu10/count[23]_i_2_n_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.903 r  hu10/count[20]_i_1/O
                         net (fo=1, routed)           0.000     8.903    hu10/count[20]
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[20]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.075    15.145    hu10/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 hu10/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.963ns (26.404%)  route 2.684ns (73.596%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[16]/Q
                         net (fo=2, routed)           1.142     6.701    hu10/count_reg_n_0_[16]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.997 r  hu10/count[23]_i_3/O
                         net (fo=1, routed)           0.825     7.821    hu10/count[23]_i_3_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.717     8.662    hu10/count[23]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.786 r  hu10/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.786    hu10/count[6]
    SLICE_X65Y23         FDCE                                         r  hu10/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  hu10/count_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.031    15.101    hu10/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 hu10/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.963ns (26.433%)  route 2.680ns (73.567%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[16]/Q
                         net (fo=2, routed)           1.142     6.701    hu10/count_reg_n_0_[16]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.997 r  hu10/count[23]_i_3/O
                         net (fo=1, routed)           0.825     7.821    hu10/count[23]_i_3_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.713     8.658    hu10/count[23]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.782 r  hu10/count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.782    hu10/count[4]
    SLICE_X65Y23         FDCE                                         r  hu10/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  hu10/count_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.029    15.099    hu10/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 hu10/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/clk_10Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.963ns (26.476%)  route 2.674ns (73.524%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[16]/Q
                         net (fo=2, routed)           1.142     6.701    hu10/count_reg_n_0_[16]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.997 r  hu10/count[23]_i_3/O
                         net (fo=1, routed)           0.825     7.821    hu10/count[23]_i_3_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.707     8.653    hu10/count[23]_i_2_n_0
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.777 r  hu10/clk_10Hz_i_1/O
                         net (fo=1, routed)           0.000     8.777    hu10/clk_10Hz_i_1_n_0
    SLICE_X65Y22         FDCE                                         r  hu10/clk_10Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505    14.846    hu10/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  hu10/clk_10Hz_reg/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.029    15.100    hu10/clk_10Hz_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 hu10/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.958ns (26.303%)  route 2.684ns (73.697%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[16]/Q
                         net (fo=2, routed)           1.142     6.701    hu10/count_reg_n_0_[16]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.997 r  hu10/count[23]_i_3/O
                         net (fo=1, routed)           0.825     7.821    hu10/count[23]_i_3_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.717     8.662    hu10/count[23]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.119     8.781 r  hu10/count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.781    hu10/count[9]
    SLICE_X65Y23         FDCE                                         r  hu10/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  hu10/count_reg[9]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.075    15.145    hu10/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 hu10/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.957ns (26.312%)  route 2.680ns (73.688%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[16]/Q
                         net (fo=2, routed)           1.142     6.701    hu10/count_reg_n_0_[16]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.997 r  hu10/count[23]_i_3/O
                         net (fo=1, routed)           0.825     7.821    hu10/count[23]_i_3_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.713     8.658    hu10/count[23]_i_2_n_0
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.118     8.776 r  hu10/count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.776    hu10/count[5]
    SLICE_X65Y23         FDCE                                         r  hu10/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504    14.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  hu10/count_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.075    15.145    hu10/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 hu10/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.957ns (26.354%)  route 2.674ns (73.646%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.618     5.139    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  hu10/count_reg[16]/Q
                         net (fo=2, routed)           1.142     6.701    hu10/count_reg_n_0_[16]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.296     6.997 r  hu10/count[23]_i_3/O
                         net (fo=1, routed)           0.825     7.821    hu10/count[23]_i_3_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  hu10/count[23]_i_2/O
                         net (fo=24, routed)          0.707     8.653    hu10/count[23]_i_2_n_0
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.118     8.771 r  hu10/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.771    hu10/count[1]
    SLICE_X65Y22         FDCE                                         r  hu10/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505    14.846    hu10/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  hu10/count_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.075    15.146    hu10/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  6.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hu2k/clk_2KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu2k/clk_2KHz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.582     1.465    hu2k/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  hu2k/clk_2KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  hu2k/clk_2KHz_reg/Q
                         net (fo=3, routed)           0.168     1.774    hu2k/CLK
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.819 r  hu2k/clk_2KHz_i_1/O
                         net (fo=1, routed)           0.000     1.819    hu2k/clk_2KHz_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  hu2k/clk_2KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.849     1.976    hu2k/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  hu2k/clk_2KHz_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.091     1.556    hu2k/clk_2KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 du2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.439    du2/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  du2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  du2/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.699    du2/count_reg[15]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  du2/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    du2/count_reg[12]_i_1__0_n_4
    SLICE_X55Y22         FDRE                                         r  du2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.824     1.951    du2/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  du2/count_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    du2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 du2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.439    du2/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  du2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  du2/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.699    du2/count_reg[11]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  du2/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.807    du2/count_reg[8]_i_1__0_n_4
    SLICE_X55Y21         FDRE                                         r  du2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.825     1.952    du2/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  du2/count_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    du2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 du2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du2/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  du2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du2/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    du2/count_reg[3]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  du2/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.809    du2/count_reg[0]_i_2__0_n_4
    SLICE_X55Y19         FDRE                                         r  du2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.827     1.954    du2/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  du2/count_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    du2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 du2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.440    du2/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  du2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  du2/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.700    du2/count_reg[7]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  du2/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.808    du2/count_reg[4]_i_1__0_n_4
    SLICE_X55Y20         FDRE                                         r  du2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.826     1.953    du2/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  du2/count_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    du2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hu10/clk_10Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hu10/clk_10Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.585     1.468    hu10/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  hu10/clk_10Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  hu10/clk_10Hz_reg/Q
                         net (fo=7, routed)           0.168     1.777    hu10/CLK
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  hu10/clk_10Hz_i_1/O
                         net (fo=1, routed)           0.000     1.822    hu10/clk_10Hz_i_1_n_0
    SLICE_X65Y22         FDCE                                         r  hu10/clk_10Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.853     1.980    hu10/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  hu10/clk_10Hz_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.091     1.559    hu10/clk_10Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 du1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.560     1.443    du1/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  du1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  du1/count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.733    du1/count_reg[2]
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  du1/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.843    du1/count_reg[0]_i_2_n_5
    SLICE_X56Y19         FDRE                                         r  du1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.827     1.954    du1/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  du1/count_reg[2]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y19         FDRE (Hold_fdre_C_D)         0.134     1.577    du1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 du1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  du1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  du1/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.731    du1/count_reg[14]
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  du1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    du1/count_reg[12]_i_1_n_5
    SLICE_X56Y22         FDRE                                         r  du1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.824     1.951    du1/clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  du1/count_reg[14]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y22         FDRE (Hold_fdre_C_D)         0.134     1.575    du1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 du2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.439    du2/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  du2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  du2/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.696    du2/count_reg[12]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  du2/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.811    du2/count_reg[12]_i_1__0_n_7
    SLICE_X55Y22         FDRE                                         r  du2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.824     1.951    du2/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  du2/count_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    du2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 du2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            du2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.440    du2/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  du2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  du2/count_reg[4]/Q
                         net (fo=2, routed)           0.116     1.697    du2/count_reg[4]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  du2/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.812    du2/count_reg[4]_i_1__0_n_7
    SLICE_X55Y20         FDRE                                         r  du2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.826     1.953    du2/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  du2/count_reg[4]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    du2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   du1/btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   du1/btn_sync_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20   du1/btn_sync_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   du1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   du1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   du1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   du1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   du1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   du1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   du1/btn_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   du1/btn_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   du1/btn_sync_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   du1/btn_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   du1/btn_sync_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   du1/btn_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   du1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   du1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   du1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   du1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   du1/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   du1/btn_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   du1/btn_sync_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   du1/btn_sync_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   du1/btn_sync_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20   du1/btn_sync_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   du1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   du1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   du1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   du1/count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 4.828ns (53.155%)  route 4.255ns (46.845%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[1]/Q
                         net (fo=13, routed)          1.546     2.002    u2/Q[1]
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.124     2.126 r  u2/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.126    mu1/seg_OBUF[0]_inst_i_1_2
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     2.338 r  mu1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     3.183    mu1/select_digit[2]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.329     3.512 r  mu1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.864     5.376    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     9.084 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.084    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 4.622ns (50.964%)  route 4.448ns (49.036%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[1]/Q
                         net (fo=13, routed)          1.546     2.002    u2/Q[1]
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.124     2.126 r  u2/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.126    mu1/seg_OBUF[0]_inst_i_1_2
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     2.338 r  mu1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.849     3.188    mu1/select_digit[2]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.299     3.487 r  mu1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.052     5.539    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.070 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.070    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 4.860ns (54.412%)  route 4.072ns (45.588%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[0]/Q
                         net (fo=14, routed)          1.377     1.833    u3/Q[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.957 r  u3/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.957    mu1/seg_OBUF[0]_inst_i_1_5
    SLICE_X61Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     2.174 r  mu1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.882     3.056    mu1/select_digit[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.325     3.381 r  mu1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.812     5.194    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     8.931 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.931    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 4.841ns (54.704%)  route 4.008ns (45.296%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[0]/Q
                         net (fo=14, routed)          1.377     1.833    u3/Q[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.957 r  u3/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.957    mu1/seg_OBUF[0]_inst_i_1_5
    SLICE_X61Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     2.174 r  mu1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.820     2.994    mu1/select_digit[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.325     3.319 r  mu1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.811     5.130    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     8.849 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.849    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 4.611ns (52.934%)  route 4.100ns (47.066%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[1]/Q
                         net (fo=13, routed)          1.546     2.002    u2/Q[1]
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.124     2.126 r  u2/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.126    mu1/seg_OBUF[0]_inst_i_1_2
    SLICE_X61Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     2.338 r  mu1/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844     3.183    mu1/select_digit[2]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     3.482 r  mu1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.709     5.191    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.711 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.711    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.693ns  (logic 4.625ns (53.204%)  route 4.068ns (46.796%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[0]/Q
                         net (fo=14, routed)          1.377     1.833    u3/Q[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.957 r  u3/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.957    mu1/seg_OBUF[0]_inst_i_1_5
    SLICE_X61Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     2.174 r  mu1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.882     3.056    mu1/select_digit[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     3.355 r  mu1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.809     5.164    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.693 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.693    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.520ns  (logic 4.631ns (54.358%)  route 3.889ns (45.642%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[0]/Q
                         net (fo=14, routed)          1.377     1.833    u3/Q[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.957 r  u3/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.957    mu1/seg_OBUF[0]_inst_i_1_5
    SLICE_X61Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     2.174 r  mu1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.820     2.994    mu1/select_digit[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     3.293 r  mu1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.691     4.985    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.520 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.520    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 4.316ns (61.385%)  route 2.715ns (38.615%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[0]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[0]/Q
                         net (fo=14, routed)          0.843     1.299    u4/Q[0]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.154     1.453 r  u4/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.872     3.325    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.031 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.031    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 4.309ns (62.983%)  route 2.533ns (37.017%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/scan_count_reg[1]/Q
                         net (fo=13, routed)          0.692     1.148    u4/Q[1]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.152     1.300 r  u4/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.841     3.141    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     6.842 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.842    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 4.103ns (62.132%)  route 2.501ns (37.868%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u4/scan_count_reg[1]/Q
                         net (fo=13, routed)          0.692     1.148    u4/Q[1]
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.272 r  u4/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.809     3.081    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.604 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.604    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mu1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mu1/display_mode_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.101%)  route 0.146ns (43.899%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  mu1/count_reg[1]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mu1/count_reg[1]/Q
                         net (fo=5, routed)           0.146     0.287    mu1/count[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  mu1/display_mode_i_1/O
                         net (fo=1, routed)           0.000     0.332    mu1/display_mode_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  mu1/display_mode_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/ms_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/ms_overflow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  u3/ms_tens_reg[0]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/ms_tens_reg[0]/Q
                         net (fo=6, routed)           0.153     0.294    u3/ms_tens[0]
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.339 r  u3/ms_overflow_i_1/O
                         net (fo=1, routed)           0.000     0.339    u3/ms_overflow_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u3/ms_overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/hour_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/hour_ones_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE                         0.000     0.000 r  u2/hour_ones_reg[1]/C
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/hour_ones_reg[1]/Q
                         net (fo=6, routed)           0.180     0.321    u2/hour_ones[1]
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.042     0.363 r  u2/hour_ones[3]_i_2/O
                         net (fo=1, routed)           0.000     0.363    u2/hour_ones[3]_i_2_n_0
    SLICE_X59Y22         FDCE                                         r  u2/hour_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.226ns (62.008%)  route 0.138ns (37.992%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE                         0.000     0.000 r  u2/sec_tens_reg[1]/C
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u2/sec_tens_reg[1]/Q
                         net (fo=6, routed)           0.138     0.266    u2/sec_tens_reg[3]_0[1]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.098     0.364 r  u2/sec_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    u2/sec_tens[2]_i_1_n_0
    SLICE_X62Y21         FDCE                                         r  u2/sec_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/FSM_sequential_current_state_reg[1]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.227ns (62.008%)  route 0.139ns (37.992%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE                         0.000     0.000 r  u2/FSM_sequential_current_state_reg[0]/C
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u2/FSM_sequential_current_state_reg[0]/Q
                         net (fo=27, routed)          0.139     0.267    u2/current_state[0]
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.099     0.366 r  u2/FSM_sequential_current_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.366    u2/next_state[1]
    SLICE_X58Y22         FDPE                                         r  u2/FSM_sequential_current_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/hour_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/hour_ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE                         0.000     0.000 r  u2/hour_ones_reg[1]/C
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/hour_ones_reg[1]/Q
                         net (fo=6, routed)           0.180     0.321    u2/hour_ones[1]
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  u2/hour_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u2/hour_ones[1]_i_1_n_0
    SLICE_X59Y22         FDCE                                         r  u2/hour_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mu1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mu1/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.043%)  route 0.184ns (49.957%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  mu1/count_reg[1]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mu1/count_reg[1]/Q
                         net (fo=5, routed)           0.184     0.325    mu1/count[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.043     0.368 r  mu1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.368    mu1/count[4]_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  mu1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mu1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mu1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE                         0.000     0.000 r  mu1/count_reg[1]/C
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mu1/count_reg[1]/Q
                         net (fo=5, routed)           0.184     0.325    mu1/count[1]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.370 r  mu1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    mu1/count[2]_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  mu1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.232ns (62.623%)  route 0.138ns (37.377%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE                         0.000     0.000 r  u2/sec_tens_reg[1]/C
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u2/sec_tens_reg[1]/Q
                         net (fo=6, routed)           0.138     0.266    u2/sec_tens_reg[3]_0[1]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.104     0.370 r  u2/sec_tens[3]_i_2/O
                         net (fo=1, routed)           0.000     0.370    u2/sec_tens[3]_i_2_n_0
    SLICE_X62Y21         FDCE                                         r  u2/sec_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/hour_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/hour_ones_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.814%)  route 0.187ns (50.186%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE                         0.000     0.000 r  u2/hour_ones_reg[1]/C
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/hour_ones_reg[1]/Q
                         net (fo=6, routed)           0.187     0.328    u2/hour_ones[1]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.373 r  u2/hour_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    u2/hour_ones[2]_i_1_n_0
    SLICE_X60Y22         FDCE                                         r  u2/hour_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_tens_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.515ns  (logic 0.580ns (23.059%)  route 1.935ns (76.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.388     6.922    u3/start_stop_clean
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  u3/ms_tens[3]_i_1/O
                         net (fo=4, routed)           0.547     7.594    u3/ms_tens[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u3/ms_tens_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_tens_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.515ns  (logic 0.580ns (23.059%)  route 1.935ns (76.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.388     6.922    u3/start_stop_clean
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  u3/ms_tens[3]_i_1/O
                         net (fo=4, routed)           0.547     7.594    u3/ms_tens[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u3/ms_tens_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_tens_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.515ns  (logic 0.580ns (23.059%)  route 1.935ns (76.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.388     6.922    u3/start_stop_clean
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  u3/ms_tens[3]_i_1/O
                         net (fo=4, routed)           0.547     7.594    u3/ms_tens[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u3/ms_tens_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_tens_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.515ns  (logic 0.580ns (23.059%)  route 1.935ns (76.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.388     6.922    u3/start_stop_clean
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.124     7.046 r  u3/ms_tens[3]_i_1/O
                         net (fo=4, routed)           0.547     7.594    u3/ms_tens[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u3/ms_tens_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 0.608ns (27.744%)  route 1.583ns (72.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.237     6.772    u2/start_stop_clean
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  u2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.346     7.270    u2/next_state[0]
    SLICE_X58Y22         FDCE                                         r  u2/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_overflow_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.117ns  (logic 0.580ns (27.395%)  route 1.537ns (72.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.537     7.071    u3/start_stop_clean
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.195 r  u3/ms_overflow_i_1/O
                         net (fo=1, routed)           0.000     7.195    u3/ms_overflow_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u3/ms_overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_current_state_reg[1]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.825ns  (logic 0.580ns (31.789%)  route 1.245ns (68.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.245     6.779    u2/start_stop_clean
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.903 r  u2/FSM_sequential_current_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.903    u2/next_state[1]
    SLICE_X58Y22         FDPE                                         r  u2/FSM_sequential_current_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_ones_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.697ns  (logic 0.456ns (26.867%)  route 1.241ns (73.133%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.241     6.776    u3/start_stop_clean
    SLICE_X61Y22         FDCE                                         r  u3/ms_ones_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_ones_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.557ns  (logic 0.456ns (29.280%)  route 1.101ns (70.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.101     6.636    u3/start_stop_clean
    SLICE_X61Y23         FDCE                                         r  u3/ms_ones_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_ones_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.557ns  (logic 0.456ns (29.280%)  route 1.101ns (70.720%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.557     5.078    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          1.101     6.636    u3/start_stop_clean
    SLICE_X61Y23         FDCE                                         r  u3/ms_ones_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 du2/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_current_state_reg[1]_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.209ns (35.498%)  route 0.380ns (64.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.439    du2/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  du2/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  du2/btn_out_reg/Q
                         net (fo=5, routed)           0.380     1.983    u2/reset_clean
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.028 r  u2/FSM_sequential_current_state[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     2.028    u2/next_state[1]
    SLICE_X58Y22         FDPE                                         r  u2/FSM_sequential_current_state_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_ones_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.141ns (22.192%)  route 0.494ns (77.808%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          0.494     2.076    u3/start_stop_clean
    SLICE_X61Y23         FDCE                                         r  u3/ms_ones_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_ones_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.141ns (22.192%)  route 0.494ns (77.808%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          0.494     2.076    u3/start_stop_clean
    SLICE_X61Y23         FDCE                                         r  u3/ms_ones_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_ones_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.141ns (22.192%)  route 0.494ns (77.808%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          0.494     2.076    u3/start_stop_clean
    SLICE_X61Y23         FDCE                                         r  u3/ms_ones_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_ones_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.141ns (20.487%)  route 0.547ns (79.513%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          0.547     2.129    u3/start_stop_clean
    SLICE_X61Y22         FDCE                                         r  u3/ms_ones_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du2/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.209ns (29.616%)  route 0.497ns (70.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.439    du2/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  du2/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  du2/btn_out_reg/Q
                         net (fo=5, routed)           0.371     1.974    u2/reset_clean
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.019 r  u2/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.126     2.145    u2/next_state[0]
    SLICE_X58Y22         FDCE                                         r  u2/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_overflow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.186ns (22.486%)  route 0.641ns (77.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          0.641     2.223    u3/start_stop_clean
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.268 r  u3/ms_overflow_i_1/O
                         net (fo=1, routed)           0.000     2.268    u3/ms_overflow_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  u3/ms_overflow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_tens_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.186ns (19.072%)  route 0.789ns (80.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          0.600     2.182    u3/start_stop_clean
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.227 r  u3/ms_tens[3]_i_1/O
                         net (fo=4, routed)           0.189     2.416    u3/ms_tens[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u3/ms_tens_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_tens_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.186ns (19.072%)  route 0.789ns (80.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          0.600     2.182    u3/start_stop_clean
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.227 r  u3/ms_tens[3]_i_1/O
                         net (fo=4, routed)           0.189     2.416    u3/ms_tens[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u3/ms_tens_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 du1/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/ms_tens_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.186ns (19.072%)  route 0.789ns (80.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.441    du1/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  du1/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  du1/btn_out_reg/Q
                         net (fo=11, routed)          0.600     2.182    u3/start_stop_clean
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.227 r  u3/ms_tens[3]_i_1/O
                         net (fo=4, routed)           0.189     2.416    u3/ms_tens[3]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  u3/ms_tens_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.453ns (21.008%)  route 5.463ns (78.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.463     6.916    hu10/AR[0]
    SLICE_X65Y25         FDCE                                         f  hu10/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502     4.843    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[14]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.453ns (21.008%)  route 5.463ns (78.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.463     6.916    hu10/AR[0]
    SLICE_X65Y25         FDCE                                         f  hu10/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502     4.843    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[15]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.453ns (21.008%)  route 5.463ns (78.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.463     6.916    hu10/AR[0]
    SLICE_X65Y25         FDCE                                         f  hu10/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502     4.843    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[16]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.916ns  (logic 1.453ns (21.008%)  route 5.463ns (78.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.463     6.916    hu10/AR[0]
    SLICE_X65Y25         FDCE                                         f  hu10/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.502     4.843    hu10/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  hu10/count_reg[17]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.453ns (21.445%)  route 5.322ns (78.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.322     6.775    hu10/AR[0]
    SLICE_X65Y26         FDCE                                         f  hu10/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504     4.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[18]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.453ns (21.445%)  route 5.322ns (78.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.322     6.775    hu10/AR[0]
    SLICE_X65Y26         FDCE                                         f  hu10/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504     4.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[19]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.453ns (21.445%)  route 5.322ns (78.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.322     6.775    hu10/AR[0]
    SLICE_X65Y26         FDCE                                         f  hu10/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504     4.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[20]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.453ns (21.445%)  route 5.322ns (78.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.322     6.775    hu10/AR[0]
    SLICE_X65Y26         FDCE                                         f  hu10/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504     4.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[21]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.453ns (21.445%)  route 5.322ns (78.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.322     6.775    hu10/AR[0]
    SLICE_X65Y26         FDCE                                         f  hu10/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504     4.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[22]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu10/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 1.453ns (21.445%)  route 5.322ns (78.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         5.322     6.775    hu10/AR[0]
    SLICE_X65Y26         FDCE                                         f  hu10/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.504     4.845    hu10/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  hu10/count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_start_stop
                            (input port)
  Destination:            du1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.219ns (15.588%)  route 1.188ns (84.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn_start_stop (IN)
                         net (fo=0)                   0.000     0.000    btn_start_stop
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_start_stop_IBUF_inst/O
                         net (fo=1, routed)           1.188     1.407    du1/btn_start_stop_IBUF
    SLICE_X57Y20         FDRE                                         r  du1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.826     1.953    du1/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  du1/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            du2/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.219ns (14.827%)  route 1.260ns (85.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_reset_IBUF_inst/O
                         net (fo=1, routed)           1.260     1.479    du2/btn_reset_IBUF
    SLICE_X54Y22         FDRE                                         r  du2/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.824     1.951    du2/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  du2/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu100/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.567ns  (logic 0.221ns (14.101%)  route 1.346ns (85.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         1.346     1.567    hu100/AR[0]
    SLICE_X59Y15         FDCE                                         f  hu100/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    hu100/clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  hu100/count_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu100/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.221ns (14.062%)  route 1.350ns (85.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         1.350     1.571    hu100/AR[0]
    SLICE_X58Y15         FDCE                                         f  hu100/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    hu100/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  hu100/count_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu100/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.221ns (14.062%)  route 1.350ns (85.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         1.350     1.571    hu100/AR[0]
    SLICE_X58Y15         FDCE                                         f  hu100/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    hu100/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  hu100/count_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu100/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.221ns (14.062%)  route 1.350ns (85.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         1.350     1.571    hu100/AR[0]
    SLICE_X58Y15         FDCE                                         f  hu100/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    hu100/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  hu100/count_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu100/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.221ns (14.062%)  route 1.350ns (85.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         1.350     1.571    hu100/AR[0]
    SLICE_X58Y15         FDCE                                         f  hu100/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     1.985    hu100/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  hu100/count_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu100/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.221ns (13.436%)  route 1.424ns (86.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         1.424     1.645    hu100/AR[0]
    SLICE_X58Y16         FDCE                                         f  hu100/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.857     1.984    hu100/clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  hu100/count_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu100/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.221ns (13.436%)  route 1.424ns (86.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         1.424     1.645    hu100/AR[0]
    SLICE_X58Y16         FDCE                                         f  hu100/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.857     1.984    hu100/clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  hu100/count_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hu100/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.221ns (13.436%)  route 1.424ns (86.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=107, routed)         1.424     1.645    hu100/AR[0]
    SLICE_X58Y16         FDCE                                         f  hu100/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.857     1.984    hu100/clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  hu100/count_reg[7]/C





