Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Sun May 17 20:02:21 2020
| Host              : Loz-Inspiron running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file ultra96v2_bd_wrapper_timing_summary_routed.rpt -pb ultra96v2_bd_wrapper_timing_summary_routed.pb -rpx ultra96v2_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : ultra96v2_bd_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.119        0.000                      0                21883        0.010        0.000                      0                21883        2.000        0.000                       0                  7111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk_pl_0                                   {0.000 5.000}        10.000          100.000         
clk_pl_1                                   {0.000 50.000}       100.000         10.000          
ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_ultra96v2_bd_clk_wiz_0_0        {0.000 4.069}        8.138           122.879         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                         5.119        0.000                      0                13524        0.010        0.000                      0                13524        3.500        0.000                       0                  5060  
ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ultra96v2_bd_clk_wiz_0_0              5.689        0.000                      0                 7975        0.013        0.000                      0                 7975        3.496        0.000                       0                  2050  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.119        0.000                      0                  384        0.188        0.000                      0                  384  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.844ns (22.346%)  route 2.933ns (77.654%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 11.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.813ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.739ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.966     2.173    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y68         FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.270 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.191     2.461    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y68         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.637 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.231     2.868    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X12Y68         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.907 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0/O
                         net (fo=1, routed)           0.253     3.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0_n_0
    SLICE_X12Y68         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     3.273 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_1__0/O
                         net (fo=2, routed)           0.496     3.769    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/D[2]
    SLICE_X13Y68         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     3.883 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           0.104     3.987    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X13Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     4.051 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.496     4.547    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X8Y82          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.661 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.325     4.986    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X3Y80          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.050 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.249     5.299    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X2Y79          LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     5.362 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.588     5.950    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/maxigp0_wready
    PS8_X0Y0             PS8                                          r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.722    11.889    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.119    12.008    
                         clock uncertainty           -0.130    11.878    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.809    11.069    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.820ns (23.289%)  route 2.701ns (76.711%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 11.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.813ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.739ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.966     2.173    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y68         FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.270 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.191     2.461    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y68         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.637 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.231     2.868    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X12Y68         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.907 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0/O
                         net (fo=1, routed)           0.253     3.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0_n_0
    SLICE_X12Y68         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     3.273 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_1__0/O
                         net (fo=2, routed)           0.496     3.769    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/D[2]
    SLICE_X13Y68         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     3.883 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           0.104     3.987    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X13Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     4.051 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.496     4.547    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X8Y82          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.661 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.325     4.986    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X3Y80          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.050 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.262     5.312    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X2Y79          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     5.351 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=1, routed)           0.343     5.694    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/maxigp1_wready
    PS8_X0Y0             PS8                                          r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.707    11.874    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.167    12.041    
                         clock uncertainty           -0.130    11.912    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1WREADY)
                                                     -0.969    10.943    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.723ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.970ns (24.384%)  route 3.008ns (75.616%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.813ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.739ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.966     2.173    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X12Y68         FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     2.270 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.191     2.461    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[15]
    SLICE_X13Y68         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     2.637 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.231     2.868    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X12Y68         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.907 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0/O
                         net (fo=1, routed)           0.253     3.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0_n_0
    SLICE_X12Y68         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     3.273 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[2]_i_1__0/O
                         net (fo=2, routed)           0.496     3.769    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/D[2]
    SLICE_X13Y68         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     3.883 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           0.104     3.987    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X13Y67         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     4.051 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.496     4.547    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X8Y82          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     4.661 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.325     4.986    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_3_1
    SLICE_X3Y80          LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     5.049 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_4/O
                         net (fo=1, routed)           0.264     5.313    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_4_n_0
    SLICE_X2Y79          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     5.376 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_3/O
                         net (fo=4, routed)           0.178     5.554    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_3_n_0
    SLICE_X2Y76          LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.127     5.681 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_1/O
                         net (fo=3, routed)           0.470     6.151    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/SR[0]
    SLICE_X4Y78          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.741    11.908    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X4Y78          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.167    12.075    
                         clock uncertainty           -0.130    11.946    
    SLICE_X4Y78          FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    11.874    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                  5.723    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.686ns (17.103%)  route 3.325ns (82.897%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 11.922 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.739ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X4Y93          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.258 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.214     2.472    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[16]
    SLICE_X4Y93          LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     2.620 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_5/O
                         net (fo=5, routed)           0.330     2.950    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/current_word_1_reg[2]_0
    SLICE_X4Y91          LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     3.013 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_1/O
                         net (fo=132, routed)         2.049     5.062    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata_63_sn_1
    SLICE_X7Y44          LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     5.209 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[66]_INST_0/O
                         net (fo=1, routed)           0.050     5.259    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[194]
    SLICE_X7Y44          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     5.373 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[69]_i_2/O
                         net (fo=1, routed)           0.162     5.535    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[69]_i_2_n_0
    SLICE_X6Y43          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     5.651 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[69]_i_1/O
                         net (fo=2, routed)           0.520     6.171    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[69]
    SLICE_X1Y43          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.755    11.922    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y43          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[69]/C
                         clock pessimism              0.119    12.041    
                         clock uncertainty           -0.130    11.911    
    SLICE_X1Y43          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    11.938    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[69]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.152ns (29.592%)  route 2.741ns (70.408%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 11.913 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.813ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.739ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.940     2.147    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.632 f  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=1, routed)           0.820     3.452    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X1Y79          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     3.493 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.294     3.787    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0_i_1_n_0
    SLICE_X3Y81          LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.202     3.989 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=3, routed)           0.194     4.183    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y81          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.247 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=14, routed)          0.298     4.545    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wvalid
    SLICE_X3Y79          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     4.643 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=1, routed)           0.232     4.875    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_9_n_0
    SLICE_X2Y80          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.053 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.342     5.395    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg
    SLICE_X4Y78          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     5.479 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=13, routed)          0.561     6.040    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL_n_1
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.746    11.913    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism              0.119    12.032    
                         clock uncertainty           -0.130    11.902    
    SLICE_X5Y76          FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.072    11.830    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.152ns (29.592%)  route 2.741ns (70.408%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 11.913 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.813ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.739ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.940     2.147    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.632 f  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=1, routed)           0.820     3.452    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X1Y79          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     3.493 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.294     3.787    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0_i_1_n_0
    SLICE_X3Y81          LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.202     3.989 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=3, routed)           0.194     4.183    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y81          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.247 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=14, routed)          0.298     4.545    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wvalid
    SLICE_X3Y79          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     4.643 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=1, routed)           0.232     4.875    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_9_n_0
    SLICE_X2Y80          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.053 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.342     5.395    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg
    SLICE_X4Y78          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     5.479 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=13, routed)          0.561     6.040    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL_n_1
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.746    11.913    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                         clock pessimism              0.119    12.032    
                         clock uncertainty           -0.130    11.902    
    SLICE_X5Y76          FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    11.830    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.152ns (29.592%)  route 2.741ns (70.408%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 11.913 - 10.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.813ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.739ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.940     2.147    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.485     2.632 f  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WVALID
                         net (fo=1, routed)           0.820     3.452    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X1Y79          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     3.493 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0_i_1/O
                         net (fo=7, routed)           0.294     3.787    ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0_i_1_n_0
    SLICE_X3Y81          LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.202     3.989 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=3, routed)           0.194     4.183    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid
    SLICE_X2Y81          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     4.247 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wvalid_INST_0/O
                         net (fo=14, routed)          0.298     4.545    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wvalid
    SLICE_X3Y79          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     4.643 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_9/O
                         net (fo=1, routed)           0.232     4.875    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_9_n_0
    SLICE_X2Y80          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.053 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.342     5.395    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg
    SLICE_X4Y78          LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084     5.479 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_1/O
                         net (fo=13, routed)          0.561     6.040    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL_n_1
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.746    11.913    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                         clock pessimism              0.119    12.032    
                         clock uncertainty           -0.130    11.902    
    SLICE_X5Y76          FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    11.830    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.282ns (32.805%)  route 2.626ns (67.195%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 11.913 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.813ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.739ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.994     2.201    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X7Y72          FDSE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.297 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.198     2.495    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X9Y73          LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.643 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_7/O
                         net (fo=6, routed)           0.168     2.811    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_7_n_0
    SLICE_X9Y72          LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     2.874 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0/O
                         net (fo=1, routed)           0.223     3.097    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0_n_0
    SLICE_X9Y72          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     3.136 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.196     3.332    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/D[2]
    SLICE_X8Y72          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.396 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.052     3.448    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     3.562 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.125     3.687    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X7Y72          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     3.880 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.419     4.299    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X2Y73          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.413 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5/O
                         net (fo=1, routed)           0.051     4.464    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.528 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3/O
                         net (fo=6, routed)           0.359     4.887    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[0]
    SLICE_X5Y75          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     4.928 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[12]_i_3/O
                         net (fo=12, routed)          0.250     5.178    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_EN.curr_narrow_burst_reg
    SLICE_X4Y75          LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     5.376 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.233     5.609    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X4Y75          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     5.757 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.352     6.109    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/p_0_in[9]
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.746    11.913    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism              0.167    12.080    
                         clock uncertainty           -0.130    11.950    
    SLICE_X5Y76          FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    11.908    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.908    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.282ns (32.813%)  route 2.625ns (67.187%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 11.913 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.813ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.739ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.994     2.201    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X7Y72          FDSE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.297 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.198     2.495    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X9Y73          LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.643 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_7/O
                         net (fo=6, routed)           0.168     2.811    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_7_n_0
    SLICE_X9Y72          LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     2.874 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0/O
                         net (fo=1, routed)           0.223     3.097    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0_n_0
    SLICE_X9Y72          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     3.136 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.196     3.332    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/D[2]
    SLICE_X8Y72          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.396 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.052     3.448    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     3.562 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.125     3.687    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X7Y72          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     3.880 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.419     4.299    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X2Y73          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.413 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5/O
                         net (fo=1, routed)           0.051     4.464    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.528 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3/O
                         net (fo=6, routed)           0.359     4.887    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[0]
    SLICE_X5Y75          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     4.928 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[12]_i_3/O
                         net (fo=12, routed)          0.250     5.178    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_EN.curr_narrow_burst_reg
    SLICE_X4Y75          LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     5.376 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.233     5.609    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X4Y75          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     5.757 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.351     6.108    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/p_0_in[9]
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.746    11.913    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
                         clock pessimism              0.167    12.080    
                         clock uncertainty           -0.130    11.950    
    SLICE_X5Y76          FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    11.907    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.282ns (32.813%)  route 2.625ns (67.187%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 11.913 - 10.000 ) 
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.813ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.739ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.994     2.201    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X7Y72          FDSE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.297 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=24, routed)          0.198     2.495    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word
    SLICE_X9Y73          LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.643 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_7/O
                         net (fo=6, routed)           0.168     2.811    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_7_n_0
    SLICE_X9Y72          LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     2.874 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0/O
                         net (fo=1, routed)           0.223     3.097    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2__0_n_0
    SLICE_X9Y72          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     3.136 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.196     3.332    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/D[2]
    SLICE_X8Y72          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     3.396 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.052     3.448    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     3.562 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.125     3.687    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X7Y72          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     3.880 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.419     4.299    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_rready
    SLICE_X2Y73          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.413 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5/O
                         net (fo=1, routed)           0.051     4.464    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_5_n_0
    SLICE_X2Y73          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.528 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_3/O
                         net (fo=6, routed)           0.359     4.887    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg[0]
    SLICE_X5Y75          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     4.928 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/save_init_bram_addr_ld[12]_i_3/O
                         net (fo=12, routed)          0.250     5.178    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.GEN_NARROW_EN.curr_narrow_burst_reg
    SLICE_X4Y75          LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     5.376 f  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[12]_i_2/O
                         net (fo=12, routed)          0.233     5.609    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg
    SLICE_X4Y75          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     5.757 r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.351     6.108    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/p_0_in[9]
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.746    11.913    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X5Y76          FDRE                                         r  ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                         clock pessimism              0.167    12.080    
                         clock uncertainty           -0.130    11.950    
    SLICE_X5Y76          FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043    11.907    ultra96v2_bd_i/CPU/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  5.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.069ns (26.136%)  route 0.195ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.724ns (routing 0.739ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.813ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.724     1.891    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.960 r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.195     2.155    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        2.010     2.217    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X14Y79         RAMD32                                       r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1/CLK
                         clock pessimism             -0.167     2.050    
    SLICE_X14Y79         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.145    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y9   ultra96v2_bd_i/CPU/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y9   ultra96v2_bd_i/CPU/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y10  ultra96v2_bd_i/CPU/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y10  ultra96v2_bd_i/CPU/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.146         10.000      8.854      SLICE_X5Y107  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         10.000      8.854      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
  To Clock:  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ultra96v2_bd_clk_wiz_0_0
  To Clock:  clk_out1_ultra96v2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/not_empty_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.475ns (22.165%)  route 1.668ns (77.835%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 12.001 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.170ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 f  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.171     4.798    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/not_full
    SLICE_X19Y108        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     4.912 f  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0_i_1/O
                         net (fo=22, routed)          0.377     5.289    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/rd_enable
    SLICE_X18Y104        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     5.403 f  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/not_empty_1_i_3/O
                         net (fo=2, routed)           0.062     5.465    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/rd_en
    SLICE_X18Y104        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     5.614 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/not_empty_1_i_1/O
                         net (fo=1, routed)           0.058     5.672    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/not_empty_1_i_1_n_0
    SLICE_X18Y104        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/not_empty_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.226    12.001    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X18Y104        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/not_empty_1_reg/C
                         clock pessimism             -0.505    11.496    
                         clock uncertainty           -0.162    11.334    
    SLICE_X18Y104        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.361    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/not_empty_1_reg
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -5.672    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.211ns (10.318%)  route 1.834ns (89.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 12.024 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.060     4.687    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/not_full
    SLICE_X18Y109        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.800 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[1][15]_i_1/O
                         net (fo=16, routed)          0.774     5.574    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/SR[0]
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.249    12.024    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]/C
                         clock pessimism             -0.505    11.519    
                         clock uncertainty           -0.162    11.357    
    SLICE_X17Y106        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    11.285    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.211ns (10.318%)  route 1.834ns (89.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 12.024 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.060     4.687    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/not_full
    SLICE_X18Y109        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.800 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[1][15]_i_1/O
                         net (fo=16, routed)          0.774     5.574    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/SR[0]
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.249    12.024    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/C
                         clock pessimism             -0.505    11.519    
                         clock uncertainty           -0.162    11.357    
    SLICE_X17Y106        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    11.285    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.211ns (10.318%)  route 1.834ns (89.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 12.024 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.060     4.687    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/not_full
    SLICE_X18Y109        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.800 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[1][15]_i_1/O
                         net (fo=16, routed)          0.774     5.574    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/SR[0]
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.249    12.024    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]/C
                         clock pessimism             -0.505    11.519    
                         clock uncertainty           -0.162    11.357    
    SLICE_X17Y106        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    11.285    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][13]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.211ns (10.318%)  route 1.834ns (89.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 12.024 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.060     4.687    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/not_full
    SLICE_X18Y109        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.800 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[1][15]_i_1/O
                         net (fo=16, routed)          0.774     5.574    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/SR[0]
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.249    12.024    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]/C
                         clock pessimism             -0.505    11.519    
                         clock uncertainty           -0.162    11.357    
    SLICE_X17Y106        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    11.285    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][14]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.211ns (10.318%)  route 1.834ns (89.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 12.024 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.060     4.687    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/not_full
    SLICE_X18Y109        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.800 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[1][15]_i_1/O
                         net (fo=16, routed)          0.774     5.574    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/SR[0]
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.249    12.024    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]/C
                         clock pessimism             -0.505    11.519    
                         clock uncertainty           -0.162    11.357    
    SLICE_X17Y106        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    11.285    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][1]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.211ns (10.318%)  route 1.834ns (89.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 12.024 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.060     4.687    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/not_full
    SLICE_X18Y109        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.800 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[1][15]_i_1/O
                         net (fo=16, routed)          0.774     5.574    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/SR[0]
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.249    12.024    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism             -0.505    11.519    
                         clock uncertainty           -0.162    11.357    
    SLICE_X17Y106        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    11.285    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.211ns (10.318%)  route 1.834ns (89.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 12.024 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.060     4.687    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/not_full
    SLICE_X18Y109        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.800 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[1][15]_i_1/O
                         net (fo=16, routed)          0.774     5.574    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/SR[0]
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.249    12.024    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]/C
                         clock pessimism             -0.505    11.519    
                         clock uncertainty           -0.162    11.357    
    SLICE_X17Y106        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072    11.285    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][8]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.211ns (10.318%)  route 1.834ns (89.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 12.024 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.170ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.060     4.687    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/not_full
    SLICE_X18Y109        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.800 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[0].g_others.i_delay_cntrl_data/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus[1][15]_i_1/O
                         net (fo=16, routed)          0.774     5.574    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/SR[0]
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.249    12.024    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y106        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]/C
                         clock pessimism             -0.505    11.519    
                         clock uncertainty           -0.162    11.357    
    SLICE_X17Y106        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.072    11.285    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@8.138ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.591%)  route 1.656ns (78.409%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 12.009 - 8.138 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.412ns (routing 0.185ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.170ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.412     3.529    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X19Y120        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y120        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.627 f  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/not_full_1_reg/Q
                         net (fo=236, routed)         1.171     4.798    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/not_full
    SLICE_X19Y108        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     4.912 f  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0_i_1/O
                         net (fo=22, routed)          0.133     5.045    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/rd_enable
    SLICE_X19Y106        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.066     5.111 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1[4]_i_2/O
                         net (fo=1, routed)           0.073     5.184    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1[4]_i_2_n_0
    SLICE_X19Y106        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     5.362 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1[4]_i_1/O
                         net (fo=1, routed)           0.279     5.641    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1[4]_i_1_n_0
    SLICE_X19Y106        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      8.138     8.138 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     8.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     9.880    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    10.524 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    10.751    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.775 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.234    12.009    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X19Y106        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[4]/C
                         clock pessimism             -0.505    11.504    
                         clock uncertainty           -0.162    11.342    
    SLICE_X19Y106        FDSE (Setup_EFF_SLICEM_C_D)
                                                      0.027    11.369    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  5.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0/DINBDIN[3]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Net Delay (Source):      0.730ns (routing 0.096ns, distribution 0.634ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.108ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.982     0.982    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.212 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.357    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.374 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.730     2.104    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X18Y105        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y105        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.143 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/Q
                         net (fo=1, routed)           0.066     2.209    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[3]
    RAMB18_X2Y42         RAMB18E2                                     r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.098     1.098    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.803 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.968    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.987 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.908     1.895    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X2Y42         RAMB18E2                                     r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.306     2.201    
    RAMB18_X2Y42         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[3])
                                                     -0.005     2.196    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.073ns (41.477%)  route 0.103ns (58.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Net Delay (Source):      1.218ns (routing 0.170ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.185ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     1.742    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.386 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.613    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.637 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.218     3.855    ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X27Y124        FDRE                                         r  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y124        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     3.928 r  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[4]/Q
                         net (fo=1, routed)           0.103     4.031    ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/Q[4]
    SLICE_X28Y125        SRL16E                                       r  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.449     3.566    ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X28Y125        SRL16E                                       r  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][4]_srl3/CLK
                         clock pessimism              0.438     4.004    
    SLICE_X28Y125        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.012     4.016    ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                         -4.016    
                         arrival time                           4.031    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.037ns (25.170%)  route 0.110ns (74.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Net Delay (Source):      0.726ns (routing 0.096ns, distribution 0.630ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.108ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.982     0.982    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.212 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.357    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.374 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.726     2.100    ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X24Y119        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.137 r  ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[19]/Q
                         net (fo=1, routed)           0.110     2.247    ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[19]
    SLICE_X26Y122        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.098     1.098    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.803 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.968    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.987 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.823     1.810    ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X26Y122        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[19]/C
                         clock pessimism              0.375     2.185    
    SLICE_X26Y122        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.232    ultra96v2_bd_i/axis_dwidth_converter_1/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/data_in_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/gen_data_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.069ns (30.531%)  route 0.157ns (69.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.566ns
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Net Delay (Source):      1.212ns (routing 0.170ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.185ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     1.742    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.386 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.613    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.637 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.212     3.849    ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/aclk
    SLICE_X26Y122        FDRE                                         r  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/data_in_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y122        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.918 r  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/data_in_reg_reg[13]/Q
                         net (fo=1, routed)           0.157     4.075    ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/gen_data_in_dly/Q[13]
    SLICE_X28Y124        SRL16E                                       r  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/gen_data_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.449     3.566    ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/gen_data_in_dly/aclk
    SLICE_X28Y124        SRL16E                                       r  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/gen_data_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1/CLK
                         clock pessimism              0.438     4.004    
    SLICE_X28Y124        SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.055     4.059    ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/gen_data_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1
  -------------------------------------------------------------------
                         required time                         -4.059    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.069ns (34.328%)  route 0.132ns (65.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.239ns (routing 0.170ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.185ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     1.742    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.386 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.613    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.637 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.239     3.876    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/CLK
    SLICE_X19Y119        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y119        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     3.945 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_buffer/gen_dram.d_out_b_reg[13]/Q
                         net (fo=1, routed)           0.132     4.077    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/wr_data[13]
    SLICE_X20Y118        SRL16E                                       r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.454     3.571    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/aclk
    SLICE_X20Y118        SRL16E                                       r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16/CLK
                         clock pessimism              0.435     4.006    
    SLICE_X20Y118        SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.055     4.061    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_fifo.i_m_data_chan_fifo/fifo0/fifo_1_reg[15][13]_srl16
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.077    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/dds_compiler_1/U0/i_synth/has_m_data.i_has_tready.m_data_fifo/fifo0/fifo_1_reg[15][11]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.859ns (routing 0.108ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.982     0.982    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.212 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.357    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.374 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.743     2.117    ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/aclk
    SLICE_X17Y102        FDRE                                         r  ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y102        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.156 r  ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.057     2.213    ultra96v2_bd_i/dds_compiler_1/U0/i_synth/has_m_data.i_has_tready.m_data_fifo/fifo0/wr_data[11]
    SLICE_X16Y102        SRL16E                                       r  ultra96v2_bd_i/dds_compiler_1/U0/i_synth/has_m_data.i_has_tready.m_data_fifo/fifo0/fifo_1_reg[15][11]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.098     1.098    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.803 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.968    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.987 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.859     1.846    ultra96v2_bd_i/dds_compiler_1/U0/i_synth/has_m_data.i_has_tready.m_data_fifo/fifo0/aclk
    SLICE_X16Y102        SRL16E                                       r  ultra96v2_bd_i/dds_compiler_1/U0/i_synth/has_m_data.i_has_tready.m_data_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
                         clock pessimism              0.304     2.150    
    SLICE_X16Y102        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     2.196    ultra96v2_bd_i/dds_compiler_1/U0/i_synth/has_m_data.i_has_tready.m_data_fifo/fifo0/fifo_1_reg[15][11]_srl16
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.first_phase_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_first_phase_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]_srl5_lopt_merged/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.070ns (42.683%)  route 0.094ns (57.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    3.876ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.239ns (routing 0.170ns, distribution 1.069ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.185ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.742     1.742    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.386 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227     2.613    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.637 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.239     3.876    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/aclk
    SLICE_X18Y110        FDSE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.first_phase_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.946 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.first_phase_reg/Q
                         net (fo=9, routed)           0.094     4.040    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_first_phase_dly/first_phase
    SLICE_X19Y111        SRL16E                                       r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_first_phase_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]_srl5_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.939     1.939    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.833 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.089    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.117 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        1.456     3.573    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_first_phase_dly/aclk
    SLICE_X19Y111        SRL16E                                       r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_first_phase_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]_srl5_lopt_merged/CLK
                         clock pessimism              0.435     4.008    
    SLICE_X19Y111        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     4.022    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_first_phase_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]_srl5_lopt_merged
  -------------------------------------------------------------------
                         required time                         -4.022    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Net Delay (Source):      0.730ns (routing 0.096ns, distribution 0.634ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.108ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.982     0.982    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.212 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.357    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.374 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.730     2.104    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X18Y105        FDRE                                         r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.143 r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[0]/Q
                         net (fo=1, routed)           0.072     2.215    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[0]
    RAMB18_X2Y42         RAMB18E2                                     r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.098     1.098    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.803 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.968    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.987 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.908     1.895    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X2Y42         RAMB18E2                                     r  ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.306     2.201    
    RAMB18_X2Y42         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[0])
                                                     -0.005     2.196    ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      0.744ns (routing 0.096ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.108ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.982     0.982    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.212 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.357    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.374 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.744     2.118    ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X17Y104        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.157 r  ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[18]/Q
                         net (fo=1, routed)           0.033     2.190    ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[18]
    SLICE_X17Y104        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.098     1.098    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.803 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.968    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.987 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.847     1.834    ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X17Y104        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/C
                         clock pessimism              0.290     2.124    
    SLICE_X17Y104        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.171    ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ultra96v2_bd_clk_wiz_0_0  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_ultra96v2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_ultra96v2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      0.740ns (routing 0.096ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.982     0.982    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.212 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.357    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.374 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.740     2.114    ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X17Y103        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y103        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.153 r  ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[21]/Q
                         net (fo=1, routed)           0.033     2.186    ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg_n_0_[21]
    SLICE_X17Y103        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ultra96v2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y70        BUFG_PS                      0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.098     1.098    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.803 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.968    ultra96v2_bd_i/CPU/clk_wiz_0/inst/clk_out1_ultra96v2_bd_clk_wiz_0_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.987 r  ultra96v2_bd_i/CPU/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2151, routed)        0.842     1.829    ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X17Y103        FDRE                                         r  ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/C
                         clock pessimism              0.291     2.120    
    SLICE_X17Y103        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.167    ultra96v2_bd_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ultra96v2_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { ultra96v2_bd_i/CPU/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         8.138       6.588      RAMB18_X2Y42   ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         8.138       6.588      RAMB18_X2Y42   ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         8.138       6.588      RAMB18_X2Y44   ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_bram.gen_rom.gen_double_reg.do_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         8.138       6.588      RAMB18_X2Y44   ultra96v2_bd_i/fir_compiler_0/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_bram.gen_rom.gen_double_reg.do_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         8.138       6.588      RAMB36_X2Y20   ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         8.138       6.588      RAMB36_X2Y20   ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         8.138       6.588      RAMB36_X2Y19   ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         8.138       6.588      RAMB36_X2Y19   ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         8.138       6.588      RAMB36_X2Y25   ultra96v2_bd_i/dds_compiler_0/U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         8.138       6.588      RAMB36_X2Y25   ultra96v2_bd_i/dds_compiler_0/U0/i_synth/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y120  ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y133  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][16]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y133  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][17]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y133  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][18]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y133  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][19]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y133  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][20]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y133  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][21]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y120  ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y120  ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y120  ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X19Y97   ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X19Y97   ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X19Y97   ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X19Y97   ultra96v2_bd_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y130  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y120  ultra96v2_bd_i/cic_compiler_1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y130  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][10]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y130  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][11]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y130  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][12]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         4.069       3.496      SLICE_X28Y130  ultra96v2_bd_i/cic_compiler_0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[4].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_qout_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][13]_srl1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.275ns (17.296%)  route 1.315ns (82.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 11.903 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.739ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.257 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     2.519    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.697 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.053     3.750    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y79         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.736    11.903    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.167    12.070    
                         clock uncertainty           -0.130    11.941    
    SLICE_X12Y79         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    11.869    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.275ns (17.296%)  route 1.315ns (82.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 11.903 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.739ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.257 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     2.519    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.697 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.053     3.750    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y79         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.736    11.903    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.167    12.070    
                         clock uncertainty           -0.130    11.941    
    SLICE_X12Y79         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    11.869    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  8.119    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.275ns (21.170%)  route 1.024ns (78.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.739ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.257 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     2.519    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.697 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.762     3.459    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y79         FDPE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.701    11.868    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y79         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.168    12.036    
                         clock uncertainty           -0.130    11.906    
    SLICE_X15Y79         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.072    11.834    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.275ns (21.170%)  route 1.024ns (78.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.739ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.257 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     2.519    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.697 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.762     3.459    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y79         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.701    11.868    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.168    12.036    
                         clock uncertainty           -0.130    11.906    
    SLICE_X15Y79         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.834    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.275ns (21.170%)  route 1.024ns (78.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.739ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.257 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     2.519    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.697 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.762     3.459    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y79         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.701    11.868    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.168    12.036    
                         clock uncertainty           -0.130    11.906    
    SLICE_X15Y79         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.834    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.275ns (21.170%)  route 1.024ns (78.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.739ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.257 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     2.519    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.697 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.762     3.459    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y79         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.701    11.868    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.168    12.036    
                         clock uncertainty           -0.130    11.906    
    SLICE_X15Y79         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.834    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.275ns (21.170%)  route 1.024ns (78.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.739ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.257 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     2.519    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.697 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.762     3.459    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y79         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.701    11.868    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.168    12.036    
                         clock uncertainty           -0.130    11.906    
    SLICE_X15Y79         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    11.834    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.275ns (21.170%)  route 1.024ns (78.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.813ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.739ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.953     2.160    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X14Y76         FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.257 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.262     2.519    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y76         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.697 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.762     3.459    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X15Y79         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.705    11.872    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X15Y79         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.168    12.040    
                         clock uncertainty           -0.130    11.910    
    SLICE_X15Y79         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.838    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.566ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.245ns (22.436%)  route 0.847ns (77.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.813ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.739ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.986     2.193    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y87          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.288 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.402     2.690    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y87          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.840 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.445     3.285    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X3Y89          FDPE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.718    11.885    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y89          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.167    12.052    
                         clock uncertainty           -0.130    11.923    
    SLICE_X3Y89          FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.072    11.851    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  8.566    

Slack (MET) :             8.566ns  (required time - arrival time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.245ns (22.436%)  route 0.847ns (77.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 11.885 - 10.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.813ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.739ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.986     2.193    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y87          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.288 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.402     2.690    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y87          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.840 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.445     3.285    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X3Y89          FDPE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.718    11.885    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y89          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.167    12.052    
                         clock uncertainty           -0.130    11.923    
    SLICE_X3Y89          FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.072    11.851    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.851    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  8.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.052ns (28.261%)  route 0.132ns (71.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.998ns (routing 0.411ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.461ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.998     1.109    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y82          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.147 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.057     1.204    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y82          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     1.218 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.293    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y82          FDPE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.131     1.269    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y82          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.144     1.125    
    SLICE_X9Y82          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.105    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.052ns (28.261%)  route 0.132ns (71.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.998ns (routing 0.411ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.461ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.998     1.109    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y82          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.147 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.057     1.204    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y82          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     1.218 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.293    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y82          FDPE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.131     1.269    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y82          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.144     1.125    
    SLICE_X9Y82          FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.105    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.052ns (28.261%)  route 0.132ns (71.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.998ns (routing 0.411ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.461ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.998     1.109    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y82          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.147 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.057     1.204    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y82          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     1.218 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.293    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y82          FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.131     1.269    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y82          FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.144     1.125    
    SLICE_X9Y82          FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.105    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.052ns (28.261%)  route 0.132ns (71.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.998ns (routing 0.411ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.461ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.998     1.109    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y82          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.147 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.057     1.204    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y82          LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     1.218 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.293    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y82          FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.131     1.269    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y82          FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.144     1.125    
    SLICE_X9Y82          FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.105    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.063ns (28.636%)  route 0.157ns (71.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.990ns (routing 0.411ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.461ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.990     1.101    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y75          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.141 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.072     1.213    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y75          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.236 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.321    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y75         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.121     1.259    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y75         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.108     1.151    
    SLICE_X11Y75         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.131    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.063ns (28.636%)  route 0.157ns (71.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.990ns (routing 0.411ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.461ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.990     1.101    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y75          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.141 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.072     1.213    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y75          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.236 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.321    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y75         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.121     1.259    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y75         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.108     1.151    
    SLICE_X11Y75         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.131    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.063ns (28.636%)  route 0.157ns (71.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.990ns (routing 0.411ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.461ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.990     1.101    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y75          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.141 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.072     1.213    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y75          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.236 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.321    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y75         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.121     1.259    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y75         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.108     1.151    
    SLICE_X11Y75         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.131    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.063ns (28.636%)  route 0.157ns (71.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.990ns (routing 0.411ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.461ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.990     1.101    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y75          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.141 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.072     1.213    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y75          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.236 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.321    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y75         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.117     1.255    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y75         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.108     1.147    
    SLICE_X11Y75         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.127    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.063ns (28.636%)  route 0.157ns (71.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.990ns (routing 0.411ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.461ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.990     1.101    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y75          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.141 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.072     1.213    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y75          LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.236 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.085     1.321    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X11Y75         FDCE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.117     1.255    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y75         FDCE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.108     1.147    
    SLICE_X11Y75         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.127    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.089ns (45.876%)  route 0.105ns (54.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.984ns (routing 0.411ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.461ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        0.984     1.095    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y95          FDRE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.134 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.164    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y95          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     1.214 f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.289    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y95          FDPE                                         f  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y70        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  ultra96v2_bd_i/CPU/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=5061, routed)        1.116     1.254    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y95          FDPE                                         r  ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.144     1.110    
    SLICE_X6Y95          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.090    ultra96v2_bd_i/CPU/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.199    





