<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu9p-flga2104-2-i</Part>
        <TopModelName>test_state_buffer</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.665</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_19_1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_85_1>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_85_1>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
                <VITIS_LOOP_113_2>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>3</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_113_2>
            </VITIS_LOOP_19_1>
            <VITIS_LOOP_41_2>
                <TripCount>64</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_41_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>19731</FF>
            <LUT>14746</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test_state_buffer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test_state_buffer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test_state_buffer</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test_state_buffer</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_state_buffer_Pipeline_VITIS_LOOP_34_1_fu_7484</InstName>
                    <ModuleName>test_state_buffer_Pipeline_VITIS_LOOP_34_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7484</ID>
                    <BindInstances>add_ln35_fu_59_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_state_buffer_Pipeline_VITIS_LOOP_39_2_fu_7490</InstName>
                    <ModuleName>test_state_buffer_Pipeline_VITIS_LOOP_39_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7490</ID>
                    <BindInstances>add_ln39_fu_112_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_state_buffer_Pipeline_VITIS_LOOP_43_3_fu_7502</InstName>
                    <ModuleName>test_state_buffer_Pipeline_VITIS_LOOP_43_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7502</ID>
                </Instance>
            </InstancesList>
            <BindInstances>buffer_buffer_state_lvt_V_U buffer_buffer_next_U buffer_lp_heads_U buffer_lp_heads_2_U buffer_lp_sizes_U buffer_lp_sizes_2_U removed_3_fu_7643_p2 sub_ln129_fu_7649_p2 removed_5_fu_7661_p2 sub_ln129_1_fu_7667_p2 removed_7_fu_7679_p2 sub_ln129_2_fu_7685_p2 removed_9_fu_7697_p2 sub_ln129_3_fu_7703_p2 removed_11_fu_7715_p2 sub_ln129_4_fu_7721_p2 removed_13_fu_7733_p2 sub_ln129_5_fu_7739_p2 removed_15_fu_7751_p2 sub_ln129_6_fu_7757_p2 removed_17_fu_7769_p2 sub_ln129_7_fu_7775_p2 removed_19_fu_7787_p2 sub_ln129_8_fu_7793_p2 removed_21_fu_7805_p2 sub_ln129_9_fu_7811_p2 removed_23_fu_7823_p2 sub_ln129_10_fu_7829_p2 removed_25_fu_7841_p2 sub_ln129_11_fu_7847_p2 removed_27_fu_7859_p2 sub_ln129_12_fu_7865_p2 removed_29_fu_7877_p2 sub_ln129_13_fu_7883_p2 removed_31_fu_7895_p2 sub_ln129_14_fu_7901_p2 removed_33_fu_7913_p2 sub_ln129_15_fu_7919_p2 removed_35_fu_7931_p2 sub_ln129_16_fu_7937_p2 removed_37_fu_7949_p2 sub_ln129_17_fu_7955_p2 removed_39_fu_7967_p2 sub_ln129_18_fu_7973_p2 removed_41_fu_7985_p2 sub_ln129_19_fu_7991_p2 removed_43_fu_8003_p2 sub_ln129_20_fu_8009_p2 removed_45_fu_8021_p2 sub_ln129_21_fu_8027_p2 removed_47_fu_8039_p2 sub_ln129_22_fu_8045_p2 removed_49_fu_8057_p2 sub_ln129_23_fu_8063_p2 removed_51_fu_8075_p2 sub_ln129_24_fu_8081_p2 removed_53_fu_8093_p2 sub_ln129_25_fu_8099_p2 removed_55_fu_8111_p2 sub_ln129_26_fu_8117_p2 removed_57_fu_8129_p2 sub_ln129_27_fu_8135_p2 removed_59_fu_8147_p2 sub_ln129_28_fu_8153_p2 removed_61_fu_8165_p2 sub_ln129_29_fu_8171_p2 removed_63_fu_8183_p2 sub_ln129_30_fu_8189_p2 removed_65_fu_8201_p2 sub_ln129_31_fu_8207_p2 removed_67_fu_8219_p2 sub_ln129_32_fu_8225_p2 removed_69_fu_8237_p2 sub_ln129_33_fu_8243_p2 removed_71_fu_8255_p2 sub_ln129_34_fu_8261_p2 removed_73_fu_8273_p2 sub_ln129_35_fu_8279_p2 removed_75_fu_8291_p2 sub_ln129_36_fu_8297_p2 removed_77_fu_8309_p2 sub_ln129_37_fu_8315_p2 removed_79_fu_8327_p2 sub_ln129_38_fu_8333_p2 removed_81_fu_8345_p2 sub_ln129_39_fu_8351_p2 removed_83_fu_8363_p2 sub_ln129_40_fu_8369_p2 removed_85_fu_8381_p2 sub_ln129_41_fu_8387_p2 removed_87_fu_8399_p2 sub_ln129_42_fu_8405_p2 removed_89_fu_8417_p2 sub_ln129_43_fu_8423_p2 removed_91_fu_8435_p2 sub_ln129_44_fu_8441_p2 removed_93_fu_8453_p2 sub_ln129_45_fu_8459_p2 removed_95_fu_8471_p2 sub_ln129_46_fu_8477_p2 removed_97_fu_8489_p2 sub_ln129_47_fu_8495_p2 removed_99_fu_8507_p2 sub_ln129_48_fu_8513_p2 removed_101_fu_8525_p2 sub_ln129_49_fu_8531_p2 removed_103_fu_8543_p2 sub_ln129_50_fu_8549_p2 removed_105_fu_8561_p2 sub_ln129_51_fu_8567_p2 removed_107_fu_8579_p2 sub_ln129_52_fu_8585_p2 removed_109_fu_8597_p2 sub_ln129_53_fu_8603_p2 removed_111_fu_8615_p2 sub_ln129_54_fu_8621_p2 removed_113_fu_8633_p2 sub_ln129_55_fu_8639_p2 removed_115_fu_8651_p2 sub_ln129_56_fu_8657_p2 removed_117_fu_8669_p2 sub_ln129_57_fu_8675_p2 removed_119_fu_8687_p2 sub_ln129_58_fu_8693_p2 removed_121_fu_8705_p2 sub_ln129_59_fu_8711_p2 removed_123_fu_8723_p2 sub_ln129_60_fu_8729_p2 removed_125_fu_8741_p2 sub_ln129_61_fu_8747_p2 removed_127_fu_8759_p2 sub_ln129_62_fu_8765_p2 removed_129_fu_8777_p2 sub_ln129_63_fu_8787_p2 removed_2_fu_8804_p2 sub_ln97_fu_8821_p2 add_ln58_fu_8829_p2 add_ln41_fu_8850_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_state_buffer_Pipeline_VITIS_LOOP_34_1</Name>
            <Loops>
                <VITIS_LOOP_34_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.306</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129</Best-caseLatency>
                    <Average-caseLatency>129</Average-caseLatency>
                    <Worst-caseLatency>129</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.645 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.645 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.645 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1>
                        <Name>VITIS_LOOP_34_1</Name>
                        <TripCount>127</TripCount>
                        <Latency>127</Latency>
                        <AbsoluteTimeLatency>0.635 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_59_p2" SOURCE="cpp/StateBuffer.hpp:35" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_state_buffer_Pipeline_VITIS_LOOP_39_2</Name>
            <Loops>
                <VITIS_LOOP_39_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.299</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_2>
                        <Name>VITIS_LOOP_39_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_112_p2" SOURCE="cpp/StateBuffer.hpp:39" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_state_buffer_Pipeline_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>0.987</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_43_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>test_state_buffer</Name>
            <Loops>
                <VITIS_LOOP_19_1>
                    <VITIS_LOOP_85_1/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                    <VITIS_LOOP_113_2/>
                </VITIS_LOOP_19_1>
                <VITIS_LOOP_41_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.665</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_1>
                        <Name>VITIS_LOOP_19_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_85_1>
                            <Name>VITIS_LOOP_85_1</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_85_1>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                        <VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_113_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_113_2>
                    </VITIS_LOOP_19_1>
                    <VITIS_LOOP_41_2>
                        <Name>VITIS_LOOP_41_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_test_state_buffer_Pipeline_VITIS_LOOP_43_3_fu_7502</Instance>
                        </InstanceList>
                    </VITIS_LOOP_41_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>19731</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14746</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="buffer_buffer_state_lvt_V_U" SOURCE="cpp/StateBuffer.cpp:16" URAM="0" VARIABLE="buffer_buffer_state_lvt_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buffer_buffer_next_U" SOURCE="cpp/StateBuffer.cpp:16" URAM="0" VARIABLE="buffer_buffer_next"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buffer_lp_heads_U" SOURCE="cpp/StateBuffer.cpp:16" URAM="0" VARIABLE="buffer_lp_heads"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buffer_lp_heads_2_U" SOURCE="cpp/StateBuffer.cpp:16" URAM="0" VARIABLE="buffer_lp_heads_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buffer_lp_sizes_U" SOURCE="cpp/StateBuffer.cpp:16" URAM="0" VARIABLE="buffer_lp_sizes"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buffer_lp_sizes_2_U" SOURCE="cpp/StateBuffer.cpp:16" URAM="0" VARIABLE="buffer_lp_sizes_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_3_fu_7643_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_fu_7649_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_5_fu_7661_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_1_fu_7667_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_7_fu_7679_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_2_fu_7685_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_9_fu_7697_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_3_fu_7703_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_11_fu_7715_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_4_fu_7721_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_13_fu_7733_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_5_fu_7739_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_15_fu_7751_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_6_fu_7757_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_17_fu_7769_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_7_fu_7775_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_19_fu_7787_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_8_fu_7793_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_21_fu_7805_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_9_fu_7811_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_23_fu_7823_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_10_fu_7829_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_25_fu_7841_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_11_fu_7847_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_27_fu_7859_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_12_fu_7865_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_29_fu_7877_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_13_fu_7883_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_31_fu_7895_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_14_fu_7901_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_33_fu_7913_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_15_fu_7919_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_35_fu_7931_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_16_fu_7937_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_37_fu_7949_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_17_fu_7955_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_39_fu_7967_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_18_fu_7973_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_41_fu_7985_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_19_fu_7991_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_43_fu_8003_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_20_fu_8009_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_45_fu_8021_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_21_fu_8027_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_47_fu_8039_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_22_fu_8045_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_49_fu_8057_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_23_fu_8063_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_51_fu_8075_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_24_fu_8081_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_53_fu_8093_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_25_fu_8099_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_55_fu_8111_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_26_fu_8117_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_57_fu_8129_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_27_fu_8135_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_59_fu_8147_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_28_fu_8153_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_61_fu_8165_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_29_fu_8171_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_63_fu_8183_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_30_fu_8189_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_65_fu_8201_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_31_fu_8207_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_67_fu_8219_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_32_fu_8225_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_69_fu_8237_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_33_fu_8243_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_71_fu_8255_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_34_fu_8261_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_73_fu_8273_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_35_fu_8279_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_75_fu_8291_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_36_fu_8297_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_77_fu_8309_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_37_fu_8315_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_79_fu_8327_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_38_fu_8333_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_81_fu_8345_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_39_fu_8351_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_83_fu_8363_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_40_fu_8369_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_85_fu_8381_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_41_fu_8387_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_87_fu_8399_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_42_fu_8405_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_89_fu_8417_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_43_fu_8423_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_91_fu_8435_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_44_fu_8441_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_93_fu_8453_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_45_fu_8459_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_95_fu_8471_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_46_fu_8477_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_97_fu_8489_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_47_fu_8495_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_99_fu_8507_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_48_fu_8513_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_101_fu_8525_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_49_fu_8531_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_103_fu_8543_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_50_fu_8549_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_105_fu_8561_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_51_fu_8567_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_107_fu_8579_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_52_fu_8585_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_109_fu_8597_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_53_fu_8603_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_111_fu_8615_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_54_fu_8621_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_113_fu_8633_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_55_fu_8639_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_115_fu_8651_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_56_fu_8657_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_117_fu_8669_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_57_fu_8675_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_119_fu_8687_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_58_fu_8693_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_121_fu_8705_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_59_fu_8711_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_123_fu_8723_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_60_fu_8729_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_125_fu_8741_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_61_fu_8747_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_127_fu_8759_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_62_fu_8765_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="removed_129_fu_8777_p2" SOURCE="cpp/StateBuffer.hpp:125" URAM="0" VARIABLE="removed_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln129_63_fu_8787_p2" SOURCE="cpp/StateBuffer.hpp:129" URAM="0" VARIABLE="sub_ln129_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="removed_2_fu_8804_p2" SOURCE="cpp/StateBuffer.hpp:92" URAM="0" VARIABLE="removed_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln97_fu_8821_p2" SOURCE="cpp/StateBuffer.hpp:97" URAM="0" VARIABLE="sub_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_8829_p2" SOURCE="cpp/StateBuffer.hpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_8850_p2" SOURCE="cpp/StateBuffer.cpp:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;TestOperation, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;int, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="96" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4, , , , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_stream">both, 96, 1, 1, , , , , , , </column>
                    <column name="out_stream">both, 32, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;TestOperation 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;int 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream, interface, , </column>
                    <column name="out_stream">out_stream, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="cpp/StateBuffer.cpp:12" status="valid" parentFunction="test_state_buffer" variable="in_stream" isDirective="0" options="axis port=in_stream"/>
        <Pragma type="interface" location="cpp/StateBuffer.cpp:13" status="valid" parentFunction="test_state_buffer" variable="out_stream" isDirective="0" options="axis port=out_stream"/>
        <Pragma type="interface" location="cpp/StateBuffer.cpp:14" status="valid" parentFunction="test_state_buffer" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="pipeline" location="cpp/StateBuffer.cpp:20" status="valid" parentFunction="test_state_buffer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="cpp/StateBuffer.hpp:46" status="valid" parentFunction="push" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="cpp/StateBuffer.hpp:65" status="valid" parentFunction="pop" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="cpp/StateBuffer.hpp:81" status="valid" parentFunction="rollback" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="cpp/StateBuffer.hpp:104" status="valid" parentFunction="commit" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="cpp/StateBuffer.hpp:108" status="valid" parentFunction="commit" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="cpp/StateBuffer.hpp:134" status="valid" parentFunction="is_full" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="cpp/StateBuffer.hpp:139" status="valid" parentFunction="get_gvt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="cpp/StateBuffer.hpp:144" status="valid" parentFunction="peek" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="test_state_buffer" options="dim=1 type=cyclic factor=2 variable=buffer.lp_heads" pragmaLocId="cpp/StateBuffer.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="cpp/StateBuffer.cpp:20" srcPragmaSource="pragma" srcIsDirective="0" variable="buffer.lp_heads" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="test_state_buffer" options="dim=1 type=cyclic factor=2 variable=buffer.lp_sizes" pragmaLocId="cpp/StateBuffer.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="cpp/StateBuffer.cpp:20" srcPragmaSource="pragma" srcIsDirective="0" variable="buffer.lp_sizes" varLoc=""/>
    </AutoPragmaReport>
</profile>

