/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* SDO */
.set SDO__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set SDO__0__MASK, 0x20
.set SDO__0__PC, CYREG_IO_PC_PRT15_PC5
.set SDO__0__PORT, 15
.set SDO__0__SHIFT, 5
.set SDO__AG, CYREG_PRT15_AG
.set SDO__AMUX, CYREG_PRT15_AMUX
.set SDO__BIE, CYREG_PRT15_BIE
.set SDO__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SDO__BYP, CYREG_PRT15_BYP
.set SDO__CTL, CYREG_PRT15_CTL
.set SDO__DM0, CYREG_PRT15_DM0
.set SDO__DM1, CYREG_PRT15_DM1
.set SDO__DM2, CYREG_PRT15_DM2
.set SDO__DR, CYREG_PRT15_DR
.set SDO__INP_DIS, CYREG_PRT15_INP_DIS
.set SDO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SDO__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SDO__LCD_EN, CYREG_PRT15_LCD_EN
.set SDO__MASK, 0x20
.set SDO__PORT, 15
.set SDO__PRT, CYREG_PRT15_PRT
.set SDO__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SDO__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SDO__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SDO__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SDO__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SDO__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SDO__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SDO__PS, CYREG_PRT15_PS
.set SDO__SHIFT, 5
.set SDO__SLW, CYREG_PRT15_SLW

/* Button */
.set Button__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Button__0__MASK, 0x04
.set Button__0__PC, CYREG_PRT2_PC2
.set Button__0__PORT, 2
.set Button__0__SHIFT, 2
.set Button__AG, CYREG_PRT2_AG
.set Button__AMUX, CYREG_PRT2_AMUX
.set Button__BIE, CYREG_PRT2_BIE
.set Button__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Button__BYP, CYREG_PRT2_BYP
.set Button__CTL, CYREG_PRT2_CTL
.set Button__DM0, CYREG_PRT2_DM0
.set Button__DM1, CYREG_PRT2_DM1
.set Button__DM2, CYREG_PRT2_DM2
.set Button__DR, CYREG_PRT2_DR
.set Button__INP_DIS, CYREG_PRT2_INP_DIS
.set Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Button__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Button__LCD_EN, CYREG_PRT2_LCD_EN
.set Button__MASK, 0x04
.set Button__PORT, 2
.set Button__PRT, CYREG_PRT2_PRT
.set Button__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Button__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Button__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Button__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Button__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Button__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Button__PS, CYREG_PRT2_PS
.set Button__SHIFT, 2
.set Button__SLW, CYREG_PRT2_SLW

/* Rx_GPS */
.set Rx_GPS__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Rx_GPS__0__MASK, 0x80
.set Rx_GPS__0__PC, CYREG_PRT0_PC7
.set Rx_GPS__0__PORT, 0
.set Rx_GPS__0__SHIFT, 7
.set Rx_GPS__AG, CYREG_PRT0_AG
.set Rx_GPS__AMUX, CYREG_PRT0_AMUX
.set Rx_GPS__BIE, CYREG_PRT0_BIE
.set Rx_GPS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_GPS__BYP, CYREG_PRT0_BYP
.set Rx_GPS__CTL, CYREG_PRT0_CTL
.set Rx_GPS__DM0, CYREG_PRT0_DM0
.set Rx_GPS__DM1, CYREG_PRT0_DM1
.set Rx_GPS__DM2, CYREG_PRT0_DM2
.set Rx_GPS__DR, CYREG_PRT0_DR
.set Rx_GPS__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_GPS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rx_GPS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_GPS__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_GPS__MASK, 0x80
.set Rx_GPS__PORT, 0
.set Rx_GPS__PRT, CYREG_PRT0_PRT
.set Rx_GPS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_GPS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_GPS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_GPS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_GPS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_GPS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_GPS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_GPS__PS, CYREG_PRT0_PS
.set Rx_GPS__SHIFT, 7
.set Rx_GPS__SLW, CYREG_PRT0_SLW

/* Tx_GPS */
.set Tx_GPS__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Tx_GPS__0__MASK, 0x40
.set Tx_GPS__0__PC, CYREG_PRT0_PC6
.set Tx_GPS__0__PORT, 0
.set Tx_GPS__0__SHIFT, 6
.set Tx_GPS__AG, CYREG_PRT0_AG
.set Tx_GPS__AMUX, CYREG_PRT0_AMUX
.set Tx_GPS__BIE, CYREG_PRT0_BIE
.set Tx_GPS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tx_GPS__BYP, CYREG_PRT0_BYP
.set Tx_GPS__CTL, CYREG_PRT0_CTL
.set Tx_GPS__DM0, CYREG_PRT0_DM0
.set Tx_GPS__DM1, CYREG_PRT0_DM1
.set Tx_GPS__DM2, CYREG_PRT0_DM2
.set Tx_GPS__DR, CYREG_PRT0_DR
.set Tx_GPS__INP_DIS, CYREG_PRT0_INP_DIS
.set Tx_GPS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Tx_GPS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tx_GPS__LCD_EN, CYREG_PRT0_LCD_EN
.set Tx_GPS__MASK, 0x40
.set Tx_GPS__PORT, 0
.set Tx_GPS__PRT, CYREG_PRT0_PRT
.set Tx_GPS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tx_GPS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tx_GPS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tx_GPS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tx_GPS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tx_GPS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tx_GPS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tx_GPS__PS, CYREG_PRT0_PS
.set Tx_GPS__SHIFT, 6
.set Tx_GPS__SLW, CYREG_PRT0_SLW

/* Aileron */
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Aileron_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Aileron_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Aileron_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Aileron_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Aileron_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Aileron_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Aileron_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Aileron_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Aileron_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Aileron_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Aileron_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Aileron_PWMUDB_genblk8_stsreg__0__POS, 0
.set Aileron_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Aileron_PWMUDB_genblk8_stsreg__1__POS, 1
.set Aileron_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Aileron_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Aileron_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Aileron_PWMUDB_genblk8_stsreg__2__POS, 2
.set Aileron_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Aileron_PWMUDB_genblk8_stsreg__3__POS, 3
.set Aileron_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Aileron_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set Aileron_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Aileron_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Aileron_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Aileron_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set Aileron_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set Aileron_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Aileron_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Aileron_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Aileron_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Aileron_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Aileron_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Aileron_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Aileron_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Aileron_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Aileron_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Aileron_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Aileron_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Aileron_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Aileron_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Aileron_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Aileron_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Aileron_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Aileron_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Aileron_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Aileron_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Aileron_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Aileron_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Aileron_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Aileron_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Aileron_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* Int_AGM */
.set Int_AGM__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Int_AGM__0__MASK, 0x10
.set Int_AGM__0__PC, CYREG_PRT2_PC4
.set Int_AGM__0__PORT, 2
.set Int_AGM__0__SHIFT, 4
.set Int_AGM__AG, CYREG_PRT2_AG
.set Int_AGM__AMUX, CYREG_PRT2_AMUX
.set Int_AGM__BIE, CYREG_PRT2_BIE
.set Int_AGM__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Int_AGM__BYP, CYREG_PRT2_BYP
.set Int_AGM__CTL, CYREG_PRT2_CTL
.set Int_AGM__DM0, CYREG_PRT2_DM0
.set Int_AGM__DM1, CYREG_PRT2_DM1
.set Int_AGM__DM2, CYREG_PRT2_DM2
.set Int_AGM__DR, CYREG_PRT2_DR
.set Int_AGM__INP_DIS, CYREG_PRT2_INP_DIS
.set Int_AGM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Int_AGM__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Int_AGM__LCD_EN, CYREG_PRT2_LCD_EN
.set Int_AGM__MASK, 0x10
.set Int_AGM__PORT, 2
.set Int_AGM__PRT, CYREG_PRT2_PRT
.set Int_AGM__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Int_AGM__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Int_AGM__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Int_AGM__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Int_AGM__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Int_AGM__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Int_AGM__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Int_AGM__PS, CYREG_PRT2_PS
.set Int_AGM__SHIFT, 4
.set Int_AGM__SLW, CYREG_PRT2_SLW

/* PPS_GPS */
.set PPS_GPS__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set PPS_GPS__0__MASK, 0x20
.set PPS_GPS__0__PC, CYREG_PRT0_PC5
.set PPS_GPS__0__PORT, 0
.set PPS_GPS__0__SHIFT, 5
.set PPS_GPS__AG, CYREG_PRT0_AG
.set PPS_GPS__AMUX, CYREG_PRT0_AMUX
.set PPS_GPS__BIE, CYREG_PRT0_BIE
.set PPS_GPS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PPS_GPS__BYP, CYREG_PRT0_BYP
.set PPS_GPS__CTL, CYREG_PRT0_CTL
.set PPS_GPS__DM0, CYREG_PRT0_DM0
.set PPS_GPS__DM1, CYREG_PRT0_DM1
.set PPS_GPS__DM2, CYREG_PRT0_DM2
.set PPS_GPS__DR, CYREG_PRT0_DR
.set PPS_GPS__INP_DIS, CYREG_PRT0_INP_DIS
.set PPS_GPS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PPS_GPS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PPS_GPS__LCD_EN, CYREG_PRT0_LCD_EN
.set PPS_GPS__MASK, 0x20
.set PPS_GPS__PORT, 0
.set PPS_GPS__PRT, CYREG_PRT0_PRT
.set PPS_GPS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PPS_GPS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PPS_GPS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PPS_GPS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PPS_GPS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PPS_GPS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PPS_GPS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PPS_GPS__PS, CYREG_PRT0_PS
.set PPS_GPS__SHIFT, 5
.set PPS_GPS__SLW, CYREG_PRT0_SLW

/* Rx_HC12 */
.set Rx_HC12__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_HC12__0__MASK, 0x40
.set Rx_HC12__0__PC, CYREG_PRT12_PC6
.set Rx_HC12__0__PORT, 12
.set Rx_HC12__0__SHIFT, 6
.set Rx_HC12__AG, CYREG_PRT12_AG
.set Rx_HC12__BIE, CYREG_PRT12_BIE
.set Rx_HC12__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_HC12__BYP, CYREG_PRT12_BYP
.set Rx_HC12__DM0, CYREG_PRT12_DM0
.set Rx_HC12__DM1, CYREG_PRT12_DM1
.set Rx_HC12__DM2, CYREG_PRT12_DM2
.set Rx_HC12__DR, CYREG_PRT12_DR
.set Rx_HC12__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_HC12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_HC12__MASK, 0x40
.set Rx_HC12__PORT, 12
.set Rx_HC12__PRT, CYREG_PRT12_PRT
.set Rx_HC12__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_HC12__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_HC12__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_HC12__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_HC12__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_HC12__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_HC12__PS, CYREG_PRT12_PS
.set Rx_HC12__SHIFT, 6
.set Rx_HC12__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_HC12__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_HC12__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_HC12__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_HC12__SLW, CYREG_PRT12_SLW

/* Timer_1 */
.set Timer_1_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_1_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_1_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_1_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_1_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_1_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_1_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_1_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_1_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_1_TimerHW__PM_ACT_MSK, 0x02
.set Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_1_TimerHW__PM_STBY_MSK, 0x02
.set Timer_1_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_1_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_1_TimerHW__SR0, CYREG_TMR1_SR0

/* Tx_HC12 */
.set Tx_HC12__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_HC12__0__MASK, 0x80
.set Tx_HC12__0__PC, CYREG_PRT12_PC7
.set Tx_HC12__0__PORT, 12
.set Tx_HC12__0__SHIFT, 7
.set Tx_HC12__AG, CYREG_PRT12_AG
.set Tx_HC12__BIE, CYREG_PRT12_BIE
.set Tx_HC12__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_HC12__BYP, CYREG_PRT12_BYP
.set Tx_HC12__DM0, CYREG_PRT12_DM0
.set Tx_HC12__DM1, CYREG_PRT12_DM1
.set Tx_HC12__DM2, CYREG_PRT12_DM2
.set Tx_HC12__DR, CYREG_PRT12_DR
.set Tx_HC12__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_HC12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_HC12__MASK, 0x80
.set Tx_HC12__PORT, 12
.set Tx_HC12__PRT, CYREG_PRT12_PRT
.set Tx_HC12__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_HC12__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_HC12__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_HC12__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_HC12__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_HC12__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_HC12__PS, CYREG_PRT12_PS
.set Tx_HC12__SHIFT, 7
.set Tx_HC12__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_HC12__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_HC12__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_HC12__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_HC12__SLW, CYREG_PRT12_SLW

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC0_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x01
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x01
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC0_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC0_TST

/* UART_GPS */
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_GPS_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_GPS_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_GPS_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set UART_GPS_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_GPS_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set UART_GPS_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_GPS_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_GPS_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_GPS_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set UART_GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_GPS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_GPS_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_GPS_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_GPS_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set UART_GPS_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_GPS_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_GPS_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_GPS_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_GPS_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_GPS_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_GPS_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_GPS_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_GPS_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_GPS_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_GPS_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_GPS_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_GPS_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_GPS_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_GPS_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_GPS_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_GPS_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_GPS_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_GPS_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_GPS_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_GPS_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_GPS_BUART_sRX_RxSts__3__POS, 3
.set UART_GPS_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_GPS_BUART_sRX_RxSts__4__POS, 4
.set UART_GPS_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_GPS_BUART_sRX_RxSts__5__POS, 5
.set UART_GPS_BUART_sRX_RxSts__MASK, 0x38
.set UART_GPS_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_GPS_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_GPS_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_GPS_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_GPS_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set UART_GPS_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set UART_GPS_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set UART_GPS_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set UART_GPS_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_GPS_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set UART_GPS_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set UART_GPS_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set UART_GPS_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set UART_GPS_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set UART_GPS_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set UART_GPS_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set UART_GPS_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set UART_GPS_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_GPS_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set UART_GPS_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set UART_GPS_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set UART_GPS_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_GPS_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_GPS_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_GPS_BUART_sTX_TxSts__0__POS, 0
.set UART_GPS_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_GPS_BUART_sTX_TxSts__1__POS, 1
.set UART_GPS_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_GPS_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_GPS_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_GPS_BUART_sTX_TxSts__2__POS, 2
.set UART_GPS_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_GPS_BUART_sTX_TxSts__3__POS, 3
.set UART_GPS_BUART_sTX_TxSts__MASK, 0x0F
.set UART_GPS_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_GPS_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_GPS_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_GPS_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_GPS_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_GPS_RXInternalInterrupt__INTC_MASK, 0x04
.set UART_GPS_RXInternalInterrupt__INTC_NUMBER, 2
.set UART_GPS_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_GPS_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_GPS_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_GPS_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_GPS_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_GPS_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_GPS_TXInternalInterrupt__INTC_MASK, 0x08
.set UART_GPS_TXInternalInterrupt__INTC_NUMBER, 3
.set UART_GPS_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_GPS_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_GPS_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_GPS_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* emFile_1 */
.set emFile_1_Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set emFile_1_Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set emFile_1_Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set emFile_1_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_1_Clock_1__INDEX, 0x01
.set emFile_1_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_1_Clock_1__PM_ACT_MSK, 0x02
.set emFile_1_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_1_Clock_1__PM_STBY_MSK, 0x02
.set emFile_1_miso0__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set emFile_1_miso0__0__MASK, 0x40
.set emFile_1_miso0__0__PC, CYREG_PRT3_PC6
.set emFile_1_miso0__0__PORT, 3
.set emFile_1_miso0__0__SHIFT, 6
.set emFile_1_miso0__AG, CYREG_PRT3_AG
.set emFile_1_miso0__AMUX, CYREG_PRT3_AMUX
.set emFile_1_miso0__BIE, CYREG_PRT3_BIE
.set emFile_1_miso0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_1_miso0__BYP, CYREG_PRT3_BYP
.set emFile_1_miso0__CTL, CYREG_PRT3_CTL
.set emFile_1_miso0__DM0, CYREG_PRT3_DM0
.set emFile_1_miso0__DM1, CYREG_PRT3_DM1
.set emFile_1_miso0__DM2, CYREG_PRT3_DM2
.set emFile_1_miso0__DR, CYREG_PRT3_DR
.set emFile_1_miso0__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_1_miso0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_1_miso0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_1_miso0__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_1_miso0__MASK, 0x40
.set emFile_1_miso0__PORT, 3
.set emFile_1_miso0__PRT, CYREG_PRT3_PRT
.set emFile_1_miso0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_1_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_1_miso0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_1_miso0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_1_miso0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_1_miso0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_1_miso0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_1_miso0__PS, CYREG_PRT3_PS
.set emFile_1_miso0__SHIFT, 6
.set emFile_1_miso0__SLW, CYREG_PRT3_SLW
.set emFile_1_mosi0__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set emFile_1_mosi0__0__MASK, 0x10
.set emFile_1_mosi0__0__PC, CYREG_PRT3_PC4
.set emFile_1_mosi0__0__PORT, 3
.set emFile_1_mosi0__0__SHIFT, 4
.set emFile_1_mosi0__AG, CYREG_PRT3_AG
.set emFile_1_mosi0__AMUX, CYREG_PRT3_AMUX
.set emFile_1_mosi0__BIE, CYREG_PRT3_BIE
.set emFile_1_mosi0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_1_mosi0__BYP, CYREG_PRT3_BYP
.set emFile_1_mosi0__CTL, CYREG_PRT3_CTL
.set emFile_1_mosi0__DM0, CYREG_PRT3_DM0
.set emFile_1_mosi0__DM1, CYREG_PRT3_DM1
.set emFile_1_mosi0__DM2, CYREG_PRT3_DM2
.set emFile_1_mosi0__DR, CYREG_PRT3_DR
.set emFile_1_mosi0__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_1_mosi0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_1_mosi0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_1_mosi0__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_1_mosi0__MASK, 0x10
.set emFile_1_mosi0__PORT, 3
.set emFile_1_mosi0__PRT, CYREG_PRT3_PRT
.set emFile_1_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_1_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_1_mosi0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_1_mosi0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_1_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_1_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_1_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_1_mosi0__PS, CYREG_PRT3_PS
.set emFile_1_mosi0__SHIFT, 4
.set emFile_1_mosi0__SLW, CYREG_PRT3_SLW
.set emFile_1_sclk0__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set emFile_1_sclk0__0__MASK, 0x20
.set emFile_1_sclk0__0__PC, CYREG_PRT3_PC5
.set emFile_1_sclk0__0__PORT, 3
.set emFile_1_sclk0__0__SHIFT, 5
.set emFile_1_sclk0__AG, CYREG_PRT3_AG
.set emFile_1_sclk0__AMUX, CYREG_PRT3_AMUX
.set emFile_1_sclk0__BIE, CYREG_PRT3_BIE
.set emFile_1_sclk0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_1_sclk0__BYP, CYREG_PRT3_BYP
.set emFile_1_sclk0__CTL, CYREG_PRT3_CTL
.set emFile_1_sclk0__DM0, CYREG_PRT3_DM0
.set emFile_1_sclk0__DM1, CYREG_PRT3_DM1
.set emFile_1_sclk0__DM2, CYREG_PRT3_DM2
.set emFile_1_sclk0__DR, CYREG_PRT3_DR
.set emFile_1_sclk0__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_1_sclk0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_1_sclk0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_1_sclk0__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_1_sclk0__MASK, 0x20
.set emFile_1_sclk0__PORT, 3
.set emFile_1_sclk0__PRT, CYREG_PRT3_PRT
.set emFile_1_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_1_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_1_sclk0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_1_sclk0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_1_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_1_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_1_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_1_sclk0__PS, CYREG_PRT3_PS
.set emFile_1_sclk0__SHIFT, 5
.set emFile_1_sclk0__SLW, CYREG_PRT3_SLW
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_1_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_1_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_1_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB02_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB02_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB02_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB02_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB02_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB02_F1
.set emFile_1_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_1_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_1_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_1_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set emFile_1_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_1_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_1_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_1_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_1_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB00_MSK
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB00_ST
.set emFile_1_SPI0_CS__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set emFile_1_SPI0_CS__0__MASK, 0x08
.set emFile_1_SPI0_CS__0__PC, CYREG_PRT3_PC3
.set emFile_1_SPI0_CS__0__PORT, 3
.set emFile_1_SPI0_CS__0__SHIFT, 3
.set emFile_1_SPI0_CS__AG, CYREG_PRT3_AG
.set emFile_1_SPI0_CS__AMUX, CYREG_PRT3_AMUX
.set emFile_1_SPI0_CS__BIE, CYREG_PRT3_BIE
.set emFile_1_SPI0_CS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set emFile_1_SPI0_CS__BYP, CYREG_PRT3_BYP
.set emFile_1_SPI0_CS__CTL, CYREG_PRT3_CTL
.set emFile_1_SPI0_CS__DM0, CYREG_PRT3_DM0
.set emFile_1_SPI0_CS__DM1, CYREG_PRT3_DM1
.set emFile_1_SPI0_CS__DM2, CYREG_PRT3_DM2
.set emFile_1_SPI0_CS__DR, CYREG_PRT3_DR
.set emFile_1_SPI0_CS__INP_DIS, CYREG_PRT3_INP_DIS
.set emFile_1_SPI0_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set emFile_1_SPI0_CS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set emFile_1_SPI0_CS__LCD_EN, CYREG_PRT3_LCD_EN
.set emFile_1_SPI0_CS__MASK, 0x08
.set emFile_1_SPI0_CS__PORT, 3
.set emFile_1_SPI0_CS__PRT, CYREG_PRT3_PRT
.set emFile_1_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set emFile_1_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set emFile_1_SPI0_CS__PS, CYREG_PRT3_PS
.set emFile_1_SPI0_CS__SHIFT, 3
.set emFile_1_SPI0_CS__SLW, CYREG_PRT3_SLW

/* Reset_AGM */
.set Reset_AGM__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Reset_AGM__0__MASK, 0x08
.set Reset_AGM__0__PC, CYREG_PRT2_PC3
.set Reset_AGM__0__PORT, 2
.set Reset_AGM__0__SHIFT, 3
.set Reset_AGM__AG, CYREG_PRT2_AG
.set Reset_AGM__AMUX, CYREG_PRT2_AMUX
.set Reset_AGM__BIE, CYREG_PRT2_BIE
.set Reset_AGM__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Reset_AGM__BYP, CYREG_PRT2_BYP
.set Reset_AGM__CTL, CYREG_PRT2_CTL
.set Reset_AGM__DM0, CYREG_PRT2_DM0
.set Reset_AGM__DM1, CYREG_PRT2_DM1
.set Reset_AGM__DM2, CYREG_PRT2_DM2
.set Reset_AGM__DR, CYREG_PRT2_DR
.set Reset_AGM__INP_DIS, CYREG_PRT2_INP_DIS
.set Reset_AGM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Reset_AGM__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Reset_AGM__LCD_EN, CYREG_PRT2_LCD_EN
.set Reset_AGM__MASK, 0x08
.set Reset_AGM__PORT, 2
.set Reset_AGM__PRT, CYREG_PRT2_PRT
.set Reset_AGM__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Reset_AGM__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Reset_AGM__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Reset_AGM__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Reset_AGM__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Reset_AGM__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Reset_AGM__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Reset_AGM__PS, CYREG_PRT2_PS
.set Reset_AGM__SHIFT, 3
.set Reset_AGM__SLW, CYREG_PRT2_SLW

/* UART_HC12 */
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_HC12_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_HC12_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_HC12_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set UART_HC12_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_HC12_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set UART_HC12_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_HC12_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_HC12_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_HC12_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set UART_HC12_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_HC12_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_HC12_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_HC12_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_HC12_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set UART_HC12_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_HC12_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_HC12_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_HC12_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_HC12_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_HC12_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_HC12_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_HC12_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_HC12_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_HC12_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_HC12_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_HC12_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_HC12_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_HC12_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_HC12_BUART_sRX_RxSts__3__POS, 3
.set UART_HC12_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_HC12_BUART_sRX_RxSts__4__POS, 4
.set UART_HC12_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_HC12_BUART_sRX_RxSts__5__POS, 5
.set UART_HC12_BUART_sRX_RxSts__MASK, 0x38
.set UART_HC12_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_HC12_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_HC12_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_HC12_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_HC12_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_HC12_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_HC12_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_HC12_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_HC12_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_HC12_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_HC12_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_HC12_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_HC12_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_HC12_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_HC12_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_HC12_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_HC12_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_HC12_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_HC12_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_HC12_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_HC12_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_HC12_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_HC12_BUART_sTX_TxSts__0__POS, 0
.set UART_HC12_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_HC12_BUART_sTX_TxSts__1__POS, 1
.set UART_HC12_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_HC12_BUART_sTX_TxSts__2__POS, 2
.set UART_HC12_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_HC12_BUART_sTX_TxSts__3__POS, 3
.set UART_HC12_BUART_sTX_TxSts__MASK, 0x0F
.set UART_HC12_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_HC12_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_HC12_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_HC12_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_HC12_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_HC12_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_HC12_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_HC12_IntClock__INDEX, 0x04
.set UART_HC12_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_HC12_IntClock__PM_ACT_MSK, 0x10
.set UART_HC12_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_HC12_IntClock__PM_STBY_MSK, 0x10

/* BMP280_CSB */
.set BMP280_CSB__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set BMP280_CSB__0__MASK, 0x08
.set BMP280_CSB__0__PC, CYREG_PRT12_PC3
.set BMP280_CSB__0__PORT, 12
.set BMP280_CSB__0__SHIFT, 3
.set BMP280_CSB__AG, CYREG_PRT12_AG
.set BMP280_CSB__BIE, CYREG_PRT12_BIE
.set BMP280_CSB__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BMP280_CSB__BYP, CYREG_PRT12_BYP
.set BMP280_CSB__DM0, CYREG_PRT12_DM0
.set BMP280_CSB__DM1, CYREG_PRT12_DM1
.set BMP280_CSB__DM2, CYREG_PRT12_DM2
.set BMP280_CSB__DR, CYREG_PRT12_DR
.set BMP280_CSB__INP_DIS, CYREG_PRT12_INP_DIS
.set BMP280_CSB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BMP280_CSB__MASK, 0x08
.set BMP280_CSB__PORT, 12
.set BMP280_CSB__PRT, CYREG_PRT12_PRT
.set BMP280_CSB__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BMP280_CSB__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BMP280_CSB__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BMP280_CSB__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BMP280_CSB__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BMP280_CSB__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BMP280_CSB__PS, CYREG_PRT12_PS
.set BMP280_CSB__SHIFT, 3
.set BMP280_CSB__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BMP280_CSB__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BMP280_CSB__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BMP280_CSB__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BMP280_CSB__SLW, CYREG_PRT12_SLW

/* BMP280_SCL */
.set BMP280_SCL__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set BMP280_SCL__0__MASK, 0x04
.set BMP280_SCL__0__PC, CYREG_PRT12_PC2
.set BMP280_SCL__0__PORT, 12
.set BMP280_SCL__0__SHIFT, 2
.set BMP280_SCL__AG, CYREG_PRT12_AG
.set BMP280_SCL__BIE, CYREG_PRT12_BIE
.set BMP280_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BMP280_SCL__BYP, CYREG_PRT12_BYP
.set BMP280_SCL__DM0, CYREG_PRT12_DM0
.set BMP280_SCL__DM1, CYREG_PRT12_DM1
.set BMP280_SCL__DM2, CYREG_PRT12_DM2
.set BMP280_SCL__DR, CYREG_PRT12_DR
.set BMP280_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set BMP280_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BMP280_SCL__MASK, 0x04
.set BMP280_SCL__PORT, 12
.set BMP280_SCL__PRT, CYREG_PRT12_PRT
.set BMP280_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BMP280_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BMP280_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BMP280_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BMP280_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BMP280_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BMP280_SCL__PS, CYREG_PRT12_PS
.set BMP280_SCL__SHIFT, 2
.set BMP280_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BMP280_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BMP280_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BMP280_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BMP280_SCL__SLW, CYREG_PRT12_SLW

/* BMP280_SDI */
.set BMP280_SDI__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set BMP280_SDI__0__MASK, 0x20
.set BMP280_SDI__0__PC, CYREG_PRT12_PC5
.set BMP280_SDI__0__PORT, 12
.set BMP280_SDI__0__SHIFT, 5
.set BMP280_SDI__AG, CYREG_PRT12_AG
.set BMP280_SDI__BIE, CYREG_PRT12_BIE
.set BMP280_SDI__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BMP280_SDI__BYP, CYREG_PRT12_BYP
.set BMP280_SDI__DM0, CYREG_PRT12_DM0
.set BMP280_SDI__DM1, CYREG_PRT12_DM1
.set BMP280_SDI__DM2, CYREG_PRT12_DM2
.set BMP280_SDI__DR, CYREG_PRT12_DR
.set BMP280_SDI__INP_DIS, CYREG_PRT12_INP_DIS
.set BMP280_SDI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BMP280_SDI__MASK, 0x20
.set BMP280_SDI__PORT, 12
.set BMP280_SDI__PRT, CYREG_PRT12_PRT
.set BMP280_SDI__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BMP280_SDI__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BMP280_SDI__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BMP280_SDI__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BMP280_SDI__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BMP280_SDI__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BMP280_SDI__PS, CYREG_PRT12_PS
.set BMP280_SDI__SHIFT, 5
.set BMP280_SDI__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BMP280_SDI__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BMP280_SDI__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BMP280_SDI__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BMP280_SDI__SLW, CYREG_PRT12_SLW

/* BNO055_scl */
.set BNO055_scl__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set BNO055_scl__0__MASK, 0x01
.set BNO055_scl__0__PC, CYREG_PRT12_PC0
.set BNO055_scl__0__PORT, 12
.set BNO055_scl__0__SHIFT, 0
.set BNO055_scl__AG, CYREG_PRT12_AG
.set BNO055_scl__BIE, CYREG_PRT12_BIE
.set BNO055_scl__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BNO055_scl__BYP, CYREG_PRT12_BYP
.set BNO055_scl__DM0, CYREG_PRT12_DM0
.set BNO055_scl__DM1, CYREG_PRT12_DM1
.set BNO055_scl__DM2, CYREG_PRT12_DM2
.set BNO055_scl__DR, CYREG_PRT12_DR
.set BNO055_scl__INP_DIS, CYREG_PRT12_INP_DIS
.set BNO055_scl__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BNO055_scl__MASK, 0x01
.set BNO055_scl__PORT, 12
.set BNO055_scl__PRT, CYREG_PRT12_PRT
.set BNO055_scl__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BNO055_scl__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BNO055_scl__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BNO055_scl__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BNO055_scl__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BNO055_scl__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BNO055_scl__PS, CYREG_PRT12_PS
.set BNO055_scl__SHIFT, 0
.set BNO055_scl__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BNO055_scl__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BNO055_scl__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BNO055_scl__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BNO055_scl__SLW, CYREG_PRT12_SLW

/* BNO055_sda */
.set BNO055_sda__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set BNO055_sda__0__MASK, 0x02
.set BNO055_sda__0__PC, CYREG_PRT12_PC1
.set BNO055_sda__0__PORT, 12
.set BNO055_sda__0__SHIFT, 1
.set BNO055_sda__AG, CYREG_PRT12_AG
.set BNO055_sda__BIE, CYREG_PRT12_BIE
.set BNO055_sda__BIT_MASK, CYREG_PRT12_BIT_MASK
.set BNO055_sda__BYP, CYREG_PRT12_BYP
.set BNO055_sda__DM0, CYREG_PRT12_DM0
.set BNO055_sda__DM1, CYREG_PRT12_DM1
.set BNO055_sda__DM2, CYREG_PRT12_DM2
.set BNO055_sda__DR, CYREG_PRT12_DR
.set BNO055_sda__INP_DIS, CYREG_PRT12_INP_DIS
.set BNO055_sda__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set BNO055_sda__MASK, 0x02
.set BNO055_sda__PORT, 12
.set BNO055_sda__PRT, CYREG_PRT12_PRT
.set BNO055_sda__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set BNO055_sda__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set BNO055_sda__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set BNO055_sda__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set BNO055_sda__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set BNO055_sda__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set BNO055_sda__PS, CYREG_PRT12_PS
.set BNO055_sda__SHIFT, 1
.set BNO055_sda__SIO_CFG, CYREG_PRT12_SIO_CFG
.set BNO055_sda__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set BNO055_sda__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set BNO055_sda__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set BNO055_sda__SLW, CYREG_PRT12_SLW

/* Stabilizer */
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Stabilizer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Stabilizer_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Stabilizer_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Stabilizer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Stabilizer_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Stabilizer_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Stabilizer_PWMUDB_genblk8_stsreg__0__POS, 0
.set Stabilizer_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Stabilizer_PWMUDB_genblk8_stsreg__1__POS, 1
.set Stabilizer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Stabilizer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Stabilizer_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Stabilizer_PWMUDB_genblk8_stsreg__2__POS, 2
.set Stabilizer_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Stabilizer_PWMUDB_genblk8_stsreg__3__POS, 3
.set Stabilizer_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Stabilizer_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Stabilizer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Stabilizer_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Stabilizer_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Stabilizer_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* Motor_Speed */
.set Motor_Speed_Output__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Motor_Speed_Output__0__MASK, 0x08
.set Motor_Speed_Output__0__PC, CYREG_IO_PC_PRT15_PC3
.set Motor_Speed_Output__0__PORT, 15
.set Motor_Speed_Output__0__SHIFT, 3
.set Motor_Speed_Output__AG, CYREG_PRT15_AG
.set Motor_Speed_Output__AMUX, CYREG_PRT15_AMUX
.set Motor_Speed_Output__BIE, CYREG_PRT15_BIE
.set Motor_Speed_Output__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Motor_Speed_Output__BYP, CYREG_PRT15_BYP
.set Motor_Speed_Output__CTL, CYREG_PRT15_CTL
.set Motor_Speed_Output__DM0, CYREG_PRT15_DM0
.set Motor_Speed_Output__DM1, CYREG_PRT15_DM1
.set Motor_Speed_Output__DM2, CYREG_PRT15_DM2
.set Motor_Speed_Output__DR, CYREG_PRT15_DR
.set Motor_Speed_Output__INP_DIS, CYREG_PRT15_INP_DIS
.set Motor_Speed_Output__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Motor_Speed_Output__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Motor_Speed_Output__LCD_EN, CYREG_PRT15_LCD_EN
.set Motor_Speed_Output__MASK, 0x08
.set Motor_Speed_Output__PORT, 15
.set Motor_Speed_Output__PRT, CYREG_PRT15_PRT
.set Motor_Speed_Output__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Motor_Speed_Output__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Motor_Speed_Output__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Motor_Speed_Output__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Motor_Speed_Output__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Motor_Speed_Output__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Motor_Speed_Output__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Motor_Speed_Output__PS, CYREG_PRT15_PS
.set Motor_Speed_Output__SHIFT, 3
.set Motor_Speed_Output__SLW, CYREG_PRT15_SLW
.set Motor_Speed_PWMHW__CAP0, CYREG_TMR0_CAP0
.set Motor_Speed_PWMHW__CAP1, CYREG_TMR0_CAP1
.set Motor_Speed_PWMHW__CFG0, CYREG_TMR0_CFG0
.set Motor_Speed_PWMHW__CFG1, CYREG_TMR0_CFG1
.set Motor_Speed_PWMHW__CFG2, CYREG_TMR0_CFG2
.set Motor_Speed_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Motor_Speed_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Motor_Speed_PWMHW__PER0, CYREG_TMR0_PER0
.set Motor_Speed_PWMHW__PER1, CYREG_TMR0_PER1
.set Motor_Speed_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Motor_Speed_PWMHW__PM_ACT_MSK, 0x01
.set Motor_Speed_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Motor_Speed_PWMHW__PM_STBY_MSK, 0x01
.set Motor_Speed_PWMHW__RT0, CYREG_TMR0_RT0
.set Motor_Speed_PWMHW__RT1, CYREG_TMR0_RT1
.set Motor_Speed_PWMHW__SR0, CYREG_TMR0_SR0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x05
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x20
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x20

/* Left_Aileron */
.set Left_Aileron__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Left_Aileron__0__MASK, 0x02
.set Left_Aileron__0__PC, CYREG_IO_PC_PRT15_PC1
.set Left_Aileron__0__PORT, 15
.set Left_Aileron__0__SHIFT, 1
.set Left_Aileron__AG, CYREG_PRT15_AG
.set Left_Aileron__AMUX, CYREG_PRT15_AMUX
.set Left_Aileron__BIE, CYREG_PRT15_BIE
.set Left_Aileron__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Left_Aileron__BYP, CYREG_PRT15_BYP
.set Left_Aileron__CTL, CYREG_PRT15_CTL
.set Left_Aileron__DM0, CYREG_PRT15_DM0
.set Left_Aileron__DM1, CYREG_PRT15_DM1
.set Left_Aileron__DM2, CYREG_PRT15_DM2
.set Left_Aileron__DR, CYREG_PRT15_DR
.set Left_Aileron__INP_DIS, CYREG_PRT15_INP_DIS
.set Left_Aileron__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Left_Aileron__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Left_Aileron__LCD_EN, CYREG_PRT15_LCD_EN
.set Left_Aileron__MASK, 0x02
.set Left_Aileron__PORT, 15
.set Left_Aileron__PRT, CYREG_PRT15_PRT
.set Left_Aileron__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Left_Aileron__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Left_Aileron__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Left_Aileron__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Left_Aileron__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Left_Aileron__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Left_Aileron__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Left_Aileron__PS, CYREG_PRT15_PS
.set Left_Aileron__SHIFT, 1
.set Left_Aileron__SLW, CYREG_PRT15_SLW

/* SPI_Altitude */
.set SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set SPI_Altitude_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set SPI_Altitude_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set SPI_Altitude_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set SPI_Altitude_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set SPI_Altitude_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set SPI_Altitude_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set SPI_Altitude_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set SPI_Altitude_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPI_Altitude_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB12_CTL
.set SPI_Altitude_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set SPI_Altitude_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB12_CTL
.set SPI_Altitude_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set SPI_Altitude_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI_Altitude_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI_Altitude_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB12_MSK
.set SPI_Altitude_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SPI_Altitude_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set SPI_Altitude_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB12_MSK
.set SPI_Altitude_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI_Altitude_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SPI_Altitude_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SPI_Altitude_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set SPI_Altitude_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set SPI_Altitude_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB12_ST
.set SPI_Altitude_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPI_Altitude_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPI_Altitude_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_Altitude_BSPIM_RxStsReg__4__POS, 4
.set SPI_Altitude_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_Altitude_BSPIM_RxStsReg__5__POS, 5
.set SPI_Altitude_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_Altitude_BSPIM_RxStsReg__6__POS, 6
.set SPI_Altitude_BSPIM_RxStsReg__MASK, 0x70
.set SPI_Altitude_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set SPI_Altitude_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPI_Altitude_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB10_ST
.set SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set SPI_Altitude_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set SPI_Altitude_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set SPI_Altitude_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB14_A0
.set SPI_Altitude_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB14_A1
.set SPI_Altitude_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set SPI_Altitude_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB14_D0
.set SPI_Altitude_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB14_D1
.set SPI_Altitude_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SPI_Altitude_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set SPI_Altitude_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB14_F0
.set SPI_Altitude_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB14_F1
.set SPI_Altitude_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_Altitude_BSPIM_TxStsReg__0__POS, 0
.set SPI_Altitude_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_Altitude_BSPIM_TxStsReg__1__POS, 1
.set SPI_Altitude_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPI_Altitude_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPI_Altitude_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_Altitude_BSPIM_TxStsReg__2__POS, 2
.set SPI_Altitude_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_Altitude_BSPIM_TxStsReg__3__POS, 3
.set SPI_Altitude_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_Altitude_BSPIM_TxStsReg__4__POS, 4
.set SPI_Altitude_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_Altitude_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set SPI_Altitude_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPI_Altitude_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set SPI_Altitude_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPI_Altitude_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPI_Altitude_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPI_Altitude_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_Altitude_IntClock__INDEX, 0x02
.set SPI_Altitude_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_Altitude_IntClock__PM_ACT_MSK, 0x04
.set SPI_Altitude_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_Altitude_IntClock__PM_STBY_MSK, 0x04
.set SPI_Altitude_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPI_Altitude_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPI_Altitude_RxInternalInterrupt__INTC_MASK, 0x01
.set SPI_Altitude_RxInternalInterrupt__INTC_NUMBER, 0
.set SPI_Altitude_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPI_Altitude_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SPI_Altitude_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPI_Altitude_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set SPI_Altitude_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPI_Altitude_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPI_Altitude_TxInternalInterrupt__INTC_MASK, 0x02
.set SPI_Altitude_TxInternalInterrupt__INTC_NUMBER, 1
.set SPI_Altitude_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPI_Altitude_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SPI_Altitude_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPI_Altitude_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Right_Aileron */
.set Right_Aileron__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Right_Aileron__0__MASK, 0x01
.set Right_Aileron__0__PC, CYREG_PRT3_PC0
.set Right_Aileron__0__PORT, 3
.set Right_Aileron__0__SHIFT, 0
.set Right_Aileron__AG, CYREG_PRT3_AG
.set Right_Aileron__AMUX, CYREG_PRT3_AMUX
.set Right_Aileron__BIE, CYREG_PRT3_BIE
.set Right_Aileron__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Right_Aileron__BYP, CYREG_PRT3_BYP
.set Right_Aileron__CTL, CYREG_PRT3_CTL
.set Right_Aileron__DM0, CYREG_PRT3_DM0
.set Right_Aileron__DM1, CYREG_PRT3_DM1
.set Right_Aileron__DM2, CYREG_PRT3_DM2
.set Right_Aileron__DR, CYREG_PRT3_DR
.set Right_Aileron__INP_DIS, CYREG_PRT3_INP_DIS
.set Right_Aileron__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Right_Aileron__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Right_Aileron__LCD_EN, CYREG_PRT3_LCD_EN
.set Right_Aileron__MASK, 0x01
.set Right_Aileron__PORT, 3
.set Right_Aileron__PRT, CYREG_PRT3_PRT
.set Right_Aileron__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Right_Aileron__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Right_Aileron__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Right_Aileron__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Right_Aileron__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Right_Aileron__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Right_Aileron__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Right_Aileron__PS, CYREG_PRT3_PS
.set Right_Aileron__SHIFT, 0
.set Right_Aileron__SLW, CYREG_PRT3_SLW

/* Clock_UART_GPS */
.set Clock_UART_GPS__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_UART_GPS__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_UART_GPS__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_UART_GPS__CFG2_SRC_SEL_MASK, 0x07
.set Clock_UART_GPS__INDEX, 0x00
.set Clock_UART_GPS__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_UART_GPS__PM_ACT_MSK, 0x01
.set Clock_UART_GPS__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_UART_GPS__PM_STBY_MSK, 0x01

/* I2C_Orientation */
.set I2C_Orientation_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_Orientation_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_Orientation_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_Orientation_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_Orientation_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_Orientation_I2C_FF__D, CYREG_I2C_D
.set I2C_Orientation_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_Orientation_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_Orientation_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_Orientation_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_Orientation_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_Orientation_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_Orientation_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_Orientation_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_Orientation_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_Orientation_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_Orientation_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_Orientation_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_Orientation_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_Orientation_I2C_IRQ__INTC_NUMBER, 15
.set I2C_Orientation_I2C_IRQ__INTC_PRIOR_NUM, 4
.set I2C_Orientation_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_Orientation_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_Orientation_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Left_Stabilizer */
.set Left_Stabilizer__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Left_Stabilizer__0__MASK, 0x04
.set Left_Stabilizer__0__PC, CYREG_IO_PC_PRT15_PC2
.set Left_Stabilizer__0__PORT, 15
.set Left_Stabilizer__0__SHIFT, 2
.set Left_Stabilizer__AG, CYREG_PRT15_AG
.set Left_Stabilizer__AMUX, CYREG_PRT15_AMUX
.set Left_Stabilizer__BIE, CYREG_PRT15_BIE
.set Left_Stabilizer__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Left_Stabilizer__BYP, CYREG_PRT15_BYP
.set Left_Stabilizer__CTL, CYREG_PRT15_CTL
.set Left_Stabilizer__DM0, CYREG_PRT15_DM0
.set Left_Stabilizer__DM1, CYREG_PRT15_DM1
.set Left_Stabilizer__DM2, CYREG_PRT15_DM2
.set Left_Stabilizer__DR, CYREG_PRT15_DR
.set Left_Stabilizer__INP_DIS, CYREG_PRT15_INP_DIS
.set Left_Stabilizer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Left_Stabilizer__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Left_Stabilizer__LCD_EN, CYREG_PRT15_LCD_EN
.set Left_Stabilizer__MASK, 0x04
.set Left_Stabilizer__PORT, 15
.set Left_Stabilizer__PRT, CYREG_PRT15_PRT
.set Left_Stabilizer__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Left_Stabilizer__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Left_Stabilizer__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Left_Stabilizer__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Left_Stabilizer__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Left_Stabilizer__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Left_Stabilizer__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Left_Stabilizer__PS, CYREG_PRT15_PS
.set Left_Stabilizer__SHIFT, 2
.set Left_Stabilizer__SLW, CYREG_PRT15_SLW

/* Counter_Duration */
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_Duration_CounterUDB_sC24_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__A0_REG, CYREG_B0_UDB04_A0
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__A1_REG, CYREG_B0_UDB04_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__D0_REG, CYREG_B0_UDB04_D0
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__D1_REG, CYREG_B0_UDB04_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__F0_REG, CYREG_B0_UDB04_F0
.set Counter_Duration_CounterUDB_sC24_counterdp_u1__F1_REG, CYREG_B0_UDB04_F1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__A0_REG, CYREG_B0_UDB05_A0
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__A1_REG, CYREG_B0_UDB05_A1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__D0_REG, CYREG_B0_UDB05_D0
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__D1_REG, CYREG_B0_UDB05_D1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__F0_REG, CYREG_B0_UDB05_F0
.set Counter_Duration_CounterUDB_sC24_counterdp_u2__F1_REG, CYREG_B0_UDB05_F1
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_Duration_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Counter_Duration_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* Right_Stabilizer */
.set Right_Stabilizer__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Right_Stabilizer__0__MASK, 0x02
.set Right_Stabilizer__0__PC, CYREG_PRT3_PC1
.set Right_Stabilizer__0__PORT, 3
.set Right_Stabilizer__0__SHIFT, 1
.set Right_Stabilizer__AG, CYREG_PRT3_AG
.set Right_Stabilizer__AMUX, CYREG_PRT3_AMUX
.set Right_Stabilizer__BIE, CYREG_PRT3_BIE
.set Right_Stabilizer__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Right_Stabilizer__BYP, CYREG_PRT3_BYP
.set Right_Stabilizer__CTL, CYREG_PRT3_CTL
.set Right_Stabilizer__DM0, CYREG_PRT3_DM0
.set Right_Stabilizer__DM1, CYREG_PRT3_DM1
.set Right_Stabilizer__DM2, CYREG_PRT3_DM2
.set Right_Stabilizer__DR, CYREG_PRT3_DR
.set Right_Stabilizer__INP_DIS, CYREG_PRT3_INP_DIS
.set Right_Stabilizer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Right_Stabilizer__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Right_Stabilizer__LCD_EN, CYREG_PRT3_LCD_EN
.set Right_Stabilizer__MASK, 0x02
.set Right_Stabilizer__PORT, 3
.set Right_Stabilizer__PRT, CYREG_PRT3_PRT
.set Right_Stabilizer__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Right_Stabilizer__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Right_Stabilizer__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Right_Stabilizer__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Right_Stabilizer__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Right_Stabilizer__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Right_Stabilizer__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Right_Stabilizer__PS, CYREG_PRT3_PS
.set Right_Stabilizer__SHIFT, 1
.set Right_Stabilizer__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000800F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
