// Seed: 61743144
module module_0 (
    output id_0,
    output logic id_1
);
  assign id_0 = id_2;
  always @(posedge id_2) id_0 <= 1'b0;
endmodule
