# do moduloRede.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:31 on Sep 21,2020
# vlog -work work moduloRede.vo 
# -- Compiling module UART_teste_TX
# -- Compiling module hard_block
# 
# Top level modules:
# 	UART_teste_TX
# End time: 19:31:31 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:31 on Sep 21,2020
# vlog -work work TesteTX.vwf.vt 
# -- Compiling module UART_teste_TX_vlg_vec_tst
# 
# Top level modules:
# 	UART_teste_TX_vlg_vec_tst
# End time: 19:31:31 on Sep 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.UART_teste_TX_vlg_vec_tst 
# Start time: 19:31:32 on Sep 21,2020
# Loading work.UART_teste_TX_vlg_vec_tst
# Loading work.UART_teste_TX
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : TesteTX.vwf.vt(52)
#    Time: 1 us  Iteration: 0  Instance: /UART_teste_TX_vlg_vec_tst
# End time: 19:31:33 on Sep 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
