{
  "master_log_file": "log/master.log",
  "prog_log_file": "log/prog.log",

  "spi_mode" : "ftdi",
  "spi_freq" : 20000000,
  "hispeed" : false,
  "bitwidth" : 16,

  "post_read_setup_cycles" : 63,
  "step_write_setup_cycles" : 0,
  "step_read_setup_cycles" : 0,
  "write_to_init_read_setup_cycles" : 0,
  "read_to_init_write_setup_cycles" : 0,
  "idle_to_init_read_setup_cycles" : 0,
  "idle_to_init_write_setup_cycles" : 0,

  "all_dacs_on" : 1,
  "ignore_failures" : 0,
  "di_init_mask" : 65535,

  "set_first" : 1,

  "pw_rst_cycle_exp" : 7,
  "pw_rst_cycle_mantissa" : 31,
  "wl_dac_rst_lvl_cycle" : 255,
  "sl_dac_rst_lvl_cycle" : 31,

  "pw_set_cycle_exp" : 0,
  "pw_set_cycle_mantissa" : 1,
  "wl_dac_set_lvl_cycle" : 180,
  "bl_dac_set_lvl_cycle" : 24,

  "num_levels" : 8,
  "use_ecc" : 0,
  "max_attempts" : 10000,

  "level_settings" : [
    {"loop_order_rst": 0, "pw_rst_step_exp": 0, "pw_rst_step_mantissa": 0, "pw_rst_stop_exp": 0, "pw_rst_stop_mantissa": 0, "pw_rst_start_exp": 0, "pw_rst_start_mantissa": 0, "wl_dac_rst_lvl_step": 1, "wl_dac_rst_lvl_stop": 255, "wl_dac_rst_lvl_start": 250, "sl_dac_rst_lvl_step": 1, "sl_dac_rst_lvl_stop": 31, "sl_dac_rst_lvl_start": 28, "loop_order_set": 0, "pw_set_step_exp": 0, "pw_set_step_mantissa": 0, "pw_set_stop_exp": 0, "pw_set_stop_mantissa": 0, "pw_set_start_exp": 0, "pw_set_start_mantissa": 0, "wl_dac_set_lvl_step": 1, "wl_dac_set_lvl_stop": 255, "wl_dac_set_lvl_start": 0, "bl_dac_set_lvl_step": 2, "bl_dac_set_lvl_stop": 24, "bl_dac_set_lvl_start": 0, "adc_upper_write_ref_lvl": 4 , "adc_lower_write_ref_lvl": 0 , "adc_upper_read_ref_lvl": 8 , "adc_read_dac_lvl": 7, "adc_clamp_ref_lvl": 1},
    {"loop_order_rst": 0, "pw_rst_step_exp": 0, "pw_rst_step_mantissa": 0, "pw_rst_stop_exp": 0, "pw_rst_stop_mantissa": 0, "pw_rst_start_exp": 0, "pw_rst_start_mantissa": 0, "wl_dac_rst_lvl_step": 1, "wl_dac_rst_lvl_stop": 255, "wl_dac_rst_lvl_start": 250, "sl_dac_rst_lvl_step": 1, "sl_dac_rst_lvl_stop": 31, "sl_dac_rst_lvl_start": 28, "loop_order_set": 0, "pw_set_step_exp": 0, "pw_set_step_mantissa": 0, "pw_set_stop_exp": 0, "pw_set_stop_mantissa": 0, "pw_set_start_exp": 0, "pw_set_start_mantissa": 0, "wl_dac_set_lvl_step": 1, "wl_dac_set_lvl_stop": 255, "wl_dac_set_lvl_start": 0, "bl_dac_set_lvl_step": 2, "bl_dac_set_lvl_stop": 24, "bl_dac_set_lvl_start": 0, "adc_upper_write_ref_lvl": 18, "adc_lower_write_ref_lvl": 16, "adc_upper_read_ref_lvl": 24, "adc_read_dac_lvl": 7, "adc_clamp_ref_lvl": 1},
    {"loop_order_rst": 0, "pw_rst_step_exp": 0, "pw_rst_step_mantissa": 0, "pw_rst_stop_exp": 0, "pw_rst_stop_mantissa": 0, "pw_rst_start_exp": 0, "pw_rst_start_mantissa": 0, "wl_dac_rst_lvl_step": 1, "wl_dac_rst_lvl_stop": 255, "wl_dac_rst_lvl_start": 250, "sl_dac_rst_lvl_step": 1, "sl_dac_rst_lvl_stop": 31, "sl_dac_rst_lvl_start": 28, "loop_order_set": 0, "pw_set_step_exp": 0, "pw_set_step_mantissa": 0, "pw_set_stop_exp": 0, "pw_set_stop_mantissa": 0, "pw_set_start_exp": 0, "pw_set_start_mantissa": 0, "wl_dac_set_lvl_step": 1, "wl_dac_set_lvl_stop": 255, "wl_dac_set_lvl_start": 0, "bl_dac_set_lvl_step": 2, "bl_dac_set_lvl_stop": 24, "bl_dac_set_lvl_start": 0, "adc_upper_write_ref_lvl": 31, "adc_lower_write_ref_lvl": 29, "adc_upper_read_ref_lvl": 35, "adc_read_dac_lvl": 7, "adc_clamp_ref_lvl": 1},
    {"loop_order_rst": 0, "pw_rst_step_exp": 0, "pw_rst_step_mantissa": 0, "pw_rst_stop_exp": 0, "pw_rst_stop_mantissa": 0, "pw_rst_start_exp": 0, "pw_rst_start_mantissa": 0, "wl_dac_rst_lvl_step": 1, "wl_dac_rst_lvl_stop": 255, "wl_dac_rst_lvl_start": 250, "sl_dac_rst_lvl_step": 1, "sl_dac_rst_lvl_stop": 31, "sl_dac_rst_lvl_start": 28, "loop_order_set": 0, "pw_set_step_exp": 0, "pw_set_step_mantissa": 0, "pw_set_stop_exp": 0, "pw_set_stop_mantissa": 0, "pw_set_start_exp": 0, "pw_set_start_mantissa": 0, "wl_dac_set_lvl_step": 1, "wl_dac_set_lvl_stop": 255, "wl_dac_set_lvl_start": 0, "bl_dac_set_lvl_step": 2, "bl_dac_set_lvl_stop": 24, "bl_dac_set_lvl_start": 0, "adc_upper_write_ref_lvl": 41, "adc_lower_write_ref_lvl": 39, "adc_upper_read_ref_lvl": 44, "adc_read_dac_lvl": 7, "adc_clamp_ref_lvl": 1},
    {"loop_order_rst": 0, "pw_rst_step_exp": 0, "pw_rst_step_mantissa": 0, "pw_rst_stop_exp": 0, "pw_rst_stop_mantissa": 0, "pw_rst_start_exp": 0, "pw_rst_start_mantissa": 0, "wl_dac_rst_lvl_step": 1, "wl_dac_rst_lvl_stop": 255, "wl_dac_rst_lvl_start": 250, "sl_dac_rst_lvl_step": 1, "sl_dac_rst_lvl_stop": 31, "sl_dac_rst_lvl_start": 28, "loop_order_set": 0, "pw_set_step_exp": 0, "pw_set_step_mantissa": 0, "pw_set_stop_exp": 0, "pw_set_stop_mantissa": 0, "pw_set_start_exp": 0, "pw_set_start_mantissa": 0, "wl_dac_set_lvl_step": 1, "wl_dac_set_lvl_stop": 255, "wl_dac_set_lvl_start": 0, "bl_dac_set_lvl_step": 2, "bl_dac_set_lvl_stop": 24, "bl_dac_set_lvl_start": 0, "adc_upper_write_ref_lvl": 48, "adc_lower_write_ref_lvl": 46, "adc_upper_read_ref_lvl": 50, "adc_read_dac_lvl": 7, "adc_clamp_ref_lvl": 1},
    {"loop_order_rst": 0, "pw_rst_step_exp": 0, "pw_rst_step_mantissa": 0, "pw_rst_stop_exp": 0, "pw_rst_stop_mantissa": 0, "pw_rst_start_exp": 0, "pw_rst_start_mantissa": 0, "wl_dac_rst_lvl_step": 1, "wl_dac_rst_lvl_stop": 255, "wl_dac_rst_lvl_start": 250, "sl_dac_rst_lvl_step": 1, "sl_dac_rst_lvl_stop": 31, "sl_dac_rst_lvl_start": 28, "loop_order_set": 0, "pw_set_step_exp": 0, "pw_set_step_mantissa": 0, "pw_set_stop_exp": 0, "pw_set_stop_mantissa": 0, "pw_set_start_exp": 0, "pw_set_start_mantissa": 0, "wl_dac_set_lvl_step": 1, "wl_dac_set_lvl_stop": 255, "wl_dac_set_lvl_start": 0, "bl_dac_set_lvl_step": 2, "bl_dac_set_lvl_stop": 24, "bl_dac_set_lvl_start": 0, "adc_upper_write_ref_lvl": 54, "adc_lower_write_ref_lvl": 53, "adc_upper_read_ref_lvl": 56, "adc_read_dac_lvl": 7, "adc_clamp_ref_lvl": 1},
    {"loop_order_rst": 0, "pw_rst_step_exp": 0, "pw_rst_step_mantissa": 0, "pw_rst_stop_exp": 0, "pw_rst_stop_mantissa": 0, "pw_rst_start_exp": 0, "pw_rst_start_mantissa": 0, "wl_dac_rst_lvl_step": 1, "wl_dac_rst_lvl_stop": 255, "wl_dac_rst_lvl_start": 250, "sl_dac_rst_lvl_step": 1, "sl_dac_rst_lvl_stop": 31, "sl_dac_rst_lvl_start": 28, "loop_order_set": 0, "pw_set_step_exp": 0, "pw_set_step_mantissa": 0, "pw_set_stop_exp": 0, "pw_set_stop_mantissa": 0, "pw_set_start_exp": 0, "pw_set_start_mantissa": 0, "wl_dac_set_lvl_step": 1, "wl_dac_set_lvl_stop": 255, "wl_dac_set_lvl_start": 0, "bl_dac_set_lvl_step": 2, "bl_dac_set_lvl_stop": 24, "bl_dac_set_lvl_start": 0, "adc_upper_write_ref_lvl": 59, "adc_lower_write_ref_lvl": 58, "adc_upper_read_ref_lvl": 61, "adc_read_dac_lvl": 7, "adc_clamp_ref_lvl": 1},
    {"loop_order_rst": 0, "pw_rst_step_exp": 0, "pw_rst_step_mantissa": 0, "pw_rst_stop_exp": 0, "pw_rst_stop_mantissa": 0, "pw_rst_start_exp": 0, "pw_rst_start_mantissa": 0, "wl_dac_rst_lvl_step": 1, "wl_dac_rst_lvl_stop": 255, "wl_dac_rst_lvl_start": 250, "sl_dac_rst_lvl_step": 1, "sl_dac_rst_lvl_stop": 31, "sl_dac_rst_lvl_start": 28, "loop_order_set": 0, "pw_set_step_exp": 0, "pw_set_step_mantissa": 0, "pw_set_stop_exp": 0, "pw_set_stop_mantissa": 0, "pw_set_start_exp": 0, "pw_set_start_mantissa": 0, "wl_dac_set_lvl_step": 1, "wl_dac_set_lvl_stop": 255, "wl_dac_set_lvl_start": 250, "bl_dac_set_lvl_step": 1, "bl_dac_set_lvl_stop": 31, "bl_dac_set_lvl_start": 25, "adc_upper_write_ref_lvl": 63, "adc_lower_write_ref_lvl": 62, "adc_upper_read_ref_lvl": 63, "adc_read_dac_lvl": 7, "adc_clamp_ref_lvl": 1}
    ]
}