{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669040643299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669040643302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 22:24:03 2022 " "Processing started: Mon Nov 21 22:24:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669040643302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040643302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light_System -c Traffic_Light_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light_System -c Traffic_Light_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040643302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669040643588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669040643588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_system.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light_System " "Found entity 1: Traffic_Light_System" {  } { { "Traffic_Light_System.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Traffic_Light_System.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669040649433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDisplay " "Found entity 1: SevenDisplay" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669040649434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file moore_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore_machine " "Found entity 1: moore_machine" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669040649435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider_s.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider_s " "Found entity 1: FrequencyDivider_s" {  } { { "FrequencyDivider_s.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/FrequencyDivider_s.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669040649436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649436 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire FrequencyDivider_s.v 2 FrequencyDivider_m.v(2) " "Verilog HDL macro warning at FrequencyDivider_m.v(2): overriding existing definition for macro \"TimeExpire\", which was defined in \"FrequencyDivider_s.v\", line 2" {  } { { "FrequencyDivider_m.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/FrequencyDivider_m.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1669040649437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider_m.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider_m " "Found entity 1: FrequencyDivider_m" {  } { { "FrequencyDivider_m.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/FrequencyDivider_m.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669040649437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix_display.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_matrix_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dot_matrix_display " "Found entity 1: Dot_matrix_display" {  } { { "Dot_matrix_display.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Dot_matrix_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669040649438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic_Light_System " "Elaborating entity \"Traffic_Light_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669040649457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider_m FrequencyDivider_m:u_Frediv_m " "Elaborating entity \"FrequencyDivider_m\" for hierarchy \"FrequencyDivider_m:u_Frediv_m\"" {  } { { "Traffic_Light_System.v" "u_Frediv_m" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Traffic_Light_System.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669040649458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider_s FrequencyDivider_s:u_Frediv_s " "Elaborating entity \"FrequencyDivider_s\" for hierarchy \"FrequencyDivider_s:u_Frediv_s\"" {  } { { "Traffic_Light_System.v" "u_Frediv_s" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Traffic_Light_System.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669040649459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_machine moore_machine:u_moore " "Elaborating entity \"moore_machine\" for hierarchy \"moore_machine:u_moore\"" {  } { { "Traffic_Light_System.v" "u_moore" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Traffic_Light_System.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669040649460 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state moore_machine.v(53) " "Verilog HDL Always Construct warning at moore_machine.v(53): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669040649460 "|Traffic_Light_System|moore_machine:u_moore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate moore_machine.v(51) " "Verilog HDL Always Construct warning at moore_machine.v(51): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669040649461 "|Traffic_Light_System|moore_machine:u_moore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp moore_machine.v(51) " "Verilog HDL Always Construct warning at moore_machine.v(51): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669040649461 "|Traffic_Light_System|moore_machine:u_moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] moore_machine.v(51) " "Inferred latch for \"tmp\[0\]\" at moore_machine.v(51)" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649461 "|Traffic_Light_System|moore_machine:u_moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] moore_machine.v(51) " "Inferred latch for \"tmp\[1\]\" at moore_machine.v(51)" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649461 "|Traffic_Light_System|moore_machine:u_moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.s2 moore_machine.v(51) " "Inferred latch for \"nextstate.s2\" at moore_machine.v(51)" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649461 "|Traffic_Light_System|moore_machine:u_moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.s1 moore_machine.v(51) " "Inferred latch for \"nextstate.s1\" at moore_machine.v(51)" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649461 "|Traffic_Light_System|moore_machine:u_moore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.s0 moore_machine.v(51) " "Inferred latch for \"nextstate.s0\" at moore_machine.v(51)" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649461 "|Traffic_Light_System|moore_machine:u_moore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:u_sevendisplay " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:u_sevendisplay\"" {  } { { "Traffic_Light_System.v" "u_sevendisplay" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Traffic_Light_System.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669040649477 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state SevenDisplay.v(11) " "Verilog HDL Always Construct warning at SevenDisplay.v(11): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1669040649477 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SevenDisplay.v(34) " "Verilog HDL Case Statement warning at SevenDisplay.v(34): incomplete case statement has no default case item" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669040649478 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SevenDisplay.v(45) " "Verilog HDL Case Statement warning at SevenDisplay.v(45): incomplete case statement has no default case item" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669040649478 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SevenDisplay.v(11) " "Verilog HDL Case Statement warning at SevenDisplay.v(11): incomplete case statement has no default case item" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669040649478 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out SevenDisplay.v(9) " "Verilog HDL Always Construct warning at SevenDisplay.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669040649478 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] SevenDisplay.v(9) " "Inferred latch for \"out\[0\]\" at SevenDisplay.v(9)" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649478 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] SevenDisplay.v(9) " "Inferred latch for \"out\[1\]\" at SevenDisplay.v(9)" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649478 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] SevenDisplay.v(9) " "Inferred latch for \"out\[2\]\" at SevenDisplay.v(9)" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649478 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] SevenDisplay.v(9) " "Inferred latch for \"out\[3\]\" at SevenDisplay.v(9)" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649478 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] SevenDisplay.v(9) " "Inferred latch for \"out\[4\]\" at SevenDisplay.v(9)" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649479 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] SevenDisplay.v(9) " "Inferred latch for \"out\[5\]\" at SevenDisplay.v(9)" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649479 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] SevenDisplay.v(9) " "Inferred latch for \"out\[6\]\" at SevenDisplay.v(9)" {  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040649479 "|Traffic_Light_System|SevenDisplay:u_sevendisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dot_matrix_display Dot_matrix_display:u_matrix_display " "Elaborating entity \"Dot_matrix_display\" for hierarchy \"Dot_matrix_display:u_matrix_display\"" {  } { { "Traffic_Light_System.v" "u_matrix_display" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Traffic_Light_System.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669040649483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Dot_matrix_display.v(15) " "Verilog HDL assignment warning at Dot_matrix_display.v(15): truncated value with size 32 to match size of target (3)" {  } { { "Dot_matrix_display.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Dot_matrix_display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669040649483 "|Traffic_Light_System|Dot_matrix_display:u_matrix_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Dot_matrix_display.v(39) " "Verilog HDL assignment warning at Dot_matrix_display.v(39): truncated value with size 32 to match size of target (3)" {  } { { "Dot_matrix_display.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Dot_matrix_display.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669040649483 "|Traffic_Light_System|Dot_matrix_display:u_matrix_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Dot_matrix_display.v(63) " "Verilog HDL assignment warning at Dot_matrix_display.v(63): truncated value with size 32 to match size of target (3)" {  } { { "Dot_matrix_display.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/Dot_matrix_display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669040649483 "|Traffic_Light_System|Dot_matrix_display:u_matrix_display"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_sevendisplay\|out\[0\] " "Latch SevenDisplay:u_sevendisplay\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moore_machine:u_moore\|tmp\[1\] " "Ports D and ENA on the latch are fed by the same signal moore_machine:u_moore\|tmp\[1\]" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669040649747 ""}  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669040649747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_sevendisplay\|out\[1\] " "Latch SevenDisplay:u_sevendisplay\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moore_machine:u_moore\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal moore_machine:u_moore\|count\[0\]" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669040649747 ""}  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669040649747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_sevendisplay\|out\[2\] " "Latch SevenDisplay:u_sevendisplay\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moore_machine:u_moore\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal moore_machine:u_moore\|count\[0\]" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669040649747 ""}  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669040649747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_sevendisplay\|out\[3\] " "Latch SevenDisplay:u_sevendisplay\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moore_machine:u_moore\|tmp\[1\] " "Ports D and ENA on the latch are fed by the same signal moore_machine:u_moore\|tmp\[1\]" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669040649747 ""}  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669040649747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_sevendisplay\|out\[4\] " "Latch SevenDisplay:u_sevendisplay\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moore_machine:u_moore\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal moore_machine:u_moore\|count\[0\]" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669040649747 ""}  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669040649747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_sevendisplay\|out\[5\] " "Latch SevenDisplay:u_sevendisplay\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moore_machine:u_moore\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal moore_machine:u_moore\|count\[0\]" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669040649747 ""}  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669040649747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenDisplay:u_sevendisplay\|out\[6\] " "Latch SevenDisplay:u_sevendisplay\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA moore_machine:u_moore\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal moore_machine:u_moore\|count\[0\]" {  } { { "moore_machine.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/moore_machine.v" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669040649748 ""}  } { { "SevenDisplay.v" "" { Text "C:/Users/user/Downloads/Traffic_Light_System_v2/SevenDisplay.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669040649748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669040649834 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669040650042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669040650042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669040650066 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669040650066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669040650066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669040650066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669040650076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 22:24:10 2022 " "Processing ended: Mon Nov 21 22:24:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669040650076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669040650076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669040650076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669040650076 ""}
