
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.996 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 69620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1665.680 ; gain = 126.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_intc_0_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_intc_0_0' (1#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:417]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1109]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (2#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1109]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1241]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (3#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1241]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1373]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (4#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1536]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1536]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 42 connections declared, but only 40 given [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1536]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (5#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1373]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1579]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (6#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (7#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (8#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:1579]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (9#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (10#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:417]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (12#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:259]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:259]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:259]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:259]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:259]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_1_1' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_proc_sys_reset_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_1_1' (13#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_proc_sys_reset_1_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:266]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'design_1_proc_sys_reset_1_1' has 10 connections declared, but only 6 given [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:266]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (14#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7071] port 'status' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 24 given [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:273]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (15#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:298]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 33 connections declared, but only 32 given [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:298]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_v_tpg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0' (16#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_v_tpg_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fid' of module 'design_1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:331]
WARNING: [Synth 8-7071] port 'm_axis_video_TKEEP' of module 'design_1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:331]
WARNING: [Synth 8-7071] port 'm_axis_video_TSTRB' of module 'design_1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:331]
WARNING: [Synth 8-7071] port 'm_axis_video_TID' of module 'design_1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:331]
WARNING: [Synth 8-7071] port 'm_axis_video_TDEST' of module 'design_1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:331]
WARNING: [Synth 8-7023] instance 'v_tpg_0' of module 'design_1_v_tpg_0_0' has 31 connections declared, but only 26 given [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:331]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (17#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (18#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (19#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/.Xil/Vivado-71544-DESKTOP-VPS9LLR/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'dp_video_ref_clk' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'dp_video_out_hsync' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'dp_video_out_vsync' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'dp_video_out_pixel1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'dp_live_video_de_out' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 59 connections declared, but only 51 given [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:363]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (20#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (21#1) [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1722.980 ; gain = 183.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1740.887 ; gain = 201.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1740.887 ; gain = 201.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1740.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1_in_context.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1/design_1_proc_sys_reset_1_1_in_context.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1771.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1771.320 ; gain = 231.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1771.320 ; gain = 231.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tpg_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1771.320 ; gain = 231.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1771.320 ; gain = 231.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1771.320 ; gain = 231.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.523 ; gain = 828.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2368.523 ; gain = 828.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2388.520 ; gain = 848.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.312 ; gain = 854.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.312 ; gain = 854.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.312 ; gain = 854.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.312 ; gain = 854.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.312 ; gain = 854.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.312 ; gain = 854.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_cc_0           |         1|
|3     |design_1_auto_ds_0           |         1|
|4     |design_1_auto_pc_0           |         1|
|5     |design_1_axi_intc_0_0        |         1|
|6     |design_1_clk_wiz_0_0         |         1|
|7     |design_1_proc_sys_reset_0_0  |         1|
|8     |design_1_proc_sys_reset_1_1  |         1|
|9     |design_1_v_axi4s_vid_out_0_0 |         1|
|10    |design_1_v_tc_0_0            |         1|
|11    |design_1_v_tpg_0_0           |         1|
|12    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_cc           |     1|
|2     |design_1_auto_ds           |     1|
|3     |design_1_auto_pc           |     1|
|4     |design_1_axi_intc_0        |     1|
|5     |design_1_clk_wiz_0         |     1|
|6     |design_1_proc_sys_reset_0  |     1|
|7     |design_1_proc_sys_reset_1  |     1|
|8     |design_1_v_axi4s_vid_out_0 |     1|
|9     |design_1_v_tc_0            |     1|
|10    |design_1_v_tpg_0           |     1|
|11    |design_1_xbar              |     1|
|12    |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.312 ; gain = 854.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2394.312 ; gain = 824.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2394.312 ; gain = 854.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2394.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d5876ebf
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2445.617 ; gain = 1164.621
INFO: [Common 17-1381] The checkpoint 'C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 21:46:25 2023...
