# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do BSAS_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {BSAS_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:30 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." BSAS_6_1200mv_85c_slow.vo 
# -- Compiling module BSAS5B_top
# -- Compiling module hard_block
# 
# Top level modules:
# 	BSAS5B_top
# End time: 10:51:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored {C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/BSAS5B_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:30 on Apr 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored" C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/BSAS5B_test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 10:51:30 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test 
# Start time: 10:51:30 on Apr 26,2023
# Loading work.test
# Loading work.BSAS5B_top
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading instances from BSAS_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from BSAS_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /test File: C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/BSAS5B_test.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/BSAS5B_test.v(118)
#    Time: 17950 ns  Iteration: 1  Instance: /test
# Break in Module test at C:/Users/Gautham/Desktop/EEE120/Labs/BSAS5B_student-25Jul2022_restored/BSAS5B_test.v line 118
# End time: 10:52:09 on Apr 26,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
