/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef __DRIVERS_GFX_NVIDIA_OPTIMUS_CHIP_H__
#define __DRIVERS_GFX_NVIDIA_OPTIMUS_CHIP_H__

#include <acpi/acpi_device.h>

/* Device support at least one of enable/reset GPIO. */
struct drivers_gfx_nvidia_optimus_config {
	const char *desc;

	/* GPIO used to enable device. */
	struct acpi_gpio enable_gpio;
	/* Delay to be inserted after device is enabled. */
	unsigned int enable_delay_ms;
	/* Delay to be inserted after device is disabled. */
	unsigned int enable_off_delay_ms;

	/* GPIO used to take device out of reset or to put it into reset. */
	struct acpi_gpio reset_gpio;
	/* Delay to be inserted after device is taken out of reset. */
	unsigned int reset_delay_ms;
	/* Delay to be inserted after device is put into reset. */
	unsigned int reset_off_delay_ms;

	/*
	 * SRCCLK assigned to this root port which will be turned off via PMC IPC.
	 * If set to -1 then the clock will not be disabled in D3.
	 */
	int srcclk_pin;

	/*
	 * Disable the ACPI-driven L23 Ready-to-Detect transition for the root port.
	 * maybe unneeded for optimus?
	 */
	bool disable_l23;

	/*
	 * EC method to call on dGPU power state change
	 */
	const char *ec_notify_method;
};

#endif
