<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb1.store.3" VarName="_ZGVZ21interleave_manual_seqP6ap_intILi8EES1_bE1x" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb0.load.3" VarName="_ZGVZ21interleave_manual_seqP6ap_intILi8EES1_bE1x" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1064:18" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb8.load.1" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.3" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:587:91" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb5.load.2" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.3" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:587:91" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb6.load.2" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.3" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:923:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb7.load.3" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.3" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885:151" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb7.store.8" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.3" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="../../src/./write_mem_seq.hpp:25:25" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb9.store.0" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.3" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="../../src/./write_mem_seq.hpp:26:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID=".loopexit.loopexit.store.1" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.4" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:20:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb7.store.11" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.2" LoopLoc="../../src/interleave_manual_seq.cpp:20:5" LoopName="LOAD" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:20:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb6.store.5" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.1" LoopLoc="../../src/interleave_manual_seq.cpp:20:5" LoopName="LOAD" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../../src/interleave_manual_seq.cpp:20:5" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb5.store.5" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.0" LoopLoc="../../src/interleave_manual_seq.cpp:20:5" LoopName="LOAD" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="../../src/./write_mem_seq.hpp:26:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb3.load.1" VarName="_ZZ21interleave_manual_seqP6ap_intILi8EES1_bE1x.4" ParentFunc="interleave_manual_seq(ap_int&lt;8&gt;*, ap_int&lt;8&gt;*, bool)"/>
</VitisHLS:BurstInfo>

