
App Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  0800a000  0800a000  0000a000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f68  0800a10c  0800a10c  0000a10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800c074  0800c074  0000c074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0a0  0800c0a0  0001000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800c0a0  0800c0a0  0001000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c0a0  0800c0a0  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0a0  0800c0a0  0000c0a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0a4  0800c0a4  0000c0a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800c0a8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  0800c0b4  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  0800c0b4  000100c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007d52  00000000  00000000  00010078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019ef  00000000  00000000  00017dca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000708  00000000  00000000  000197c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000054e  00000000  00000000  00019ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001649e  00000000  00000000  0001a416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000979c  00000000  00000000  000308b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007e74f  00000000  00000000  0003a050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001a60  00000000  00000000  000b87a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000ba200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800a10c <__do_global_dtors_aux>:
 800a10c:	b510      	push	{r4, lr}
 800a10e:	4c05      	ldr	r4, [pc, #20]	; (800a124 <__do_global_dtors_aux+0x18>)
 800a110:	7823      	ldrb	r3, [r4, #0]
 800a112:	b933      	cbnz	r3, 800a122 <__do_global_dtors_aux+0x16>
 800a114:	4b04      	ldr	r3, [pc, #16]	; (800a128 <__do_global_dtors_aux+0x1c>)
 800a116:	b113      	cbz	r3, 800a11e <__do_global_dtors_aux+0x12>
 800a118:	4804      	ldr	r0, [pc, #16]	; (800a12c <__do_global_dtors_aux+0x20>)
 800a11a:	f3af 8000 	nop.w
 800a11e:	2301      	movs	r3, #1
 800a120:	7023      	strb	r3, [r4, #0]
 800a122:	bd10      	pop	{r4, pc}
 800a124:	2000000c 	.word	0x2000000c
 800a128:	00000000 	.word	0x00000000
 800a12c:	0800c05c 	.word	0x0800c05c

0800a130 <frame_dummy>:
 800a130:	b508      	push	{r3, lr}
 800a132:	4b03      	ldr	r3, [pc, #12]	; (800a140 <frame_dummy+0x10>)
 800a134:	b11b      	cbz	r3, 800a13e <frame_dummy+0xe>
 800a136:	4903      	ldr	r1, [pc, #12]	; (800a144 <frame_dummy+0x14>)
 800a138:	4803      	ldr	r0, [pc, #12]	; (800a148 <frame_dummy+0x18>)
 800a13a:	f3af 8000 	nop.w
 800a13e:	bd08      	pop	{r3, pc}
 800a140:	00000000 	.word	0x00000000
 800a144:	20000010 	.word	0x20000010
 800a148:	0800c05c 	.word	0x0800c05c

0800a14c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b088      	sub	sp, #32
 800a150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a152:	f107 0310 	add.w	r3, r7, #16
 800a156:	2200      	movs	r2, #0
 800a158:	601a      	str	r2, [r3, #0]
 800a15a:	605a      	str	r2, [r3, #4]
 800a15c:	609a      	str	r2, [r3, #8]
 800a15e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a160:	4b1e      	ldr	r3, [pc, #120]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a162:	699b      	ldr	r3, [r3, #24]
 800a164:	4a1d      	ldr	r2, [pc, #116]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a166:	f043 0310 	orr.w	r3, r3, #16
 800a16a:	6193      	str	r3, [r2, #24]
 800a16c:	4b1b      	ldr	r3, [pc, #108]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a16e:	699b      	ldr	r3, [r3, #24]
 800a170:	f003 0310 	and.w	r3, r3, #16
 800a174:	60fb      	str	r3, [r7, #12]
 800a176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a178:	4b18      	ldr	r3, [pc, #96]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a17a:	699b      	ldr	r3, [r3, #24]
 800a17c:	4a17      	ldr	r2, [pc, #92]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a17e:	f043 0320 	orr.w	r3, r3, #32
 800a182:	6193      	str	r3, [r2, #24]
 800a184:	4b15      	ldr	r3, [pc, #84]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a186:	699b      	ldr	r3, [r3, #24]
 800a188:	f003 0320 	and.w	r3, r3, #32
 800a18c:	60bb      	str	r3, [r7, #8]
 800a18e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a190:	4b12      	ldr	r3, [pc, #72]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a192:	699b      	ldr	r3, [r3, #24]
 800a194:	4a11      	ldr	r2, [pc, #68]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a196:	f043 0304 	orr.w	r3, r3, #4
 800a19a:	6193      	str	r3, [r2, #24]
 800a19c:	4b0f      	ldr	r3, [pc, #60]	; (800a1dc <MX_GPIO_Init+0x90>)
 800a19e:	699b      	ldr	r3, [r3, #24]
 800a1a0:	f003 0304 	and.w	r3, r3, #4
 800a1a4:	607b      	str	r3, [r7, #4]
 800a1a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a1ae:	480c      	ldr	r0, [pc, #48]	; (800a1e0 <MX_GPIO_Init+0x94>)
 800a1b0:	f000 fdd8 	bl	800ad64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800a1b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a1b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1c2:	2302      	movs	r3, #2
 800a1c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a1c6:	f107 0310 	add.w	r3, r7, #16
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	4804      	ldr	r0, [pc, #16]	; (800a1e0 <MX_GPIO_Init+0x94>)
 800a1ce:	f000 fc45 	bl	800aa5c <HAL_GPIO_Init>

}
 800a1d2:	bf00      	nop
 800a1d4:	3720      	adds	r7, #32
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd80      	pop	{r7, pc}
 800a1da:	bf00      	nop
 800a1dc:	40021000 	.word	0x40021000
 800a1e0:	40011000 	.word	0x40011000

0800a1e4 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) //For future work add this func to BL_Manager files not main
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b083      	sub	sp, #12
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
	if(BL_Jump_Status == BL_BEGIN_MATCH)
 800a1ec:	4b07      	ldr	r3, [pc, #28]	; (800a20c <HAL_UART_RxCpltCallback+0x28>)
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	2baa      	cmp	r3, #170	; 0xaa
 800a1f2:	d103      	bne.n	800a1fc <HAL_UART_RxCpltCallback+0x18>
	{
		BL_Jump_Flag = BL_BEGIN_MATCH;
 800a1f4:	4b06      	ldr	r3, [pc, #24]	; (800a210 <HAL_UART_RxCpltCallback+0x2c>)
 800a1f6:	22aa      	movs	r2, #170	; 0xaa
 800a1f8:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		BL_Jump_Flag = BL_BEGIN_NOT_MATCH;
	}
}
 800a1fa:	e002      	b.n	800a202 <HAL_UART_RxCpltCallback+0x1e>
		BL_Jump_Flag = BL_BEGIN_NOT_MATCH;
 800a1fc:	4b04      	ldr	r3, [pc, #16]	; (800a210 <HAL_UART_RxCpltCallback+0x2c>)
 800a1fe:	22ee      	movs	r2, #238	; 0xee
 800a200:	701a      	strb	r2, [r3, #0]
}
 800a202:	bf00      	nop
 800a204:	370c      	adds	r7, #12
 800a206:	46bd      	mov	sp, r7
 800a208:	bc80      	pop	{r7}
 800a20a:	4770      	bx	lr
 800a20c:	20000028 	.word	0x20000028
 800a210:	20000029 	.word	0x20000029

0800a214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a21a:	f000 f9fd 	bl	800a618 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a21e:	f000 f82b 	bl	800a278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a222:	f7ff ff93 	bl	800a14c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800a226:	f000 f8e9 	bl	800a3fc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800a22a:	f000 f911 	bl	800a450 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		/*Toggle led 13*/
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800a22e:	2201      	movs	r2, #1
 800a230:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a234:	480e      	ldr	r0, [pc, #56]	; (800a270 <main+0x5c>)
 800a236:	f000 fd95 	bl	800ad64 <HAL_GPIO_WritePin>
		//HAL_Delay(500); Cause conflict with flash derivers which results into bugs
		int i;
		for(i =0; i<1000000; i++);
 800a23a:	2300      	movs	r3, #0
 800a23c:	607b      	str	r3, [r7, #4]
 800a23e:	e002      	b.n	800a246 <main+0x32>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	3301      	adds	r3, #1
 800a244:	607b      	str	r3, [r7, #4]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	4a0a      	ldr	r2, [pc, #40]	; (800a274 <main+0x60>)
 800a24a:	4293      	cmp	r3, r2
 800a24c:	ddf8      	ble.n	800a240 <main+0x2c>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800a24e:	2200      	movs	r2, #0
 800a250:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a254:	4806      	ldr	r0, [pc, #24]	; (800a270 <main+0x5c>)
 800a256:	f000 fd85 	bl	800ad64 <HAL_GPIO_WritePin>
		//HAL_Delay(500); Cause conflict with flash derivers which results into bugs
		for(i =0; i<1000000; i++);
 800a25a:	2300      	movs	r3, #0
 800a25c:	607b      	str	r3, [r7, #4]
 800a25e:	e002      	b.n	800a266 <main+0x52>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	3301      	adds	r3, #1
 800a264:	607b      	str	r3, [r7, #4]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4a02      	ldr	r2, [pc, #8]	; (800a274 <main+0x60>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	ddf8      	ble.n	800a260 <main+0x4c>
	{
 800a26e:	e7de      	b.n	800a22e <main+0x1a>
 800a270:	40011000 	.word	0x40011000
 800a274:	000f423f 	.word	0x000f423f

0800a278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b090      	sub	sp, #64	; 0x40
 800a27c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a27e:	f107 0318 	add.w	r3, r7, #24
 800a282:	2228      	movs	r2, #40	; 0x28
 800a284:	2100      	movs	r1, #0
 800a286:	4618      	mov	r0, r3
 800a288:	f001 febc 	bl	800c004 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a28c:	1d3b      	adds	r3, r7, #4
 800a28e:	2200      	movs	r2, #0
 800a290:	601a      	str	r2, [r3, #0]
 800a292:	605a      	str	r2, [r3, #4]
 800a294:	609a      	str	r2, [r3, #8]
 800a296:	60da      	str	r2, [r3, #12]
 800a298:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800a29a:	2301      	movs	r3, #1
 800a29c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800a29e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a2a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a2a8:	f107 0318 	add.w	r3, r7, #24
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f000 fd71 	bl	800ad94 <HAL_RCC_OscConfig>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d001      	beq.n	800a2bc <SystemClock_Config+0x44>
  {
    Error_Handler();
 800a2b8:	f000 f818 	bl	800a2ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a2bc:	230f      	movs	r3, #15
 800a2be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800a2d0:	1d3b      	adds	r3, r7, #4
 800a2d2:	2100      	movs	r1, #0
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f000 ffdf 	bl	800b298 <HAL_RCC_ClockConfig>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d001      	beq.n	800a2e4 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 800a2e0:	f000 f804 	bl	800a2ec <Error_Handler>
  }
}
 800a2e4:	bf00      	nop
 800a2e6:	3740      	adds	r7, #64	; 0x40
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}

0800a2ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a2f0:	b672      	cpsid	i
}
 800a2f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800a2f4:	e7fe      	b.n	800a2f4 <Error_Handler+0x8>
	...

0800a2f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b084      	sub	sp, #16
 800a2fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800a2fe:	4b19      	ldr	r3, [pc, #100]	; (800a364 <HAL_MspInit+0x6c>)
 800a300:	699b      	ldr	r3, [r3, #24]
 800a302:	4a18      	ldr	r2, [pc, #96]	; (800a364 <HAL_MspInit+0x6c>)
 800a304:	f043 0301 	orr.w	r3, r3, #1
 800a308:	6193      	str	r3, [r2, #24]
 800a30a:	4b16      	ldr	r3, [pc, #88]	; (800a364 <HAL_MspInit+0x6c>)
 800a30c:	699b      	ldr	r3, [r3, #24]
 800a30e:	f003 0301 	and.w	r3, r3, #1
 800a312:	60bb      	str	r3, [r7, #8]
 800a314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a316:	4b13      	ldr	r3, [pc, #76]	; (800a364 <HAL_MspInit+0x6c>)
 800a318:	69db      	ldr	r3, [r3, #28]
 800a31a:	4a12      	ldr	r2, [pc, #72]	; (800a364 <HAL_MspInit+0x6c>)
 800a31c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a320:	61d3      	str	r3, [r2, #28]
 800a322:	4b10      	ldr	r3, [pc, #64]	; (800a364 <HAL_MspInit+0x6c>)
 800a324:	69db      	ldr	r3, [r3, #28]
 800a326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a32a:	607b      	str	r3, [r7, #4]
 800a32c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800a32e:	2200      	movs	r2, #0
 800a330:	2100      	movs	r1, #0
 800a332:	2005      	movs	r0, #5
 800a334:	f000 faa9 	bl	800a88a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800a338:	2005      	movs	r0, #5
 800a33a:	f000 fac2 	bl	800a8c2 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800a33e:	4b0a      	ldr	r3, [pc, #40]	; (800a368 <HAL_MspInit+0x70>)
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	60fb      	str	r3, [r7, #12]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800a34a:	60fb      	str	r3, [r7, #12]
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a352:	60fb      	str	r3, [r7, #12]
 800a354:	4a04      	ldr	r2, [pc, #16]	; (800a368 <HAL_MspInit+0x70>)
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a35a:	bf00      	nop
 800a35c:	3710      	adds	r7, #16
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	40021000 	.word	0x40021000
 800a368:	40010000 	.word	0x40010000

0800a36c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a36c:	b480      	push	{r7}
 800a36e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a370:	e7fe      	b.n	800a370 <NMI_Handler+0x4>

0800a372 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a372:	b480      	push	{r7}
 800a374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a376:	e7fe      	b.n	800a376 <HardFault_Handler+0x4>

0800a378 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a378:	b480      	push	{r7}
 800a37a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a37c:	e7fe      	b.n	800a37c <MemManage_Handler+0x4>

0800a37e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a37e:	b480      	push	{r7}
 800a380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a382:	e7fe      	b.n	800a382 <BusFault_Handler+0x4>

0800a384 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a384:	b480      	push	{r7}
 800a386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a388:	e7fe      	b.n	800a388 <UsageFault_Handler+0x4>

0800a38a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a38a:	b480      	push	{r7}
 800a38c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a38e:	bf00      	nop
 800a390:	46bd      	mov	sp, r7
 800a392:	bc80      	pop	{r7}
 800a394:	4770      	bx	lr

0800a396 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a396:	b480      	push	{r7}
 800a398:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a39a:	bf00      	nop
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bc80      	pop	{r7}
 800a3a0:	4770      	bx	lr

0800a3a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a3a2:	b480      	push	{r7}
 800a3a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a3a6:	bf00      	nop
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bc80      	pop	{r7}
 800a3ac:	4770      	bx	lr

0800a3ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a3ae:	b580      	push	{r7, lr}
 800a3b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a3b2:	f000 f977 	bl	800a6a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a3b6:	bf00      	nop
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800a3ba:	b480      	push	{r7}
 800a3bc:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800a3be:	bf00      	nop
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bc80      	pop	{r7}
 800a3c4:	4770      	bx	lr
	...

0800a3c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800a3cc:	4802      	ldr	r0, [pc, #8]	; (800a3d8 <USART1_IRQHandler+0x10>)
 800a3ce:	f001 f941 	bl	800b654 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800a3d2:	bf00      	nop
 800a3d4:	bd80      	pop	{r7, pc}
 800a3d6:	bf00      	nop
 800a3d8:	2000002c 	.word	0x2000002c

0800a3dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800a3e0:	4802      	ldr	r0, [pc, #8]	; (800a3ec <USART2_IRQHandler+0x10>)
 800a3e2:	f001 f937 	bl	800b654 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800a3e6:	bf00      	nop
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	20000074 	.word	0x20000074

0800a3f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a3f4:	bf00      	nop
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bc80      	pop	{r7}
 800a3fa:	4770      	bx	lr

0800a3fc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a400:	4b11      	ldr	r3, [pc, #68]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a402:	4a12      	ldr	r2, [pc, #72]	; (800a44c <MX_USART1_UART_Init+0x50>)
 800a404:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a406:	4b10      	ldr	r3, [pc, #64]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a408:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a40c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a40e:	4b0e      	ldr	r3, [pc, #56]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a410:	2200      	movs	r2, #0
 800a412:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a414:	4b0c      	ldr	r3, [pc, #48]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a416:	2200      	movs	r2, #0
 800a418:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a41a:	4b0b      	ldr	r3, [pc, #44]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a41c:	2200      	movs	r2, #0
 800a41e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a420:	4b09      	ldr	r3, [pc, #36]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a422:	220c      	movs	r2, #12
 800a424:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a426:	4b08      	ldr	r3, [pc, #32]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a428:	2200      	movs	r2, #0
 800a42a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a42c:	4b06      	ldr	r3, [pc, #24]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a42e:	2200      	movs	r2, #0
 800a430:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a432:	4805      	ldr	r0, [pc, #20]	; (800a448 <MX_USART1_UART_Init+0x4c>)
 800a434:	f001 f8be 	bl	800b5b4 <HAL_UART_Init>
 800a438:	4603      	mov	r3, r0
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d001      	beq.n	800a442 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800a43e:	f7ff ff55 	bl	800a2ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a442:	bf00      	nop
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	2000002c 	.word	0x2000002c
 800a44c:	40013800 	.word	0x40013800

0800a450 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a454:	4b11      	ldr	r3, [pc, #68]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a456:	4a12      	ldr	r2, [pc, #72]	; (800a4a0 <MX_USART2_UART_Init+0x50>)
 800a458:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800a45a:	4b10      	ldr	r3, [pc, #64]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a45c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a460:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a462:	4b0e      	ldr	r3, [pc, #56]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a464:	2200      	movs	r2, #0
 800a466:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a468:	4b0c      	ldr	r3, [pc, #48]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a46a:	2200      	movs	r2, #0
 800a46c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a46e:	4b0b      	ldr	r3, [pc, #44]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a470:	2200      	movs	r2, #0
 800a472:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a474:	4b09      	ldr	r3, [pc, #36]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a476:	220c      	movs	r2, #12
 800a478:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a47a:	4b08      	ldr	r3, [pc, #32]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a47c:	2200      	movs	r2, #0
 800a47e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a480:	4b06      	ldr	r3, [pc, #24]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a482:	2200      	movs	r2, #0
 800a484:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a486:	4805      	ldr	r0, [pc, #20]	; (800a49c <MX_USART2_UART_Init+0x4c>)
 800a488:	f001 f894 	bl	800b5b4 <HAL_UART_Init>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d001      	beq.n	800a496 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800a492:	f7ff ff2b 	bl	800a2ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a496:	bf00      	nop
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	20000074 	.word	0x20000074
 800a4a0:	40004400 	.word	0x40004400

0800a4a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b08a      	sub	sp, #40	; 0x28
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4ac:	f107 0318 	add.w	r3, r7, #24
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	601a      	str	r2, [r3, #0]
 800a4b4:	605a      	str	r2, [r3, #4]
 800a4b6:	609a      	str	r2, [r3, #8]
 800a4b8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a3f      	ldr	r2, [pc, #252]	; (800a5bc <HAL_UART_MspInit+0x118>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d13a      	bne.n	800a53a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a4c4:	4b3e      	ldr	r3, [pc, #248]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a4c6:	699b      	ldr	r3, [r3, #24]
 800a4c8:	4a3d      	ldr	r2, [pc, #244]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a4ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a4ce:	6193      	str	r3, [r2, #24]
 800a4d0:	4b3b      	ldr	r3, [pc, #236]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a4d2:	699b      	ldr	r3, [r3, #24]
 800a4d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a4d8:	617b      	str	r3, [r7, #20]
 800a4da:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4dc:	4b38      	ldr	r3, [pc, #224]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a4de:	699b      	ldr	r3, [r3, #24]
 800a4e0:	4a37      	ldr	r2, [pc, #220]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a4e2:	f043 0304 	orr.w	r3, r3, #4
 800a4e6:	6193      	str	r3, [r2, #24]
 800a4e8:	4b35      	ldr	r3, [pc, #212]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a4ea:	699b      	ldr	r3, [r3, #24]
 800a4ec:	f003 0304 	and.w	r3, r3, #4
 800a4f0:	613b      	str	r3, [r7, #16]
 800a4f2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a4f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a4f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4fa:	2302      	movs	r3, #2
 800a4fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a4fe:	2303      	movs	r3, #3
 800a500:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a502:	f107 0318 	add.w	r3, r7, #24
 800a506:	4619      	mov	r1, r3
 800a508:	482e      	ldr	r0, [pc, #184]	; (800a5c4 <HAL_UART_MspInit+0x120>)
 800a50a:	f000 faa7 	bl	800aa5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a50e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a512:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a514:	2300      	movs	r3, #0
 800a516:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a518:	2300      	movs	r3, #0
 800a51a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a51c:	f107 0318 	add.w	r3, r7, #24
 800a520:	4619      	mov	r1, r3
 800a522:	4828      	ldr	r0, [pc, #160]	; (800a5c4 <HAL_UART_MspInit+0x120>)
 800a524:	f000 fa9a 	bl	800aa5c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800a528:	2200      	movs	r2, #0
 800a52a:	2100      	movs	r1, #0
 800a52c:	2025      	movs	r0, #37	; 0x25
 800a52e:	f000 f9ac 	bl	800a88a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800a532:	2025      	movs	r0, #37	; 0x25
 800a534:	f000 f9c5 	bl	800a8c2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800a538:	e03c      	b.n	800a5b4 <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART2)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a22      	ldr	r2, [pc, #136]	; (800a5c8 <HAL_UART_MspInit+0x124>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d137      	bne.n	800a5b4 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 800a544:	4b1e      	ldr	r3, [pc, #120]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a546:	69db      	ldr	r3, [r3, #28]
 800a548:	4a1d      	ldr	r2, [pc, #116]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a54a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a54e:	61d3      	str	r3, [r2, #28]
 800a550:	4b1b      	ldr	r3, [pc, #108]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a552:	69db      	ldr	r3, [r3, #28]
 800a554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a558:	60fb      	str	r3, [r7, #12]
 800a55a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a55c:	4b18      	ldr	r3, [pc, #96]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a55e:	699b      	ldr	r3, [r3, #24]
 800a560:	4a17      	ldr	r2, [pc, #92]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a562:	f043 0304 	orr.w	r3, r3, #4
 800a566:	6193      	str	r3, [r2, #24]
 800a568:	4b15      	ldr	r3, [pc, #84]	; (800a5c0 <HAL_UART_MspInit+0x11c>)
 800a56a:	699b      	ldr	r3, [r3, #24]
 800a56c:	f003 0304 	and.w	r3, r3, #4
 800a570:	60bb      	str	r3, [r7, #8]
 800a572:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a574:	2304      	movs	r3, #4
 800a576:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a578:	2302      	movs	r3, #2
 800a57a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a57c:	2303      	movs	r3, #3
 800a57e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a580:	f107 0318 	add.w	r3, r7, #24
 800a584:	4619      	mov	r1, r3
 800a586:	480f      	ldr	r0, [pc, #60]	; (800a5c4 <HAL_UART_MspInit+0x120>)
 800a588:	f000 fa68 	bl	800aa5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a58c:	2308      	movs	r3, #8
 800a58e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a590:	2300      	movs	r3, #0
 800a592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a594:	2300      	movs	r3, #0
 800a596:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a598:	f107 0318 	add.w	r3, r7, #24
 800a59c:	4619      	mov	r1, r3
 800a59e:	4809      	ldr	r0, [pc, #36]	; (800a5c4 <HAL_UART_MspInit+0x120>)
 800a5a0:	f000 fa5c 	bl	800aa5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	2100      	movs	r1, #0
 800a5a8:	2026      	movs	r0, #38	; 0x26
 800a5aa:	f000 f96e 	bl	800a88a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800a5ae:	2026      	movs	r0, #38	; 0x26
 800a5b0:	f000 f987 	bl	800a8c2 <HAL_NVIC_EnableIRQ>
}
 800a5b4:	bf00      	nop
 800a5b6:	3728      	adds	r7, #40	; 0x28
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}
 800a5bc:	40013800 	.word	0x40013800
 800a5c0:	40021000 	.word	0x40021000
 800a5c4:	40010800 	.word	0x40010800
 800a5c8:	40004400 	.word	0x40004400

0800a5cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800a5cc:	f7ff ff10 	bl	800a3f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a5d0:	480b      	ldr	r0, [pc, #44]	; (800a600 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800a5d2:	490c      	ldr	r1, [pc, #48]	; (800a604 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800a5d4:	4a0c      	ldr	r2, [pc, #48]	; (800a608 <LoopFillZerobss+0x16>)
  movs r3, #0
 800a5d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a5d8:	e002      	b.n	800a5e0 <LoopCopyDataInit>

0800a5da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a5da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a5dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a5de:	3304      	adds	r3, #4

0800a5e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a5e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a5e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a5e4:	d3f9      	bcc.n	800a5da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a5e6:	4a09      	ldr	r2, [pc, #36]	; (800a60c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800a5e8:	4c09      	ldr	r4, [pc, #36]	; (800a610 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800a5ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a5ec:	e001      	b.n	800a5f2 <LoopFillZerobss>

0800a5ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a5ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a5f0:	3204      	adds	r2, #4

0800a5f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a5f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a5f4:	d3fb      	bcc.n	800a5ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a5f6:	f001 fd0d 	bl	800c014 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800a5fa:	f7ff fe0b 	bl	800a214 <main>
  bx lr
 800a5fe:	4770      	bx	lr
  ldr r0, =_sdata
 800a600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a604:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800a608:	0800c0a8 	.word	0x0800c0a8
  ldr r2, =_sbss
 800a60c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800a610:	200000c0 	.word	0x200000c0

0800a614 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a614:	e7fe      	b.n	800a614 <ADC1_2_IRQHandler>
	...

0800a618 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a61c:	4b08      	ldr	r3, [pc, #32]	; (800a640 <HAL_Init+0x28>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	4a07      	ldr	r2, [pc, #28]	; (800a640 <HAL_Init+0x28>)
 800a622:	f043 0310 	orr.w	r3, r3, #16
 800a626:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a628:	2003      	movs	r0, #3
 800a62a:	f000 f923 	bl	800a874 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a62e:	200f      	movs	r0, #15
 800a630:	f000 f808 	bl	800a644 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800a634:	f7ff fe60 	bl	800a2f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800a638:	2300      	movs	r3, #0
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	bd80      	pop	{r7, pc}
 800a63e:	bf00      	nop
 800a640:	40022000 	.word	0x40022000

0800a644 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b082      	sub	sp, #8
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800a64c:	4b12      	ldr	r3, [pc, #72]	; (800a698 <HAL_InitTick+0x54>)
 800a64e:	681a      	ldr	r2, [r3, #0]
 800a650:	4b12      	ldr	r3, [pc, #72]	; (800a69c <HAL_InitTick+0x58>)
 800a652:	781b      	ldrb	r3, [r3, #0]
 800a654:	4619      	mov	r1, r3
 800a656:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a65a:	fbb3 f3f1 	udiv	r3, r3, r1
 800a65e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a662:	4618      	mov	r0, r3
 800a664:	f000 f93b 	bl	800a8de <HAL_SYSTICK_Config>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d001      	beq.n	800a672 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800a66e:	2301      	movs	r3, #1
 800a670:	e00e      	b.n	800a690 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2b0f      	cmp	r3, #15
 800a676:	d80a      	bhi.n	800a68e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a678:	2200      	movs	r2, #0
 800a67a:	6879      	ldr	r1, [r7, #4]
 800a67c:	f04f 30ff 	mov.w	r0, #4294967295
 800a680:	f000 f903 	bl	800a88a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800a684:	4a06      	ldr	r2, [pc, #24]	; (800a6a0 <HAL_InitTick+0x5c>)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800a68a:	2300      	movs	r3, #0
 800a68c:	e000      	b.n	800a690 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800a68e:	2301      	movs	r3, #1
}
 800a690:	4618      	mov	r0, r3
 800a692:	3708      	adds	r7, #8
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}
 800a698:	20000000 	.word	0x20000000
 800a69c:	20000008 	.word	0x20000008
 800a6a0:	20000004 	.word	0x20000004

0800a6a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a6a8:	4b05      	ldr	r3, [pc, #20]	; (800a6c0 <HAL_IncTick+0x1c>)
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	461a      	mov	r2, r3
 800a6ae:	4b05      	ldr	r3, [pc, #20]	; (800a6c4 <HAL_IncTick+0x20>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	4413      	add	r3, r2
 800a6b4:	4a03      	ldr	r2, [pc, #12]	; (800a6c4 <HAL_IncTick+0x20>)
 800a6b6:	6013      	str	r3, [r2, #0]
}
 800a6b8:	bf00      	nop
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bc80      	pop	{r7}
 800a6be:	4770      	bx	lr
 800a6c0:	20000008 	.word	0x20000008
 800a6c4:	200000bc 	.word	0x200000bc

0800a6c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	af00      	add	r7, sp, #0
  return uwTick;
 800a6cc:	4b02      	ldr	r3, [pc, #8]	; (800a6d8 <HAL_GetTick+0x10>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bc80      	pop	{r7}
 800a6d6:	4770      	bx	lr
 800a6d8:	200000bc 	.word	0x200000bc

0800a6dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b085      	sub	sp, #20
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	f003 0307 	and.w	r3, r3, #7
 800a6ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a6ec:	4b0c      	ldr	r3, [pc, #48]	; (800a720 <__NVIC_SetPriorityGrouping+0x44>)
 800a6ee:	68db      	ldr	r3, [r3, #12]
 800a6f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a6f2:	68ba      	ldr	r2, [r7, #8]
 800a6f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a6f8:	4013      	ands	r3, r2
 800a6fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a704:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a70c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a70e:	4a04      	ldr	r2, [pc, #16]	; (800a720 <__NVIC_SetPriorityGrouping+0x44>)
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	60d3      	str	r3, [r2, #12]
}
 800a714:	bf00      	nop
 800a716:	3714      	adds	r7, #20
 800a718:	46bd      	mov	sp, r7
 800a71a:	bc80      	pop	{r7}
 800a71c:	4770      	bx	lr
 800a71e:	bf00      	nop
 800a720:	e000ed00 	.word	0xe000ed00

0800a724 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a724:	b480      	push	{r7}
 800a726:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a728:	4b04      	ldr	r3, [pc, #16]	; (800a73c <__NVIC_GetPriorityGrouping+0x18>)
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	0a1b      	lsrs	r3, r3, #8
 800a72e:	f003 0307 	and.w	r3, r3, #7
}
 800a732:	4618      	mov	r0, r3
 800a734:	46bd      	mov	sp, r7
 800a736:	bc80      	pop	{r7}
 800a738:	4770      	bx	lr
 800a73a:	bf00      	nop
 800a73c:	e000ed00 	.word	0xe000ed00

0800a740 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a740:	b480      	push	{r7}
 800a742:	b083      	sub	sp, #12
 800a744:	af00      	add	r7, sp, #0
 800a746:	4603      	mov	r3, r0
 800a748:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a74a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	db0b      	blt.n	800a76a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a752:	79fb      	ldrb	r3, [r7, #7]
 800a754:	f003 021f 	and.w	r2, r3, #31
 800a758:	4906      	ldr	r1, [pc, #24]	; (800a774 <__NVIC_EnableIRQ+0x34>)
 800a75a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a75e:	095b      	lsrs	r3, r3, #5
 800a760:	2001      	movs	r0, #1
 800a762:	fa00 f202 	lsl.w	r2, r0, r2
 800a766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a76a:	bf00      	nop
 800a76c:	370c      	adds	r7, #12
 800a76e:	46bd      	mov	sp, r7
 800a770:	bc80      	pop	{r7}
 800a772:	4770      	bx	lr
 800a774:	e000e100 	.word	0xe000e100

0800a778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a778:	b480      	push	{r7}
 800a77a:	b083      	sub	sp, #12
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	4603      	mov	r3, r0
 800a780:	6039      	str	r1, [r7, #0]
 800a782:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	db0a      	blt.n	800a7a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	b2da      	uxtb	r2, r3
 800a790:	490c      	ldr	r1, [pc, #48]	; (800a7c4 <__NVIC_SetPriority+0x4c>)
 800a792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a796:	0112      	lsls	r2, r2, #4
 800a798:	b2d2      	uxtb	r2, r2
 800a79a:	440b      	add	r3, r1
 800a79c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a7a0:	e00a      	b.n	800a7b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	b2da      	uxtb	r2, r3
 800a7a6:	4908      	ldr	r1, [pc, #32]	; (800a7c8 <__NVIC_SetPriority+0x50>)
 800a7a8:	79fb      	ldrb	r3, [r7, #7]
 800a7aa:	f003 030f 	and.w	r3, r3, #15
 800a7ae:	3b04      	subs	r3, #4
 800a7b0:	0112      	lsls	r2, r2, #4
 800a7b2:	b2d2      	uxtb	r2, r2
 800a7b4:	440b      	add	r3, r1
 800a7b6:	761a      	strb	r2, [r3, #24]
}
 800a7b8:	bf00      	nop
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bc80      	pop	{r7}
 800a7c0:	4770      	bx	lr
 800a7c2:	bf00      	nop
 800a7c4:	e000e100 	.word	0xe000e100
 800a7c8:	e000ed00 	.word	0xe000ed00

0800a7cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b089      	sub	sp, #36	; 0x24
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	60b9      	str	r1, [r7, #8]
 800a7d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f003 0307 	and.w	r3, r3, #7
 800a7de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a7e0:	69fb      	ldr	r3, [r7, #28]
 800a7e2:	f1c3 0307 	rsb	r3, r3, #7
 800a7e6:	2b04      	cmp	r3, #4
 800a7e8:	bf28      	it	cs
 800a7ea:	2304      	movcs	r3, #4
 800a7ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a7ee:	69fb      	ldr	r3, [r7, #28]
 800a7f0:	3304      	adds	r3, #4
 800a7f2:	2b06      	cmp	r3, #6
 800a7f4:	d902      	bls.n	800a7fc <NVIC_EncodePriority+0x30>
 800a7f6:	69fb      	ldr	r3, [r7, #28]
 800a7f8:	3b03      	subs	r3, #3
 800a7fa:	e000      	b.n	800a7fe <NVIC_EncodePriority+0x32>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a800:	f04f 32ff 	mov.w	r2, #4294967295
 800a804:	69bb      	ldr	r3, [r7, #24]
 800a806:	fa02 f303 	lsl.w	r3, r2, r3
 800a80a:	43da      	mvns	r2, r3
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	401a      	ands	r2, r3
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a814:	f04f 31ff 	mov.w	r1, #4294967295
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	fa01 f303 	lsl.w	r3, r1, r3
 800a81e:	43d9      	mvns	r1, r3
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a824:	4313      	orrs	r3, r2
         );
}
 800a826:	4618      	mov	r0, r3
 800a828:	3724      	adds	r7, #36	; 0x24
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bc80      	pop	{r7}
 800a82e:	4770      	bx	lr

0800a830 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b082      	sub	sp, #8
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	3b01      	subs	r3, #1
 800a83c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a840:	d301      	bcc.n	800a846 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a842:	2301      	movs	r3, #1
 800a844:	e00f      	b.n	800a866 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a846:	4a0a      	ldr	r2, [pc, #40]	; (800a870 <SysTick_Config+0x40>)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	3b01      	subs	r3, #1
 800a84c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a84e:	210f      	movs	r1, #15
 800a850:	f04f 30ff 	mov.w	r0, #4294967295
 800a854:	f7ff ff90 	bl	800a778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a858:	4b05      	ldr	r3, [pc, #20]	; (800a870 <SysTick_Config+0x40>)
 800a85a:	2200      	movs	r2, #0
 800a85c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a85e:	4b04      	ldr	r3, [pc, #16]	; (800a870 <SysTick_Config+0x40>)
 800a860:	2207      	movs	r2, #7
 800a862:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a864:	2300      	movs	r3, #0
}
 800a866:	4618      	mov	r0, r3
 800a868:	3708      	adds	r7, #8
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}
 800a86e:	bf00      	nop
 800a870:	e000e010 	.word	0xe000e010

0800a874 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a874:	b580      	push	{r7, lr}
 800a876:	b082      	sub	sp, #8
 800a878:	af00      	add	r7, sp, #0
 800a87a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f7ff ff2d 	bl	800a6dc <__NVIC_SetPriorityGrouping>
}
 800a882:	bf00      	nop
 800a884:	3708      	adds	r7, #8
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a88a:	b580      	push	{r7, lr}
 800a88c:	b086      	sub	sp, #24
 800a88e:	af00      	add	r7, sp, #0
 800a890:	4603      	mov	r3, r0
 800a892:	60b9      	str	r1, [r7, #8]
 800a894:	607a      	str	r2, [r7, #4]
 800a896:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a898:	2300      	movs	r3, #0
 800a89a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a89c:	f7ff ff42 	bl	800a724 <__NVIC_GetPriorityGrouping>
 800a8a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	68b9      	ldr	r1, [r7, #8]
 800a8a6:	6978      	ldr	r0, [r7, #20]
 800a8a8:	f7ff ff90 	bl	800a7cc <NVIC_EncodePriority>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a8b2:	4611      	mov	r1, r2
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f7ff ff5f 	bl	800a778 <__NVIC_SetPriority>
}
 800a8ba:	bf00      	nop
 800a8bc:	3718      	adds	r7, #24
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b082      	sub	sp, #8
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a8cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f7ff ff35 	bl	800a740 <__NVIC_EnableIRQ>
}
 800a8d6:	bf00      	nop
 800a8d8:	3708      	adds	r7, #8
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}

0800a8de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a8de:	b580      	push	{r7, lr}
 800a8e0:	b082      	sub	sp, #8
 800a8e2:	af00      	add	r7, sp, #0
 800a8e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f7ff ffa2 	bl	800a830 <SysTick_Config>
 800a8ec:	4603      	mov	r3, r0
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3708      	adds	r7, #8
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a8f6:	b480      	push	{r7}
 800a8f8:	b085      	sub	sp, #20
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a8fe:	2300      	movs	r3, #0
 800a900:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	2b02      	cmp	r3, #2
 800a90c:	d008      	beq.n	800a920 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2204      	movs	r2, #4
 800a912:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2200      	movs	r2, #0
 800a918:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800a91c:	2301      	movs	r3, #1
 800a91e:	e020      	b.n	800a962 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	681a      	ldr	r2, [r3, #0]
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f022 020e 	bic.w	r2, r2, #14
 800a92e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	681a      	ldr	r2, [r3, #0]
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	f022 0201 	bic.w	r2, r2, #1
 800a93e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a948:	2101      	movs	r1, #1
 800a94a:	fa01 f202 	lsl.w	r2, r1, r2
 800a94e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2201      	movs	r2, #1
 800a954:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2200      	movs	r2, #0
 800a95c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800a960:	7bfb      	ldrb	r3, [r7, #15]
}
 800a962:	4618      	mov	r0, r3
 800a964:	3714      	adds	r7, #20
 800a966:	46bd      	mov	sp, r7
 800a968:	bc80      	pop	{r7}
 800a96a:	4770      	bx	lr

0800a96c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b084      	sub	sp, #16
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a974:	2300      	movs	r3, #0
 800a976:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800a97e:	b2db      	uxtb	r3, r3
 800a980:	2b02      	cmp	r3, #2
 800a982:	d005      	beq.n	800a990 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2204      	movs	r2, #4
 800a988:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800a98a:	2301      	movs	r3, #1
 800a98c:	73fb      	strb	r3, [r7, #15]
 800a98e:	e051      	b.n	800aa34 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	681a      	ldr	r2, [r3, #0]
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f022 020e 	bic.w	r2, r2, #14
 800a99e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	681a      	ldr	r2, [r3, #0]
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f022 0201 	bic.w	r2, r2, #1
 800a9ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4a22      	ldr	r2, [pc, #136]	; (800aa40 <HAL_DMA_Abort_IT+0xd4>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d029      	beq.n	800aa0e <HAL_DMA_Abort_IT+0xa2>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	4a21      	ldr	r2, [pc, #132]	; (800aa44 <HAL_DMA_Abort_IT+0xd8>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d022      	beq.n	800aa0a <HAL_DMA_Abort_IT+0x9e>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4a1f      	ldr	r2, [pc, #124]	; (800aa48 <HAL_DMA_Abort_IT+0xdc>)
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d01a      	beq.n	800aa04 <HAL_DMA_Abort_IT+0x98>
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4a1e      	ldr	r2, [pc, #120]	; (800aa4c <HAL_DMA_Abort_IT+0xe0>)
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d012      	beq.n	800a9fe <HAL_DMA_Abort_IT+0x92>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	4a1c      	ldr	r2, [pc, #112]	; (800aa50 <HAL_DMA_Abort_IT+0xe4>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d00a      	beq.n	800a9f8 <HAL_DMA_Abort_IT+0x8c>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4a1b      	ldr	r2, [pc, #108]	; (800aa54 <HAL_DMA_Abort_IT+0xe8>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d102      	bne.n	800a9f2 <HAL_DMA_Abort_IT+0x86>
 800a9ec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800a9f0:	e00e      	b.n	800aa10 <HAL_DMA_Abort_IT+0xa4>
 800a9f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a9f6:	e00b      	b.n	800aa10 <HAL_DMA_Abort_IT+0xa4>
 800a9f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a9fc:	e008      	b.n	800aa10 <HAL_DMA_Abort_IT+0xa4>
 800a9fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aa02:	e005      	b.n	800aa10 <HAL_DMA_Abort_IT+0xa4>
 800aa04:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa08:	e002      	b.n	800aa10 <HAL_DMA_Abort_IT+0xa4>
 800aa0a:	2310      	movs	r3, #16
 800aa0c:	e000      	b.n	800aa10 <HAL_DMA_Abort_IT+0xa4>
 800aa0e:	2301      	movs	r3, #1
 800aa10:	4a11      	ldr	r2, [pc, #68]	; (800aa58 <HAL_DMA_Abort_IT+0xec>)
 800aa12:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2201      	movs	r2, #1
 800aa18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d003      	beq.n	800aa34 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	4798      	blx	r3
    } 
  }
  return status;
 800aa34:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3710      	adds	r7, #16
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
 800aa3e:	bf00      	nop
 800aa40:	40020008 	.word	0x40020008
 800aa44:	4002001c 	.word	0x4002001c
 800aa48:	40020030 	.word	0x40020030
 800aa4c:	40020044 	.word	0x40020044
 800aa50:	40020058 	.word	0x40020058
 800aa54:	4002006c 	.word	0x4002006c
 800aa58:	40020000 	.word	0x40020000

0800aa5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aa5c:	b480      	push	{r7}
 800aa5e:	b08b      	sub	sp, #44	; 0x2c
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
 800aa64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800aa66:	2300      	movs	r3, #0
 800aa68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800aa6e:	e169      	b.n	800ad44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800aa70:	2201      	movs	r2, #1
 800aa72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa74:	fa02 f303 	lsl.w	r3, r2, r3
 800aa78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	69fa      	ldr	r2, [r7, #28]
 800aa80:	4013      	ands	r3, r2
 800aa82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800aa84:	69ba      	ldr	r2, [r7, #24]
 800aa86:	69fb      	ldr	r3, [r7, #28]
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	f040 8158 	bne.w	800ad3e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	685b      	ldr	r3, [r3, #4]
 800aa92:	4a9a      	ldr	r2, [pc, #616]	; (800acfc <HAL_GPIO_Init+0x2a0>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d05e      	beq.n	800ab56 <HAL_GPIO_Init+0xfa>
 800aa98:	4a98      	ldr	r2, [pc, #608]	; (800acfc <HAL_GPIO_Init+0x2a0>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d875      	bhi.n	800ab8a <HAL_GPIO_Init+0x12e>
 800aa9e:	4a98      	ldr	r2, [pc, #608]	; (800ad00 <HAL_GPIO_Init+0x2a4>)
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d058      	beq.n	800ab56 <HAL_GPIO_Init+0xfa>
 800aaa4:	4a96      	ldr	r2, [pc, #600]	; (800ad00 <HAL_GPIO_Init+0x2a4>)
 800aaa6:	4293      	cmp	r3, r2
 800aaa8:	d86f      	bhi.n	800ab8a <HAL_GPIO_Init+0x12e>
 800aaaa:	4a96      	ldr	r2, [pc, #600]	; (800ad04 <HAL_GPIO_Init+0x2a8>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d052      	beq.n	800ab56 <HAL_GPIO_Init+0xfa>
 800aab0:	4a94      	ldr	r2, [pc, #592]	; (800ad04 <HAL_GPIO_Init+0x2a8>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d869      	bhi.n	800ab8a <HAL_GPIO_Init+0x12e>
 800aab6:	4a94      	ldr	r2, [pc, #592]	; (800ad08 <HAL_GPIO_Init+0x2ac>)
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d04c      	beq.n	800ab56 <HAL_GPIO_Init+0xfa>
 800aabc:	4a92      	ldr	r2, [pc, #584]	; (800ad08 <HAL_GPIO_Init+0x2ac>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d863      	bhi.n	800ab8a <HAL_GPIO_Init+0x12e>
 800aac2:	4a92      	ldr	r2, [pc, #584]	; (800ad0c <HAL_GPIO_Init+0x2b0>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d046      	beq.n	800ab56 <HAL_GPIO_Init+0xfa>
 800aac8:	4a90      	ldr	r2, [pc, #576]	; (800ad0c <HAL_GPIO_Init+0x2b0>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d85d      	bhi.n	800ab8a <HAL_GPIO_Init+0x12e>
 800aace:	2b12      	cmp	r3, #18
 800aad0:	d82a      	bhi.n	800ab28 <HAL_GPIO_Init+0xcc>
 800aad2:	2b12      	cmp	r3, #18
 800aad4:	d859      	bhi.n	800ab8a <HAL_GPIO_Init+0x12e>
 800aad6:	a201      	add	r2, pc, #4	; (adr r2, 800aadc <HAL_GPIO_Init+0x80>)
 800aad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aadc:	0800ab57 	.word	0x0800ab57
 800aae0:	0800ab31 	.word	0x0800ab31
 800aae4:	0800ab43 	.word	0x0800ab43
 800aae8:	0800ab85 	.word	0x0800ab85
 800aaec:	0800ab8b 	.word	0x0800ab8b
 800aaf0:	0800ab8b 	.word	0x0800ab8b
 800aaf4:	0800ab8b 	.word	0x0800ab8b
 800aaf8:	0800ab8b 	.word	0x0800ab8b
 800aafc:	0800ab8b 	.word	0x0800ab8b
 800ab00:	0800ab8b 	.word	0x0800ab8b
 800ab04:	0800ab8b 	.word	0x0800ab8b
 800ab08:	0800ab8b 	.word	0x0800ab8b
 800ab0c:	0800ab8b 	.word	0x0800ab8b
 800ab10:	0800ab8b 	.word	0x0800ab8b
 800ab14:	0800ab8b 	.word	0x0800ab8b
 800ab18:	0800ab8b 	.word	0x0800ab8b
 800ab1c:	0800ab8b 	.word	0x0800ab8b
 800ab20:	0800ab39 	.word	0x0800ab39
 800ab24:	0800ab4d 	.word	0x0800ab4d
 800ab28:	4a79      	ldr	r2, [pc, #484]	; (800ad10 <HAL_GPIO_Init+0x2b4>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d013      	beq.n	800ab56 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800ab2e:	e02c      	b.n	800ab8a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	68db      	ldr	r3, [r3, #12]
 800ab34:	623b      	str	r3, [r7, #32]
          break;
 800ab36:	e029      	b.n	800ab8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	68db      	ldr	r3, [r3, #12]
 800ab3c:	3304      	adds	r3, #4
 800ab3e:	623b      	str	r3, [r7, #32]
          break;
 800ab40:	e024      	b.n	800ab8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	68db      	ldr	r3, [r3, #12]
 800ab46:	3308      	adds	r3, #8
 800ab48:	623b      	str	r3, [r7, #32]
          break;
 800ab4a:	e01f      	b.n	800ab8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	68db      	ldr	r3, [r3, #12]
 800ab50:	330c      	adds	r3, #12
 800ab52:	623b      	str	r3, [r7, #32]
          break;
 800ab54:	e01a      	b.n	800ab8c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	689b      	ldr	r3, [r3, #8]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d102      	bne.n	800ab64 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800ab5e:	2304      	movs	r3, #4
 800ab60:	623b      	str	r3, [r7, #32]
          break;
 800ab62:	e013      	b.n	800ab8c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	689b      	ldr	r3, [r3, #8]
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d105      	bne.n	800ab78 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800ab6c:	2308      	movs	r3, #8
 800ab6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	69fa      	ldr	r2, [r7, #28]
 800ab74:	611a      	str	r2, [r3, #16]
          break;
 800ab76:	e009      	b.n	800ab8c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800ab78:	2308      	movs	r3, #8
 800ab7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	69fa      	ldr	r2, [r7, #28]
 800ab80:	615a      	str	r2, [r3, #20]
          break;
 800ab82:	e003      	b.n	800ab8c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800ab84:	2300      	movs	r3, #0
 800ab86:	623b      	str	r3, [r7, #32]
          break;
 800ab88:	e000      	b.n	800ab8c <HAL_GPIO_Init+0x130>
          break;
 800ab8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	2bff      	cmp	r3, #255	; 0xff
 800ab90:	d801      	bhi.n	800ab96 <HAL_GPIO_Init+0x13a>
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	e001      	b.n	800ab9a <HAL_GPIO_Init+0x13e>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	3304      	adds	r3, #4
 800ab9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800ab9c:	69bb      	ldr	r3, [r7, #24]
 800ab9e:	2bff      	cmp	r3, #255	; 0xff
 800aba0:	d802      	bhi.n	800aba8 <HAL_GPIO_Init+0x14c>
 800aba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba4:	009b      	lsls	r3, r3, #2
 800aba6:	e002      	b.n	800abae <HAL_GPIO_Init+0x152>
 800aba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abaa:	3b08      	subs	r3, #8
 800abac:	009b      	lsls	r3, r3, #2
 800abae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	210f      	movs	r1, #15
 800abb6:	693b      	ldr	r3, [r7, #16]
 800abb8:	fa01 f303 	lsl.w	r3, r1, r3
 800abbc:	43db      	mvns	r3, r3
 800abbe:	401a      	ands	r2, r3
 800abc0:	6a39      	ldr	r1, [r7, #32]
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	fa01 f303 	lsl.w	r3, r1, r3
 800abc8:	431a      	orrs	r2, r3
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	f000 80b1 	beq.w	800ad3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800abdc:	4b4d      	ldr	r3, [pc, #308]	; (800ad14 <HAL_GPIO_Init+0x2b8>)
 800abde:	699b      	ldr	r3, [r3, #24]
 800abe0:	4a4c      	ldr	r2, [pc, #304]	; (800ad14 <HAL_GPIO_Init+0x2b8>)
 800abe2:	f043 0301 	orr.w	r3, r3, #1
 800abe6:	6193      	str	r3, [r2, #24]
 800abe8:	4b4a      	ldr	r3, [pc, #296]	; (800ad14 <HAL_GPIO_Init+0x2b8>)
 800abea:	699b      	ldr	r3, [r3, #24]
 800abec:	f003 0301 	and.w	r3, r3, #1
 800abf0:	60bb      	str	r3, [r7, #8]
 800abf2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800abf4:	4a48      	ldr	r2, [pc, #288]	; (800ad18 <HAL_GPIO_Init+0x2bc>)
 800abf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abf8:	089b      	lsrs	r3, r3, #2
 800abfa:	3302      	adds	r3, #2
 800abfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800ac02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac04:	f003 0303 	and.w	r3, r3, #3
 800ac08:	009b      	lsls	r3, r3, #2
 800ac0a:	220f      	movs	r2, #15
 800ac0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ac10:	43db      	mvns	r3, r3
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	4013      	ands	r3, r2
 800ac16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	4a40      	ldr	r2, [pc, #256]	; (800ad1c <HAL_GPIO_Init+0x2c0>)
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d013      	beq.n	800ac48 <HAL_GPIO_Init+0x1ec>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	4a3f      	ldr	r2, [pc, #252]	; (800ad20 <HAL_GPIO_Init+0x2c4>)
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d00d      	beq.n	800ac44 <HAL_GPIO_Init+0x1e8>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	4a3e      	ldr	r2, [pc, #248]	; (800ad24 <HAL_GPIO_Init+0x2c8>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d007      	beq.n	800ac40 <HAL_GPIO_Init+0x1e4>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	4a3d      	ldr	r2, [pc, #244]	; (800ad28 <HAL_GPIO_Init+0x2cc>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d101      	bne.n	800ac3c <HAL_GPIO_Init+0x1e0>
 800ac38:	2303      	movs	r3, #3
 800ac3a:	e006      	b.n	800ac4a <HAL_GPIO_Init+0x1ee>
 800ac3c:	2304      	movs	r3, #4
 800ac3e:	e004      	b.n	800ac4a <HAL_GPIO_Init+0x1ee>
 800ac40:	2302      	movs	r3, #2
 800ac42:	e002      	b.n	800ac4a <HAL_GPIO_Init+0x1ee>
 800ac44:	2301      	movs	r3, #1
 800ac46:	e000      	b.n	800ac4a <HAL_GPIO_Init+0x1ee>
 800ac48:	2300      	movs	r3, #0
 800ac4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac4c:	f002 0203 	and.w	r2, r2, #3
 800ac50:	0092      	lsls	r2, r2, #2
 800ac52:	4093      	lsls	r3, r2
 800ac54:	68fa      	ldr	r2, [r7, #12]
 800ac56:	4313      	orrs	r3, r2
 800ac58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800ac5a:	492f      	ldr	r1, [pc, #188]	; (800ad18 <HAL_GPIO_Init+0x2bc>)
 800ac5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac5e:	089b      	lsrs	r3, r3, #2
 800ac60:	3302      	adds	r3, #2
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d006      	beq.n	800ac82 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800ac74:	4b2d      	ldr	r3, [pc, #180]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800ac76:	689a      	ldr	r2, [r3, #8]
 800ac78:	492c      	ldr	r1, [pc, #176]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800ac7a:	69bb      	ldr	r3, [r7, #24]
 800ac7c:	4313      	orrs	r3, r2
 800ac7e:	608b      	str	r3, [r1, #8]
 800ac80:	e006      	b.n	800ac90 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800ac82:	4b2a      	ldr	r3, [pc, #168]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800ac84:	689a      	ldr	r2, [r3, #8]
 800ac86:	69bb      	ldr	r3, [r7, #24]
 800ac88:	43db      	mvns	r3, r3
 800ac8a:	4928      	ldr	r1, [pc, #160]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800ac8c:	4013      	ands	r3, r2
 800ac8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d006      	beq.n	800acaa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800ac9c:	4b23      	ldr	r3, [pc, #140]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800ac9e:	68da      	ldr	r2, [r3, #12]
 800aca0:	4922      	ldr	r1, [pc, #136]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800aca2:	69bb      	ldr	r3, [r7, #24]
 800aca4:	4313      	orrs	r3, r2
 800aca6:	60cb      	str	r3, [r1, #12]
 800aca8:	e006      	b.n	800acb8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800acaa:	4b20      	ldr	r3, [pc, #128]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800acac:	68da      	ldr	r2, [r3, #12]
 800acae:	69bb      	ldr	r3, [r7, #24]
 800acb0:	43db      	mvns	r3, r3
 800acb2:	491e      	ldr	r1, [pc, #120]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800acb4:	4013      	ands	r3, r2
 800acb6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d006      	beq.n	800acd2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800acc4:	4b19      	ldr	r3, [pc, #100]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800acc6:	685a      	ldr	r2, [r3, #4]
 800acc8:	4918      	ldr	r1, [pc, #96]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800acca:	69bb      	ldr	r3, [r7, #24]
 800accc:	4313      	orrs	r3, r2
 800acce:	604b      	str	r3, [r1, #4]
 800acd0:	e006      	b.n	800ace0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800acd2:	4b16      	ldr	r3, [pc, #88]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800acd4:	685a      	ldr	r2, [r3, #4]
 800acd6:	69bb      	ldr	r3, [r7, #24]
 800acd8:	43db      	mvns	r3, r3
 800acda:	4914      	ldr	r1, [pc, #80]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800acdc:	4013      	ands	r3, r2
 800acde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d021      	beq.n	800ad30 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800acec:	4b0f      	ldr	r3, [pc, #60]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800acee:	681a      	ldr	r2, [r3, #0]
 800acf0:	490e      	ldr	r1, [pc, #56]	; (800ad2c <HAL_GPIO_Init+0x2d0>)
 800acf2:	69bb      	ldr	r3, [r7, #24]
 800acf4:	4313      	orrs	r3, r2
 800acf6:	600b      	str	r3, [r1, #0]
 800acf8:	e021      	b.n	800ad3e <HAL_GPIO_Init+0x2e2>
 800acfa:	bf00      	nop
 800acfc:	10320000 	.word	0x10320000
 800ad00:	10310000 	.word	0x10310000
 800ad04:	10220000 	.word	0x10220000
 800ad08:	10210000 	.word	0x10210000
 800ad0c:	10120000 	.word	0x10120000
 800ad10:	10110000 	.word	0x10110000
 800ad14:	40021000 	.word	0x40021000
 800ad18:	40010000 	.word	0x40010000
 800ad1c:	40010800 	.word	0x40010800
 800ad20:	40010c00 	.word	0x40010c00
 800ad24:	40011000 	.word	0x40011000
 800ad28:	40011400 	.word	0x40011400
 800ad2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800ad30:	4b0b      	ldr	r3, [pc, #44]	; (800ad60 <HAL_GPIO_Init+0x304>)
 800ad32:	681a      	ldr	r2, [r3, #0]
 800ad34:	69bb      	ldr	r3, [r7, #24]
 800ad36:	43db      	mvns	r3, r3
 800ad38:	4909      	ldr	r1, [pc, #36]	; (800ad60 <HAL_GPIO_Init+0x304>)
 800ad3a:	4013      	ands	r3, r2
 800ad3c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800ad3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad40:	3301      	adds	r3, #1
 800ad42:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	681a      	ldr	r2, [r3, #0]
 800ad48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad4a:	fa22 f303 	lsr.w	r3, r2, r3
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	f47f ae8e 	bne.w	800aa70 <HAL_GPIO_Init+0x14>
  }
}
 800ad54:	bf00      	nop
 800ad56:	bf00      	nop
 800ad58:	372c      	adds	r7, #44	; 0x2c
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bc80      	pop	{r7}
 800ad5e:	4770      	bx	lr
 800ad60:	40010400 	.word	0x40010400

0800ad64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
 800ad6c:	460b      	mov	r3, r1
 800ad6e:	807b      	strh	r3, [r7, #2]
 800ad70:	4613      	mov	r3, r2
 800ad72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ad74:	787b      	ldrb	r3, [r7, #1]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d003      	beq.n	800ad82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ad7a:	887a      	ldrh	r2, [r7, #2]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800ad80:	e003      	b.n	800ad8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800ad82:	887b      	ldrh	r3, [r7, #2]
 800ad84:	041a      	lsls	r2, r3, #16
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	611a      	str	r2, [r3, #16]
}
 800ad8a:	bf00      	nop
 800ad8c:	370c      	adds	r7, #12
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bc80      	pop	{r7}
 800ad92:	4770      	bx	lr

0800ad94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b086      	sub	sp, #24
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d101      	bne.n	800ada6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ada2:	2301      	movs	r3, #1
 800ada4:	e272      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f003 0301 	and.w	r3, r3, #1
 800adae:	2b00      	cmp	r3, #0
 800adb0:	f000 8087 	beq.w	800aec2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800adb4:	4b92      	ldr	r3, [pc, #584]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	f003 030c 	and.w	r3, r3, #12
 800adbc:	2b04      	cmp	r3, #4
 800adbe:	d00c      	beq.n	800adda <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800adc0:	4b8f      	ldr	r3, [pc, #572]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	f003 030c 	and.w	r3, r3, #12
 800adc8:	2b08      	cmp	r3, #8
 800adca:	d112      	bne.n	800adf2 <HAL_RCC_OscConfig+0x5e>
 800adcc:	4b8c      	ldr	r3, [pc, #560]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800adce:	685b      	ldr	r3, [r3, #4]
 800add0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800add4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800add8:	d10b      	bne.n	800adf2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800adda:	4b89      	ldr	r3, [pc, #548]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d06c      	beq.n	800aec0 <HAL_RCC_OscConfig+0x12c>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	685b      	ldr	r3, [r3, #4]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d168      	bne.n	800aec0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800adee:	2301      	movs	r3, #1
 800adf0:	e24c      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800adfa:	d106      	bne.n	800ae0a <HAL_RCC_OscConfig+0x76>
 800adfc:	4b80      	ldr	r3, [pc, #512]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	4a7f      	ldr	r2, [pc, #508]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae06:	6013      	str	r3, [r2, #0]
 800ae08:	e02e      	b.n	800ae68 <HAL_RCC_OscConfig+0xd4>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d10c      	bne.n	800ae2c <HAL_RCC_OscConfig+0x98>
 800ae12:	4b7b      	ldr	r3, [pc, #492]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	4a7a      	ldr	r2, [pc, #488]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae1c:	6013      	str	r3, [r2, #0]
 800ae1e:	4b78      	ldr	r3, [pc, #480]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4a77      	ldr	r2, [pc, #476]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ae28:	6013      	str	r3, [r2, #0]
 800ae2a:	e01d      	b.n	800ae68 <HAL_RCC_OscConfig+0xd4>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	685b      	ldr	r3, [r3, #4]
 800ae30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ae34:	d10c      	bne.n	800ae50 <HAL_RCC_OscConfig+0xbc>
 800ae36:	4b72      	ldr	r3, [pc, #456]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	4a71      	ldr	r2, [pc, #452]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ae40:	6013      	str	r3, [r2, #0]
 800ae42:	4b6f      	ldr	r3, [pc, #444]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	4a6e      	ldr	r2, [pc, #440]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae4c:	6013      	str	r3, [r2, #0]
 800ae4e:	e00b      	b.n	800ae68 <HAL_RCC_OscConfig+0xd4>
 800ae50:	4b6b      	ldr	r3, [pc, #428]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4a6a      	ldr	r2, [pc, #424]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae5a:	6013      	str	r3, [r2, #0]
 800ae5c:	4b68      	ldr	r3, [pc, #416]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a67      	ldr	r2, [pc, #412]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ae66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	685b      	ldr	r3, [r3, #4]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d013      	beq.n	800ae98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae70:	f7ff fc2a 	bl	800a6c8 <HAL_GetTick>
 800ae74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae76:	e008      	b.n	800ae8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ae78:	f7ff fc26 	bl	800a6c8 <HAL_GetTick>
 800ae7c:	4602      	mov	r2, r0
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	1ad3      	subs	r3, r2, r3
 800ae82:	2b64      	cmp	r3, #100	; 0x64
 800ae84:	d901      	bls.n	800ae8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800ae86:	2303      	movs	r3, #3
 800ae88:	e200      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae8a:	4b5d      	ldr	r3, [pc, #372]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d0f0      	beq.n	800ae78 <HAL_RCC_OscConfig+0xe4>
 800ae96:	e014      	b.n	800aec2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae98:	f7ff fc16 	bl	800a6c8 <HAL_GetTick>
 800ae9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ae9e:	e008      	b.n	800aeb2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aea0:	f7ff fc12 	bl	800a6c8 <HAL_GetTick>
 800aea4:	4602      	mov	r2, r0
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	1ad3      	subs	r3, r2, r3
 800aeaa:	2b64      	cmp	r3, #100	; 0x64
 800aeac:	d901      	bls.n	800aeb2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800aeae:	2303      	movs	r3, #3
 800aeb0:	e1ec      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800aeb2:	4b53      	ldr	r3, [pc, #332]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1f0      	bne.n	800aea0 <HAL_RCC_OscConfig+0x10c>
 800aebe:	e000      	b.n	800aec2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f003 0302 	and.w	r3, r3, #2
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d063      	beq.n	800af96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800aece:	4b4c      	ldr	r3, [pc, #304]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	f003 030c 	and.w	r3, r3, #12
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d00b      	beq.n	800aef2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800aeda:	4b49      	ldr	r3, [pc, #292]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	f003 030c 	and.w	r3, r3, #12
 800aee2:	2b08      	cmp	r3, #8
 800aee4:	d11c      	bne.n	800af20 <HAL_RCC_OscConfig+0x18c>
 800aee6:	4b46      	ldr	r3, [pc, #280]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800aee8:	685b      	ldr	r3, [r3, #4]
 800aeea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d116      	bne.n	800af20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aef2:	4b43      	ldr	r3, [pc, #268]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f003 0302 	and.w	r3, r3, #2
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d005      	beq.n	800af0a <HAL_RCC_OscConfig+0x176>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	691b      	ldr	r3, [r3, #16]
 800af02:	2b01      	cmp	r3, #1
 800af04:	d001      	beq.n	800af0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800af06:	2301      	movs	r3, #1
 800af08:	e1c0      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af0a:	4b3d      	ldr	r3, [pc, #244]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	695b      	ldr	r3, [r3, #20]
 800af16:	00db      	lsls	r3, r3, #3
 800af18:	4939      	ldr	r1, [pc, #228]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800af1a:	4313      	orrs	r3, r2
 800af1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800af1e:	e03a      	b.n	800af96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	691b      	ldr	r3, [r3, #16]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d020      	beq.n	800af6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800af28:	4b36      	ldr	r3, [pc, #216]	; (800b004 <HAL_RCC_OscConfig+0x270>)
 800af2a:	2201      	movs	r2, #1
 800af2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800af2e:	f7ff fbcb 	bl	800a6c8 <HAL_GetTick>
 800af32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800af34:	e008      	b.n	800af48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800af36:	f7ff fbc7 	bl	800a6c8 <HAL_GetTick>
 800af3a:	4602      	mov	r2, r0
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	1ad3      	subs	r3, r2, r3
 800af40:	2b02      	cmp	r3, #2
 800af42:	d901      	bls.n	800af48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800af44:	2303      	movs	r3, #3
 800af46:	e1a1      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800af48:	4b2d      	ldr	r3, [pc, #180]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f003 0302 	and.w	r3, r3, #2
 800af50:	2b00      	cmp	r3, #0
 800af52:	d0f0      	beq.n	800af36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af54:	4b2a      	ldr	r3, [pc, #168]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	695b      	ldr	r3, [r3, #20]
 800af60:	00db      	lsls	r3, r3, #3
 800af62:	4927      	ldr	r1, [pc, #156]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800af64:	4313      	orrs	r3, r2
 800af66:	600b      	str	r3, [r1, #0]
 800af68:	e015      	b.n	800af96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800af6a:	4b26      	ldr	r3, [pc, #152]	; (800b004 <HAL_RCC_OscConfig+0x270>)
 800af6c:	2200      	movs	r2, #0
 800af6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800af70:	f7ff fbaa 	bl	800a6c8 <HAL_GetTick>
 800af74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800af76:	e008      	b.n	800af8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800af78:	f7ff fba6 	bl	800a6c8 <HAL_GetTick>
 800af7c:	4602      	mov	r2, r0
 800af7e:	693b      	ldr	r3, [r7, #16]
 800af80:	1ad3      	subs	r3, r2, r3
 800af82:	2b02      	cmp	r3, #2
 800af84:	d901      	bls.n	800af8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800af86:	2303      	movs	r3, #3
 800af88:	e180      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800af8a:	4b1d      	ldr	r3, [pc, #116]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f003 0302 	and.w	r3, r3, #2
 800af92:	2b00      	cmp	r3, #0
 800af94:	d1f0      	bne.n	800af78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f003 0308 	and.w	r3, r3, #8
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d03a      	beq.n	800b018 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	699b      	ldr	r3, [r3, #24]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d019      	beq.n	800afde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800afaa:	4b17      	ldr	r3, [pc, #92]	; (800b008 <HAL_RCC_OscConfig+0x274>)
 800afac:	2201      	movs	r2, #1
 800afae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800afb0:	f7ff fb8a 	bl	800a6c8 <HAL_GetTick>
 800afb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800afb6:	e008      	b.n	800afca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800afb8:	f7ff fb86 	bl	800a6c8 <HAL_GetTick>
 800afbc:	4602      	mov	r2, r0
 800afbe:	693b      	ldr	r3, [r7, #16]
 800afc0:	1ad3      	subs	r3, r2, r3
 800afc2:	2b02      	cmp	r3, #2
 800afc4:	d901      	bls.n	800afca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800afc6:	2303      	movs	r3, #3
 800afc8:	e160      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800afca:	4b0d      	ldr	r3, [pc, #52]	; (800b000 <HAL_RCC_OscConfig+0x26c>)
 800afcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afce:	f003 0302 	and.w	r3, r3, #2
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d0f0      	beq.n	800afb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800afd6:	2001      	movs	r0, #1
 800afd8:	f000 face 	bl	800b578 <RCC_Delay>
 800afdc:	e01c      	b.n	800b018 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800afde:	4b0a      	ldr	r3, [pc, #40]	; (800b008 <HAL_RCC_OscConfig+0x274>)
 800afe0:	2200      	movs	r2, #0
 800afe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800afe4:	f7ff fb70 	bl	800a6c8 <HAL_GetTick>
 800afe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800afea:	e00f      	b.n	800b00c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800afec:	f7ff fb6c 	bl	800a6c8 <HAL_GetTick>
 800aff0:	4602      	mov	r2, r0
 800aff2:	693b      	ldr	r3, [r7, #16]
 800aff4:	1ad3      	subs	r3, r2, r3
 800aff6:	2b02      	cmp	r3, #2
 800aff8:	d908      	bls.n	800b00c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800affa:	2303      	movs	r3, #3
 800affc:	e146      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
 800affe:	bf00      	nop
 800b000:	40021000 	.word	0x40021000
 800b004:	42420000 	.word	0x42420000
 800b008:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b00c:	4b92      	ldr	r3, [pc, #584]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b00e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b010:	f003 0302 	and.w	r3, r3, #2
 800b014:	2b00      	cmp	r3, #0
 800b016:	d1e9      	bne.n	800afec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f003 0304 	and.w	r3, r3, #4
 800b020:	2b00      	cmp	r3, #0
 800b022:	f000 80a6 	beq.w	800b172 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b026:	2300      	movs	r3, #0
 800b028:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b02a:	4b8b      	ldr	r3, [pc, #556]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b02c:	69db      	ldr	r3, [r3, #28]
 800b02e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b032:	2b00      	cmp	r3, #0
 800b034:	d10d      	bne.n	800b052 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b036:	4b88      	ldr	r3, [pc, #544]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b038:	69db      	ldr	r3, [r3, #28]
 800b03a:	4a87      	ldr	r2, [pc, #540]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b03c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b040:	61d3      	str	r3, [r2, #28]
 800b042:	4b85      	ldr	r3, [pc, #532]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b044:	69db      	ldr	r3, [r3, #28]
 800b046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b04a:	60bb      	str	r3, [r7, #8]
 800b04c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b04e:	2301      	movs	r3, #1
 800b050:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b052:	4b82      	ldr	r3, [pc, #520]	; (800b25c <HAL_RCC_OscConfig+0x4c8>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d118      	bne.n	800b090 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b05e:	4b7f      	ldr	r3, [pc, #508]	; (800b25c <HAL_RCC_OscConfig+0x4c8>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	4a7e      	ldr	r2, [pc, #504]	; (800b25c <HAL_RCC_OscConfig+0x4c8>)
 800b064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b068:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b06a:	f7ff fb2d 	bl	800a6c8 <HAL_GetTick>
 800b06e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b070:	e008      	b.n	800b084 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b072:	f7ff fb29 	bl	800a6c8 <HAL_GetTick>
 800b076:	4602      	mov	r2, r0
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	1ad3      	subs	r3, r2, r3
 800b07c:	2b64      	cmp	r3, #100	; 0x64
 800b07e:	d901      	bls.n	800b084 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800b080:	2303      	movs	r3, #3
 800b082:	e103      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b084:	4b75      	ldr	r3, [pc, #468]	; (800b25c <HAL_RCC_OscConfig+0x4c8>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d0f0      	beq.n	800b072 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	68db      	ldr	r3, [r3, #12]
 800b094:	2b01      	cmp	r3, #1
 800b096:	d106      	bne.n	800b0a6 <HAL_RCC_OscConfig+0x312>
 800b098:	4b6f      	ldr	r3, [pc, #444]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b09a:	6a1b      	ldr	r3, [r3, #32]
 800b09c:	4a6e      	ldr	r2, [pc, #440]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b09e:	f043 0301 	orr.w	r3, r3, #1
 800b0a2:	6213      	str	r3, [r2, #32]
 800b0a4:	e02d      	b.n	800b102 <HAL_RCC_OscConfig+0x36e>
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	68db      	ldr	r3, [r3, #12]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d10c      	bne.n	800b0c8 <HAL_RCC_OscConfig+0x334>
 800b0ae:	4b6a      	ldr	r3, [pc, #424]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0b0:	6a1b      	ldr	r3, [r3, #32]
 800b0b2:	4a69      	ldr	r2, [pc, #420]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0b4:	f023 0301 	bic.w	r3, r3, #1
 800b0b8:	6213      	str	r3, [r2, #32]
 800b0ba:	4b67      	ldr	r3, [pc, #412]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0bc:	6a1b      	ldr	r3, [r3, #32]
 800b0be:	4a66      	ldr	r2, [pc, #408]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0c0:	f023 0304 	bic.w	r3, r3, #4
 800b0c4:	6213      	str	r3, [r2, #32]
 800b0c6:	e01c      	b.n	800b102 <HAL_RCC_OscConfig+0x36e>
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	68db      	ldr	r3, [r3, #12]
 800b0cc:	2b05      	cmp	r3, #5
 800b0ce:	d10c      	bne.n	800b0ea <HAL_RCC_OscConfig+0x356>
 800b0d0:	4b61      	ldr	r3, [pc, #388]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0d2:	6a1b      	ldr	r3, [r3, #32]
 800b0d4:	4a60      	ldr	r2, [pc, #384]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0d6:	f043 0304 	orr.w	r3, r3, #4
 800b0da:	6213      	str	r3, [r2, #32]
 800b0dc:	4b5e      	ldr	r3, [pc, #376]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0de:	6a1b      	ldr	r3, [r3, #32]
 800b0e0:	4a5d      	ldr	r2, [pc, #372]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0e2:	f043 0301 	orr.w	r3, r3, #1
 800b0e6:	6213      	str	r3, [r2, #32]
 800b0e8:	e00b      	b.n	800b102 <HAL_RCC_OscConfig+0x36e>
 800b0ea:	4b5b      	ldr	r3, [pc, #364]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0ec:	6a1b      	ldr	r3, [r3, #32]
 800b0ee:	4a5a      	ldr	r2, [pc, #360]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0f0:	f023 0301 	bic.w	r3, r3, #1
 800b0f4:	6213      	str	r3, [r2, #32]
 800b0f6:	4b58      	ldr	r3, [pc, #352]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0f8:	6a1b      	ldr	r3, [r3, #32]
 800b0fa:	4a57      	ldr	r2, [pc, #348]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b0fc:	f023 0304 	bic.w	r3, r3, #4
 800b100:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	68db      	ldr	r3, [r3, #12]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d015      	beq.n	800b136 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b10a:	f7ff fadd 	bl	800a6c8 <HAL_GetTick>
 800b10e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b110:	e00a      	b.n	800b128 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b112:	f7ff fad9 	bl	800a6c8 <HAL_GetTick>
 800b116:	4602      	mov	r2, r0
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	1ad3      	subs	r3, r2, r3
 800b11c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b120:	4293      	cmp	r3, r2
 800b122:	d901      	bls.n	800b128 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800b124:	2303      	movs	r3, #3
 800b126:	e0b1      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b128:	4b4b      	ldr	r3, [pc, #300]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b12a:	6a1b      	ldr	r3, [r3, #32]
 800b12c:	f003 0302 	and.w	r3, r3, #2
 800b130:	2b00      	cmp	r3, #0
 800b132:	d0ee      	beq.n	800b112 <HAL_RCC_OscConfig+0x37e>
 800b134:	e014      	b.n	800b160 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b136:	f7ff fac7 	bl	800a6c8 <HAL_GetTick>
 800b13a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b13c:	e00a      	b.n	800b154 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b13e:	f7ff fac3 	bl	800a6c8 <HAL_GetTick>
 800b142:	4602      	mov	r2, r0
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	1ad3      	subs	r3, r2, r3
 800b148:	f241 3288 	movw	r2, #5000	; 0x1388
 800b14c:	4293      	cmp	r3, r2
 800b14e:	d901      	bls.n	800b154 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800b150:	2303      	movs	r3, #3
 800b152:	e09b      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b154:	4b40      	ldr	r3, [pc, #256]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b156:	6a1b      	ldr	r3, [r3, #32]
 800b158:	f003 0302 	and.w	r3, r3, #2
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d1ee      	bne.n	800b13e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800b160:	7dfb      	ldrb	r3, [r7, #23]
 800b162:	2b01      	cmp	r3, #1
 800b164:	d105      	bne.n	800b172 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b166:	4b3c      	ldr	r3, [pc, #240]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b168:	69db      	ldr	r3, [r3, #28]
 800b16a:	4a3b      	ldr	r2, [pc, #236]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b16c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b170:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	69db      	ldr	r3, [r3, #28]
 800b176:	2b00      	cmp	r3, #0
 800b178:	f000 8087 	beq.w	800b28a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b17c:	4b36      	ldr	r3, [pc, #216]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b17e:	685b      	ldr	r3, [r3, #4]
 800b180:	f003 030c 	and.w	r3, r3, #12
 800b184:	2b08      	cmp	r3, #8
 800b186:	d061      	beq.n	800b24c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	69db      	ldr	r3, [r3, #28]
 800b18c:	2b02      	cmp	r3, #2
 800b18e:	d146      	bne.n	800b21e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b190:	4b33      	ldr	r3, [pc, #204]	; (800b260 <HAL_RCC_OscConfig+0x4cc>)
 800b192:	2200      	movs	r2, #0
 800b194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b196:	f7ff fa97 	bl	800a6c8 <HAL_GetTick>
 800b19a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800b19c:	e008      	b.n	800b1b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b19e:	f7ff fa93 	bl	800a6c8 <HAL_GetTick>
 800b1a2:	4602      	mov	r2, r0
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	1ad3      	subs	r3, r2, r3
 800b1a8:	2b02      	cmp	r3, #2
 800b1aa:	d901      	bls.n	800b1b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800b1ac:	2303      	movs	r3, #3
 800b1ae:	e06d      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800b1b0:	4b29      	ldr	r3, [pc, #164]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d1f0      	bne.n	800b19e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	6a1b      	ldr	r3, [r3, #32]
 800b1c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1c4:	d108      	bne.n	800b1d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800b1c6:	4b24      	ldr	r3, [pc, #144]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	689b      	ldr	r3, [r3, #8]
 800b1d2:	4921      	ldr	r1, [pc, #132]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b1d8:	4b1f      	ldr	r3, [pc, #124]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6a19      	ldr	r1, [r3, #32]
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e8:	430b      	orrs	r3, r1
 800b1ea:	491b      	ldr	r1, [pc, #108]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b1f0:	4b1b      	ldr	r3, [pc, #108]	; (800b260 <HAL_RCC_OscConfig+0x4cc>)
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b1f6:	f7ff fa67 	bl	800a6c8 <HAL_GetTick>
 800b1fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800b1fc:	e008      	b.n	800b210 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b1fe:	f7ff fa63 	bl	800a6c8 <HAL_GetTick>
 800b202:	4602      	mov	r2, r0
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	1ad3      	subs	r3, r2, r3
 800b208:	2b02      	cmp	r3, #2
 800b20a:	d901      	bls.n	800b210 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800b20c:	2303      	movs	r3, #3
 800b20e:	e03d      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800b210:	4b11      	ldr	r3, [pc, #68]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d0f0      	beq.n	800b1fe <HAL_RCC_OscConfig+0x46a>
 800b21c:	e035      	b.n	800b28a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b21e:	4b10      	ldr	r3, [pc, #64]	; (800b260 <HAL_RCC_OscConfig+0x4cc>)
 800b220:	2200      	movs	r2, #0
 800b222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b224:	f7ff fa50 	bl	800a6c8 <HAL_GetTick>
 800b228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800b22a:	e008      	b.n	800b23e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b22c:	f7ff fa4c 	bl	800a6c8 <HAL_GetTick>
 800b230:	4602      	mov	r2, r0
 800b232:	693b      	ldr	r3, [r7, #16]
 800b234:	1ad3      	subs	r3, r2, r3
 800b236:	2b02      	cmp	r3, #2
 800b238:	d901      	bls.n	800b23e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800b23a:	2303      	movs	r3, #3
 800b23c:	e026      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800b23e:	4b06      	ldr	r3, [pc, #24]	; (800b258 <HAL_RCC_OscConfig+0x4c4>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b246:	2b00      	cmp	r3, #0
 800b248:	d1f0      	bne.n	800b22c <HAL_RCC_OscConfig+0x498>
 800b24a:	e01e      	b.n	800b28a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	69db      	ldr	r3, [r3, #28]
 800b250:	2b01      	cmp	r3, #1
 800b252:	d107      	bne.n	800b264 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800b254:	2301      	movs	r3, #1
 800b256:	e019      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
 800b258:	40021000 	.word	0x40021000
 800b25c:	40007000 	.word	0x40007000
 800b260:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800b264:	4b0b      	ldr	r3, [pc, #44]	; (800b294 <HAL_RCC_OscConfig+0x500>)
 800b266:	685b      	ldr	r3, [r3, #4]
 800b268:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6a1b      	ldr	r3, [r3, #32]
 800b274:	429a      	cmp	r2, r3
 800b276:	d106      	bne.n	800b286 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b282:	429a      	cmp	r2, r3
 800b284:	d001      	beq.n	800b28a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800b286:	2301      	movs	r3, #1
 800b288:	e000      	b.n	800b28c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800b28a:	2300      	movs	r3, #0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3718      	adds	r7, #24
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}
 800b294:	40021000 	.word	0x40021000

0800b298 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b084      	sub	sp, #16
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
 800b2a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d101      	bne.n	800b2ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b2a8:	2301      	movs	r3, #1
 800b2aa:	e0d0      	b.n	800b44e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b2ac:	4b6a      	ldr	r3, [pc, #424]	; (800b458 <HAL_RCC_ClockConfig+0x1c0>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	f003 0307 	and.w	r3, r3, #7
 800b2b4:	683a      	ldr	r2, [r7, #0]
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	d910      	bls.n	800b2dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b2ba:	4b67      	ldr	r3, [pc, #412]	; (800b458 <HAL_RCC_ClockConfig+0x1c0>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f023 0207 	bic.w	r2, r3, #7
 800b2c2:	4965      	ldr	r1, [pc, #404]	; (800b458 <HAL_RCC_ClockConfig+0x1c0>)
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b2ca:	4b63      	ldr	r3, [pc, #396]	; (800b458 <HAL_RCC_ClockConfig+0x1c0>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f003 0307 	and.w	r3, r3, #7
 800b2d2:	683a      	ldr	r2, [r7, #0]
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d001      	beq.n	800b2dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800b2d8:	2301      	movs	r3, #1
 800b2da:	e0b8      	b.n	800b44e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f003 0302 	and.w	r3, r3, #2
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d020      	beq.n	800b32a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f003 0304 	and.w	r3, r3, #4
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d005      	beq.n	800b300 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b2f4:	4b59      	ldr	r3, [pc, #356]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b2f6:	685b      	ldr	r3, [r3, #4]
 800b2f8:	4a58      	ldr	r2, [pc, #352]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b2fa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b2fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f003 0308 	and.w	r3, r3, #8
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d005      	beq.n	800b318 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b30c:	4b53      	ldr	r3, [pc, #332]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b30e:	685b      	ldr	r3, [r3, #4]
 800b310:	4a52      	ldr	r2, [pc, #328]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b312:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800b316:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b318:	4b50      	ldr	r3, [pc, #320]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	689b      	ldr	r3, [r3, #8]
 800b324:	494d      	ldr	r1, [pc, #308]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b326:	4313      	orrs	r3, r2
 800b328:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	f003 0301 	and.w	r3, r3, #1
 800b332:	2b00      	cmp	r3, #0
 800b334:	d040      	beq.n	800b3b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	685b      	ldr	r3, [r3, #4]
 800b33a:	2b01      	cmp	r3, #1
 800b33c:	d107      	bne.n	800b34e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b33e:	4b47      	ldr	r3, [pc, #284]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b346:	2b00      	cmp	r3, #0
 800b348:	d115      	bne.n	800b376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b34a:	2301      	movs	r3, #1
 800b34c:	e07f      	b.n	800b44e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	2b02      	cmp	r3, #2
 800b354:	d107      	bne.n	800b366 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b356:	4b41      	ldr	r3, [pc, #260]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d109      	bne.n	800b376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b362:	2301      	movs	r3, #1
 800b364:	e073      	b.n	800b44e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b366:	4b3d      	ldr	r3, [pc, #244]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f003 0302 	and.w	r3, r3, #2
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d101      	bne.n	800b376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b372:	2301      	movs	r3, #1
 800b374:	e06b      	b.n	800b44e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b376:	4b39      	ldr	r3, [pc, #228]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	f023 0203 	bic.w	r2, r3, #3
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	685b      	ldr	r3, [r3, #4]
 800b382:	4936      	ldr	r1, [pc, #216]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b384:	4313      	orrs	r3, r2
 800b386:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b388:	f7ff f99e 	bl	800a6c8 <HAL_GetTick>
 800b38c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b38e:	e00a      	b.n	800b3a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b390:	f7ff f99a 	bl	800a6c8 <HAL_GetTick>
 800b394:	4602      	mov	r2, r0
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	1ad3      	subs	r3, r2, r3
 800b39a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b39e:	4293      	cmp	r3, r2
 800b3a0:	d901      	bls.n	800b3a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b3a2:	2303      	movs	r3, #3
 800b3a4:	e053      	b.n	800b44e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b3a6:	4b2d      	ldr	r3, [pc, #180]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	f003 020c 	and.w	r2, r3, #12
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	685b      	ldr	r3, [r3, #4]
 800b3b2:	009b      	lsls	r3, r3, #2
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d1eb      	bne.n	800b390 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b3b8:	4b27      	ldr	r3, [pc, #156]	; (800b458 <HAL_RCC_ClockConfig+0x1c0>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f003 0307 	and.w	r3, r3, #7
 800b3c0:	683a      	ldr	r2, [r7, #0]
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	d210      	bcs.n	800b3e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b3c6:	4b24      	ldr	r3, [pc, #144]	; (800b458 <HAL_RCC_ClockConfig+0x1c0>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f023 0207 	bic.w	r2, r3, #7
 800b3ce:	4922      	ldr	r1, [pc, #136]	; (800b458 <HAL_RCC_ClockConfig+0x1c0>)
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	4313      	orrs	r3, r2
 800b3d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b3d6:	4b20      	ldr	r3, [pc, #128]	; (800b458 <HAL_RCC_ClockConfig+0x1c0>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f003 0307 	and.w	r3, r3, #7
 800b3de:	683a      	ldr	r2, [r7, #0]
 800b3e0:	429a      	cmp	r2, r3
 800b3e2:	d001      	beq.n	800b3e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	e032      	b.n	800b44e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	f003 0304 	and.w	r3, r3, #4
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d008      	beq.n	800b406 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b3f4:	4b19      	ldr	r3, [pc, #100]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b3f6:	685b      	ldr	r3, [r3, #4]
 800b3f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	68db      	ldr	r3, [r3, #12]
 800b400:	4916      	ldr	r1, [pc, #88]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b402:	4313      	orrs	r3, r2
 800b404:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f003 0308 	and.w	r3, r3, #8
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d009      	beq.n	800b426 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b412:	4b12      	ldr	r3, [pc, #72]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	691b      	ldr	r3, [r3, #16]
 800b41e:	00db      	lsls	r3, r3, #3
 800b420:	490e      	ldr	r1, [pc, #56]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b422:	4313      	orrs	r3, r2
 800b424:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b426:	f000 f821 	bl	800b46c <HAL_RCC_GetSysClockFreq>
 800b42a:	4602      	mov	r2, r0
 800b42c:	4b0b      	ldr	r3, [pc, #44]	; (800b45c <HAL_RCC_ClockConfig+0x1c4>)
 800b42e:	685b      	ldr	r3, [r3, #4]
 800b430:	091b      	lsrs	r3, r3, #4
 800b432:	f003 030f 	and.w	r3, r3, #15
 800b436:	490a      	ldr	r1, [pc, #40]	; (800b460 <HAL_RCC_ClockConfig+0x1c8>)
 800b438:	5ccb      	ldrb	r3, [r1, r3]
 800b43a:	fa22 f303 	lsr.w	r3, r2, r3
 800b43e:	4a09      	ldr	r2, [pc, #36]	; (800b464 <HAL_RCC_ClockConfig+0x1cc>)
 800b440:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b442:	4b09      	ldr	r3, [pc, #36]	; (800b468 <HAL_RCC_ClockConfig+0x1d0>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	4618      	mov	r0, r3
 800b448:	f7ff f8fc 	bl	800a644 <HAL_InitTick>

  return HAL_OK;
 800b44c:	2300      	movs	r3, #0
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3710      	adds	r7, #16
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}
 800b456:	bf00      	nop
 800b458:	40022000 	.word	0x40022000
 800b45c:	40021000 	.word	0x40021000
 800b460:	0800c074 	.word	0x0800c074
 800b464:	20000000 	.word	0x20000000
 800b468:	20000004 	.word	0x20000004

0800b46c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b46c:	b480      	push	{r7}
 800b46e:	b087      	sub	sp, #28
 800b470:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800b472:	2300      	movs	r3, #0
 800b474:	60fb      	str	r3, [r7, #12]
 800b476:	2300      	movs	r3, #0
 800b478:	60bb      	str	r3, [r7, #8]
 800b47a:	2300      	movs	r3, #0
 800b47c:	617b      	str	r3, [r7, #20]
 800b47e:	2300      	movs	r3, #0
 800b480:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800b482:	2300      	movs	r3, #0
 800b484:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800b486:	4b1e      	ldr	r3, [pc, #120]	; (800b500 <HAL_RCC_GetSysClockFreq+0x94>)
 800b488:	685b      	ldr	r3, [r3, #4]
 800b48a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	f003 030c 	and.w	r3, r3, #12
 800b492:	2b04      	cmp	r3, #4
 800b494:	d002      	beq.n	800b49c <HAL_RCC_GetSysClockFreq+0x30>
 800b496:	2b08      	cmp	r3, #8
 800b498:	d003      	beq.n	800b4a2 <HAL_RCC_GetSysClockFreq+0x36>
 800b49a:	e027      	b.n	800b4ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800b49c:	4b19      	ldr	r3, [pc, #100]	; (800b504 <HAL_RCC_GetSysClockFreq+0x98>)
 800b49e:	613b      	str	r3, [r7, #16]
      break;
 800b4a0:	e027      	b.n	800b4f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	0c9b      	lsrs	r3, r3, #18
 800b4a6:	f003 030f 	and.w	r3, r3, #15
 800b4aa:	4a17      	ldr	r2, [pc, #92]	; (800b508 <HAL_RCC_GetSysClockFreq+0x9c>)
 800b4ac:	5cd3      	ldrb	r3, [r2, r3]
 800b4ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d010      	beq.n	800b4dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800b4ba:	4b11      	ldr	r3, [pc, #68]	; (800b500 <HAL_RCC_GetSysClockFreq+0x94>)
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	0c5b      	lsrs	r3, r3, #17
 800b4c0:	f003 0301 	and.w	r3, r3, #1
 800b4c4:	4a11      	ldr	r2, [pc, #68]	; (800b50c <HAL_RCC_GetSysClockFreq+0xa0>)
 800b4c6:	5cd3      	ldrb	r3, [r2, r3]
 800b4c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	4a0d      	ldr	r2, [pc, #52]	; (800b504 <HAL_RCC_GetSysClockFreq+0x98>)
 800b4ce:	fb03 f202 	mul.w	r2, r3, r2
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4d8:	617b      	str	r3, [r7, #20]
 800b4da:	e004      	b.n	800b4e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	4a0c      	ldr	r2, [pc, #48]	; (800b510 <HAL_RCC_GetSysClockFreq+0xa4>)
 800b4e0:	fb02 f303 	mul.w	r3, r2, r3
 800b4e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	613b      	str	r3, [r7, #16]
      break;
 800b4ea:	e002      	b.n	800b4f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800b4ec:	4b05      	ldr	r3, [pc, #20]	; (800b504 <HAL_RCC_GetSysClockFreq+0x98>)
 800b4ee:	613b      	str	r3, [r7, #16]
      break;
 800b4f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b4f2:	693b      	ldr	r3, [r7, #16]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	371c      	adds	r7, #28
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bc80      	pop	{r7}
 800b4fc:	4770      	bx	lr
 800b4fe:	bf00      	nop
 800b500:	40021000 	.word	0x40021000
 800b504:	007a1200 	.word	0x007a1200
 800b508:	0800c08c 	.word	0x0800c08c
 800b50c:	0800c09c 	.word	0x0800c09c
 800b510:	003d0900 	.word	0x003d0900

0800b514 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b514:	b480      	push	{r7}
 800b516:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b518:	4b02      	ldr	r3, [pc, #8]	; (800b524 <HAL_RCC_GetHCLKFreq+0x10>)
 800b51a:	681b      	ldr	r3, [r3, #0]
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	46bd      	mov	sp, r7
 800b520:	bc80      	pop	{r7}
 800b522:	4770      	bx	lr
 800b524:	20000000 	.word	0x20000000

0800b528 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b52c:	f7ff fff2 	bl	800b514 <HAL_RCC_GetHCLKFreq>
 800b530:	4602      	mov	r2, r0
 800b532:	4b05      	ldr	r3, [pc, #20]	; (800b548 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b534:	685b      	ldr	r3, [r3, #4]
 800b536:	0a1b      	lsrs	r3, r3, #8
 800b538:	f003 0307 	and.w	r3, r3, #7
 800b53c:	4903      	ldr	r1, [pc, #12]	; (800b54c <HAL_RCC_GetPCLK1Freq+0x24>)
 800b53e:	5ccb      	ldrb	r3, [r1, r3]
 800b540:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b544:	4618      	mov	r0, r3
 800b546:	bd80      	pop	{r7, pc}
 800b548:	40021000 	.word	0x40021000
 800b54c:	0800c084 	.word	0x0800c084

0800b550 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b550:	b580      	push	{r7, lr}
 800b552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b554:	f7ff ffde 	bl	800b514 <HAL_RCC_GetHCLKFreq>
 800b558:	4602      	mov	r2, r0
 800b55a:	4b05      	ldr	r3, [pc, #20]	; (800b570 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	0adb      	lsrs	r3, r3, #11
 800b560:	f003 0307 	and.w	r3, r3, #7
 800b564:	4903      	ldr	r1, [pc, #12]	; (800b574 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b566:	5ccb      	ldrb	r3, [r1, r3]
 800b568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	bd80      	pop	{r7, pc}
 800b570:	40021000 	.word	0x40021000
 800b574:	0800c084 	.word	0x0800c084

0800b578 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800b578:	b480      	push	{r7}
 800b57a:	b085      	sub	sp, #20
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800b580:	4b0a      	ldr	r3, [pc, #40]	; (800b5ac <RCC_Delay+0x34>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4a0a      	ldr	r2, [pc, #40]	; (800b5b0 <RCC_Delay+0x38>)
 800b586:	fba2 2303 	umull	r2, r3, r2, r3
 800b58a:	0a5b      	lsrs	r3, r3, #9
 800b58c:	687a      	ldr	r2, [r7, #4]
 800b58e:	fb02 f303 	mul.w	r3, r2, r3
 800b592:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800b594:	bf00      	nop
  }
  while (Delay --);
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	1e5a      	subs	r2, r3, #1
 800b59a:	60fa      	str	r2, [r7, #12]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d1f9      	bne.n	800b594 <RCC_Delay+0x1c>
}
 800b5a0:	bf00      	nop
 800b5a2:	bf00      	nop
 800b5a4:	3714      	adds	r7, #20
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bc80      	pop	{r7}
 800b5aa:	4770      	bx	lr
 800b5ac:	20000000 	.word	0x20000000
 800b5b0:	10624dd3 	.word	0x10624dd3

0800b5b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b082      	sub	sp, #8
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d101      	bne.n	800b5c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	e042      	b.n	800b64c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b5cc:	b2db      	uxtb	r3, r3
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d106      	bne.n	800b5e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f7fe ff62 	bl	800a4a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2224      	movs	r2, #36	; 0x24
 800b5e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	68da      	ldr	r2, [r3, #12]
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b5f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b5f8:	6878      	ldr	r0, [r7, #4]
 800b5fa:	f000 fc75 	bl	800bee8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	691a      	ldr	r2, [r3, #16]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b60c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	695a      	ldr	r2, [r3, #20]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b61c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	68da      	ldr	r2, [r3, #12]
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b62c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2200      	movs	r2, #0
 800b632:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2220      	movs	r2, #32
 800b638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2220      	movs	r2, #32
 800b640:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2200      	movs	r2, #0
 800b648:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b64a:	2300      	movs	r3, #0
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3708      	adds	r7, #8
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}

0800b654 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b0ba      	sub	sp, #232	; 0xe8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	68db      	ldr	r3, [r3, #12]
 800b66c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	695b      	ldr	r3, [r3, #20]
 800b676:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800b67a:	2300      	movs	r3, #0
 800b67c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800b680:	2300      	movs	r3, #0
 800b682:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b68a:	f003 030f 	and.w	r3, r3, #15
 800b68e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b692:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b696:	2b00      	cmp	r3, #0
 800b698:	d10f      	bne.n	800b6ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b69a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b69e:	f003 0320 	and.w	r3, r3, #32
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d009      	beq.n	800b6ba <HAL_UART_IRQHandler+0x66>
 800b6a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b6aa:	f003 0320 	and.w	r3, r3, #32
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d003      	beq.n	800b6ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f000 fb5a 	bl	800bd6c <UART_Receive_IT>
      return;
 800b6b8:	e25b      	b.n	800bb72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b6ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	f000 80de 	beq.w	800b880 <HAL_UART_IRQHandler+0x22c>
 800b6c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b6c8:	f003 0301 	and.w	r3, r3, #1
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d106      	bne.n	800b6de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b6d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b6d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	f000 80d1 	beq.w	800b880 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b6de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6e2:	f003 0301 	and.w	r3, r3, #1
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d00b      	beq.n	800b702 <HAL_UART_IRQHandler+0xae>
 800b6ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b6ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d005      	beq.n	800b702 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6fa:	f043 0201 	orr.w	r2, r3, #1
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b706:	f003 0304 	and.w	r3, r3, #4
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00b      	beq.n	800b726 <HAL_UART_IRQHandler+0xd2>
 800b70e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b712:	f003 0301 	and.w	r3, r3, #1
 800b716:	2b00      	cmp	r3, #0
 800b718:	d005      	beq.n	800b726 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b71e:	f043 0202 	orr.w	r2, r3, #2
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b72a:	f003 0302 	and.w	r3, r3, #2
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d00b      	beq.n	800b74a <HAL_UART_IRQHandler+0xf6>
 800b732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d005      	beq.n	800b74a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b742:	f043 0204 	orr.w	r2, r3, #4
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b74a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b74e:	f003 0308 	and.w	r3, r3, #8
 800b752:	2b00      	cmp	r3, #0
 800b754:	d011      	beq.n	800b77a <HAL_UART_IRQHandler+0x126>
 800b756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b75a:	f003 0320 	and.w	r3, r3, #32
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d105      	bne.n	800b76e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b762:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b766:	f003 0301 	and.w	r3, r3, #1
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d005      	beq.n	800b77a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b772:	f043 0208 	orr.w	r2, r3, #8
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b77e:	2b00      	cmp	r3, #0
 800b780:	f000 81f2 	beq.w	800bb68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b788:	f003 0320 	and.w	r3, r3, #32
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d008      	beq.n	800b7a2 <HAL_UART_IRQHandler+0x14e>
 800b790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b794:	f003 0320 	and.w	r3, r3, #32
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d002      	beq.n	800b7a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f000 fae5 	bl	800bd6c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	695b      	ldr	r3, [r3, #20]
 800b7a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	bf14      	ite	ne
 800b7b0:	2301      	movne	r3, #1
 800b7b2:	2300      	moveq	r3, #0
 800b7b4:	b2db      	uxtb	r3, r3
 800b7b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7be:	f003 0308 	and.w	r3, r3, #8
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d103      	bne.n	800b7ce <HAL_UART_IRQHandler+0x17a>
 800b7c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d04f      	beq.n	800b86e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b7ce:	6878      	ldr	r0, [r7, #4]
 800b7d0:	f000 f9ef 	bl	800bbb2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	695b      	ldr	r3, [r3, #20]
 800b7da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d041      	beq.n	800b866 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	3314      	adds	r3, #20
 800b7e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b7f0:	e853 3f00 	ldrex	r3, [r3]
 800b7f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b7f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b7fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b800:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	3314      	adds	r3, #20
 800b80a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b80e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b812:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b816:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b81a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b81e:	e841 2300 	strex	r3, r2, [r1]
 800b822:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b826:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d1d9      	bne.n	800b7e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b832:	2b00      	cmp	r3, #0
 800b834:	d013      	beq.n	800b85e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b83a:	4a7e      	ldr	r2, [pc, #504]	; (800ba34 <HAL_UART_IRQHandler+0x3e0>)
 800b83c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b842:	4618      	mov	r0, r3
 800b844:	f7ff f892 	bl	800a96c <HAL_DMA_Abort_IT>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d016      	beq.n	800b87c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b854:	687a      	ldr	r2, [r7, #4]
 800b856:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b858:	4610      	mov	r0, r2
 800b85a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b85c:	e00e      	b.n	800b87c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f000 f993 	bl	800bb8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b864:	e00a      	b.n	800b87c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b866:	6878      	ldr	r0, [r7, #4]
 800b868:	f000 f98f 	bl	800bb8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b86c:	e006      	b.n	800b87c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f000 f98b 	bl	800bb8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2200      	movs	r2, #0
 800b878:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800b87a:	e175      	b.n	800bb68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b87c:	bf00      	nop
    return;
 800b87e:	e173      	b.n	800bb68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b884:	2b01      	cmp	r3, #1
 800b886:	f040 814f 	bne.w	800bb28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b88a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b88e:	f003 0310 	and.w	r3, r3, #16
 800b892:	2b00      	cmp	r3, #0
 800b894:	f000 8148 	beq.w	800bb28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b89c:	f003 0310 	and.w	r3, r3, #16
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	f000 8141 	beq.w	800bb28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	60bb      	str	r3, [r7, #8]
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	60bb      	str	r3, [r7, #8]
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	60bb      	str	r3, [r7, #8]
 800b8ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	695b      	ldr	r3, [r3, #20]
 800b8c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	f000 80b6 	beq.w	800ba38 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b8d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f000 8145 	beq.w	800bb6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b8e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	f080 813e 	bcs.w	800bb6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b8f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8fc:	699b      	ldr	r3, [r3, #24]
 800b8fe:	2b20      	cmp	r3, #32
 800b900:	f000 8088 	beq.w	800ba14 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	330c      	adds	r3, #12
 800b90a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b90e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b912:	e853 3f00 	ldrex	r3, [r3]
 800b916:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b91a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b91e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b922:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	330c      	adds	r3, #12
 800b92c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b930:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b934:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b938:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b93c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b940:	e841 2300 	strex	r3, r2, [r1]
 800b944:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b948:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d1d9      	bne.n	800b904 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	3314      	adds	r3, #20
 800b956:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b958:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b95a:	e853 3f00 	ldrex	r3, [r3]
 800b95e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b960:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b962:	f023 0301 	bic.w	r3, r3, #1
 800b966:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	3314      	adds	r3, #20
 800b970:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b974:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b978:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b97a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b97c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b980:	e841 2300 	strex	r3, r2, [r1]
 800b984:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b986:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d1e1      	bne.n	800b950 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	3314      	adds	r3, #20
 800b992:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b994:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b996:	e853 3f00 	ldrex	r3, [r3]
 800b99a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b99c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b99e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b9a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	3314      	adds	r3, #20
 800b9ac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b9b0:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b9b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b9b6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b9b8:	e841 2300 	strex	r3, r2, [r1]
 800b9bc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b9be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d1e3      	bne.n	800b98c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2220      	movs	r2, #32
 800b9c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	330c      	adds	r3, #12
 800b9d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9dc:	e853 3f00 	ldrex	r3, [r3]
 800b9e0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b9e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b9e4:	f023 0310 	bic.w	r3, r3, #16
 800b9e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	330c      	adds	r3, #12
 800b9f2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b9f6:	65ba      	str	r2, [r7, #88]	; 0x58
 800b9f8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b9fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b9fe:	e841 2300 	strex	r3, r2, [r1]
 800ba02:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ba04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d1e3      	bne.n	800b9d2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f7fe ff71 	bl	800a8f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2202      	movs	r2, #2
 800ba18:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ba22:	b29b      	uxth	r3, r3
 800ba24:	1ad3      	subs	r3, r2, r3
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	4619      	mov	r1, r3
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f000 f8b6 	bl	800bb9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ba30:	e09c      	b.n	800bb6c <HAL_UART_IRQHandler+0x518>
 800ba32:	bf00      	nop
 800ba34:	0800bc77 	.word	0x0800bc77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ba40:	b29b      	uxth	r3, r3
 800ba42:	1ad3      	subs	r3, r2, r3
 800ba44:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ba4c:	b29b      	uxth	r3, r3
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	f000 808e 	beq.w	800bb70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800ba54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	f000 8089 	beq.w	800bb70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	330c      	adds	r3, #12
 800ba64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba68:	e853 3f00 	ldrex	r3, [r3]
 800ba6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ba6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ba74:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	330c      	adds	r3, #12
 800ba7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800ba82:	647a      	str	r2, [r7, #68]	; 0x44
 800ba84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba86:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ba88:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ba8a:	e841 2300 	strex	r3, r2, [r1]
 800ba8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ba90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d1e3      	bne.n	800ba5e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	3314      	adds	r3, #20
 800ba9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baa0:	e853 3f00 	ldrex	r3, [r3]
 800baa4:	623b      	str	r3, [r7, #32]
   return(result);
 800baa6:	6a3b      	ldr	r3, [r7, #32]
 800baa8:	f023 0301 	bic.w	r3, r3, #1
 800baac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	3314      	adds	r3, #20
 800bab6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800baba:	633a      	str	r2, [r7, #48]	; 0x30
 800babc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800babe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bac0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bac2:	e841 2300 	strex	r3, r2, [r1]
 800bac6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d1e3      	bne.n	800ba96 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2220      	movs	r2, #32
 800bad2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2200      	movs	r2, #0
 800bada:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	330c      	adds	r3, #12
 800bae2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bae4:	693b      	ldr	r3, [r7, #16]
 800bae6:	e853 3f00 	ldrex	r3, [r3]
 800baea:	60fb      	str	r3, [r7, #12]
   return(result);
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	f023 0310 	bic.w	r3, r3, #16
 800baf2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	330c      	adds	r3, #12
 800bafc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800bb00:	61fa      	str	r2, [r7, #28]
 800bb02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb04:	69b9      	ldr	r1, [r7, #24]
 800bb06:	69fa      	ldr	r2, [r7, #28]
 800bb08:	e841 2300 	strex	r3, r2, [r1]
 800bb0c:	617b      	str	r3, [r7, #20]
   return(result);
 800bb0e:	697b      	ldr	r3, [r7, #20]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d1e3      	bne.n	800badc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2202      	movs	r2, #2
 800bb18:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bb1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bb1e:	4619      	mov	r1, r3
 800bb20:	6878      	ldr	r0, [r7, #4]
 800bb22:	f000 f83b 	bl	800bb9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bb26:	e023      	b.n	800bb70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bb28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d009      	beq.n	800bb48 <HAL_UART_IRQHandler+0x4f4>
 800bb34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d003      	beq.n	800bb48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f000 f8ac 	bl	800bc9e <UART_Transmit_IT>
    return;
 800bb46:	e014      	b.n	800bb72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bb48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bb4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d00e      	beq.n	800bb72 <HAL_UART_IRQHandler+0x51e>
 800bb54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bb58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d008      	beq.n	800bb72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f000 f8eb 	bl	800bd3c <UART_EndTransmit_IT>
    return;
 800bb66:	e004      	b.n	800bb72 <HAL_UART_IRQHandler+0x51e>
    return;
 800bb68:	bf00      	nop
 800bb6a:	e002      	b.n	800bb72 <HAL_UART_IRQHandler+0x51e>
      return;
 800bb6c:	bf00      	nop
 800bb6e:	e000      	b.n	800bb72 <HAL_UART_IRQHandler+0x51e>
      return;
 800bb70:	bf00      	nop
  }
}
 800bb72:	37e8      	adds	r7, #232	; 0xe8
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}

0800bb78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b083      	sub	sp, #12
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bb80:	bf00      	nop
 800bb82:	370c      	adds	r7, #12
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bc80      	pop	{r7}
 800bb88:	4770      	bx	lr

0800bb8a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bb8a:	b480      	push	{r7}
 800bb8c:	b083      	sub	sp, #12
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bb92:	bf00      	nop
 800bb94:	370c      	adds	r7, #12
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bc80      	pop	{r7}
 800bb9a:	4770      	bx	lr

0800bb9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bb9c:	b480      	push	{r7}
 800bb9e:	b083      	sub	sp, #12
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
 800bba4:	460b      	mov	r3, r1
 800bba6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bba8:	bf00      	nop
 800bbaa:	370c      	adds	r7, #12
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bc80      	pop	{r7}
 800bbb0:	4770      	bx	lr

0800bbb2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bbb2:	b480      	push	{r7}
 800bbb4:	b095      	sub	sp, #84	; 0x54
 800bbb6:	af00      	add	r7, sp, #0
 800bbb8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	330c      	adds	r3, #12
 800bbc0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bbc4:	e853 3f00 	ldrex	r3, [r3]
 800bbc8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bbca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbcc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bbd0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	330c      	adds	r3, #12
 800bbd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bbda:	643a      	str	r2, [r7, #64]	; 0x40
 800bbdc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbde:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bbe0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bbe2:	e841 2300 	strex	r3, r2, [r1]
 800bbe6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d1e5      	bne.n	800bbba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	3314      	adds	r3, #20
 800bbf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbf6:	6a3b      	ldr	r3, [r7, #32]
 800bbf8:	e853 3f00 	ldrex	r3, [r3]
 800bbfc:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbfe:	69fb      	ldr	r3, [r7, #28]
 800bc00:	f023 0301 	bic.w	r3, r3, #1
 800bc04:	64bb      	str	r3, [r7, #72]	; 0x48
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	3314      	adds	r3, #20
 800bc0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bc0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800bc10:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bc14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bc16:	e841 2300 	strex	r3, r2, [r1]
 800bc1a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bc1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d1e5      	bne.n	800bbee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d119      	bne.n	800bc5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	330c      	adds	r3, #12
 800bc30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	e853 3f00 	ldrex	r3, [r3]
 800bc38:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc3a:	68bb      	ldr	r3, [r7, #8]
 800bc3c:	f023 0310 	bic.w	r3, r3, #16
 800bc40:	647b      	str	r3, [r7, #68]	; 0x44
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	330c      	adds	r3, #12
 800bc48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bc4a:	61ba      	str	r2, [r7, #24]
 800bc4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc4e:	6979      	ldr	r1, [r7, #20]
 800bc50:	69ba      	ldr	r2, [r7, #24]
 800bc52:	e841 2300 	strex	r3, r2, [r1]
 800bc56:	613b      	str	r3, [r7, #16]
   return(result);
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d1e5      	bne.n	800bc2a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2220      	movs	r2, #32
 800bc62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2200      	movs	r2, #0
 800bc6a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800bc6c:	bf00      	nop
 800bc6e:	3754      	adds	r7, #84	; 0x54
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bc80      	pop	{r7}
 800bc74:	4770      	bx	lr

0800bc76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bc76:	b580      	push	{r7, lr}
 800bc78:	b084      	sub	sp, #16
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	2200      	movs	r2, #0
 800bc88:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bc90:	68f8      	ldr	r0, [r7, #12]
 800bc92:	f7ff ff7a 	bl	800bb8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bc96:	bf00      	nop
 800bc98:	3710      	adds	r7, #16
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}

0800bc9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bc9e:	b480      	push	{r7}
 800bca0:	b085      	sub	sp, #20
 800bca2:	af00      	add	r7, sp, #0
 800bca4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	2b21      	cmp	r3, #33	; 0x21
 800bcb0:	d13e      	bne.n	800bd30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	689b      	ldr	r3, [r3, #8]
 800bcb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bcba:	d114      	bne.n	800bce6 <UART_Transmit_IT+0x48>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	691b      	ldr	r3, [r3, #16]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d110      	bne.n	800bce6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6a1b      	ldr	r3, [r3, #32]
 800bcc8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	881b      	ldrh	r3, [r3, #0]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bcd8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6a1b      	ldr	r3, [r3, #32]
 800bcde:	1c9a      	adds	r2, r3, #2
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	621a      	str	r2, [r3, #32]
 800bce4:	e008      	b.n	800bcf8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	6a1b      	ldr	r3, [r3, #32]
 800bcea:	1c59      	adds	r1, r3, #1
 800bcec:	687a      	ldr	r2, [r7, #4]
 800bcee:	6211      	str	r1, [r2, #32]
 800bcf0:	781a      	ldrb	r2, [r3, #0]
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bcfc:	b29b      	uxth	r3, r3
 800bcfe:	3b01      	subs	r3, #1
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	687a      	ldr	r2, [r7, #4]
 800bd04:	4619      	mov	r1, r3
 800bd06:	84d1      	strh	r1, [r2, #38]	; 0x26
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d10f      	bne.n	800bd2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	68da      	ldr	r2, [r3, #12]
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bd1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	68da      	ldr	r2, [r3, #12]
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	e000      	b.n	800bd32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bd30:	2302      	movs	r3, #2
  }
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3714      	adds	r7, #20
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bc80      	pop	{r7}
 800bd3a:	4770      	bx	lr

0800bd3c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b082      	sub	sp, #8
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	68da      	ldr	r2, [r3, #12]
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd52:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2220      	movs	r2, #32
 800bd58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f7ff ff0b 	bl	800bb78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bd62:	2300      	movs	r3, #0
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	3708      	adds	r7, #8
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}

0800bd6c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b08c      	sub	sp, #48	; 0x30
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	2b22      	cmp	r3, #34	; 0x22
 800bd7e:	f040 80ae 	bne.w	800bede <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	689b      	ldr	r3, [r3, #8]
 800bd86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bd8a:	d117      	bne.n	800bdbc <UART_Receive_IT+0x50>
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	691b      	ldr	r3, [r3, #16]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d113      	bne.n	800bdbc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800bd94:	2300      	movs	r3, #0
 800bd96:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd9c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	685b      	ldr	r3, [r3, #4]
 800bda4:	b29b      	uxth	r3, r3
 800bda6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdaa:	b29a      	uxth	r2, r3
 800bdac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdb4:	1c9a      	adds	r2, r3, #2
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	629a      	str	r2, [r3, #40]	; 0x28
 800bdba:	e026      	b.n	800be0a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	689b      	ldr	r3, [r3, #8]
 800bdca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bdce:	d007      	beq.n	800bde0 <UART_Receive_IT+0x74>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d10a      	bne.n	800bdee <UART_Receive_IT+0x82>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	691b      	ldr	r3, [r3, #16]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d106      	bne.n	800bdee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	b2da      	uxtb	r2, r3
 800bde8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdea:	701a      	strb	r2, [r3, #0]
 800bdec:	e008      	b.n	800be00 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	685b      	ldr	r3, [r3, #4]
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bdfa:	b2da      	uxtb	r2, r3
 800bdfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdfe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be04:	1c5a      	adds	r2, r3, #1
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800be0e:	b29b      	uxth	r3, r3
 800be10:	3b01      	subs	r3, #1
 800be12:	b29b      	uxth	r3, r3
 800be14:	687a      	ldr	r2, [r7, #4]
 800be16:	4619      	mov	r1, r3
 800be18:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d15d      	bne.n	800beda <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	68da      	ldr	r2, [r3, #12]
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	f022 0220 	bic.w	r2, r2, #32
 800be2c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	68da      	ldr	r2, [r3, #12]
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800be3c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	695a      	ldr	r2, [r3, #20]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	f022 0201 	bic.w	r2, r2, #1
 800be4c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2220      	movs	r2, #32
 800be52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2200      	movs	r2, #0
 800be5a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be60:	2b01      	cmp	r3, #1
 800be62:	d135      	bne.n	800bed0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2200      	movs	r2, #0
 800be68:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	330c      	adds	r3, #12
 800be70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	e853 3f00 	ldrex	r3, [r3]
 800be78:	613b      	str	r3, [r7, #16]
   return(result);
 800be7a:	693b      	ldr	r3, [r7, #16]
 800be7c:	f023 0310 	bic.w	r3, r3, #16
 800be80:	627b      	str	r3, [r7, #36]	; 0x24
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	330c      	adds	r3, #12
 800be88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be8a:	623a      	str	r2, [r7, #32]
 800be8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be8e:	69f9      	ldr	r1, [r7, #28]
 800be90:	6a3a      	ldr	r2, [r7, #32]
 800be92:	e841 2300 	strex	r3, r2, [r1]
 800be96:	61bb      	str	r3, [r7, #24]
   return(result);
 800be98:	69bb      	ldr	r3, [r7, #24]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d1e5      	bne.n	800be6a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	f003 0310 	and.w	r3, r3, #16
 800bea8:	2b10      	cmp	r3, #16
 800beaa:	d10a      	bne.n	800bec2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800beac:	2300      	movs	r3, #0
 800beae:	60fb      	str	r3, [r7, #12]
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	60fb      	str	r3, [r7, #12]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	685b      	ldr	r3, [r3, #4]
 800bebe:	60fb      	str	r3, [r7, #12]
 800bec0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800bec6:	4619      	mov	r1, r3
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f7ff fe67 	bl	800bb9c <HAL_UARTEx_RxEventCallback>
 800bece:	e002      	b.n	800bed6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	f7fe f987 	bl	800a1e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bed6:	2300      	movs	r3, #0
 800bed8:	e002      	b.n	800bee0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800beda:	2300      	movs	r3, #0
 800bedc:	e000      	b.n	800bee0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bede:	2302      	movs	r3, #2
  }
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3730      	adds	r7, #48	; 0x30
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}

0800bee8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b084      	sub	sp, #16
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	691b      	ldr	r3, [r3, #16]
 800bef6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	68da      	ldr	r2, [r3, #12]
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	430a      	orrs	r2, r1
 800bf04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	689a      	ldr	r2, [r3, #8]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	691b      	ldr	r3, [r3, #16]
 800bf0e:	431a      	orrs	r2, r3
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	695b      	ldr	r3, [r3, #20]
 800bf14:	4313      	orrs	r3, r2
 800bf16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	68db      	ldr	r3, [r3, #12]
 800bf1e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800bf22:	f023 030c 	bic.w	r3, r3, #12
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	6812      	ldr	r2, [r2, #0]
 800bf2a:	68b9      	ldr	r1, [r7, #8]
 800bf2c:	430b      	orrs	r3, r1
 800bf2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	695b      	ldr	r3, [r3, #20]
 800bf36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	699a      	ldr	r2, [r3, #24]
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	430a      	orrs	r2, r1
 800bf44:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	4a2c      	ldr	r2, [pc, #176]	; (800bffc <UART_SetConfig+0x114>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d103      	bne.n	800bf58 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800bf50:	f7ff fafe 	bl	800b550 <HAL_RCC_GetPCLK2Freq>
 800bf54:	60f8      	str	r0, [r7, #12]
 800bf56:	e002      	b.n	800bf5e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800bf58:	f7ff fae6 	bl	800b528 <HAL_RCC_GetPCLK1Freq>
 800bf5c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bf5e:	68fa      	ldr	r2, [r7, #12]
 800bf60:	4613      	mov	r3, r2
 800bf62:	009b      	lsls	r3, r3, #2
 800bf64:	4413      	add	r3, r2
 800bf66:	009a      	lsls	r2, r3, #2
 800bf68:	441a      	add	r2, r3
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	009b      	lsls	r3, r3, #2
 800bf70:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf74:	4a22      	ldr	r2, [pc, #136]	; (800c000 <UART_SetConfig+0x118>)
 800bf76:	fba2 2303 	umull	r2, r3, r2, r3
 800bf7a:	095b      	lsrs	r3, r3, #5
 800bf7c:	0119      	lsls	r1, r3, #4
 800bf7e:	68fa      	ldr	r2, [r7, #12]
 800bf80:	4613      	mov	r3, r2
 800bf82:	009b      	lsls	r3, r3, #2
 800bf84:	4413      	add	r3, r2
 800bf86:	009a      	lsls	r2, r3, #2
 800bf88:	441a      	add	r2, r3
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	685b      	ldr	r3, [r3, #4]
 800bf8e:	009b      	lsls	r3, r3, #2
 800bf90:	fbb2 f2f3 	udiv	r2, r2, r3
 800bf94:	4b1a      	ldr	r3, [pc, #104]	; (800c000 <UART_SetConfig+0x118>)
 800bf96:	fba3 0302 	umull	r0, r3, r3, r2
 800bf9a:	095b      	lsrs	r3, r3, #5
 800bf9c:	2064      	movs	r0, #100	; 0x64
 800bf9e:	fb00 f303 	mul.w	r3, r0, r3
 800bfa2:	1ad3      	subs	r3, r2, r3
 800bfa4:	011b      	lsls	r3, r3, #4
 800bfa6:	3332      	adds	r3, #50	; 0x32
 800bfa8:	4a15      	ldr	r2, [pc, #84]	; (800c000 <UART_SetConfig+0x118>)
 800bfaa:	fba2 2303 	umull	r2, r3, r2, r3
 800bfae:	095b      	lsrs	r3, r3, #5
 800bfb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bfb4:	4419      	add	r1, r3
 800bfb6:	68fa      	ldr	r2, [r7, #12]
 800bfb8:	4613      	mov	r3, r2
 800bfba:	009b      	lsls	r3, r3, #2
 800bfbc:	4413      	add	r3, r2
 800bfbe:	009a      	lsls	r2, r3, #2
 800bfc0:	441a      	add	r2, r3
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	685b      	ldr	r3, [r3, #4]
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	fbb2 f2f3 	udiv	r2, r2, r3
 800bfcc:	4b0c      	ldr	r3, [pc, #48]	; (800c000 <UART_SetConfig+0x118>)
 800bfce:	fba3 0302 	umull	r0, r3, r3, r2
 800bfd2:	095b      	lsrs	r3, r3, #5
 800bfd4:	2064      	movs	r0, #100	; 0x64
 800bfd6:	fb00 f303 	mul.w	r3, r0, r3
 800bfda:	1ad3      	subs	r3, r2, r3
 800bfdc:	011b      	lsls	r3, r3, #4
 800bfde:	3332      	adds	r3, #50	; 0x32
 800bfe0:	4a07      	ldr	r2, [pc, #28]	; (800c000 <UART_SetConfig+0x118>)
 800bfe2:	fba2 2303 	umull	r2, r3, r2, r3
 800bfe6:	095b      	lsrs	r3, r3, #5
 800bfe8:	f003 020f 	and.w	r2, r3, #15
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	440a      	add	r2, r1
 800bff2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800bff4:	bf00      	nop
 800bff6:	3710      	adds	r7, #16
 800bff8:	46bd      	mov	sp, r7
 800bffa:	bd80      	pop	{r7, pc}
 800bffc:	40013800 	.word	0x40013800
 800c000:	51eb851f 	.word	0x51eb851f

0800c004 <memset>:
 800c004:	4603      	mov	r3, r0
 800c006:	4402      	add	r2, r0
 800c008:	4293      	cmp	r3, r2
 800c00a:	d100      	bne.n	800c00e <memset+0xa>
 800c00c:	4770      	bx	lr
 800c00e:	f803 1b01 	strb.w	r1, [r3], #1
 800c012:	e7f9      	b.n	800c008 <memset+0x4>

0800c014 <__libc_init_array>:
 800c014:	b570      	push	{r4, r5, r6, lr}
 800c016:	2600      	movs	r6, #0
 800c018:	4d0c      	ldr	r5, [pc, #48]	; (800c04c <__libc_init_array+0x38>)
 800c01a:	4c0d      	ldr	r4, [pc, #52]	; (800c050 <__libc_init_array+0x3c>)
 800c01c:	1b64      	subs	r4, r4, r5
 800c01e:	10a4      	asrs	r4, r4, #2
 800c020:	42a6      	cmp	r6, r4
 800c022:	d109      	bne.n	800c038 <__libc_init_array+0x24>
 800c024:	f000 f81a 	bl	800c05c <_init>
 800c028:	2600      	movs	r6, #0
 800c02a:	4d0a      	ldr	r5, [pc, #40]	; (800c054 <__libc_init_array+0x40>)
 800c02c:	4c0a      	ldr	r4, [pc, #40]	; (800c058 <__libc_init_array+0x44>)
 800c02e:	1b64      	subs	r4, r4, r5
 800c030:	10a4      	asrs	r4, r4, #2
 800c032:	42a6      	cmp	r6, r4
 800c034:	d105      	bne.n	800c042 <__libc_init_array+0x2e>
 800c036:	bd70      	pop	{r4, r5, r6, pc}
 800c038:	f855 3b04 	ldr.w	r3, [r5], #4
 800c03c:	4798      	blx	r3
 800c03e:	3601      	adds	r6, #1
 800c040:	e7ee      	b.n	800c020 <__libc_init_array+0xc>
 800c042:	f855 3b04 	ldr.w	r3, [r5], #4
 800c046:	4798      	blx	r3
 800c048:	3601      	adds	r6, #1
 800c04a:	e7f2      	b.n	800c032 <__libc_init_array+0x1e>
 800c04c:	0800c0a0 	.word	0x0800c0a0
 800c050:	0800c0a0 	.word	0x0800c0a0
 800c054:	0800c0a0 	.word	0x0800c0a0
 800c058:	0800c0a4 	.word	0x0800c0a4

0800c05c <_init>:
 800c05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c05e:	bf00      	nop
 800c060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c062:	bc08      	pop	{r3}
 800c064:	469e      	mov	lr, r3
 800c066:	4770      	bx	lr

0800c068 <_fini>:
 800c068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c06a:	bf00      	nop
 800c06c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c06e:	bc08      	pop	{r3}
 800c070:	469e      	mov	lr, r3
 800c072:	4770      	bx	lr
