// Generated by CIRCT firtool-1.76.0
module Q_4(	// src/main/scala/Frontend/instruction_fetch.scala:35:7
  input         clock,	// src/main/scala/Frontend/instruction_fetch.scala:35:7
                reset,	// src/main/scala/Frontend/instruction_fetch.scala:35:7
  output        io_in_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_is_misprediction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_predicted_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_T_NT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [2:0]  io_in_bitsbr_type_t,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [15:0] io_in_bits_GHR,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_NEXT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_TOS,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_dominant_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_resolved_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_out_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_is_misprediction,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_predicted_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_T_NT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [2:0]  io_out_bitsbr_type_t,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [15:0] io_out_bits_GHR,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_NEXT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_TOS,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_dominant_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_resolved_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_flush	// src/main/scala/Frontend/instruction_fetch.scala:36:14
);

  Queue16_FTQ_entry queue (	// src/main/scala/Frontend/instruction_fetch.scala:51:21
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (io_in_ready),
    .io_enq_valid                 (io_in_valid),
    .io_enq_bits_valid            (io_in_bits_valid),
    .io_enq_bits_fetch_PC         (io_in_bits_fetch_PC),
    .io_enq_bits_is_misprediction (io_in_bits_is_misprediction),
    .io_enq_bits_predicted_PC     (io_in_bits_predicted_PC),
    .io_enq_bits_T_NT             (io_in_bits_T_NT),
    .io_enq_bitsbr_type_t          (io_in_bitsbr_type_t),
    .io_enq_bits_GHR              (io_in_bits_GHR),
    .io_enq_bits_NEXT             (io_in_bits_NEXT),
    .io_enq_bits_TOS              (io_in_bits_TOS),
    .io_enq_bits_dominant_index   (io_in_bits_dominant_index),
    .io_enq_bits_resolved_PC      (io_in_bits_resolved_PC),
    .io_deq_ready                 (io_out_ready),
    .io_deq_valid                 (io_out_valid),
    .io_deq_bits_valid            (io_out_bits_valid),
    .io_deq_bits_fetch_PC         (io_out_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_out_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_out_bits_predicted_PC),
    .io_deq_bits_T_NT             (io_out_bits_T_NT),
    .io_deq_bitsbr_type_t          (io_out_bitsbr_type_t),
    .io_deq_bits_GHR              (io_out_bits_GHR),
    .io_deq_bits_NEXT             (io_out_bits_NEXT),
    .io_deq_bits_TOS              (io_out_bits_TOS),
    .io_deq_bits_dominant_index   (io_out_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_out_bits_resolved_PC),
    .io_flush                     (io_flush)
  );	// src/main/scala/Frontend/instruction_fetch.scala:51:21
endmodule

