{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495776732706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495776732737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 08:32:12 2017 " "Processing started: Fri May 26 08:32:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495776732737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495776732737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495776732737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495776733862 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Project2.v(142) " "Verilog HDL Event Control warning at Project2.v(142): Event Control contains a complex event expression" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 142 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1495776743801 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Project2.v(172) " "Verilog HDL Event Control warning at Project2.v(172): Event Control contains a complex event expression" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 172 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1495776743801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return Moduller.v(62) " "Verilog HDL Declaration warning at Moduller.v(62): \"return\" is SystemVerilog-2005 keyword" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 62 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return Moduller.v(68) " "Verilog HDL Declaration warning at Moduller.v(68): \"return\" is SystemVerilog-2005 keyword" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 68 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return Moduller.v(78) " "Verilog HDL Declaration warning at Moduller.v(78): \"return\" is SystemVerilog-2005 keyword" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 78 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return Moduller.v(89) " "Verilog HDL Declaration warning at Moduller.v(89): \"return\" is SystemVerilog-2005 keyword" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 89 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduller.v 8 8 " "Found 8 design units, including 8 entities, in source file moduller.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare5bit " "Found entity 1: compare5bit" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcdToDisplay " "Found entity 3: bcdToDisplay" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""} { "Info" "ISGN_ENTITY_NAME" "4 binaryToBcd " "Found entity 4: binaryToBcd" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2x1 " "Found entity 5: mux2x1" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4x1 " "Found entity 6: mux4x1" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux8x1 " "Found entity 7: mux8x1" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux16x1 " "Found entity 8: mux16x1" {  } { { "Moduller.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495776743832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "urun_fiyati0 Project2.v(28) " "Verilog HDL Implicit Net warning at Project2.v(28): created implicit net for \"urun_fiyati0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "urun_fiyati1 Project2.v(29) " "Verilog HDL Implicit Net warning at Project2.v(29): created implicit net for \"urun_fiyati1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "urun_fiyati2 Project2.v(30) " "Verilog HDL Implicit Net warning at Project2.v(30): created implicit net for \"urun_fiyati2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "urun_fiyati3 Project2.v(31) " "Verilog HDL Implicit Net warning at Project2.v(31): created implicit net for \"urun_fiyati3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "urun_fiyati4 Project2.v(32) " "Verilog HDL Implicit Net warning at Project2.v(32): created implicit net for \"urun_fiyati4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Equal Project2.v(38) " "Verilog HDL Implicit Net warning at Project2.v(38): created implicit net for \"Equal\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Small Project2.v(38) " "Verilog HDL Implicit Net warning at Project2.v(38): created implicit net for \"Small\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Big Project2.v(38) " "Verilog HDL Implicit Net warning at Project2.v(38): created implicit net for \"Big\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "En Project2.v(39) " "Verilog HDL Implicit Net warning at Project2.v(39): created implicit net for \"En\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "para_ustu0 Project2.v(45) " "Verilog HDL Implicit Net warning at Project2.v(45): created implicit net for \"para_ustu0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 Project2.v(45) " "Verilog HDL Implicit Net warning at Project2.v(45): created implicit net for \"c0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "para_ustu1 Project2.v(46) " "Verilog HDL Implicit Net warning at Project2.v(46): created implicit net for \"para_ustu1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 Project2.v(46) " "Verilog HDL Implicit Net warning at Project2.v(46): created implicit net for \"c1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "para_ustu2 Project2.v(47) " "Verilog HDL Implicit Net warning at Project2.v(47): created implicit net for \"para_ustu2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 Project2.v(47) " "Verilog HDL Implicit Net warning at Project2.v(47): created implicit net for \"c2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "para_ustu3 Project2.v(48) " "Verilog HDL Implicit Net warning at Project2.v(48): created implicit net for \"para_ustu3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3 Project2.v(48) " "Verilog HDL Implicit Net warning at Project2.v(48): created implicit net for \"c3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "para_ustu4 Project2.v(49) " "Verilog HDL Implicit Net warning at Project2.v(49): created implicit net for \"para_ustu4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4 Project2.v(49) " "Verilog HDL Implicit Net warning at Project2.v(49): created implicit net for \"c4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return00 Project2.v(55) " "Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for \"return00\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return01 Project2.v(55) " "Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for \"return01\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return02 Project2.v(55) " "Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for \"return02\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return03 Project2.v(55) " "Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for \"return03\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return04 Project2.v(55) " "Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for \"return04\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return05 Project2.v(55) " "Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for \"return05\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return06 Project2.v(55) " "Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for \"return06\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return07 Project2.v(55) " "Verilog HDL Implicit Net warning at Project2.v(55): created implicit net for \"return07\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_b0 Project2.v(56) " "Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for \"pg_b0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_b1 Project2.v(56) " "Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for \"pg_b1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_b2 Project2.v(56) " "Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for \"pg_b2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_b3 Project2.v(56) " "Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for \"pg_b3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_b4 Project2.v(56) " "Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for \"pg_b4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_b5 Project2.v(56) " "Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for \"pg_b5\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_b6 Project2.v(56) " "Verilog HDL Implicit Net warning at Project2.v(56): created implicit net for \"pg_b6\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_o0 Project2.v(57) " "Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for \"pg_o0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_o1 Project2.v(57) " "Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for \"pg_o1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_o2 Project2.v(57) " "Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for \"pg_o2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_o3 Project2.v(57) " "Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for \"pg_o3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_o4 Project2.v(57) " "Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for \"pg_o4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_o5 Project2.v(57) " "Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for \"pg_o5\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pg_o6 Project2.v(57) " "Verilog HDL Implicit Net warning at Project2.v(57): created implicit net for \"pg_o6\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return10 Project2.v(80) " "Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for \"return10\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return11 Project2.v(80) " "Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for \"return11\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return12 Project2.v(80) " "Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for \"return12\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return13 Project2.v(80) " "Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for \"return13\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return14 Project2.v(80) " "Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for \"return14\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return15 Project2.v(80) " "Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for \"return15\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return16 Project2.v(80) " "Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for \"return16\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return17 Project2.v(80) " "Verilog HDL Implicit Net warning at Project2.v(80): created implicit net for \"return17\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_b0 Project2.v(81) " "Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for \"uf_b0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_b1 Project2.v(81) " "Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for \"uf_b1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_b2 Project2.v(81) " "Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for \"uf_b2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_b3 Project2.v(81) " "Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for \"uf_b3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_b4 Project2.v(81) " "Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for \"uf_b4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_b5 Project2.v(81) " "Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for \"uf_b5\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_b6 Project2.v(81) " "Verilog HDL Implicit Net warning at Project2.v(81): created implicit net for \"uf_b6\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_o0 Project2.v(82) " "Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for \"uf_o0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_o1 Project2.v(82) " "Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for \"uf_o1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_o2 Project2.v(82) " "Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for \"uf_o2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_o3 Project2.v(82) " "Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for \"uf_o3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_o4 Project2.v(82) " "Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for \"uf_o4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_o5 Project2.v(82) " "Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for \"uf_o5\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uf_o6 Project2.v(82) " "Verilog HDL Implicit Net warning at Project2.v(82): created implicit net for \"uf_o6\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return20 Project2.v(103) " "Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for \"return20\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return21 Project2.v(103) " "Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for \"return21\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return22 Project2.v(103) " "Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for \"return22\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return23 Project2.v(103) " "Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for \"return23\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return24 Project2.v(103) " "Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for \"return24\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return25 Project2.v(103) " "Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for \"return25\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return26 Project2.v(103) " "Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for \"return26\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "return27 Project2.v(103) " "Verilog HDL Implicit Net warning at Project2.v(103): created implicit net for \"return27\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_b0 Project2.v(104) " "Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for \"pu_b0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_b1 Project2.v(104) " "Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for \"pu_b1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_b2 Project2.v(104) " "Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for \"pu_b2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_b3 Project2.v(104) " "Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for \"pu_b3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_b4 Project2.v(104) " "Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for \"pu_b4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_b5 Project2.v(104) " "Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for \"pu_b5\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_b6 Project2.v(104) " "Verilog HDL Implicit Net warning at Project2.v(104): created implicit net for \"pu_b6\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_o0 Project2.v(105) " "Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for \"pu_o0\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_o1 Project2.v(105) " "Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for \"pu_o1\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_o2 Project2.v(105) " "Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for \"pu_o2\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_o3 Project2.v(105) " "Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for \"pu_o3\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_o4 Project2.v(105) " "Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for \"pu_o4\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_o5 Project2.v(105) " "Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for \"pu_o5\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pu_o6 Project2.v(105) " "Verilog HDL Implicit Net warning at Project2.v(105): created implicit net for \"pu_o6\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776743832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495776744066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:m4_0 " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:m4_0\"" {  } { { "Project2.v" "m4_0" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776744301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux4x1:m4_0\|mux2x1:C " "Elaborating entity \"mux2x1\" for hierarchy \"mux4x1:m4_0\|mux2x1:C\"" {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776744332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare5bit compare5bit:cp5_0 " "Elaborating entity \"compare5bit\" for hierarchy \"compare5bit:cp5_0\"" {  } { { "Project2.v" "cp5_0" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776744410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:f0 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:f0\"" {  } { { "Project2.v" "f0" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776744426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToBcd binaryToBcd:P_Giris " "Elaborating entity \"binaryToBcd\" for hierarchy \"binaryToBcd:P_Giris\"" {  } { { "Project2.v" "P_Giris" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776744457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x1 binaryToBcd:P_Giris\|mux16x1:A " "Elaborating entity \"mux16x1\" for hierarchy \"binaryToBcd:P_Giris\|mux16x1:A\"" {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776744520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 binaryToBcd:P_Giris\|mux16x1:A\|mux8x1:A " "Elaborating entity \"mux8x1\" for hierarchy \"binaryToBcd:P_Giris\|mux16x1:A\|mux8x1:A\"" {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776744520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdToDisplay bcdToDisplay:P_Giris_Birler " "Elaborating entity \"bcdToDisplay\" for hierarchy \"bcdToDisplay:P_Giris_Birler\"" {  } { { "Project2.v" "P_Giris_Birler" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776744567 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 G 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 G 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 G 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 G 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 G 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 G 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 G 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 F 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 F 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 F 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 F 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 F 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 F 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 E 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 E 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 E 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 E 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 D 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 D 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 D 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 D 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 C 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 C 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 C 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 C 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 C 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 C 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 C 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 B 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 B 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 B 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 B 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 B 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 B 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 A 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 A 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 A 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 A 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 A 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 A 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744879 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 G 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 G 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 G 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 G 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 G 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 G 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 G 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 F 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 F 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 F 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 F 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 F 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 F 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 E 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 E 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 E 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 E 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 D 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 D 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 D 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 D 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 C 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 C 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 C 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 C 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 C 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 C 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 C 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 B 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 B 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 B 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 B 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 B 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 B 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 A 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 A 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 A 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 A 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 A 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 A 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 E 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 E 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 E 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 E 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 E 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 E 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 E 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 E 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 E 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 E 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 E 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 E 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 E 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 E 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 E 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 E 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 D 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 D 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 D 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 D 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 D 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 D 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 D 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 D 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 D 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 D 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 D 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 D 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 D 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 D 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 C 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 C 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 C 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 C 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 C 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 C 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 C 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 C 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 C 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 C 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 C 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 C 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 C 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 C 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 C 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 C 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 B 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 B 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 B 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 B 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 B 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 B 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 B 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 B 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 B 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 B 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 B 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 B 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 B 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 B 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 B 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 B 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 A 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 A 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 A 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 A 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 A 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 A 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 A 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 A 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 A 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 A 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 A 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 A 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 A 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 A 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 A 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 A 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 G 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 G 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 G 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 G 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 G 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 G 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 G 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 F 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 F 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 F 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 F 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 F 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 F 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744895 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 E 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 E 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 E 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 E 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 D 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 D 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 D 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 D 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 C 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 C 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 C 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 C 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 C 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 C 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 C 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 B 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 B 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 B 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 B 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 B 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 B 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 A 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 A 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 A 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 A 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 A 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 A 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 G 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 G 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 G 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 G 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 G 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 G 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 G 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 F 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 F 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 F 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 F 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 F 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 F 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 E 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 E 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 E 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 E 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 D 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 D 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 D 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 D 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 C 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 C 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 C 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 C 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 C 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 C 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 C 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 B 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 B 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 B 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 B 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 B 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 B 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 A 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 A 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 A 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 A 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 A 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 A 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 E 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 E 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 E 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 E 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 E 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 E 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 E 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 E 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 E 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 E 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 E 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 E 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 E 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 E 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 E 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 E 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 56 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 D 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 D 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 D 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 D 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 D 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 D 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 D 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 D 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 D 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 D 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 D 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 D 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 D 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 D 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 D 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 C 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 C 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 C 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 C 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 C 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 C 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 C 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 C 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 C 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 C 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 C 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 C 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 C 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 C 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 C 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 C 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 54 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 B 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 B 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 B 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 B 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 B 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 B 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 B 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 B 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 B 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 B 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 B 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 B 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 B 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 B 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 B 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 B 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 53 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744910 "|Project2|binaryToBcd:P_Giris|mux16x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 A 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 A 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 A 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 A 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 A 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 A 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 A 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 11 A 32 1 " "Port \"ordered port 11\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 12 A 32 1 " "Port \"ordered port 12\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 13 A 32 1 " "Port \"ordered port 13\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 14 A 32 1 " "Port \"ordered port 14\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 15 A 32 1 " "Port \"ordered port 15\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 16 A 32 1 " "Port \"ordered port 16\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 A 32 1 " "Port \"ordered port 17\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 A 32 1 " "Port \"ordered port 18\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 A 32 1 " "Port \"ordered port 19\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|binaryToBcd:P_Giris|mux16x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 G 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 G 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 G 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 G 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 G 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 G 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 G 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"G\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "G" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:G"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 F 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 F 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 F 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 F 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 F 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 F 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"F\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "F" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:F"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 E 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 E 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 E 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 E 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"E\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "E" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:E"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 D 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 D 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 D 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 D 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 D 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"D\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "D" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:D"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 C 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 C 32 1 " "Port \"ordered port 5\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 C 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 C 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 C 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 C 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 C 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"C\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "C" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:C"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 B 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 B 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 B 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 B 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 B 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 B 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"B\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "B" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 41 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 A 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 A 32 1 " "Port \"ordered port 6\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 A 32 1 " "Port \"ordered port 7\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 A 32 1 " "Port \"ordered port 8\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 A 32 1 " "Port \"ordered port 9\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 A 32 1 " "Port \"ordered port 10\" on the entity instantiation of \"A\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Moduller.v" "A" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Moduller.v" 40 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1495776744926 "|Project2|bcdToDisplay:P_Giris_Birler|mux8x1:A"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1495776746754 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495776747051 "|Project2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495776747051 "|Project2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495776747051 "|Project2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495776747051 "|Project2|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1495776747051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495776747223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495776749348 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495776749348 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Project2.v" "" { Text "D:/OMU DERSLER/2016/2.DONEM/SAYISAL LAB/PROJE/Project2/Project2.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1495776750368 "|Project2|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1495776750368 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495776750368 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495776750368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495776750368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495776750368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 476 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 476 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "848 " "Peak virtual memory: 848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495776750492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 08:32:30 2017 " "Processing ended: Fri May 26 08:32:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495776750492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495776750492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495776750492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495776750492 ""}
