# Reading E:/Quartus/Quartus_Lite/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Quartus/Quartus_Lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador/RegV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:40 on Mar 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador/RegV.sv 
# -- Compiling module RegV
# 
# Top level modules:
# 	RegV
# End time: 14:58:40 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador {C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador/RegV_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:40 on Mar 30,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador" C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador/RegV_tb.sv 
# -- Compiling module RegV_tb
# 
# Top level modules:
# 	RegV_tb
# End time: 14:58:40 on Mar 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  RegV_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" RegV_tb 
# Start time: 14:58:40 on Mar 30,2024
# Loading sv_std.std
# Loading work.RegV_tb
# Loading work.RegV
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: XT  Hostname: DESKTOP-33JP4PC  ProcessID: 20132
#           Attempting to use alternate WLF file "./wlft431fzn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft431fzn
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador/RegV_tb.sv(68)
#    Time: 60 ps  Iteration: 0  Instance: /RegV_tb
# Break in Module RegV_tb at C:/Users/Jonathan/Desktop/AudioSIMD-FIR/Procesador/RegV_tb.sv line 68
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 14:59:56 on Mar 30,2024, Elapsed time: 0:01:16
# Errors: 3, Warnings: 3
