{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715600086456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715600086456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 13:34:46 2024 " "Processing started: Mon May 13 13:34:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715600086456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600086456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600086456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715600086698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715600086698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "../RTL/CPU/serv_top.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_synth_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_synth_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_synth_wrapper " "Found entity 1: serv_synth_wrapper" {  } { { "../RTL/CPU/serv_synth_wrapper.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_synth_wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "../RTL/CPU/serv_state.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "../RTL/CPU/serv_rf_top.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "../RTL/CPU/serv_rf_ram_if.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "../RTL/CPU/serv_rf_ram.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "../RTL/CPU/serv_rf_if.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "../RTL/CPU/serv_mem_if.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_mem_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "../RTL/CPU/serv_immdec.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_immdec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "../RTL/CPU/serv_decode.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_decode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "../RTL/CPU/serv_ctrl.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "../RTL/CPU/serv_csr.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_csr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "../RTL/CPU/serv_compdec.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "../RTL/CPU/serv_bufreg2.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "../RTL/CPU/serv_bufreg.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "../RTL/CPU/serv_alu.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "../RTL/CPU/serv_aligner.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_aligner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_ADDR SPI_addr TOP.v(38) " "Verilog HDL Declaration information at TOP.v(38): object \"SPI_ADDR\" differs only in case from object \"SPI_addr\" in the same scope" {  } { { "../RTL/TOP.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715600092211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../RTL/TOP.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092211 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int TIMER.v(19) " "Verilog HDL Declaration warning at TIMER.v(19): \"int\" is SystemVerilog-2005 keyword" {  } { { "../RTL/TIMER.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TIMER.v" 19 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1715600092212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TIMER.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TIMER.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "../RTL/TIMER.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TIMER.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIfifo " "Found entity 1: SPIfifo" {  } { { "../RTL/SPIfifoRX.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "../RTL/SPI_SLAVE.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MODULE " "Found entity 1: SPI_MODULE" {  } { { "../RTL/SPI_MODULE.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDU " "Found entity 1: MDU" {  } { { "../RTL/MDU.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092214 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int interruptMOD.v(29) " "Verilog HDL Declaration warning at interruptMOD.v(29): \"int\" is SystemVerilog-2005 keyword" {  } { { "../RTL/interruptMOD.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/interruptMOD.v" 29 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1715600092215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/interruptMOD.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/interruptMOD.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "../RTL/interruptMOD.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/interruptMOD.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/IMEM_2024.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/IMEM_2024.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "../RTL/IMEM_2024.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/IMEM_2024.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092215 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int GPIO.v(26) " "Verilog HDL Declaration warning at GPIO.v(26): \"int\" is SystemVerilog-2005 keyword" {  } { { "../RTL/GPIO.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/GPIO.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1715600092216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/GPIO.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/GPIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_MOD " "Found entity 1: GPIO_MOD" {  } { { "../RTL/GPIO.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/GPIO.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/DMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/DMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "../RTL/DMEM.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/DMEM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092217 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int BOOT.v(36) " "Verilog HDL Declaration warning at BOOT.v(36): \"int\" is SystemVerilog-2005 keyword" {  } { { "../RTL/BOOT.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/BOOT.v" 36 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1715600092217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/BOOT.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/BOOT.v" { { "Info" "ISGN_ENTITY_NAME" "1 BOOT " "Found entity 1: BOOT" {  } { { "../RTL/BOOT.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/BOOT.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600092218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600092218 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "TOP TOP.v(36) " "Verilog HDL Parameter Declaration warning at TOP.v(36): Parameter Declaration in module \"TOP\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/TOP.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1715600092223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "TOP TOP.v(37) " "Verilog HDL Parameter Declaration warning at TOP.v(37): Parameter Declaration in module \"TOP\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/TOP.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1715600092223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "TOP TOP.v(38) " "Verilog HDL Parameter Declaration warning at TOP.v(38): Parameter Declaration in module \"TOP\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/TOP.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1715600092223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "TOP TOP.v(39) " "Verilog HDL Parameter Declaration warning at TOP.v(39): Parameter Declaration in module \"TOP\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/TOP.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1715600092223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "TOP TOP.v(40) " "Verilog HDL Parameter Declaration warning at TOP.v(40): Parameter Declaration in module \"TOP\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/TOP.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1715600092223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715600092262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(99) " "Verilog HDL assignment warning at TOP.v(99): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/TOP.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715600092264 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOOT BOOT:boot " "Elaborating entity \"BOOT\" for hierarchy \"BOOT:boot\"" {  } { { "../RTL/TOP.v" "boot" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_top serv_rf_top:CPU " "Elaborating entity \"serv_rf_top\" for hierarchy \"serv_rf_top:CPU\"" {  } { { "../RTL/TOP.v" "CPU" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram_if serv_rf_top:CPU\|serv_rf_ram_if:rf_ram_if " "Elaborating entity \"serv_rf_ram_if\" for hierarchy \"serv_rf_top:CPU\|serv_rf_ram_if:rf_ram_if\"" {  } { { "../RTL/CPU/serv_rf_top.v" "rf_ram_if" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serv_rf_ram_if.v(87) " "Verilog HDL assignment warning at serv_rf_ram_if.v(87): truncated value with size 32 to match size of target (5)" {  } { { "../RTL/CPU/serv_rf_ram_if.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_ram_if.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715600092268 "|TOP|serv_rf_top:CPU|serv_rf_ram_if:rf_ram_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_ram serv_rf_top:CPU\|serv_rf_ram:rf_ram " "Elaborating entity \"serv_rf_ram\" for hierarchy \"serv_rf_top:CPU\|serv_rf_ram:rf_ram\"" {  } { { "../RTL/CPU/serv_rf_top.v" "rf_ram" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_top serv_rf_top:CPU\|serv_top:cpu " "Elaborating entity \"serv_top\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\"" {  } { { "../RTL/CPU/serv_rf_top.v" "cpu" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_rf_top.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_state serv_rf_top:CPU\|serv_top:cpu\|serv_state:state " "Elaborating entity \"serv_state\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_state:state\"" {  } { { "../RTL/CPU/serv_top.v" "state" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_decode serv_rf_top:CPU\|serv_top:cpu\|serv_decode:decode " "Elaborating entity \"serv_decode\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_decode:decode\"" {  } { { "../RTL/CPU/serv_top.v" "decode" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_immdec serv_rf_top:CPU\|serv_top:cpu\|serv_immdec:immdec " "Elaborating entity \"serv_immdec\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_immdec:immdec\"" {  } { { "../RTL/CPU/serv_top.v" "immdec" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg serv_rf_top:CPU\|serv_top:cpu\|serv_bufreg:bufreg " "Elaborating entity \"serv_bufreg\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_bufreg:bufreg\"" {  } { { "../RTL/CPU/serv_top.v" "bufreg" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_bufreg2 serv_rf_top:CPU\|serv_top:cpu\|serv_bufreg2:bufreg2 " "Elaborating entity \"serv_bufreg2\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_bufreg2:bufreg2\"" {  } { { "../RTL/CPU/serv_top.v" "bufreg2" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 serv_bufreg2.v(43) " "Verilog HDL assignment warning at serv_bufreg2.v(43): truncated value with size 32 to match size of target (6)" {  } { { "../RTL/CPU/serv_bufreg2.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_bufreg2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715600092275 "|TOP|serv_rf_top:CPU|serv_top:cpu|serv_bufreg2:bufreg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_ctrl serv_rf_top:CPU\|serv_top:cpu\|serv_ctrl:ctrl " "Elaborating entity \"serv_ctrl\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_ctrl:ctrl\"" {  } { { "../RTL/CPU/serv_top.v" "ctrl" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_alu serv_rf_top:CPU\|serv_top:cpu\|serv_alu:alu " "Elaborating entity \"serv_alu\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_alu:alu\"" {  } { { "../RTL/CPU/serv_top.v" "alu" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_rf_if serv_rf_top:CPU\|serv_top:cpu\|serv_rf_if:rf_if " "Elaborating entity \"serv_rf_if\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_rf_if:rf_if\"" {  } { { "../RTL/CPU/serv_top.v" "rf_if" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_mem_if serv_rf_top:CPU\|serv_top:cpu\|serv_mem_if:mem_if " "Elaborating entity \"serv_mem_if\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_mem_if:mem_if\"" {  } { { "../RTL/CPU/serv_top.v" "mem_if" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serv_csr serv_rf_top:CPU\|serv_top:cpu\|serv_csr:serv_csr.csr " "Elaborating entity \"serv_csr\" for hierarchy \"serv_rf_top:CPU\|serv_top:cpu\|serv_csr:serv_csr.csr\"" {  } { { "../RTL/CPU/serv_top.v" "serv_csr.csr" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/CPU/serv_top.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDU MDU:modul_MDU " "Elaborating entity \"MDU\" for hierarchy \"MDU:modul_MDU\"" {  } { { "../RTL/TOP.v" "modul_MDU" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092279 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "MDU.v(91) " "Verilog HDL error at MDU.v(91): constant value overflow" {  } { { "../RTL/MDU.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v" 91 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1715600092281 "|TOP|MDU:modul_MDU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 MDU.v(105) " "Verilog HDL assignment warning at MDU.v(105): truncated value with size 63 to match size of target (32)" {  } { { "../RTL/MDU.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715600092282 "|TOP|MDU:modul_MDU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:IMEM " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:IMEM\"" {  } { { "../RTL/TOP.v" "IMEM" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:DMEM " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:DMEM\"" {  } { { "../RTL/TOP.v" "DMEM" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MODULE SPI_MODULE:spi " "Elaborating entity \"SPI_MODULE\" for hierarchy \"SPI_MODULE:spi\"" {  } { { "../RTL/TOP.v" "spi" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SLAVE SPI_MODULE:spi\|SPI_SLAVE:slave " "Elaborating entity \"SPI_SLAVE\" for hierarchy \"SPI_MODULE:spi\|SPI_SLAVE:slave\"" {  } { { "../RTL/SPI_MODULE.v" "slave" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIfifo SPI_MODULE:spi\|SPIfifo:TXFIFO " "Elaborating entity \"SPIfifo\" for hierarchy \"SPI_MODULE:spi\|SPIfifo:TXFIFO\"" {  } { { "../RTL/SPI_MODULE.v" "TXFIFO" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_MOD GPIO_MOD:GPIOs " "Elaborating entity \"GPIO_MOD\" for hierarchy \"GPIO_MOD:GPIOs\"" {  } { { "../RTL/TOP.v" "GPIOs" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt interrupt:int_module " "Elaborating entity \"interrupt\" for hierarchy \"interrupt:int_module\"" {  } { { "../RTL/TOP.v" "int_module" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/TOP.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600092357 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SPI_MODULE:spi\|SPI_SLAVE:slave\|sclk_sample " "Found clock multiplexer SPI_MODULE:spi\|SPI_SLAVE:slave\|sclk_sample" {  } { { "../RTL/SPI_SLAVE.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v" 49 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1715600093652 "|TOP|SPI_MODULE:spi|SPI_SLAVE:slave|sclk_sample"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1715600093652 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SPI_MODULE:spi\|SPIfifo:TXFIFO\|mem " "RAM logic \"SPI_MODULE:spi\|SPIfifo:TXFIFO\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../RTL/SPIfifoRX.v" "mem" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1715600095773 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SPI_MODULE:spi\|SPIfifo:RXFIFO\|mem " "RAM logic \"SPI_MODULE:spi\|SPIfifo:RXFIFO\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../RTL/SPIfifoRX.v" "mem" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPIfifoRX.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1715600095773 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DMEM:DMEM\|mem " "RAM logic \"DMEM:DMEM\|mem\" is uninferred due to asynchronous read logic" {  } { { "../RTL/DMEM.v" "mem" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/DMEM.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715600095773 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715600095773 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "serv_rf_top:CPU\|serv_rf_ram:rf_ram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"serv_rf_top:CPU\|serv_rf_ram:rf_ram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 576 " "Parameter NUMWORDS_A set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 576 " "Parameter NUMWORDS_B set to 576" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715600105906 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715600105906 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715600105906 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MDU:modul_MDU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MDU:modul_MDU\|Mult0\"" {  } { { "../RTL/MDU.v" "Mult0" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715600105908 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715600105908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serv_rf_top:CPU\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"serv_rf_top:CPU\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600105955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serv_rf_top:CPU\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"serv_rf_top:CPU\|serv_rf_ram:rf_ram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 576 " "Parameter \"NUMWORDS_A\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 576 " "Parameter \"NUMWORDS_B\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105955 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715600105955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvg1 " "Found entity 1: altsyncram_qvg1" {  } { { "db/altsyncram_qvg1.tdf" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/db/altsyncram_qvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600105983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600105983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MDU:modul_MDU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MDU:modul_MDU\|lpm_mult:Mult0\"" {  } { { "../RTL/MDU.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600105992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MDU:modul_MDU\|lpm_mult:Mult0 " "Instantiated megafunction \"MDU:modul_MDU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715600105992 ""}  } { { "../RTL/MDU.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/MDU.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715600105992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/db/mult_86t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715600106020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600106020 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "204 " "Ignored 204 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "204 " "Ignored 204 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1715600107908 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1715600107908 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/SPI_MODULE.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_MODULE.v" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715600108149 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715600108149 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[1\] SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[1\]~_emulated SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[1\]~1 " "Register \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[1\]\" is converted into an equivalent circuit using register \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[1\]~_emulated\" and latch \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[1\]~1\"" {  } { { "../RTL/SPI_SLAVE.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715600108152 "|TOP|SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[0\] SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[0\]~_emulated SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[0\]~5 " "Register \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[0\]\" is converted into an equivalent circuit using register \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[0\]~_emulated\" and latch \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[0\]~5\"" {  } { { "../RTL/SPI_SLAVE.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715600108152 "|TOP|SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[3\] SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[3\]~_emulated SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[3\]~9 " "Register \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[3\]\" is converted into an equivalent circuit using register \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[3\]~_emulated\" and latch \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[3\]~9\"" {  } { { "../RTL/SPI_SLAVE.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715600108152 "|TOP|SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[2\] SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[2\]~_emulated SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[2\]~13 " "Register \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[2\]\" is converted into an equivalent circuit using register \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[2\]~_emulated\" and latch \"SPI_MODULE:spi\|SPI_SLAVE:slave\|txcounter\[2\]~13\"" {  } { { "../RTL/SPI_SLAVE.v" "" { Text "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/RTL/SPI_SLAVE.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715600108152 "|TOP|SPI_MODULE:spi|SPI_SLAVE:slave|txcounter[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1715600108152 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715600115223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715600137720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/output_files/TOP.map.smsg " "Generated suppressed messages file /home/lab/Documents/ServRISC/ServGuillem_maig/RV_SoC/SYN/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600138214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715600139241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715600139241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33357 " "Implemented 33357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715600140671 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715600140671 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715600140671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33332 " "Implemented 33332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715600140671 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715600140671 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715600140671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715600140671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715600140703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 13:35:40 2024 " "Processing ended: Mon May 13 13:35:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715600140703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715600140703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715600140703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715600140703 ""}
