$date
	Sat Oct 22 23:02:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#147268
b11110 !
1"
#147270
b11110 &
b11110 %
1$
#147271
0"
#147274
b1111 &
b1111 %
#147278
b101110 &
b101110 %
#147282
b10111 &
b10111 %
#147286
b1000110 &
b1000110 %
#147290
b100011 &
b100011 %
#147294
b1101010 &
b1101010 %
#147298
b110101 &
b110101 %
#147302
b10100000 &
b10100000 %
#147306
b1010000 &
b1010000 %
#147310
b101000 &
b101000 %
#147314
b10100 &
b10100 %
#147318
b1010 &
b1010 %
#147322
b101 &
b101 %
#147326
b10000 &
b10000 %
#147330
b1000 &
b1000 %
#147334
b100 &
b100 %
#147338
b10 &
b10 %
#147342
b1 &
1#
b1 %
#147346
b0 &
b0 %
0#
0$
#1141181
b101 !
1"
#1141182
b101 &
b101 %
1$
#1141183
0"
#1141186
b10000 &
b10000 %
#1141190
b1000 &
b1000 %
#1141194
b100 &
b100 %
#1141198
b10 &
b10 %
#1141202
b1 &
b1 %
1#
#1141206
b0 &
0#
b0 %
0$
#2094480
b1100 !
1"
#2094482
b1100 &
b1100 %
1$
#2094483
0"
#2094486
b110 &
b110 %
#2094490
b11 &
b11 %
#2094494
b1010 &
b1010 %
#2094498
b101 &
b101 %
#2094502
b10000 &
b10000 %
#2094506
b1000 &
b1000 %
#2094510
b100 &
b100 %
#2094514
b10 &
b10 %
#2094518
b1 &
1#
b1 %
#2094522
b0 &
b0 %
0#
0$
#4500012
