
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v' to AST representation.
Generating RTLIL representation for module `\signal_width_reducer'.
Generating RTLIL representation for module `\pipelined_xor_tree_16'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: pipelined_xor_tree_16
root of   1 design levels: signal_width_reducer
Automatically selected signal_width_reducer as design top module.

2.2. Analyzing design hierarchy..
Top module:  \signal_width_reducer
Used module:     \pipelined_xor_tree_16

2.3. Analyzing design hierarchy..
Top module:  \signal_width_reducer
Used module:     \pipelined_xor_tree_16
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1 in module pipelined_xor_tree_16.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 21 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
     1/48: $0\pipeline_15_0[0:0]
     2/48: $0\pipeline_14_0[0:0]
     3/48: $0\pipeline_13_0[0:0]
     4/48: $0\pipeline_12_1[0:0]
     5/48: $0\pipeline_12_0[0:0]
     6/48: $0\pipeline_11_0[0:0]
     7/48: $0\pipeline_10_0[0:0]
     8/48: $0\pipeline_9_0[0:0]
     9/48: $0\pipeline_8_1[0:0]
    10/48: $0\pipeline_8_0[0:0]
    11/48: $0\pipeline_7_0[0:0]
    12/48: $0\pipeline_6_0[0:0]
    13/48: $0\pipeline_5_0[0:0]
    14/48: $0\pipeline_4_1[0:0]
    15/48: $0\pipeline_4_0[0:0]
    16/48: $0\pipeline_3_0[0:0]
    17/48: $0\pipeline_2_0[0:0]
    18/48: $0\pipeline_1_0[0:0]
    19/48: $0\pipeline_0_2[0:0]
    20/48: $0\pipeline_0_1[0:0]
    21/48: $0\pipeline_0_0[0:0]
    22/48: $0\pipeline_15_2[0:0]
    23/48: $0\pipeline_15_1[0:0]
    24/48: $0\pipeline_14_2[0:0]
    25/48: $0\pipeline_14_1[0:0]
    26/48: $0\pipeline_13_2[0:0]
    27/48: $0\pipeline_13_1[0:0]
    28/48: $0\pipeline_12_2[0:0]
    29/48: $0\pipeline_11_2[0:0]
    30/48: $0\pipeline_11_1[0:0]
    31/48: $0\pipeline_10_2[0:0]
    32/48: $0\pipeline_10_1[0:0]
    33/48: $0\pipeline_9_2[0:0]
    34/48: $0\pipeline_9_1[0:0]
    35/48: $0\pipeline_8_2[0:0]
    36/48: $0\pipeline_7_2[0:0]
    37/48: $0\pipeline_7_1[0:0]
    38/48: $0\pipeline_6_2[0:0]
    39/48: $0\pipeline_6_1[0:0]
    40/48: $0\pipeline_5_2[0:0]
    41/48: $0\pipeline_5_1[0:0]
    42/48: $0\pipeline_4_2[0:0]
    43/48: $0\pipeline_3_2[0:0]
    44/48: $0\pipeline_3_1[0:0]
    45/48: $0\pipeline_2_2[0:0]
    46/48: $0\pipeline_2_1[0:0]
    47/48: $0\pipeline_1_2[0:0]
    48/48: $0\pipeline_1_1[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$161' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$162' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_0_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$163' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$164' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$165' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_1_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$166' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$167' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$168' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_2_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$170' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$171' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_3_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$172' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$173' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$174' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_4_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$175' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$176' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$177' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_5_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$178' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$179' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$180' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_6_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$181' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$182' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$183' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_7_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$184' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$185' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$186' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_8_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$187' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$188' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$189' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_9_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$190' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$191' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$192' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_10_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$193' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$194' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$195' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_11_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$196' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$197' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$198' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_12_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$199' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$200' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$201' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_13_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$202' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$203' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$204' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_14_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$205' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_0' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$206' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_1' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$207' with positive edge clock.
Creating register for signal `\pipelined_xor_tree_16.\pipeline_15_2' using process `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
  created $dff cell `$procdff$208' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
Removing empty process `pipelined_xor_tree_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:173$1'.
Cleaned up 1 empty switch.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_xor_tree_16.
Optimizing module signal_width_reducer.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_xor_tree_16.
Optimizing module signal_width_reducer.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\signal_width_reducer'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \signal_width_reducer.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\signal_width_reducer'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$161 ($dff) from module pipelined_xor_tree_16 (D = \signal [15], Q = \pipeline_0_0, rval = 1'0).
Adding SRST signal on $procdff$162 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:240$4_Y, Q = \pipeline_0_1, rval = 1'0).
Adding SRST signal on $procdff$163 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:244$16_Y, Q = \pipeline_0_2, rval = 1'0).
Adding SRST signal on $procdff$164 ($dff) from module pipelined_xor_tree_16 (D = \signal [14], Q = \pipeline_1_0, rval = 1'0).
Adding EN signal on $procdff$165 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_1_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$213 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$166 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_1_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$214 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$167 ($dff) from module pipelined_xor_tree_16 (D = \signal [13], Q = \pipeline_2_0, rval = 1'0).
Adding EN signal on $procdff$168 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_2_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$216 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$169 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_2_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$217 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$170 ($dff) from module pipelined_xor_tree_16 (D = \signal [12], Q = \pipeline_3_0, rval = 1'0).
Adding EN signal on $procdff$171 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_3_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$219 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$172 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_3_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$220 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$173 ($dff) from module pipelined_xor_tree_16 (D = \signal [11], Q = \pipeline_4_0, rval = 1'0).
Adding SRST signal on $procdff$174 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:241$7_Y, Q = \pipeline_4_1, rval = 1'0).
Adding EN signal on $procdff$175 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_4_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$223 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$176 ($dff) from module pipelined_xor_tree_16 (D = \signal [10], Q = \pipeline_5_0, rval = 1'0).
Adding EN signal on $procdff$177 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_5_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$225 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$178 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_5_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$226 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$179 ($dff) from module pipelined_xor_tree_16 (D = \signal [9], Q = \pipeline_6_0, rval = 1'0).
Adding EN signal on $procdff$180 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_6_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$228 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$181 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_6_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$229 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$182 ($dff) from module pipelined_xor_tree_16 (D = \signal [8], Q = \pipeline_7_0, rval = 1'0).
Adding EN signal on $procdff$183 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_7_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$231 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$184 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_7_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$232 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$185 ($dff) from module pipelined_xor_tree_16 (D = \signal [7], Q = \pipeline_8_0, rval = 1'0).
Adding SRST signal on $procdff$186 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:242$10_Y, Q = \pipeline_8_1, rval = 1'0).
Adding EN signal on $procdff$187 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_8_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$235 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$188 ($dff) from module pipelined_xor_tree_16 (D = \signal [6], Q = \pipeline_9_0, rval = 1'0).
Adding EN signal on $procdff$189 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_9_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$237 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$190 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_9_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$238 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$191 ($dff) from module pipelined_xor_tree_16 (D = \signal [5], Q = \pipeline_10_0, rval = 1'0).
Adding EN signal on $procdff$192 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_10_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$240 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$193 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_10_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$241 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$194 ($dff) from module pipelined_xor_tree_16 (D = \signal [4], Q = \pipeline_11_0, rval = 1'0).
Adding EN signal on $procdff$195 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_11_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$243 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$196 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_11_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$244 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$197 ($dff) from module pipelined_xor_tree_16 (D = \signal [3], Q = \pipeline_12_0, rval = 1'0).
Adding SRST signal on $procdff$198 ($dff) from module pipelined_xor_tree_16 (D = $xor$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v:243$13_Y, Q = \pipeline_12_1, rval = 1'0).
Adding EN signal on $procdff$199 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_12_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$247 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$200 ($dff) from module pipelined_xor_tree_16 (D = \signal [2], Q = \pipeline_13_0, rval = 1'0).
Adding EN signal on $procdff$201 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_13_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$249 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$202 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_13_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$250 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$203 ($dff) from module pipelined_xor_tree_16 (D = \signal [1], Q = \pipeline_14_0, rval = 1'0).
Adding EN signal on $procdff$204 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_14_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$252 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$205 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_14_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$253 ($dffe) from module pipelined_xor_tree_16.
Adding SRST signal on $procdff$206 ($dff) from module pipelined_xor_tree_16 (D = \signal [0], Q = \pipeline_15_0, rval = 1'0).
Adding EN signal on $procdff$207 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_15_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$255 ($dffe) from module pipelined_xor_tree_16.
Adding EN signal on $procdff$208 ($dff) from module pipelined_xor_tree_16 (D = 1'0, Q = \pipeline_15_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$256 ($dffe) from module pipelined_xor_tree_16.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \signal_width_reducer..
Removed 48 unused cells and 144 unused wires.
<suppressed ~49 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_xor_tree_16.
Optimizing module signal_width_reducer.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pipelined_xor_tree_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \signal_width_reducer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pipelined_xor_tree_16.
  Optimizing cells in module \signal_width_reducer.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipelined_xor_tree_16'.
Finding identical cells in module `\signal_width_reducer'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipelined_xor_tree_16..
Finding unused cells or wires in module \signal_width_reducer..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipelined_xor_tree_16.
Optimizing module signal_width_reducer.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== pipelined_xor_tree_16 ===

   Number of wires:                 67
   Number of wire bits:             82
   Number of public wires:          52
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $sdff                          21
     $xor                           15

=== signal_width_reducer ===

   Number of wires:                 26
   Number of wire bits:            206
   Number of public wires:          26
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12

=== design hierarchy ===

   signal_width_reducer              1
     pipelined_xor_tree_16           0

   Number of wires:                 26
   Number of wire bits:            206
   Number of public wires:          26
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12

End of script. Logfile hash: 073f3e0adf, CPU: user 0.04s system 0.00s, MEM: 12.05 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 22% 4x opt_expr (0 sec), 22% 2x opt_clean (0 sec), ...
