# ğŸ“¦ Sync FIFO Designs (Pointer-based & Counter-based)

Repository nÃ y chá»©a hai thiáº¿t káº¿ FIFO Ä‘á»“ng bá»™ (Synchronous FIFO) Ä‘Æ°á»£c cÃ i Ä‘áº·t báº±ng Verilog:

* **`sync_fifo_ptr`** â€” FIFO sá»­ dá»¥ng **pointer** Ä‘á»ƒ phÃ¡t hiá»‡n FULL/EMPTY
* **`sync_fifo_cnt`** â€” FIFO sá»­ dá»¥ng **counter** Ä‘á»ƒ phÃ¡t hiá»‡n FULL/EMPTY

Hai module Ä‘á»u Ä‘Æ°á»£c viáº¿t Ä‘Æ¡n giáº£n, rÃµ rÃ ng, dá»… mÃ´ phá»ng vÃ  phÃ¹ há»£p cho FPGA/ASIC hoáº·c má»¥c Ä‘Ã­ch há»c táº­p.
## ğŸ§© 1. Tá»•ng quan FIFO

FIFO (First-In First-Out) lÃ  bá»™ Ä‘á»‡m mÃ  dá»¯ liá»‡u ra theo Ä‘Ãºng thá»© tá»± vÃ o.
Trong thiáº¿t káº¿ pháº§n cá»©ng, FIFO Ä‘Æ°á»£c dÃ¹ng trong:

* Pipeline vÃ  buffer dá»¯ liá»‡u giá»¯a cÃ¡c block
* Giao tiáº¿p UART/SPI/I2C
* Xá»­ lÃ½ streaming (video, audio, image)
* CÃ¢n báº±ng tá»‘c Ä‘á»™ giá»¯a producer/consumer
* Äá»“ng bá»™ clock domain (á»Ÿ FIFO async)

Repo nÃ y táº­p trung vÃ o **FIFO Ä‘á»“ng bá»™ (sync)** cháº¡y cÃ¹ng 1 clock.

## ğŸ“ 2. Danh sÃ¡ch module

### âœ… `sync_fifo_ptr.sv` â€” Pointer-based FIFO

**CÃ¡ch phÃ¡t hiá»‡n tráº¡ng thÃ¡i:**

* `empty` khi `wr_ptr == rd_ptr`
* `full` khi `wr_ptr_next == rd_ptr`

**Äáº·c Ä‘iá»ƒm:**

* KhÃ´ng dÃ¹ng counter â†’ tiáº¿t kiá»‡m tÃ i nguyÃªn
* Ráº¥t phá»• biáº¿n trong ASIC/FPGA
* ÄÆ¡n giáº£n hÃ³a logic write/read
### âœ… `sync_fifo_cnt.sv` â€” Counter-based FIFO

**CÃ¡ch phÃ¡t hiá»‡n tráº¡ng thÃ¡i:**

* `empty` khi `count == 0`
* `full` khi `count == DEPTH`

**Äáº·c Ä‘iá»ƒm:**

* Dá»… kiá»ƒm soÃ¡t sá»‘ lÆ°á»£ng pháº§n tá»­
* Thuáº­n tiá»‡n Ä‘á»ƒ thÃªm `almost_full` / `almost_empty`
* Code rÃµ rÃ ng, trá»±c quan
## âš™ï¸ 3. Tham sá»‘ chung (Parameters)

| TÃªn      | Ã nghÄ©a                                   |
| -------- | ----------------------------------------- |
| `WIDTH`  | Sá»‘ bit cho má»—i pháº§n tá»­ dá»¯ liá»‡u            |
| `DEPTH`  | Sá»‘ lÆ°á»£ng pháº§n tá»­ trong FIFO               |
| `ADDR_W` | Sá»‘ bit Ä‘á»‹a chá»‰, tÃ­nh báº±ng `$clog2(DEPTH)` |
| `CNT_W`  | Sá»‘ bit counter, dÃ¹ng trong FIFO counter   |
## ğŸ§± 4. MÃ´ táº£ hoáº¡t Ä‘á»™ng

### ğŸ”¹ Pointer-based FIFO

DÃ¹ng hai con trá»:

* `wr_ptr` â€” trá» Ä‘áº¿n Ã´ sáº½ ghi
* `rd_ptr` â€” trá» Ä‘áº¿n Ã´ sáº½ Ä‘á»c

**Wrap-around** khi Ä‘áº¡t cuá»‘i FIFO.

Full khi write pointer **chuáº©n bá»‹** Ä‘Ã¨ lÃªn read pointer.
### ğŸ”¹ Counter-based FIFO

DÃ¹ng bá»™ Ä‘áº¿m pháº§n tá»­:

* TÄƒng khi write
* Giáº£m khi read
* KhÃ´ng Ä‘á»•i khi vá»«a write vá»«a read

Pointer váº«n cáº§n Ä‘á»ƒ truy cáº­p memory.
## ğŸ†š 5. So sÃ¡nh hai kiáº¿n trÃºc

| TiÃªu chÃ­              | Pointer FIFO  | Counter FIFO        |
| --------------------- | ------------- | ------------------- |
| TÃ i nguyÃªn            | Ãt hÆ¡n        | Nhiá»u hÆ¡n (counter) |
| Logic FULL/EMPTY      | Phá»©c táº¡p hÆ¡n  | ÄÆ¡n giáº£n            |
| Dá»… debug              | Trung bÃ¬nh    | Dá»…                  |
| DÃ¹ng trong async FIFO | âœ” Ráº¥t phÃ¹ há»£p | âœ˜ KhÃ´ng phÃ¹ há»£p     |
| ThÃªm almost_full      | KhÃ³           | Dá»…                  |
## ğŸ§ª 6. MÃ´ phá»ng (Simulation)

VÃ­ dá»¥ cháº¡y báº±ng Icarus Verilog:

```sh
iverilog -o fifo_ptr sync_fifo_ptr.v sync_fifo_ptr_tb.v
vvp fifo_ptr

iverilog -o fifo_cnt sync_fifo_cnt.v sync_fifo_cnt_tb.v
vvp fifo_cnt
```

Testbench cáº§n kiá»ƒm thá»­:

* Ghi liÃªn tá»¥c Ä‘áº¿n FULL
* Äá»c liÃªn tá»¥c Ä‘áº¿n EMPTY
* Ghi + Ä‘á»c Ä‘á»“ng thá»i
* Test wrap-around pointer
* Äáº£m báº£o khÃ´ng ghi khi FULL, khÃ´ng Ä‘á»c khi EMPTY
## ğŸ“‚ 7. Cáº¥u trÃºc repo

```
/sync-fifo
â”‚
â”œâ”€â”€ sync_fifo_ptr.v
â”œâ”€â”€ sync_fifo_cnt.v
â”‚
â”œâ”€â”€ sync_fifo_ptr_tb.v      (optional)
â”œâ”€â”€ sync_fifo_cnt_tb.v      (optional)
â”‚
â””â”€â”€ README.md
```

## ğŸ“œ 8. Káº¿t quáº£ thá»±c hiá»‡n
Káº¿t quáº£ dáº¡ng sÃ³ng
<img width="1427" height="323" alt="image" src="https://github.com/user-attachments/assets/892e64fa-e13b-4e95-8408-596db82e4412" />

Netlist
<img width="1422" height="712" alt="image" src="https://github.com/user-attachments/assets/ebd59f10-f53e-4075-b06f-8583e8051081" />





