Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon May 27 18:43:12 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.550        0.000                      0                 1456        0.105        0.000                      0                 1456        4.020        0.000                       0                  1017  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.550        0.000                      0                 1456        0.105        0.000                      0                 1456        4.020        0.000                       0                  1017  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 4.754ns (51.655%)  route 4.449ns (48.345%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.557     5.078    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  yPiezaAct_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  yPiezaAct_reg[3]/Q
                         net (fo=55, routed)          0.873     6.469    rstSynchronizer/yPiezaAct_reg[3]_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.969 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.969    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.292 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.765    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.071 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.071    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.621    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.843 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.444    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.743 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.743    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.123 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.123    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.240    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.357    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.474    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.591    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.810 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.551    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.846 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.846    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.396 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.168    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.292 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.990    14.282    rstSynchronizer_n_4
    SLICE_X12Y26         FDRE                                         r  yPiezaAct_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  yPiezaAct_reg[28]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.169    14.832    yPiezaAct_reg[28]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 4.754ns (51.655%)  route 4.449ns (48.345%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.557     5.078    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  yPiezaAct_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  yPiezaAct_reg[3]/Q
                         net (fo=55, routed)          0.873     6.469    rstSynchronizer/yPiezaAct_reg[3]_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.969 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.969    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.292 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.765    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.071 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.071    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.621    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.843 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.444    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.743 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.743    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.123 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.123    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.240    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.357    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.474    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.591    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.810 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.551    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.846 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.846    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.396 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.168    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.292 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.990    14.282    rstSynchronizer_n_4
    SLICE_X12Y26         FDRE                                         r  yPiezaAct_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  yPiezaAct_reg[29]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.169    14.832    yPiezaAct_reg[29]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 4.754ns (51.655%)  route 4.449ns (48.345%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.557     5.078    clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  yPiezaAct_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  yPiezaAct_reg[3]/Q
                         net (fo=55, routed)          0.873     6.469    rstSynchronizer/yPiezaAct_reg[3]_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.969 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.969    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.292 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.765    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.071 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.071    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.621    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.843 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.444    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.743 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.743    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.123 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.123    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.240 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.240    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.357 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.357    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.474 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.474    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.591 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.591    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.810 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.551    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.846 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.846    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.396 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.168    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.292 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.990    14.282    rstSynchronizer_n_4
    SLICE_X12Y26         FDRE                                         r  yPiezaAct_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  yPiezaAct_reg[30]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.169    14.832    yPiezaAct_reg[30]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.282    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 4.829ns (53.111%)  route 4.263ns (46.889%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.562     5.083    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  yPiezaAct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  yPiezaAct_reg[0]/Q
                         net (fo=112, routed)         0.779     6.319    rstSynchronizer/yPiezaAct_reg[3]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.443 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_501/O
                         net (fo=1, routed)           0.000     6.443    rstSynchronizer/FSM_onehot_fsm.state[6]_i_501_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.956 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.956    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.751    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.057 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.057    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.607 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.607    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.829 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.430    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.729 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.729    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.109    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.226    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.343    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.460    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.577    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.796 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.537    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.832 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.832    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.382 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.154    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.897    14.175    rstSynchronizer_n_4
    SLICE_X12Y23         FDRE                                         r  yPiezaAct_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  yPiezaAct_reg[16]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.832    yPiezaAct_reg[16]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 4.829ns (53.111%)  route 4.263ns (46.889%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.562     5.083    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  yPiezaAct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  yPiezaAct_reg[0]/Q
                         net (fo=112, routed)         0.779     6.319    rstSynchronizer/yPiezaAct_reg[3]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.443 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_501/O
                         net (fo=1, routed)           0.000     6.443    rstSynchronizer/FSM_onehot_fsm.state[6]_i_501_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.956 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.956    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.751    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.057 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.057    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.607 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.607    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.829 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.430    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.729 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.729    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.109    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.226    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.343    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.460    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.577    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.796 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.537    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.832 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.832    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.382 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.154    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.897    14.175    rstSynchronizer_n_4
    SLICE_X12Y23         FDRE                                         r  yPiezaAct_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  yPiezaAct_reg[17]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.832    yPiezaAct_reg[17]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 4.829ns (53.111%)  route 4.263ns (46.889%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.562     5.083    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  yPiezaAct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  yPiezaAct_reg[0]/Q
                         net (fo=112, routed)         0.779     6.319    rstSynchronizer/yPiezaAct_reg[3]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.443 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_501/O
                         net (fo=1, routed)           0.000     6.443    rstSynchronizer/FSM_onehot_fsm.state[6]_i_501_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.956 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.956    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.751    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.057 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.057    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.607 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.607    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.829 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.430    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.729 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.729    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.109    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.226    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.343    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.460    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.577    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.796 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.537    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.832 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.832    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.382 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.154    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.897    14.175    rstSynchronizer_n_4
    SLICE_X12Y23         FDRE                                         r  yPiezaAct_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  yPiezaAct_reg[18]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.832    yPiezaAct_reg[18]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 4.829ns (53.111%)  route 4.263ns (46.889%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.562     5.083    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  yPiezaAct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  yPiezaAct_reg[0]/Q
                         net (fo=112, routed)         0.779     6.319    rstSynchronizer/yPiezaAct_reg[3]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.443 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_501/O
                         net (fo=1, routed)           0.000     6.443    rstSynchronizer/FSM_onehot_fsm.state[6]_i_501_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.956 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.956    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.751    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.057 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.057    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.607 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.607    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.829 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.430    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.729 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.729    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.109    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.226    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.343    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.460    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.577    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.796 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.537    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.832 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.832    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.382 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.154    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.897    14.175    rstSynchronizer_n_4
    SLICE_X12Y23         FDRE                                         r  yPiezaAct_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  yPiezaAct_reg[19]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X12Y23         FDRE (Setup_fdre_C_CE)      -0.169    14.832    yPiezaAct_reg[19]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 4.829ns (53.199%)  route 4.248ns (46.801%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.562     5.083    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  yPiezaAct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  yPiezaAct_reg[0]/Q
                         net (fo=112, routed)         0.779     6.319    rstSynchronizer/yPiezaAct_reg[3]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.443 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_501/O
                         net (fo=1, routed)           0.000     6.443    rstSynchronizer/FSM_onehot_fsm.state[6]_i_501_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.956 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.956    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.751    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.057 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.057    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.607 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.607    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.829 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.430    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.729 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.729    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.109    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.226    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.343    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.460    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.577    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.796 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.537    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.832 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.832    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.382 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.154    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.882    14.161    rstSynchronizer_n_4
    SLICE_X12Y24         FDRE                                         r  yPiezaAct_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  yPiezaAct_reg[20]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.830    yPiezaAct_reg[20]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 4.829ns (53.199%)  route 4.248ns (46.801%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.562     5.083    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  yPiezaAct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  yPiezaAct_reg[0]/Q
                         net (fo=112, routed)         0.779     6.319    rstSynchronizer/yPiezaAct_reg[3]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.443 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_501/O
                         net (fo=1, routed)           0.000     6.443    rstSynchronizer/FSM_onehot_fsm.state[6]_i_501_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.956 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.956    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.751    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.057 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.057    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.607 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.607    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.829 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.430    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.729 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.729    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.109    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.226    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.343    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.460    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.577    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.796 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.537    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.832 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.832    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.382 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.154    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.882    14.161    rstSynchronizer_n_4
    SLICE_X12Y24         FDRE                                         r  yPiezaAct_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  yPiezaAct_reg[21]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.830    yPiezaAct_reg[21]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 4.829ns (53.199%)  route 4.248ns (46.801%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.562     5.083    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  yPiezaAct_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  yPiezaAct_reg[0]/Q
                         net (fo=112, routed)         0.779     6.319    rstSynchronizer/yPiezaAct_reg[3]
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124     6.443 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_501/O
                         net (fo=1, routed)           0.000     6.443    rstSynchronizer/FSM_onehot_fsm.state[6]_i_501_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.956 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193/CO[3]
                         net (fo=1, routed)           0.000     6.956    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_193_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.279 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211/O[1]
                         net (fo=5, routed)           0.473     7.751    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_211_n_6
    SLICE_X13Y12         LUT2 (Prop_lut2_I1_O)        0.306     8.057 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_879/O
                         net (fo=1, routed)           0.000     8.057    rstSynchronizer/FSM_onehot_fsm.state[6]_i_879_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.607 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502/CO[3]
                         net (fo=1, routed)           0.000     8.607    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_502_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.829 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514/O[0]
                         net (fo=1, routed)           0.601     9.430    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_514_n_7
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.729 r  rstSynchronizer/FSM_onehot_fsm.state[6]_i_217/O
                         net (fo=1, routed)           0.000     9.729    rstSynchronizer/FSM_onehot_fsm.state[6]_i_217_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.109 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.109    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_71_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70/CO[3]
                         net (fo=1, routed)           0.000    10.226    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_70_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000    10.343    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_204_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.460    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_67_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    10.577    rstSynchronizer/FSM_onehot_fsm.state_reg[6]_i_64_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.796 f  rstSynchronizer/yPiezaAct_reg[30]_i_23/O[0]
                         net (fo=3, routed)           0.740    11.537    rstSynchronizer/state2[26]
    SLICE_X15Y16         LUT2 (Prop_lut2_I0_O)        0.295    11.832 r  rstSynchronizer/yPiezaAct[30]_i_12/O
                         net (fo=1, routed)           0.000    11.832    rstSynchronizer/yPiezaAct[30]_i_12_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.382 r  rstSynchronizer/yPiezaAct_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.772    13.154    rstSynchronizer/yPiezaAct_reg[30]_i_4_n_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.124    13.278 r  rstSynchronizer/yPiezaAct[30]_i_2/O
                         net (fo=31, routed)          0.882    14.161    rstSynchronizer_n_4
    SLICE_X12Y24         FDRE                                         r  yPiezaAct_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.433    14.774    clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  yPiezaAct_reg[22]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X12Y24         FDRE (Setup_fdre_C_CE)      -0.169    14.830    yPiezaAct_reg[22]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.190ns (38.009%)  route 0.310ns (61.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  dataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dataIn_reg[1]/Q
                         net (fo=64, routed)          0.310     1.894    dataIn[1]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.049     1.943 r  tablero[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    tablero[3][1]_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  tablero_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  tablero_reg[3][1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.131     1.838    tablero_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.509%)  route 0.310ns (62.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  dataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dataIn_reg[1]/Q
                         net (fo=64, routed)          0.310     1.894    dataIn[1]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.939 r  tablero[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.939    tablero[2][1]_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  tablero_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  tablero_reg[2][1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.121     1.828    tablero_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FSM_onehot_fsm.state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  FSM_onehot_fsm.state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  FSM_onehot_fsm.state_reg[3]/Q
                         net (fo=13, routed)          0.110     1.699    rstSynchronizer/Q[3]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.048     1.747 r  rstSynchronizer/wr_i_1/O
                         net (fo=1, routed)           0.000     1.747    rstSynchronizer_n_87
    SLICE_X14Y10         FDRE                                         r  wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  wr_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.133     1.593    wr_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.192ns (35.830%)  route 0.344ns (64.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dataIn_reg[0]/Q
                         net (fo=64, routed)          0.344     1.928    dataIn[0]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.051     1.979 r  tablero[7][0]_i_1/O
                         net (fo=1, routed)           0.000     1.979    tablero[7][0]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  tablero_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.830     1.957    clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  tablero_reg[7][0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.107     1.815    tablero_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.103%)  route 0.344ns (64.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dataIn_reg[0]/Q
                         net (fo=64, routed)          0.344     1.928    dataIn[0]
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.045     1.973 r  tablero[6][0]_i_1/O
                         net (fo=1, routed)           0.000     1.973    tablero[6][0]_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  tablero_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.830     1.957    clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  tablero_reg[6][0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.092     1.800    tablero_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[51][2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.192ns (34.931%)  route 0.358ns (65.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.561     1.444    clk_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dataIn_reg[2]/Q
                         net (fo=64, routed)          0.358     1.943    dataIn[2]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.051     1.994 r  tablero[51][2]_i_1/O
                         net (fo=1, routed)           0.000     1.994    tablero[51][2]_i_1_n_0
    SLICE_X32Y4          FDRE                                         r  tablero_reg[51][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.832     1.959    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  tablero_reg[51][2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.107     1.817    tablero_reg[51][2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.239%)  route 0.128ns (40.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.585     1.468    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  ps2KeyboardInterface/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2KeyboardInterface/data_reg[1]/Q
                         net (fo=7, routed)           0.128     1.737    ps2KeyboardInterface/data[1]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  ps2KeyboardInterface/sP_i_1/O
                         net (fo=1, routed)           0.000     1.782    ps2KeyboardInterface_n_2
    SLICE_X2Y20          FDRE                                         r  sP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  sP_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.604    sP_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 keyboardScanner.state_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.351%)  route 0.133ns (41.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y20          FDSE                                         r  keyboardScanner.state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDSE (Prop_fdse_C_Q)         0.141     1.610 f  keyboardScanner.state_reg/Q
                         net (fo=4, routed)           0.133     1.743    ps2KeyboardInterface/state
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  ps2KeyboardInterface/dP_i_1/O
                         net (fo=1, routed)           0.000     1.788    ps2KeyboardInterface_n_4
    SLICE_X2Y20          FDRE                                         r  dP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  dP_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.604    dP_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.189ns (32.580%)  route 0.391ns (67.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.560     1.443    clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  dataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dataIn_reg[1]/Q
                         net (fo=64, routed)          0.391     1.975    dataIn[1]
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.048     2.023 r  tablero[11][1]_i_1/O
                         net (fo=1, routed)           0.000     2.023    tablero[11][1]_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  tablero_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  tablero_reg[11][1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.131     1.838    tablero_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tablero_reg[50][2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.213%)  route 0.358ns (65.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.561     1.444    clk_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  dataIn_reg[2]/Q
                         net (fo=64, routed)          0.358     1.943    dataIn[2]
    SLICE_X32Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.988 r  tablero[50][2]_i_1/O
                         net (fo=1, routed)           0.000     1.988    tablero[50][2]_i_1_n_0
    SLICE_X32Y4          FDRE                                         r  tablero_reg[50][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.832     1.959    clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  tablero_reg[50][2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.092     1.802    tablero_reg[50][2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X14Y12   FSM_onehot_fsm.state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y11   FSM_onehot_fsm.state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y12   FSM_onehot_fsm.state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y10   FSM_onehot_fsm.state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y12   FSM_onehot_fsm.state_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X15Y12   FSM_onehot_fsm.state_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y17   LInvPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y22   LPos1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y22   LinPos1_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   FSM_onehot_fsm.state_reg[0]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   FSM_onehot_fsm.state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   FSM_onehot_fsm.state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   FSM_onehot_fsm.state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   FSM_onehot_fsm.state_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   FSM_onehot_fsm.state_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y10   FSM_onehot_fsm.state_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y10   FSM_onehot_fsm.state_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y21    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   FSM_onehot_fsm.state_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   FSM_onehot_fsm.state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   FSM_onehot_fsm.state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y11   FSM_onehot_fsm.state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   FSM_onehot_fsm.state_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X14Y12   FSM_onehot_fsm.state_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y10   FSM_onehot_fsm.state_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X15Y10   FSM_onehot_fsm.state_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 3.986ns (63.761%)  route 2.266ns (36.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.627     5.148    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           2.266     7.870    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.400 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.400    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.114ns  (logic 4.043ns (66.122%)  route 2.071ns (33.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     5.600 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           2.071     7.672    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.196 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.196    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.035ns  (logic 3.975ns (65.874%)  route 2.059ns (34.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.630     5.151    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           2.059     7.667    RGB_OBUF[5]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.186 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.186    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 3.980ns (67.603%)  route 1.907ns (32.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.628     5.149    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           1.907     7.512    RGB_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.036 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.036    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 4.013ns (67.457%)  route 1.936ns (32.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.561     5.082    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518     5.600 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           1.936     7.536    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.032 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.032    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.015ns (67.534%)  route 1.930ns (32.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.556     5.077    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.930     7.525    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.022 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.022    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.985ns (67.944%)  route 1.880ns (32.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.627     5.148    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           1.880     7.484    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.014 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.014    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.980ns (68.182%)  route 1.857ns (31.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.627     5.148    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  screenInteface/RGB_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.857     7.462    lopt
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.985 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.985    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 3.961ns (68.092%)  route 1.856ns (31.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.630     5.151    screenInteface/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  screenInteface/RGB_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  screenInteface/RGB_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.856     7.464    lopt_8
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.969 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.969    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.977ns (70.169%)  route 1.691ns (29.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.628     5.149    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  screenInteface/RGB_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  screenInteface/RGB_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.691     7.296    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.817 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.817    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 1.346ns (80.280%)  route 0.331ns (19.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.588     1.471    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  screenInteface/RGB_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  screenInteface/RGB_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.331     1.943    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.147 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.147    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.345ns (79.761%)  route 0.341ns (20.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.587     1.470    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.341     1.952    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.156 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.156    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.345ns (79.439%)  route 0.348ns (20.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.584     1.467    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           0.348     1.956    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.161 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.161    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.361ns (79.791%)  route 0.345ns (20.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.588     1.471    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           0.345     1.957    RGB_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.177 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.177    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.363ns (79.860%)  route 0.344ns (20.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.589     1.472    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  screenInteface/RGB_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  screenInteface/RGB_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.957    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.179 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.179    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.348ns (76.743%)  route 0.408ns (23.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.589     1.472    screenInteface/clk_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  screenInteface/RGB_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  screenInteface/RGB_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.408     2.022    lopt_8
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.228 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.228    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.366ns (76.900%)  route 0.410ns (23.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.588     1.471    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  screenInteface/RGB_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.022    lopt
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.247 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.247    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.371ns (76.159%)  route 0.429ns (23.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.588     1.471    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           0.429     2.041    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.271 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.271    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.362ns (74.344%)  route 0.470ns (25.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.557     1.440    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.470     2.074    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.272 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.272    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.366ns (75.669%)  route 0.439ns (24.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.589     1.472    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           0.439     2.052    RGB_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.277 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.277    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.932ns  (logic 1.452ns (29.437%)  route 3.480ns (70.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           3.480     4.932    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X1Y27          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.505     4.846    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.448ns (29.479%)  route 3.465ns (70.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           3.465     4.913    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X1Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.502     4.843    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.583ns  (logic 1.454ns (56.288%)  route 1.129ns (43.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.129     2.583    rstSynchronizer/D[0]
    SLICE_X0Y14          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        1.514     4.855    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rstSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.222ns (34.567%)  route 0.420ns (65.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.420     0.642    rstSynchronizer/D[0]
    SLICE_X0Y14          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.861     1.988    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.220ns (14.268%)  route 1.322ns (85.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (IN)
                         net (fo=0)                   0.000     0.000    ps2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IBUF_inst/O
                         net (fo=1, routed)           1.322     1.543    ps2KeyboardInterface/ps2DataSynchronizer/D[0]
    SLICE_X1Y27          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.853     1.980    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.217ns (13.862%)  route 1.346ns (86.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (IN)
                         net (fo=0)                   0.000     0.000    ps2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.563    ps2KeyboardInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X1Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1016, routed)        0.850     1.977    ps2KeyboardInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[0]/C





