<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:30:29 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>PERF-LIST(1) perf Manual PERF-LIST(1)</p>

<p style="margin-top: 1em">NAME <br>
perf-list - List all symbolic event types</p>

<p style="margin-top: 1em">SYNOPSIS <br>
perf list [hw|sw|cache|tracepoint|pmu|event_glob]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
This command displays the symbolic event types which can be
selected in the various perf commands with the -e
option.</p>

<p style="margin-top: 1em">EVENT MODIFIERS <br>
Events can optionally have a modifier by appending a colon
and one or more modifiers. Modifiers allow the user to
restrict the events to be counted. The following modifiers
<br>
exist:</p>

<p style="margin-top: 1em">u - user-space counting <br>
k - kernel counting <br>
h - hypervisor counting <br>
I - non idle counting <br>
G - guest counting (in KVM guests) <br>
H - host counting (not in KVM guests) <br>
p - precise level <br>
P - use maximum detected precise level <br>
S - read sample value (PERF_SAMPLE_READ) <br>
D - pin the event to the PMU</p>

<p style="margin-top: 1em">The p modifier can be used for
specifying how precise the instruction address should be.
The p modifier can be specified multiple times:</p>

<p style="margin-top: 1em">0 - SAMPLE_IP can have arbitrary
skid <br>
1 - SAMPLE_IP must have constant skid <br>
2 - SAMPLE_IP requested to have 0 skid <br>
3 - SAMPLE_IP must have 0 skid, or uses randomization to
avoid <br>
sample shadowing effects.</p>

<p style="margin-top: 1em">For Intel systems precise event
sampling is implemented with PEBS which supports up to
precise-level 2, and precise level 3 for some special
cases</p>

<p style="margin-top: 1em">On AMD systems it is implemented
using IBS (up to precise-level 2). The precise modifier
works with event types 0x76 (cpu-cycles, CPU clocks not
halted) and 0xC1 (micro-ops <br>
retired). Both events map to IBS execution sampling (IBS op)
with the IBS Op Counter Control bit (IbsOpCntCtl) set
respectively (see AMD64 Architecture Programmer&acirc;s
Manual Volume <br>
2: System Programming, 13.3 Instruction-Based Sampling).
Examples to use IBS:</p>

<p style="margin-top: 1em">perf record -a -e cpu-cycles:p
... # use ibs op counting cycles <br>
perf record -a -e r076:p ... # same as -e cpu-cycles:p <br>
perf record -a -e r0C1:p ... # use ibs op counting
micro-ops</p>

<p style="margin-top: 1em">RAW HARDWARE EVENT DESCRIPTOR
<br>
Even when an event is not available in a symbolic form
within perf right now, it can be encoded in a per processor
specific way.</p>

<p style="margin-top: 1em">For instance For x86 CPUs NNN
represents the raw register encoding with the layout of
IA32_PERFEVTSELx MSRs (see [Intel&Acirc;&reg; 64 and IA-32
Architectures Software Developer&acirc;s Manual <br>
Volume 3B: System Programming Guide] Figure 30-1 Layout of
IA32_PERFEVTSELx MSRs) or AMD&acirc;s PerfEvtSeln (see
[AMD64 Architecture Programmer&acirc;s Manual Volume 2:
System Programming], <br>
Page 344, Figure 13-7 Performance Event-Select Register
(PerfEvtSeln)).</p>

<p style="margin-top: 1em">Note: Only the following bit
fields can be set in x86 counter registers: event, umask,
edge, inv, cmask. Esp. guest/host only and OS/user mode
flags must be setup using EVENT <br>
MODIFIERS.</p>

<p style="margin-top: 1em">Example:</p>

<p style="margin-top: 1em">If the Intel docs for a QM720
Core i7 describe an event as:</p>

<p style="margin-top: 1em">Event Umask Event Mask <br>
Num. Value Mnemonic Description Comment</p>

<p style="margin-top: 1em">A8H 01H LSD.UOPS Counts the
number of micro-ops Use cmask=1 and <br>
delivered by loop stream detector invert to count <br>
cycles</p>

<p style="margin-top: 1em">raw encoding of 0x1A8 can be
used:</p>

<p style="margin-top: 1em">perf stat -e r1a8 -a sleep 1
<br>
perf record -e r1a8 ...</p>

<p style="margin-top: 1em">You should refer to the
processor specific documentation for getting these details.
Some of them are referenced in the SEE ALSO section
below.</p>

<p style="margin-top: 1em">PARAMETERIZED EVENTS <br>
Some pmu events listed by perf-list will be displayed with ?
in them. For example:</p>


<p style="margin-top: 1em">hv_gpci/dtbp_ptitc,phys_processor_idx=?/</p>

<p style="margin-top: 1em">This means that when provided as
an event, a value for ? must also be supplied. For
example:</p>

<p style="margin-top: 1em">perf stat -C 0 -e
&rsquo;hv_gpci/dtbp_ptitc,phys_processor_idx=0x2/&rsquo;
...</p>

<p style="margin-top: 1em">OPTIONS <br>
Without options all known events will be listed.</p>

<p style="margin-top: 1em">To limit the list use:</p>

<p style="margin-top: 1em">1. hw or hardware to list
hardware events such as cache-misses, etc.</p>

<p style="margin-top: 1em">2. sw or software to list
software events such as context switches, etc.</p>

<p style="margin-top: 1em">3. cache or hwcache to list
hardware cache events such as L1-dcache-loads, etc.</p>

<p style="margin-top: 1em">4. tracepoint to list all
tracepoint events, alternatively use subsys_glob:event_glob
to filter by tracepoint subsystems such as sched, block,
etc.</p>

<p style="margin-top: 1em">5. pmu to print the kernel
supplied PMU events.</p>

<p style="margin-top: 1em">6. If none of the above is
matched, it will apply the supplied glob to all events,
printing the ones that match.</p>

<p style="margin-top: 1em">7. As a last resort, it will do
a substring search in all event names.</p>

<p style="margin-top: 1em">One or more types can be used at
the same time, listing the events for the types
specified.</p>

<p style="margin-top: 1em">Support raw format:</p>

<p style="margin-top: 1em">1. --raw-dump, shows the
raw-dump of all the events.</p>

<p style="margin-top: 1em">2. --raw-dump
[hw|sw|cache|tracepoint|pmu|event_glob], shows the raw-dump
of a certain kind of events.</p>

<p style="margin-top: 1em">SEE ALSO <br>
perf-stat(1), perf-top(1), perf-record(1), Intel&Acirc;&reg;
64 and IA-32 Architectures Software Developer&acirc;s Manual
Volume 3B: System Programming Guide[1], AMD64 Architecture
Programmer&acirc;s <br>
Manual Volume 2: System Programming[2]</p>

<p style="margin-top: 1em">NOTES <br>
1. Intel&Acirc;&reg; 64 and IA-32 Architectures Software
Developer&acirc;s Manual Volume 3B: System Programming Guide
<br>
http://www.intel.com/Assets/PDF/manual/253669.pdf</p>

<p style="margin-top: 1em">2. AMD64 Architecture
Programmer&acirc;s Manual Volume 2: System Programming <br>

http://support.amd.com/us/Processor_TechDocs/24593_APM_v2.pdf</p>

<p style="margin-top: 1em">perf 07/04/2017 PERF-LIST(1)</p>
<hr>
</body>
</html>
