library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity Mux2_1Demo is
	port(enable : in std_logic;
		inputs : in std_logic_vector(1 downto 0);
		output : out std_logic;
		sel : in std_logic);
end Mux2_1Demo;

architecture BehavEquations of Mux2_1Demo is
begin
	if(sel='0') then
		output <= input(0);
	if(sel='1') then
		output <= input(1);
end BehavEquations