INFO: [VRFC 10-163] Analyzing VHDL file "D:/xlinx-projects/assignment5/assignment5.srcs/sources_1/new/radix5_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'radix5_adder'
