#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a2f0c8fbc50 .scope module, "TEST_MODULE" "TEST_MODULE" 2 5;
 .timescale -9 -11;
    .port_info 0 /INOUT 1 "S_CLK";
    .port_info 1 /INOUT 1 "OUT";
    .port_info 2 /INOUT 1 "IN";
    .port_info 3 /INOUT 1 "CS";
RS_0x72defaaf1b58 .resolv tri, L_0x5a2f0c98b9f0, L_0x5a2f0c9a9fc0;
v0x5a2f0c959d90_0 .net8 "CS", 0 0, RS_0x72defaaf1b58;  2 drivers
L_0x72defaa9fd50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c959e80_0 .net "HIGH", 0 0, L_0x72defaa9fd50;  1 drivers
v0x5a2f0c959f90_0 .net "IN", 0 0, L_0x5a2f0c9a8310;  1 drivers
L_0x72defaa9fd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c95a030_0 .net "LOW", 0 0, L_0x72defaa9fd08;  1 drivers
v0x5a2f0c95a120_0 .net "MASTER_CLK", 0 0, v0x5a2f0c926450_0;  1 drivers
v0x5a2f0c95a260_0 .var "MASTER_CLR", 0 0;
v0x5a2f0c95a300_0 .var "MASTER_CONTROL", 7 0;
v0x5a2f0c95a3f0_0 .net "MASTER_I_DATA", 7 0, L_0x5a2f0c98a650;  1 drivers
v0x5a2f0c95a490_0 .var "MASTER_O_DATA", 7 0;
v0x5a2f0c95a530_0 .var "MASTER_READ", 0 0;
v0x5a2f0c95a5d0_0 .net "MASTER_STATUS", 7 0, L_0x5a2f0c988780;  1 drivers
v0x5a2f0c95a6c0_0 .var "MASTER_WRITE", 0 0;
v0x5a2f0c95a7b0_0 .net "OUT", 0 0, L_0x5a2f0c989d10;  1 drivers
v0x5a2f0c95a850_0 .net "SLAVE_CLK", 0 0, v0x5a2f0c959af0_0;  1 drivers
v0x5a2f0c95a940_0 .var "SLAVE_CLR", 0 0;
v0x5a2f0c95a9e0_0 .var "SLAVE_CONTROL", 7 0;
v0x5a2f0c95aaf0_0 .net "SLAVE_I_DATA", 7 0, L_0x5a2f0c9a8ce0;  1 drivers
v0x5a2f0c95abb0_0 .var "SLAVE_O_DATA", 7 0;
v0x5a2f0c95ac50_0 .var "SLAVE_READ", 0 0;
v0x5a2f0c95ad40_0 .net "SLAVE_STATUS", 7 0, L_0x5a2f0c9a6d80;  1 drivers
v0x5a2f0c95ae30_0 .var "SLAVE_WRITE", 0 0;
RS_0x72defaaf1858 .resolv tri, L_0x5a2f0c98a4f0, L_0x5a2f0c9a8af0;
v0x5a2f0c95af20_0 .net8 "S_CLK", 0 0, RS_0x72defaaf1858;  2 drivers
S_0x5a2f0c83f380 .scope module, "MASTER" "SPI" 2 26, 3 5 0, S_0x5a2f0c8fbc50;
 .timescale -11 -11;
    .port_info 0 /INPUT 1 "MS_MODE";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "READ";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 8 "CONTROL";
    .port_info 6 /OUTPUT 8 "STATUS";
    .port_info 7 /INPUT 8 "INCOMING_DATA";
    .port_info 8 /OUTPUT 8 "OUTCOMING_DATA";
    .port_info 9 /INPUT 1 "IN";
    .port_info 10 /OUTPUT 1 "OUT";
    .port_info 11 /INOUT 1 "CS";
    .port_info 12 /INOUT 1 "S_CLK";
L_0x72defaa9f648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c989ab0 .functor XNOR 1, L_0x72defaa9fd50, L_0x72defaa9f648, C4<0>, C4<0>;
L_0x5a2f0c989b80 .functor XNOR 1, RS_0x72defaaf1b58, L_0x72defaa9f648, C4<0>, C4<0>;
L_0x5a2f0c989ee0 .functor XNOR 1, L_0x72defaa9fd50, L_0x72defaa9f648, C4<0>, C4<0>;
L_0x5a2f0c98a110 .functor XNOR 1, L_0x72defaa9fd50, L_0x72defaa9f648, C4<0>, C4<0>;
L_0x72defaa9f498 .functor BUFT 1, C4<01000100>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98a240 .functor AND 8, v0x5a2f0c95a300_0, L_0x72defaa9f498, C4<11111111>, C4<11111111>;
L_0x5a2f0c98a3e0 .functor AND 1, L_0x5a2f0c98a110, L_0x5a2f0c98a2e0, C4<1>, C4<1>;
L_0x5a2f0c98a5e0 .functor XNOR 1, v0x5a2f0c95a530_0, L_0x72defaa9f648, C4<0>, C4<0>;
L_0x5a2f0c98a7d0 .functor BUFZ 8, v0x5a2f0c95a490_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x72defaaf1e88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a2f0c98a920 .functor XNOR 1, L_0x5a2f0c9a8310, o0x72defaaf1e88, C4<0>, C4<0>;
L_0x72defaa9f528 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98a990 .functor XNOR 1, L_0x5a2f0c9a8310, L_0x72defaa9f528, C4<0>, C4<0>;
L_0x5a2f0c98aa60 .functor OR 1, L_0x5a2f0c98a920, L_0x5a2f0c98a990, C4<0>, C4<0>;
L_0x5a2f0c98ab20 .functor XNOR 1, L_0x72defaa9fd50, L_0x72defaa9f648, C4<0>, C4<0>;
o0x72defaaf1fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a2f0c98ac00 .functor XNOR 1, RS_0x72defaaf1b58, o0x72defaaf1fd8, C4<0>, C4<0>;
L_0x72defaa9f570 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98ac70 .functor XNOR 1, RS_0x72defaaf1b58, L_0x72defaa9f570, C4<0>, C4<0>;
L_0x5a2f0c98ab90 .functor OR 1, L_0x5a2f0c98ac00, L_0x5a2f0c98ac70, C4<0>, C4<0>;
o0x72defaaf20f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a2f0c98adb0 .functor XNOR 1, RS_0x72defaaf1858, o0x72defaaf20f8, C4<0>, C4<0>;
L_0x5a2f0c98aeb0 .functor OR 1, L_0x5a2f0c98ab90, L_0x5a2f0c98adb0, C4<0>, C4<0>;
L_0x72defaa9f5b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98aff0 .functor XNOR 1, RS_0x72defaaf1858, L_0x72defaa9f5b8, C4<0>, C4<0>;
L_0x5a2f0c98b150 .functor OR 1, L_0x5a2f0c98aeb0, L_0x5a2f0c98aff0, C4<0>, C4<0>;
L_0x5a2f0c98b260 .functor NOT 1, L_0x5a2f0c98b150, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98b6f0 .functor XNOR 1, L_0x5a2f0c98b650, L_0x72defaa9f648, C4<0>, C4<0>;
L_0x5a2f0c98b8c0 .functor XNOR 1, L_0x72defaa9fd50, L_0x72defaa9f648, C4<0>, C4<0>;
v0x5a2f0c921db0_0 .net "CLK", 0 0, v0x5a2f0c926450_0;  alias, 1 drivers
v0x5a2f0c921e90_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  1 drivers
v0x5a2f0c922060_0 .net "CONNECTION_FAILED_STATE", 0 0, L_0x5a2f0c98b470;  1 drivers
v0x5a2f0c922100_0 .net "CONTROL", 7 0, v0x5a2f0c95a300_0;  1 drivers
v0x5a2f0c9221a0_0 .net8 "CS", 0 0, RS_0x72defaaf1b58;  alias, 2 drivers
v0x5a2f0c922290_0 .net "CS_CONTROL", 0 0, L_0x5a2f0c9894b0;  1 drivers
v0x5a2f0c922330_0 .net "HIGH", 0 0, L_0x72defaa9f648;  1 drivers
v0x5a2f0c9223d0_0 .net "IN", 0 0, L_0x5a2f0c9a8310;  alias, 1 drivers
v0x5a2f0c922470_0 .net "INCOMING_DATA", 7 0, v0x5a2f0c95a490_0;  1 drivers
v0x5a2f0c922510_0 .net "LOCAL_CLK", 0 0, L_0x5a2f0c989fe0;  1 drivers
v0x5a2f0c9225b0_0 .net "LOCAL_OUT", 0 0, L_0x5a2f0c980b20;  1 drivers
L_0x72defaa9f600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c922680_0 .net "LOW", 0 0, L_0x72defaa9f600;  1 drivers
v0x5a2f0c922720_0 .net "MS_MODE", 0 0, L_0x72defaa9fd50;  alias, 1 drivers
v0x5a2f0c9227f0_0 .net "OUT", 0 0, L_0x5a2f0c989d10;  alias, 1 drivers
v0x5a2f0c922890_0 .net "OUTCOMING_DATA", 7 0, L_0x5a2f0c98a650;  alias, 1 drivers
v0x5a2f0c922930_0 .net "RE", 0 0, v0x5a2f0c907f10_0;  1 drivers
v0x5a2f0c9229d0_0 .net "READ", 0 0, v0x5a2f0c95a530_0;  1 drivers
v0x5a2f0c922b80_0 .net "RECEIVER_BUFFER_DATA_I", 7 0, L_0x5a2f0c988600;  1 drivers
v0x5a2f0c922c20_0 .net "RECEIVER_BUFFER_DATA_O", 7 0, L_0x5a2f0c979400;  1 drivers
v0x5a2f0c922ce0_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, v0x5a2f0c908090_0;  1 drivers
v0x5a2f0c922dd0_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, v0x5a2f0c908150_0;  1 drivers
v0x5a2f0c922e70_0 .net "RECEIVER_CLK", 0 0, L_0x5a2f0c988940;  1 drivers
v0x5a2f0c922f60_0 .net "RECEIVER_CLR", 0 0, L_0x5a2f0c9889b0;  1 drivers
v0x5a2f0c923000_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x5a2f0c987f90;  1 drivers
v0x5a2f0c9230a0_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5a2f0c988200;  1 drivers
v0x5a2f0c923140_0 .net "RECEIVER_READ", 0 0, v0x5a2f0c9084f0_0;  1 drivers
v0x5a2f0c923230_0 .net "SENDER_BUFFER_DATA_I", 7 0, L_0x5a2f0c98a7d0;  1 drivers
v0x5a2f0c9232f0_0 .net "SENDER_BUFFER_DATA_O", 7 0, L_0x5a2f0c972200;  1 drivers
v0x5a2f0c923390_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, v0x5a2f0c9085b0_0;  1 drivers
v0x5a2f0c923480_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5a2f0c988c30;  1 drivers
v0x5a2f0c923520_0 .net "SENDER_CLK", 0 0, L_0x5a2f0c988860;  1 drivers
v0x5a2f0c923610_0 .net "SENDER_CLR", 0 0, L_0x5a2f0c9888d0;  1 drivers
v0x5a2f0c9236b0_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5a2f0c980dd0;  1 drivers
v0x5a2f0c923960_0 .net "SENDER_FULL_STATE", 0 0, L_0x5a2f0c981080;  1 drivers
v0x5a2f0c923a00_0 .net "SENDER_WRITE", 0 0, v0x5a2f0c908ad0_0;  1 drivers
v0x5a2f0c923aa0_0 .net "STATUS", 7 0, L_0x5a2f0c988780;  alias, 1 drivers
v0x5a2f0c923b60_0 .net8 "S_CLK", 0 0, RS_0x72defaaf1858;  alias, 2 drivers
v0x5a2f0c923c00_0 .net "TE", 0 0, v0x5a2f0c908c70_0;  1 drivers
v0x5a2f0c923cf0_0 .net "WRITE", 0 0, v0x5a2f0c95a6c0_0;  1 drivers
v0x5a2f0c923d90_0 .net *"_ivl_0", 0 0, L_0x5a2f0c989ab0;  1 drivers
v0x5a2f0c923e30_0 .net *"_ivl_10", 0 0, L_0x5a2f0c989ee0;  1 drivers
v0x5a2f0c923ed0_0 .net *"_ivl_14", 0 0, L_0x5a2f0c98a110;  1 drivers
v0x5a2f0c923f70_0 .net/2u *"_ivl_16", 7 0, L_0x72defaa9f498;  1 drivers
v0x5a2f0c924050_0 .net *"_ivl_18", 7 0, L_0x5a2f0c98a240;  1 drivers
v0x5a2f0c924130_0 .net *"_ivl_2", 0 0, L_0x5a2f0c989b80;  1 drivers
L_0x72defaa9f4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c9241f0_0 .net/2u *"_ivl_20", 7 0, L_0x72defaa9f4e0;  1 drivers
v0x5a2f0c9242d0_0 .net *"_ivl_22", 0 0, L_0x5a2f0c98a2e0;  1 drivers
v0x5a2f0c924390_0 .net *"_ivl_25", 0 0, L_0x5a2f0c98a3e0;  1 drivers
o0x72defaaf1df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c924450_0 name=_ivl_26
v0x5a2f0c924530_0 .net *"_ivl_30", 0 0, L_0x5a2f0c98a5e0;  1 drivers
o0x72defaaf1e58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c9245f0_0 name=_ivl_32
; Elide local net with no drivers, v0x5a2f0c9246d0_0 name=_ivl_38
o0x72defaaf1eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c9247b0_0 name=_ivl_4
v0x5a2f0c924890_0 .net *"_ivl_40", 0 0, L_0x5a2f0c98a920;  1 drivers
v0x5a2f0c924950_0 .net *"_ivl_42", 0 0, L_0x72defaa9f528;  1 drivers
v0x5a2f0c924a30_0 .net *"_ivl_44", 0 0, L_0x5a2f0c98a990;  1 drivers
v0x5a2f0c924af0_0 .net *"_ivl_47", 0 0, L_0x5a2f0c98aa60;  1 drivers
v0x5a2f0c924bb0_0 .net *"_ivl_48", 0 0, L_0x5a2f0c98ab20;  1 drivers
; Elide local net with no drivers, v0x5a2f0c924c70_0 name=_ivl_50
v0x5a2f0c924d50_0 .net *"_ivl_52", 0 0, L_0x5a2f0c98ac00;  1 drivers
v0x5a2f0c924e10_0 .net *"_ivl_54", 0 0, L_0x72defaa9f570;  1 drivers
v0x5a2f0c924ef0_0 .net *"_ivl_56", 0 0, L_0x5a2f0c98ac70;  1 drivers
v0x5a2f0c924fb0_0 .net *"_ivl_59", 0 0, L_0x5a2f0c98ab90;  1 drivers
v0x5a2f0c925070_0 .net *"_ivl_6", 0 0, L_0x5a2f0c989c20;  1 drivers
; Elide local net with no drivers, v0x5a2f0c925150_0 name=_ivl_60
v0x5a2f0c925640_0 .net *"_ivl_62", 0 0, L_0x5a2f0c98adb0;  1 drivers
v0x5a2f0c925700_0 .net *"_ivl_65", 0 0, L_0x5a2f0c98aeb0;  1 drivers
v0x5a2f0c9257c0_0 .net *"_ivl_66", 0 0, L_0x72defaa9f5b8;  1 drivers
v0x5a2f0c9258a0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c98aff0;  1 drivers
v0x5a2f0c925960_0 .net *"_ivl_71", 0 0, L_0x5a2f0c98b150;  1 drivers
v0x5a2f0c925a20_0 .net *"_ivl_72", 0 0, L_0x5a2f0c98b260;  1 drivers
v0x5a2f0c925b00_0 .net *"_ivl_74", 0 0, L_0x5a2f0c98b0b0;  1 drivers
v0x5a2f0c925be0_0 .net *"_ivl_79", 0 0, L_0x5a2f0c98b650;  1 drivers
v0x5a2f0c925cc0_0 .net *"_ivl_80", 0 0, L_0x5a2f0c98b6f0;  1 drivers
v0x5a2f0c925d80_0 .net *"_ivl_82", 0 0, L_0x5a2f0c98b8c0;  1 drivers
o0x72defaaf2308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c925e40_0 name=_ivl_84
v0x5a2f0c925f20_0 .net *"_ivl_86", 0 0, L_0x5a2f0c98b320;  1 drivers
L_0x5a2f0c989c20 .functor MUXZ 1, L_0x5a2f0c980b20, o0x72defaaf1eb8, L_0x5a2f0c989b80, C4<>;
L_0x5a2f0c989d10 .functor MUXZ 1, L_0x5a2f0c989c20, L_0x5a2f0c980b20, L_0x5a2f0c989ab0, C4<>;
L_0x5a2f0c989fe0 .functor MUXZ 1, RS_0x72defaaf1858, v0x5a2f0c926450_0, L_0x5a2f0c989ee0, C4<>;
L_0x5a2f0c98a2e0 .cmp/ne 8, L_0x5a2f0c98a240, L_0x72defaa9f4e0;
L_0x5a2f0c98a4f0 .functor MUXZ 1, o0x72defaaf1df8, v0x5a2f0c926450_0, L_0x5a2f0c98a3e0, C4<>;
L_0x5a2f0c98a650 .functor MUXZ 8, o0x72defaaf1e58, L_0x5a2f0c979400, L_0x5a2f0c98a5e0, C4<>;
L_0x5a2f0c98b0b0 .functor MUXZ 1, L_0x5a2f0c98b260, L_0x72defaa9f648, L_0x5a2f0c98ab20, C4<>;
L_0x5a2f0c98b470 .functor MUXZ 1, L_0x5a2f0c98b0b0, L_0x72defaa9f600, L_0x5a2f0c98aa60, C4<>;
L_0x5a2f0c98b650 .part v0x5a2f0c95a300_0, 7, 1;
L_0x5a2f0c98b320 .functor MUXZ 1, o0x72defaaf2308, L_0x5a2f0c9894b0, L_0x5a2f0c98b8c0, C4<>;
L_0x5a2f0c98b9f0 .functor MUXZ 1, L_0x5a2f0c98b320, L_0x72defaa9f600, L_0x5a2f0c98b6f0, C4<>;
S_0x5a2f0c83fbd0 .scope module, "RECEIVER_BUFFER" "SHIFT_REGISTER_8BIT" 3 33, 4 4 0, S_0x5a2f0c83f380;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5a2f0c7df870_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7df930_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  alias, 1 drivers
v0x5a2f0c7df470_0 .net "P_DATA_IN", 7 0, L_0x5a2f0c988600;  alias, 1 drivers
v0x5a2f0c7df510_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c979400;  alias, 1 drivers
v0x5a2f0c7dcc60_0 .net "SH_LD", 0 0, v0x5a2f0c908150_0;  alias, 1 drivers
o0x72defaae8078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2f0c7ce3b0_0 .net "S_DATA_IN", 0 0, o0x72defaae8078;  0 drivers
L_0x5a2f0c975a60 .part L_0x5a2f0c988600, 4, 4;
L_0x5a2f0c979220 .part L_0x5a2f0c988600, 0, 4;
L_0x5a2f0c979310 .part L_0x5a2f0c979400, 4, 1;
L_0x5a2f0c979400 .concat8 [ 4 4 0 0], L_0x5a2f0c976260, L_0x5a2f0c972960;
S_0x5a2f0c83ff50 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 4 13, 5 3 0, S_0x5a2f0c83fbd0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c972fe0 .functor NOT 1, v0x5a2f0c908150_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c973080 .functor NOT 1, v0x5a2f0c95a260_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c973120 .functor AND 1, L_0x5a2f0c972fe0, L_0x5a2f0c9731c0, C4<1>, C4<1>;
L_0x5a2f0c973260 .functor NOR 1, v0x5a2f0c908150_0, L_0x5a2f0c973360, C4<0>, C4<0>;
L_0x5a2f0c972f70 .functor AND 1, L_0x5a2f0c972fe0, L_0x5a2f0c973480, C4<1>, C4<1>;
L_0x5a2f0c973570 .functor NOR 1, v0x5a2f0c908150_0, L_0x5a2f0c973650, C4<0>, C4<0>;
L_0x5a2f0c9737d0 .functor AND 1, L_0x5a2f0c972fe0, L_0x5a2f0c9738d0, C4<1>, C4<1>;
L_0x5a2f0c973970 .functor NOR 1, v0x5a2f0c908150_0, L_0x5a2f0c973a60, C4<0>, C4<0>;
L_0x5a2f0c973d60 .functor AND 1, L_0x5a2f0c972fe0, L_0x5a2f0c973e20, C4<1>, C4<1>;
L_0x5a2f0c9740b0 .functor NOR 1, v0x5a2f0c908150_0, L_0x5a2f0c9741d0, C4<0>, C4<0>;
L_0x5a2f0c974440 .functor AND 1, L_0x5a2f0c974500, L_0x5a2f0c973080, C4<1>, C4<1>;
L_0x5a2f0c974640 .functor OR 1, L_0x5a2f0c974720, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c974930 .functor AND 1, L_0x5a2f0c9749a0, L_0x5a2f0c973080, C4<1>, C4<1>;
L_0x5a2f0c974a90 .functor OR 1, L_0x5a2f0c974b80, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c9746b0 .functor AND 1, L_0x5a2f0c974d50, L_0x5a2f0c973080, C4<1>, C4<1>;
L_0x5a2f0c974df0 .functor OR 1, L_0x5a2f0c974ef0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c975250 .functor AND 1, L_0x5a2f0c975310, L_0x5a2f0c973080, C4<1>, C4<1>;
L_0x5a2f0c975690 .functor OR 1, L_0x5a2f0c9757f0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c9759f0 .functor BUFZ 4, L_0x5a2f0c975a60, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c7f2b20_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7f26c0_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  alias, 1 drivers
v0x5a2f0c7f2780_0 .net "D_CLR", 3 0, L_0x5a2f0c975500;  1 drivers
v0x5a2f0c7f2300_0 .net "D_DATA", 3 0, L_0x5a2f0c9759f0;  1 drivers
v0x5a2f0c7f23c0_0 .net "D_PRE", 3 0, L_0x5a2f0c975110;  1 drivers
v0x5a2f0c7f1df0_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c975a60;  1 drivers
v0x5a2f0c7f08a0_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c972960;  1 drivers
v0x5a2f0c7f04a0_0 .net "SH_LD", 0 0, v0x5a2f0c908150_0;  alias, 1 drivers
v0x5a2f0c7f0560_0 .net "S_CLR", 3 0, L_0x5a2f0c973b00;  1 drivers
v0x5a2f0c7edc90_0 .net "S_DATA_IN", 0 0, o0x72defaae8078;  alias, 0 drivers
v0x5a2f0c7edd30_0 .net "S_PRE", 3 0, L_0x5a2f0c973ba0;  1 drivers
v0x5a2f0c836040_0 .net *"_ivl_101", 0 0, L_0x5a2f0c974df0;  1 drivers
v0x5a2f0c837600_0 .net *"_ivl_104", 0 0, L_0x5a2f0c974ef0;  1 drivers
v0x5a2f0c836a40_0 .net *"_ivl_106", 0 0, L_0x5a2f0c975250;  1 drivers
v0x5a2f0c824750_0 .net *"_ivl_110", 0 0, L_0x5a2f0c975310;  1 drivers
v0x5a2f0c828260_0 .net *"_ivl_112", 0 0, L_0x5a2f0c975690;  1 drivers
v0x5a2f0c827d10_0 .net *"_ivl_116", 0 0, L_0x5a2f0c9757f0;  1 drivers
v0x5a2f0c8267d0_0 .net *"_ivl_34", 0 0, L_0x5a2f0c973120;  1 drivers
v0x5a2f0c82cc80_0 .net *"_ivl_37", 0 0, L_0x5a2f0c9731c0;  1 drivers
v0x5a2f0c8263a0_0 .net *"_ivl_39", 0 0, L_0x5a2f0c973260;  1 drivers
v0x5a2f0c82c920_0 .net *"_ivl_42", 0 0, L_0x5a2f0c973360;  1 drivers
v0x5a2f0c82c650_0 .net *"_ivl_44", 0 0, L_0x5a2f0c972f70;  1 drivers
v0x5a2f0c82c150_0 .net *"_ivl_47", 0 0, L_0x5a2f0c973480;  1 drivers
v0x5a2f0c82ac40_0 .net *"_ivl_49", 0 0, L_0x5a2f0c973570;  1 drivers
v0x5a2f0c82a840_0 .net *"_ivl_52", 0 0, L_0x5a2f0c973650;  1 drivers
v0x5a2f0c82a480_0 .net *"_ivl_54", 0 0, L_0x5a2f0c9737d0;  1 drivers
v0x5a2f0c829f30_0 .net *"_ivl_57", 0 0, L_0x5a2f0c9738d0;  1 drivers
v0x5a2f0c828a20_0 .net *"_ivl_59", 0 0, L_0x5a2f0c973970;  1 drivers
v0x5a2f0c828620_0 .net *"_ivl_62", 0 0, L_0x5a2f0c973a60;  1 drivers
v0x5a2f0c825e10_0 .net *"_ivl_64", 0 0, L_0x5a2f0c973d60;  1 drivers
v0x5a2f0c817560_0 .net *"_ivl_68", 0 0, L_0x5a2f0c973e20;  1 drivers
v0x5a2f0c817010_0 .net *"_ivl_70", 0 0, L_0x5a2f0c9740b0;  1 drivers
v0x5a2f0c815ad0_0 .net *"_ivl_74", 0 0, L_0x5a2f0c9741d0;  1 drivers
v0x5a2f0c81bf80_0 .net *"_ivl_76", 0 0, L_0x5a2f0c974440;  1 drivers
v0x5a2f0c8156a0_0 .net *"_ivl_79", 0 0, L_0x5a2f0c974500;  1 drivers
v0x5a2f0c81bc20_0 .net *"_ivl_81", 0 0, L_0x5a2f0c974640;  1 drivers
v0x5a2f0c81b950_0 .net *"_ivl_84", 0 0, L_0x5a2f0c974720;  1 drivers
v0x5a2f0c81b450_0 .net *"_ivl_86", 0 0, L_0x5a2f0c974930;  1 drivers
v0x5a2f0c819f40_0 .net *"_ivl_89", 0 0, L_0x5a2f0c9749a0;  1 drivers
v0x5a2f0c819b40_0 .net *"_ivl_91", 0 0, L_0x5a2f0c974a90;  1 drivers
v0x5a2f0c819780_0 .net *"_ivl_94", 0 0, L_0x5a2f0c974b80;  1 drivers
v0x5a2f0c819230_0 .net *"_ivl_96", 0 0, L_0x5a2f0c9746b0;  1 drivers
v0x5a2f0c817d20_0 .net *"_ivl_99", 0 0, L_0x5a2f0c974d50;  1 drivers
v0x5a2f0c817920_0 .net "notCLR", 0 0, L_0x5a2f0c973080;  1 drivers
v0x5a2f0c8179e0_0 .net "notSH_LD", 0 0, L_0x5a2f0c972fe0;  1 drivers
L_0x5a2f0c9722d0 .part L_0x5a2f0c975500, 0, 1;
L_0x5a2f0c972370 .part L_0x5a2f0c975110, 0, 1;
L_0x5a2f0c972410 .part L_0x5a2f0c972960, 3, 1;
L_0x5a2f0c9724b0 .part L_0x5a2f0c975500, 1, 1;
L_0x5a2f0c9725b0 .part L_0x5a2f0c975110, 1, 1;
L_0x5a2f0c9726a0 .part L_0x5a2f0c972960, 2, 1;
L_0x5a2f0c9727d0 .part L_0x5a2f0c975500, 2, 1;
L_0x5a2f0c972870 .part L_0x5a2f0c975110, 2, 1;
L_0x5a2f0c972960 .concat8 [ 1 1 1 1], v0x5a2f0c7f3fd0_0, v0x5a2f0c7f4b00_0, v0x5a2f0c801240_0, v0x5a2f0c80f050_0;
L_0x5a2f0c972af0 .part L_0x5a2f0c972960, 1, 1;
L_0x5a2f0c972cb0 .part L_0x5a2f0c975500, 3, 1;
L_0x5a2f0c972e10 .part L_0x5a2f0c975110, 3, 1;
L_0x5a2f0c9731c0 .part L_0x5a2f0c9759f0, 3, 1;
L_0x5a2f0c973360 .part L_0x5a2f0c9759f0, 3, 1;
L_0x5a2f0c973480 .part L_0x5a2f0c9759f0, 2, 1;
L_0x5a2f0c973650 .part L_0x5a2f0c9759f0, 2, 1;
L_0x5a2f0c9738d0 .part L_0x5a2f0c9759f0, 1, 1;
L_0x5a2f0c973a60 .part L_0x5a2f0c9759f0, 1, 1;
L_0x5a2f0c973ba0 .concat8 [ 1 1 1 1], L_0x5a2f0c973120, L_0x5a2f0c972f70, L_0x5a2f0c9737d0, L_0x5a2f0c973d60;
L_0x5a2f0c973e20 .part L_0x5a2f0c9759f0, 0, 1;
L_0x5a2f0c973b00 .concat8 [ 1 1 1 1], L_0x5a2f0c973260, L_0x5a2f0c973570, L_0x5a2f0c973970, L_0x5a2f0c9740b0;
L_0x5a2f0c9741d0 .part L_0x5a2f0c9759f0, 0, 1;
L_0x5a2f0c974500 .part L_0x5a2f0c973ba0, 0, 1;
L_0x5a2f0c974720 .part L_0x5a2f0c973b00, 0, 1;
L_0x5a2f0c9749a0 .part L_0x5a2f0c973ba0, 1, 1;
L_0x5a2f0c974b80 .part L_0x5a2f0c973b00, 1, 1;
L_0x5a2f0c974d50 .part L_0x5a2f0c973ba0, 2, 1;
L_0x5a2f0c974ef0 .part L_0x5a2f0c973b00, 2, 1;
L_0x5a2f0c975110 .concat8 [ 1 1 1 1], L_0x5a2f0c974440, L_0x5a2f0c974930, L_0x5a2f0c9746b0, L_0x5a2f0c975250;
L_0x5a2f0c975310 .part L_0x5a2f0c973ba0, 3, 1;
L_0x5a2f0c975500 .concat8 [ 1 1 1 1], L_0x5a2f0c974640, L_0x5a2f0c974a90, L_0x5a2f0c974df0, L_0x5a2f0c975690;
L_0x5a2f0c9757f0 .part L_0x5a2f0c973b00, 3, 1;
S_0x5a2f0c84e700 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c83ff50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c83adf0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c838370_0 .net "CLR", 0 0, L_0x5a2f0c9722d0;  1 drivers
v0x5a2f0c8359c0_0 .net "DATA", 0 0, o0x72defaae8078;  alias, 0 drivers
v0x5a2f0c80fa20_0 .net "PRE", 0 0, L_0x5a2f0c972370;  1 drivers
v0x5a2f0c80f050_0 .var "Q", 0 0;
E_0x5a2f0c6df0b0 .event posedge, v0x5a2f0c80fa20_0, v0x5a2f0c838370_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c8ecb40 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c83ff50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c802b20_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c8015a0_0 .net "CLR", 0 0, L_0x5a2f0c9724b0;  1 drivers
v0x5a2f0c801640_0 .net "DATA", 0 0, L_0x5a2f0c972410;  1 drivers
v0x5a2f0c8011a0_0 .net "PRE", 0 0, L_0x5a2f0c9725b0;  1 drivers
v0x5a2f0c801240_0 .var "Q", 0 0;
E_0x5a2f0c904950 .event posedge, v0x5a2f0c8011a0_0, v0x5a2f0c8015a0_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c8ed390 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c83ff50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c7f0160_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7efbe0_0 .net "CLR", 0 0, L_0x5a2f0c9727d0;  1 drivers
v0x5a2f0c7ee650_0 .net "DATA", 0 0, L_0x5a2f0c9726a0;  1 drivers
v0x5a2f0c7ee6f0_0 .net "PRE", 0 0, L_0x5a2f0c972870;  1 drivers
v0x5a2f0c7f4b00_0 .var "Q", 0 0;
E_0x5a2f0c904990 .event posedge, v0x5a2f0c7ee6f0_0, v0x5a2f0c7efbe0_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c8ed710 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c83ff50;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c7f47a0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7f4860_0 .net "CLR", 0 0, L_0x5a2f0c972cb0;  1 drivers
v0x5a2f0c7f44d0_0 .net "DATA", 0 0, L_0x5a2f0c972af0;  1 drivers
v0x5a2f0c7f4570_0 .net "PRE", 0 0, L_0x5a2f0c972e10;  1 drivers
v0x5a2f0c7f3fd0_0 .var "Q", 0 0;
E_0x5a2f0c904fd0 .event posedge, v0x5a2f0c7f4570_0, v0x5a2f0c7f4860_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c74c1f0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 4 21, 5 3 0, S_0x5a2f0c83fbd0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c9767f0 .functor NOT 1, v0x5a2f0c908150_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c976890 .functor NOT 1, v0x5a2f0c95a260_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c976930 .functor AND 1, L_0x5a2f0c9767f0, L_0x5a2f0c9769d0, C4<1>, C4<1>;
L_0x5a2f0c976a70 .functor NOR 1, v0x5a2f0c908150_0, L_0x5a2f0c976b70, C4<0>, C4<0>;
L_0x5a2f0c976780 .functor AND 1, L_0x5a2f0c9767f0, L_0x5a2f0c976c90, C4<1>, C4<1>;
L_0x5a2f0c976d80 .functor NOR 1, v0x5a2f0c908150_0, L_0x5a2f0c976e60, C4<0>, C4<0>;
L_0x5a2f0c977070 .functor AND 1, L_0x5a2f0c9767f0, L_0x5a2f0c977170, C4<1>, C4<1>;
L_0x5a2f0c977210 .functor NOR 1, v0x5a2f0c908150_0, L_0x5a2f0c977300, C4<0>, C4<0>;
L_0x5a2f0c977600 .functor AND 1, L_0x5a2f0c9767f0, L_0x5a2f0c9776c0, C4<1>, C4<1>;
L_0x5a2f0c977950 .functor NOR 1, v0x5a2f0c908150_0, L_0x5a2f0c977a10, C4<0>, C4<0>;
L_0x5a2f0c977c80 .functor AND 1, L_0x5a2f0c977d40, L_0x5a2f0c976890, C4<1>, C4<1>;
L_0x5a2f0c977e80 .functor OR 1, L_0x5a2f0c977f60, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c978170 .functor AND 1, L_0x5a2f0c9781e0, L_0x5a2f0c976890, C4<1>, C4<1>;
L_0x5a2f0c9782d0 .functor OR 1, L_0x5a2f0c978340, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c977ef0 .functor AND 1, L_0x5a2f0c978510, L_0x5a2f0c976890, C4<1>, C4<1>;
L_0x5a2f0c9785b0 .functor OR 1, L_0x5a2f0c9786b0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c978a10 .functor AND 1, L_0x5a2f0c978ad0, L_0x5a2f0c976890, C4<1>, C4<1>;
L_0x5a2f0c978e50 .functor OR 1, L_0x5a2f0c978fb0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c9791b0 .functor BUFZ 4, L_0x5a2f0c979220, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c7c1a70_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7c1b30_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  alias, 1 drivers
v0x5a2f0c7c17a0_0 .net "D_CLR", 3 0, L_0x5a2f0c978cc0;  1 drivers
v0x5a2f0c7c12a0_0 .net "D_DATA", 3 0, L_0x5a2f0c9791b0;  1 drivers
v0x5a2f0c7c1360_0 .net "D_PRE", 3 0, L_0x5a2f0c9788d0;  1 drivers
v0x5a2f0c7bfd90_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c979220;  1 drivers
v0x5a2f0c7bf990_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c976260;  1 drivers
v0x5a2f0c7bf5d0_0 .net "SH_LD", 0 0, v0x5a2f0c908150_0;  alias, 1 drivers
v0x5a2f0c7bf670_0 .net "S_CLR", 3 0, L_0x5a2f0c9773a0;  1 drivers
v0x5a2f0c7bf080_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c979310;  1 drivers
v0x5a2f0c7bdb70_0 .net "S_PRE", 3 0, L_0x5a2f0c977440;  1 drivers
v0x5a2f0c7bdc30_0 .net *"_ivl_101", 0 0, L_0x5a2f0c9785b0;  1 drivers
v0x5a2f0c7bd770_0 .net *"_ivl_104", 0 0, L_0x5a2f0c9786b0;  1 drivers
v0x5a2f0c7baf60_0 .net *"_ivl_106", 0 0, L_0x5a2f0c978a10;  1 drivers
v0x5a2f0c7ac760_0 .net *"_ivl_110", 0 0, L_0x5a2f0c978ad0;  1 drivers
v0x5a2f0c7ac210_0 .net *"_ivl_112", 0 0, L_0x5a2f0c978e50;  1 drivers
v0x5a2f0c7aacd0_0 .net *"_ivl_116", 0 0, L_0x5a2f0c978fb0;  1 drivers
v0x5a2f0c7b10d0_0 .net *"_ivl_34", 0 0, L_0x5a2f0c976930;  1 drivers
v0x5a2f0c7aa8a0_0 .net *"_ivl_37", 0 0, L_0x5a2f0c9769d0;  1 drivers
v0x5a2f0c7b0d70_0 .net *"_ivl_39", 0 0, L_0x5a2f0c976a70;  1 drivers
v0x5a2f0c7b0aa0_0 .net *"_ivl_42", 0 0, L_0x5a2f0c976b70;  1 drivers
v0x5a2f0c7b0650_0 .net *"_ivl_44", 0 0, L_0x5a2f0c976780;  1 drivers
v0x5a2f0c7af140_0 .net *"_ivl_47", 0 0, L_0x5a2f0c976c90;  1 drivers
v0x5a2f0c7aed40_0 .net *"_ivl_49", 0 0, L_0x5a2f0c976d80;  1 drivers
v0x5a2f0c7ae980_0 .net *"_ivl_52", 0 0, L_0x5a2f0c976e60;  1 drivers
v0x5a2f0c7ae430_0 .net *"_ivl_54", 0 0, L_0x5a2f0c977070;  1 drivers
v0x5a2f0c7acf20_0 .net *"_ivl_57", 0 0, L_0x5a2f0c977170;  1 drivers
v0x5a2f0c7acb20_0 .net *"_ivl_59", 0 0, L_0x5a2f0c977210;  1 drivers
v0x5a2f0c7aa310_0 .net *"_ivl_62", 0 0, L_0x5a2f0c977300;  1 drivers
v0x5a2f0c7ec460_0 .net *"_ivl_64", 0 0, L_0x5a2f0c977600;  1 drivers
v0x5a2f0c7db5a0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c9776c0;  1 drivers
v0x5a2f0c7df0b0_0 .net *"_ivl_70", 0 0, L_0x5a2f0c977950;  1 drivers
v0x5a2f0c7deb60_0 .net *"_ivl_74", 0 0, L_0x5a2f0c977a10;  1 drivers
v0x5a2f0c7dec00_0 .net *"_ivl_76", 0 0, L_0x5a2f0c977c80;  1 drivers
v0x5a2f0c7dd620_0 .net *"_ivl_79", 0 0, L_0x5a2f0c977d40;  1 drivers
v0x5a2f0c7e3ad0_0 .net *"_ivl_81", 0 0, L_0x5a2f0c977e80;  1 drivers
v0x5a2f0c7dd1f0_0 .net *"_ivl_84", 0 0, L_0x5a2f0c977f60;  1 drivers
v0x5a2f0c7e3770_0 .net *"_ivl_86", 0 0, L_0x5a2f0c978170;  1 drivers
v0x5a2f0c7e34a0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c9781e0;  1 drivers
v0x5a2f0c7e2fa0_0 .net *"_ivl_91", 0 0, L_0x5a2f0c9782d0;  1 drivers
v0x5a2f0c7e1a90_0 .net *"_ivl_94", 0 0, L_0x5a2f0c978340;  1 drivers
v0x5a2f0c7e1690_0 .net *"_ivl_96", 0 0, L_0x5a2f0c977ef0;  1 drivers
v0x5a2f0c7e12d0_0 .net *"_ivl_99", 0 0, L_0x5a2f0c978510;  1 drivers
v0x5a2f0c7e0d80_0 .net "notCLR", 0 0, L_0x5a2f0c976890;  1 drivers
v0x5a2f0c7e0e40_0 .net "notSH_LD", 0 0, L_0x5a2f0c9767f0;  1 drivers
L_0x5a2f0c975b50 .part L_0x5a2f0c978cc0, 0, 1;
L_0x5a2f0c975bf0 .part L_0x5a2f0c9788d0, 0, 1;
L_0x5a2f0c975c90 .part L_0x5a2f0c976260, 3, 1;
L_0x5a2f0c975d60 .part L_0x5a2f0c978cc0, 1, 1;
L_0x5a2f0c975eb0 .part L_0x5a2f0c9788d0, 1, 1;
L_0x5a2f0c975fa0 .part L_0x5a2f0c976260, 2, 1;
L_0x5a2f0c9760d0 .part L_0x5a2f0c978cc0, 2, 1;
L_0x5a2f0c976170 .part L_0x5a2f0c9788d0, 2, 1;
L_0x5a2f0c976260 .concat8 [ 1 1 1 1], v0x5a2f0c7bb590_0, v0x5a2f0c7bcf20_0, v0x5a2f0c7ca820_0, v0x5a2f0c842c50_0;
L_0x5a2f0c9763c0 .part L_0x5a2f0c976260, 1, 1;
L_0x5a2f0c9764c0 .part L_0x5a2f0c978cc0, 3, 1;
L_0x5a2f0c976620 .part L_0x5a2f0c9788d0, 3, 1;
L_0x5a2f0c9769d0 .part L_0x5a2f0c9791b0, 3, 1;
L_0x5a2f0c976b70 .part L_0x5a2f0c9791b0, 3, 1;
L_0x5a2f0c976c90 .part L_0x5a2f0c9791b0, 2, 1;
L_0x5a2f0c976e60 .part L_0x5a2f0c9791b0, 2, 1;
L_0x5a2f0c977170 .part L_0x5a2f0c9791b0, 1, 1;
L_0x5a2f0c977300 .part L_0x5a2f0c9791b0, 1, 1;
L_0x5a2f0c977440 .concat8 [ 1 1 1 1], L_0x5a2f0c976930, L_0x5a2f0c976780, L_0x5a2f0c977070, L_0x5a2f0c977600;
L_0x5a2f0c9776c0 .part L_0x5a2f0c9791b0, 0, 1;
L_0x5a2f0c9773a0 .concat8 [ 1 1 1 1], L_0x5a2f0c976a70, L_0x5a2f0c976d80, L_0x5a2f0c977210, L_0x5a2f0c977950;
L_0x5a2f0c977a10 .part L_0x5a2f0c9791b0, 0, 1;
L_0x5a2f0c977d40 .part L_0x5a2f0c977440, 0, 1;
L_0x5a2f0c977f60 .part L_0x5a2f0c9773a0, 0, 1;
L_0x5a2f0c9781e0 .part L_0x5a2f0c977440, 1, 1;
L_0x5a2f0c978340 .part L_0x5a2f0c9773a0, 1, 1;
L_0x5a2f0c978510 .part L_0x5a2f0c977440, 2, 1;
L_0x5a2f0c9786b0 .part L_0x5a2f0c9773a0, 2, 1;
L_0x5a2f0c9788d0 .concat8 [ 1 1 1 1], L_0x5a2f0c977c80, L_0x5a2f0c978170, L_0x5a2f0c977ef0, L_0x5a2f0c978a10;
L_0x5a2f0c978ad0 .part L_0x5a2f0c977440, 3, 1;
L_0x5a2f0c978cc0 .concat8 [ 1 1 1 1], L_0x5a2f0c977e80, L_0x5a2f0c9782d0, L_0x5a2f0c9785b0, L_0x5a2f0c978e50;
L_0x5a2f0c978fb0 .part L_0x5a2f0c9773a0, 3, 1;
S_0x5a2f0c856230 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c74c1f0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c8151b0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c83f670_0 .net "CLR", 0 0, L_0x5a2f0c975b50;  1 drivers
v0x5a2f0c83f730_0 .net "DATA", 0 0, L_0x5a2f0c979310;  alias, 1 drivers
v0x5a2f0c842b90_0 .net "PRE", 0 0, L_0x5a2f0c975bf0;  1 drivers
v0x5a2f0c842c50_0 .var "Q", 0 0;
E_0x5a2f0c837720 .event posedge, v0x5a2f0c842b90_0, v0x5a2f0c83f670_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c7a8960 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c74c1f0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c842820_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c8428e0_0 .net "CLR", 0 0, L_0x5a2f0c975d60;  1 drivers
v0x5a2f0c8401f0_0 .net "DATA", 0 0, L_0x5a2f0c975c90;  1 drivers
v0x5a2f0c7ca760_0 .net "PRE", 0 0, L_0x5a2f0c975eb0;  1 drivers
v0x5a2f0c7ca820_0 .var "Q", 0 0;
E_0x5a2f0c82c270 .event posedge, v0x5a2f0c7ca760_0, v0x5a2f0c8428e0_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c901bc0 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c74c1f0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c7b98a0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7b9960_0 .net "CLR", 0 0, L_0x5a2f0c9760d0;  1 drivers
v0x5a2f0c7bd3b0_0 .net "DATA", 0 0, L_0x5a2f0c975fa0;  1 drivers
v0x5a2f0c7bce60_0 .net "PRE", 0 0, L_0x5a2f0c976170;  1 drivers
v0x5a2f0c7bcf20_0 .var "Q", 0 0;
E_0x5a2f0c825f30 .event posedge, v0x5a2f0c7bce60_0, v0x5a2f0c7b9960_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c8f8520 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c74c1f0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c7bb920_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7bb9e0_0 .net "CLR", 0 0, L_0x5a2f0c9764c0;  1 drivers
v0x5a2f0c7c1dd0_0 .net "DATA", 0 0, L_0x5a2f0c9763c0;  1 drivers
v0x5a2f0c7bb4f0_0 .net "PRE", 0 0, L_0x5a2f0c976620;  1 drivers
v0x5a2f0c7bb590_0 .var "Q", 0 0;
E_0x5a2f0c81bd00 .event posedge, v0x5a2f0c7bb4f0_0, v0x5a2f0c7bb9e0_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c900350 .scope module, "SENDER_BUFFER" "SHIFT_REGISTER_8BIT" 3 24, 4 4 0, S_0x5a2f0c83f380;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5a2f0c906fc0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c907060_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  alias, 1 drivers
v0x5a2f0c907100_0 .net "P_DATA_IN", 7 0, L_0x5a2f0c98a7d0;  alias, 1 drivers
v0x5a2f0c9071a0_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c972200;  alias, 1 drivers
v0x5a2f0c907240_0 .net "SH_LD", 0 0, L_0x5a2f0c988c30;  alias, 1 drivers
o0x72defaaea178 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2f0c9072e0_0 .net "S_DATA_IN", 0 0, o0x72defaaea178;  0 drivers
L_0x5a2f0c96e760 .part L_0x5a2f0c98a7d0, 4, 4;
L_0x5a2f0c972020 .part L_0x5a2f0c98a7d0, 0, 4;
L_0x5a2f0c972110 .part L_0x5a2f0c972200, 4, 1;
L_0x5a2f0c972200 .concat8 [ 4 4 0 0], L_0x5a2f0c96ef80, L_0x5a2f0c96b6b0;
S_0x5a2f0c8fb6b0 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 4 13, 5 3 0, S_0x5a2f0c900350;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c7a8cc0 .functor NOT 1, L_0x5a2f0c988c30, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c96bc70 .functor NOT 1, v0x5a2f0c95a260_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c96bd10 .functor AND 1, L_0x5a2f0c7a8cc0, L_0x5a2f0c96bdb0, C4<1>, C4<1>;
L_0x5a2f0c96be50 .functor NOR 1, L_0x5a2f0c988c30, L_0x5a2f0c96bf50, C4<0>, C4<0>;
L_0x5a2f0c96bbd0 .functor AND 1, L_0x5a2f0c7a8cc0, L_0x5a2f0c96c070, C4<1>, C4<1>;
L_0x5a2f0c96c160 .functor NOR 1, L_0x5a2f0c988c30, L_0x5a2f0c96c350, C4<0>, C4<0>;
L_0x5a2f0c96c4d0 .functor AND 1, L_0x5a2f0c7a8cc0, L_0x5a2f0c96c5d0, C4<1>, C4<1>;
L_0x5a2f0c96c670 .functor NOR 1, L_0x5a2f0c988c30, L_0x5a2f0c96c760, C4<0>, C4<0>;
L_0x5a2f0c96ca60 .functor AND 1, L_0x5a2f0c7a8cc0, L_0x5a2f0c96cb20, C4<1>, C4<1>;
L_0x5a2f0c96cdb0 .functor NOR 1, L_0x5a2f0c988c30, L_0x5a2f0c96ced0, C4<0>, C4<0>;
L_0x5a2f0c96d140 .functor AND 1, L_0x5a2f0c96d200, L_0x5a2f0c96bc70, C4<1>, C4<1>;
L_0x5a2f0c96d340 .functor OR 1, L_0x5a2f0c96d420, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c96d630 .functor AND 1, L_0x5a2f0c96d6a0, L_0x5a2f0c96bc70, C4<1>, C4<1>;
L_0x5a2f0c96d790 .functor OR 1, L_0x5a2f0c96d880, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c96d3b0 .functor AND 1, L_0x5a2f0c96da50, L_0x5a2f0c96bc70, C4<1>, C4<1>;
L_0x5a2f0c96daf0 .functor OR 1, L_0x5a2f0c96dbf0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c96df50 .functor AND 1, L_0x5a2f0c96e010, L_0x5a2f0c96bc70, C4<1>, C4<1>;
L_0x5a2f0c96e390 .functor OR 1, L_0x5a2f0c96e4f0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c96e6f0 .functor BUFZ 4, L_0x5a2f0c96e760, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c83f0f0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c83f1b0_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  alias, 1 drivers
v0x5a2f0c8bbf30_0 .net "D_CLR", 3 0, L_0x5a2f0c96e200;  1 drivers
v0x5a2f0c8bbfd0_0 .net "D_DATA", 3 0, L_0x5a2f0c96e6f0;  1 drivers
v0x5a2f0c80e6a0_0 .net "D_PRE", 3 0, L_0x5a2f0c96de10;  1 drivers
v0x5a2f0c835b50_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c96e760;  1 drivers
v0x5a2f0c8e2dd0_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c96b6b0;  1 drivers
v0x5a2f0c8e2eb0_0 .net "SH_LD", 0 0, L_0x5a2f0c988c30;  alias, 1 drivers
v0x5a2f0c8efb90_0 .net "S_CLR", 3 0, L_0x5a2f0c96c800;  1 drivers
v0x5a2f0c8efc70_0 .net "S_DATA_IN", 0 0, o0x72defaaea178;  alias, 0 drivers
v0x5a2f0c854670_0 .net "S_PRE", 3 0, L_0x5a2f0c96c8a0;  1 drivers
v0x5a2f0c854710_0 .net *"_ivl_101", 0 0, L_0x5a2f0c96daf0;  1 drivers
v0x5a2f0c84afd0_0 .net *"_ivl_104", 0 0, L_0x5a2f0c96dbf0;  1 drivers
v0x5a2f0c84b090_0 .net *"_ivl_106", 0 0, L_0x5a2f0c96df50;  1 drivers
v0x5a2f0c852e00_0 .net *"_ivl_110", 0 0, L_0x5a2f0c96e010;  1 drivers
v0x5a2f0c852ee0_0 .net *"_ivl_112", 0 0, L_0x5a2f0c96e390;  1 drivers
v0x5a2f0c84e160_0 .net *"_ivl_116", 0 0, L_0x5a2f0c96e4f0;  1 drivers
v0x5a2f0c84e240_0 .net *"_ivl_34", 0 0, L_0x5a2f0c96bd10;  1 drivers
v0x5a2f0c84d5b0_0 .net *"_ivl_37", 0 0, L_0x5a2f0c96bdb0;  1 drivers
v0x5a2f0c84d670_0 .net *"_ivl_39", 0 0, L_0x5a2f0c96be50;  1 drivers
v0x5a2f0c80feb0_0 .net *"_ivl_42", 0 0, L_0x5a2f0c96bf50;  1 drivers
v0x5a2f0c80ff90_0 .net *"_ivl_44", 0 0, L_0x5a2f0c96bbd0;  1 drivers
v0x5a2f0c80e190_0 .net *"_ivl_47", 0 0, L_0x5a2f0c96c070;  1 drivers
v0x5a2f0c80e270_0 .net *"_ivl_49", 0 0, L_0x5a2f0c96c160;  1 drivers
v0x5a2f0c838520_0 .net *"_ivl_52", 0 0, L_0x5a2f0c96c350;  1 drivers
v0x5a2f0c838600_0 .net *"_ivl_54", 0 0, L_0x5a2f0c96c4d0;  1 drivers
v0x5a2f0c835610_0 .net *"_ivl_57", 0 0, L_0x5a2f0c96c5d0;  1 drivers
v0x5a2f0c8356d0_0 .net *"_ivl_59", 0 0, L_0x5a2f0c96c670;  1 drivers
v0x5a2f0c8423d0_0 .net *"_ivl_62", 0 0, L_0x5a2f0c96c760;  1 drivers
v0x5a2f0c8424b0_0 .net *"_ivl_64", 0 0, L_0x5a2f0c96ca60;  1 drivers
v0x5a2f0c77c350_0 .net *"_ivl_68", 0 0, L_0x5a2f0c96cb20;  1 drivers
v0x5a2f0c77c430_0 .net *"_ivl_70", 0 0, L_0x5a2f0c96cdb0;  1 drivers
v0x5a2f0c8e3040_0 .net *"_ivl_74", 0 0, L_0x5a2f0c96ced0;  1 drivers
v0x5a2f0c8e30e0_0 .net *"_ivl_76", 0 0, L_0x5a2f0c96d140;  1 drivers
v0x5a2f0c8e3310_0 .net *"_ivl_79", 0 0, L_0x5a2f0c96d200;  1 drivers
v0x5a2f0c8e33f0_0 .net *"_ivl_81", 0 0, L_0x5a2f0c96d340;  1 drivers
v0x5a2f0c8bb800_0 .net *"_ivl_84", 0 0, L_0x5a2f0c96d420;  1 drivers
v0x5a2f0c8bb8e0_0 .net *"_ivl_86", 0 0, L_0x5a2f0c96d630;  1 drivers
v0x5a2f0c8e2bb0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c96d6a0;  1 drivers
v0x5a2f0c8e2c90_0 .net *"_ivl_91", 0 0, L_0x5a2f0c96d790;  1 drivers
v0x5a2f0c877dd0_0 .net *"_ivl_94", 0 0, L_0x5a2f0c96d880;  1 drivers
v0x5a2f0c877eb0_0 .net *"_ivl_96", 0 0, L_0x5a2f0c96d3b0;  1 drivers
v0x5a2f0c899ad0_0 .net *"_ivl_99", 0 0, L_0x5a2f0c96da50;  1 drivers
v0x5a2f0c899bb0_0 .net "notCLR", 0 0, L_0x5a2f0c96bc70;  1 drivers
v0x5a2f0c80df70_0 .net "notSH_LD", 0 0, L_0x5a2f0c7a8cc0;  1 drivers
L_0x5a2f0c96b050 .part L_0x5a2f0c96e200, 0, 1;
L_0x5a2f0c96b0f0 .part L_0x5a2f0c96de10, 0, 1;
L_0x5a2f0c96b190 .part L_0x5a2f0c96b6b0, 3, 1;
L_0x5a2f0c96b230 .part L_0x5a2f0c96e200, 1, 1;
L_0x5a2f0c96b300 .part L_0x5a2f0c96de10, 1, 1;
L_0x5a2f0c96b3f0 .part L_0x5a2f0c96b6b0, 2, 1;
L_0x5a2f0c96b520 .part L_0x5a2f0c96e200, 2, 1;
L_0x5a2f0c96b5c0 .part L_0x5a2f0c96de10, 2, 1;
L_0x5a2f0c96b6b0 .concat8 [ 1 1 1 1], v0x5a2f0c835e40_0, v0x5a2f0c8e35e0_0, v0x5a2f0c7d22a0_0, v0x5a2f0c7cc4f0_0;
L_0x5a2f0c96b7e0 .part L_0x5a2f0c96b6b0, 1, 1;
L_0x5a2f0c96b910 .part L_0x5a2f0c96e200, 3, 1;
L_0x5a2f0c96ba70 .part L_0x5a2f0c96de10, 3, 1;
L_0x5a2f0c96bdb0 .part L_0x5a2f0c96e6f0, 3, 1;
L_0x5a2f0c96bf50 .part L_0x5a2f0c96e6f0, 3, 1;
L_0x5a2f0c96c070 .part L_0x5a2f0c96e6f0, 2, 1;
L_0x5a2f0c96c350 .part L_0x5a2f0c96e6f0, 2, 1;
L_0x5a2f0c96c5d0 .part L_0x5a2f0c96e6f0, 1, 1;
L_0x5a2f0c96c760 .part L_0x5a2f0c96e6f0, 1, 1;
L_0x5a2f0c96c8a0 .concat8 [ 1 1 1 1], L_0x5a2f0c96bd10, L_0x5a2f0c96bbd0, L_0x5a2f0c96c4d0, L_0x5a2f0c96ca60;
L_0x5a2f0c96cb20 .part L_0x5a2f0c96e6f0, 0, 1;
L_0x5a2f0c96c800 .concat8 [ 1 1 1 1], L_0x5a2f0c96be50, L_0x5a2f0c96c160, L_0x5a2f0c96c670, L_0x5a2f0c96cdb0;
L_0x5a2f0c96ced0 .part L_0x5a2f0c96e6f0, 0, 1;
L_0x5a2f0c96d200 .part L_0x5a2f0c96c8a0, 0, 1;
L_0x5a2f0c96d420 .part L_0x5a2f0c96c800, 0, 1;
L_0x5a2f0c96d6a0 .part L_0x5a2f0c96c8a0, 1, 1;
L_0x5a2f0c96d880 .part L_0x5a2f0c96c800, 1, 1;
L_0x5a2f0c96da50 .part L_0x5a2f0c96c8a0, 2, 1;
L_0x5a2f0c96dbf0 .part L_0x5a2f0c96c800, 2, 1;
L_0x5a2f0c96de10 .concat8 [ 1 1 1 1], L_0x5a2f0c96d140, L_0x5a2f0c96d630, L_0x5a2f0c96d3b0, L_0x5a2f0c96df50;
L_0x5a2f0c96e010 .part L_0x5a2f0c96c8a0, 3, 1;
L_0x5a2f0c96e200 .concat8 [ 1 1 1 1], L_0x5a2f0c96d340, L_0x5a2f0c96d790, L_0x5a2f0c96daf0, L_0x5a2f0c96e390;
L_0x5a2f0c96e4f0 .part L_0x5a2f0c96c800, 3, 1;
S_0x5a2f0c8fab00 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c8fb6b0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c7cc920_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7cc9e0_0 .net "CLR", 0 0, L_0x5a2f0c96b050;  1 drivers
v0x5a2f0c7d2dd0_0 .net "DATA", 0 0, o0x72defaaea178;  alias, 0 drivers
v0x5a2f0c7d2e70_0 .net "PRE", 0 0, L_0x5a2f0c96b0f0;  1 drivers
v0x5a2f0c7cc4f0_0 .var "Q", 0 0;
E_0x5a2f0c7bb080 .event posedge, v0x5a2f0c7d2e70_0, v0x5a2f0c7cc9e0_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c8bd740 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c8fb6b0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c7d2a70_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7d2b10_0 .net "CLR", 0 0, L_0x5a2f0c96b230;  1 drivers
v0x5a2f0c7d27a0_0 .net "DATA", 0 0, L_0x5a2f0c96b190;  1 drivers
v0x5a2f0c7d2840_0 .net "PRE", 0 0, L_0x5a2f0c96b300;  1 drivers
v0x5a2f0c7d22a0_0 .var "Q", 0 0;
E_0x5a2f0c7b11b0 .event posedge, v0x5a2f0c7d2840_0, v0x5a2f0c7d2b10_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c8bba20 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c8fb6b0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c7d0d90_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7d0e50_0 .net "CLR", 0 0, L_0x5a2f0c96b520;  1 drivers
v0x5a2f0c748070_0 .net "DATA", 0 0, L_0x5a2f0c96b3f0;  1 drivers
v0x5a2f0c8e3540_0 .net "PRE", 0 0, L_0x5a2f0c96b5c0;  1 drivers
v0x5a2f0c8e35e0_0 .var "Q", 0 0;
E_0x5a2f0c7b0b80 .event posedge, v0x5a2f0c8e3540_0, v0x5a2f0c7d0e50_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c8e5ce0 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c8fb6b0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c8ec8b0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c8ec950_0 .net "CLR", 0 0, L_0x5a2f0c96b910;  1 drivers
v0x5a2f0c748e30_0 .net "DATA", 0 0, L_0x5a2f0c96b7e0;  1 drivers
v0x5a2f0c835d80_0 .net "PRE", 0 0, L_0x5a2f0c96ba70;  1 drivers
v0x5a2f0c835e40_0 .var "Q", 0 0;
E_0x5a2f0c7aea60 .event posedge, v0x5a2f0c835d80_0, v0x5a2f0c8ec950_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c8353f0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 4 21, 5 3 0, S_0x5a2f0c900350;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c96f570 .functor NOT 1, L_0x5a2f0c988c30, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c96f610 .functor NOT 1, v0x5a2f0c95a260_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c96f6b0 .functor AND 1, L_0x5a2f0c96f570, L_0x5a2f0c96f720, C4<1>, C4<1>;
L_0x5a2f0c96f7c0 .functor NOR 1, L_0x5a2f0c988c30, L_0x5a2f0c96f8c0, C4<0>, C4<0>;
L_0x5a2f0c96f500 .functor AND 1, L_0x5a2f0c96f570, L_0x5a2f0c96f9e0, C4<1>, C4<1>;
L_0x5a2f0c96fad0 .functor NOR 1, L_0x5a2f0c988c30, L_0x5a2f0c96fbb0, C4<0>, C4<0>;
L_0x5a2f0c96fdc0 .functor AND 1, L_0x5a2f0c96f570, L_0x5a2f0c96fec0, C4<1>, C4<1>;
L_0x5a2f0c96ff60 .functor NOR 1, L_0x5a2f0c988c30, L_0x5a2f0c970020, C4<0>, C4<0>;
L_0x5a2f0c970320 .functor AND 1, L_0x5a2f0c96f570, L_0x5a2f0c9703e0, C4<1>, C4<1>;
L_0x5a2f0c970670 .functor NOR 1, L_0x5a2f0c988c30, L_0x5a2f0c970790, C4<0>, C4<0>;
L_0x5a2f0c970a00 .functor AND 1, L_0x5a2f0c970ac0, L_0x5a2f0c96f610, C4<1>, C4<1>;
L_0x5a2f0c970c00 .functor OR 1, L_0x5a2f0c970ce0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c970ef0 .functor AND 1, L_0x5a2f0c970f60, L_0x5a2f0c96f610, C4<1>, C4<1>;
L_0x5a2f0c971050 .functor OR 1, L_0x5a2f0c971140, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c970c70 .functor AND 1, L_0x5a2f0c971310, L_0x5a2f0c96f610, C4<1>, C4<1>;
L_0x5a2f0c9713b0 .functor OR 1, L_0x5a2f0c9714b0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c971810 .functor AND 1, L_0x5a2f0c9718d0, L_0x5a2f0c96f610, C4<1>, C4<1>;
L_0x5a2f0c971c50 .functor OR 1, L_0x5a2f0c971db0, v0x5a2f0c95a260_0, C4<0>, C4<0>;
L_0x5a2f0c971fb0 .functor BUFZ 4, L_0x5a2f0c972020, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c728570_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c728630_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  alias, 1 drivers
v0x5a2f0c7286f0_0 .net "D_CLR", 3 0, L_0x5a2f0c971ac0;  1 drivers
v0x5a2f0c71ee60_0 .net "D_DATA", 3 0, L_0x5a2f0c971fb0;  1 drivers
v0x5a2f0c71ef40_0 .net "D_PRE", 3 0, L_0x5a2f0c9716d0;  1 drivers
v0x5a2f0c71f020_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c972020;  1 drivers
v0x5a2f0c71f100_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c96ef80;  1 drivers
v0x5a2f0c71f1e0_0 .net "SH_LD", 0 0, L_0x5a2f0c988c30;  alias, 1 drivers
v0x5a2f0c71f280_0 .net "S_CLR", 3 0, L_0x5a2f0c9700c0;  1 drivers
v0x5a2f0c735a00_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c972110;  1 drivers
v0x5a2f0c735ad0_0 .net "S_PRE", 3 0, L_0x5a2f0c970160;  1 drivers
v0x5a2f0c735b90_0 .net *"_ivl_101", 0 0, L_0x5a2f0c9713b0;  1 drivers
v0x5a2f0c735c70_0 .net *"_ivl_104", 0 0, L_0x5a2f0c9714b0;  1 drivers
v0x5a2f0c735d50_0 .net *"_ivl_106", 0 0, L_0x5a2f0c971810;  1 drivers
v0x5a2f0c6f58c0_0 .net *"_ivl_110", 0 0, L_0x5a2f0c9718d0;  1 drivers
v0x5a2f0c6f59a0_0 .net *"_ivl_112", 0 0, L_0x5a2f0c971c50;  1 drivers
v0x5a2f0c6f5a80_0 .net *"_ivl_116", 0 0, L_0x5a2f0c971db0;  1 drivers
v0x5a2f0c6f5b60_0 .net *"_ivl_34", 0 0, L_0x5a2f0c96f6b0;  1 drivers
v0x5a2f0c6f5c40_0 .net *"_ivl_37", 0 0, L_0x5a2f0c96f720;  1 drivers
v0x5a2f0c6bb0f0_0 .net *"_ivl_39", 0 0, L_0x5a2f0c96f7c0;  1 drivers
v0x5a2f0c6bb1d0_0 .net *"_ivl_42", 0 0, L_0x5a2f0c96f8c0;  1 drivers
v0x5a2f0c6bb2b0_0 .net *"_ivl_44", 0 0, L_0x5a2f0c96f500;  1 drivers
v0x5a2f0c6bb390_0 .net *"_ivl_47", 0 0, L_0x5a2f0c96f9e0;  1 drivers
v0x5a2f0c6bb470_0 .net *"_ivl_49", 0 0, L_0x5a2f0c96fad0;  1 drivers
v0x5a2f0c906090_0 .net *"_ivl_52", 0 0, L_0x5a2f0c96fbb0;  1 drivers
v0x5a2f0c906130_0 .net *"_ivl_54", 0 0, L_0x5a2f0c96fdc0;  1 drivers
v0x5a2f0c9061d0_0 .net *"_ivl_57", 0 0, L_0x5a2f0c96fec0;  1 drivers
v0x5a2f0c906270_0 .net *"_ivl_59", 0 0, L_0x5a2f0c96ff60;  1 drivers
v0x5a2f0c906310_0 .net *"_ivl_62", 0 0, L_0x5a2f0c970020;  1 drivers
v0x5a2f0c9063b0_0 .net *"_ivl_64", 0 0, L_0x5a2f0c970320;  1 drivers
v0x5a2f0c906450_0 .net *"_ivl_68", 0 0, L_0x5a2f0c9703e0;  1 drivers
v0x5a2f0c9064f0_0 .net *"_ivl_70", 0 0, L_0x5a2f0c970670;  1 drivers
v0x5a2f0c906590_0 .net *"_ivl_74", 0 0, L_0x5a2f0c970790;  1 drivers
v0x5a2f0c906840_0 .net *"_ivl_76", 0 0, L_0x5a2f0c970a00;  1 drivers
v0x5a2f0c9068e0_0 .net *"_ivl_79", 0 0, L_0x5a2f0c970ac0;  1 drivers
v0x5a2f0c906980_0 .net *"_ivl_81", 0 0, L_0x5a2f0c970c00;  1 drivers
v0x5a2f0c906a20_0 .net *"_ivl_84", 0 0, L_0x5a2f0c970ce0;  1 drivers
v0x5a2f0c906ac0_0 .net *"_ivl_86", 0 0, L_0x5a2f0c970ef0;  1 drivers
v0x5a2f0c906b60_0 .net *"_ivl_89", 0 0, L_0x5a2f0c970f60;  1 drivers
v0x5a2f0c906c00_0 .net *"_ivl_91", 0 0, L_0x5a2f0c971050;  1 drivers
v0x5a2f0c906ca0_0 .net *"_ivl_94", 0 0, L_0x5a2f0c971140;  1 drivers
v0x5a2f0c906d40_0 .net *"_ivl_96", 0 0, L_0x5a2f0c970c70;  1 drivers
v0x5a2f0c906de0_0 .net *"_ivl_99", 0 0, L_0x5a2f0c971310;  1 drivers
v0x5a2f0c906e80_0 .net "notCLR", 0 0, L_0x5a2f0c96f610;  1 drivers
v0x5a2f0c906f20_0 .net "notSH_LD", 0 0, L_0x5a2f0c96f570;  1 drivers
L_0x5a2f0c96e8a0 .part L_0x5a2f0c971ac0, 0, 1;
L_0x5a2f0c96e940 .part L_0x5a2f0c9716d0, 0, 1;
L_0x5a2f0c96e9e0 .part L_0x5a2f0c96ef80, 3, 1;
L_0x5a2f0c96ea80 .part L_0x5a2f0c971ac0, 1, 1;
L_0x5a2f0c96ebd0 .part L_0x5a2f0c9716d0, 1, 1;
L_0x5a2f0c96ecc0 .part L_0x5a2f0c96ef80, 2, 1;
L_0x5a2f0c96edf0 .part L_0x5a2f0c971ac0, 2, 1;
L_0x5a2f0c96ee90 .part L_0x5a2f0c9716d0, 2, 1;
L_0x5a2f0c96ef80 .concat8 [ 1 1 1 1], v0x5a2f0c728410_0, v0x5a2f0c6f86a0_0, v0x5a2f0c704810_0, v0x5a2f0c70fde0_0;
L_0x5a2f0c96f110 .part L_0x5a2f0c96ef80, 1, 1;
L_0x5a2f0c96f240 .part L_0x5a2f0c971ac0, 3, 1;
L_0x5a2f0c96f3a0 .part L_0x5a2f0c9716d0, 3, 1;
L_0x5a2f0c96f720 .part L_0x5a2f0c971fb0, 3, 1;
L_0x5a2f0c96f8c0 .part L_0x5a2f0c971fb0, 3, 1;
L_0x5a2f0c96f9e0 .part L_0x5a2f0c971fb0, 2, 1;
L_0x5a2f0c96fbb0 .part L_0x5a2f0c971fb0, 2, 1;
L_0x5a2f0c96fec0 .part L_0x5a2f0c971fb0, 1, 1;
L_0x5a2f0c970020 .part L_0x5a2f0c971fb0, 1, 1;
L_0x5a2f0c970160 .concat8 [ 1 1 1 1], L_0x5a2f0c96f6b0, L_0x5a2f0c96f500, L_0x5a2f0c96fdc0, L_0x5a2f0c970320;
L_0x5a2f0c9703e0 .part L_0x5a2f0c971fb0, 0, 1;
L_0x5a2f0c9700c0 .concat8 [ 1 1 1 1], L_0x5a2f0c96f7c0, L_0x5a2f0c96fad0, L_0x5a2f0c96ff60, L_0x5a2f0c970670;
L_0x5a2f0c970790 .part L_0x5a2f0c971fb0, 0, 1;
L_0x5a2f0c970ac0 .part L_0x5a2f0c970160, 0, 1;
L_0x5a2f0c970ce0 .part L_0x5a2f0c9700c0, 0, 1;
L_0x5a2f0c970f60 .part L_0x5a2f0c970160, 1, 1;
L_0x5a2f0c971140 .part L_0x5a2f0c9700c0, 1, 1;
L_0x5a2f0c971310 .part L_0x5a2f0c970160, 2, 1;
L_0x5a2f0c9714b0 .part L_0x5a2f0c9700c0, 2, 1;
L_0x5a2f0c9716d0 .concat8 [ 1 1 1 1], L_0x5a2f0c970a00, L_0x5a2f0c970ef0, L_0x5a2f0c970c70, L_0x5a2f0c971810;
L_0x5a2f0c9718d0 .part L_0x5a2f0c970160, 3, 1;
L_0x5a2f0c971ac0 .concat8 [ 1 1 1 1], L_0x5a2f0c970c00, L_0x5a2f0c971050, L_0x5a2f0c9713b0, L_0x5a2f0c971c50;
L_0x5a2f0c971db0 .part L_0x5a2f0c9700c0, 3, 1;
S_0x5a2f0c7ec240 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c8353f0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c7ca5e0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c7ca6a0_0 .net "CLR", 0 0, L_0x5a2f0c96e8a0;  1 drivers
v0x5a2f0c70fc50_0 .net "DATA", 0 0, L_0x5a2f0c972110;  alias, 1 drivers
v0x5a2f0c70fd20_0 .net "PRE", 0 0, L_0x5a2f0c96e940;  1 drivers
v0x5a2f0c70fde0_0 .var "Q", 0 0;
E_0x5a2f0c877f90 .event posedge, v0x5a2f0c70fd20_0, v0x5a2f0c7ca6a0_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c70a2a0 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c8353f0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c70a4c0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c70a580_0 .net "CLR", 0 0, L_0x5a2f0c96ea80;  1 drivers
v0x5a2f0c70a640_0 .net "DATA", 0 0, L_0x5a2f0c96e9e0;  1 drivers
v0x5a2f0c704750_0 .net "PRE", 0 0, L_0x5a2f0c96ebd0;  1 drivers
v0x5a2f0c704810_0 .var "Q", 0 0;
E_0x5a2f0c8e2d70 .event posedge, v0x5a2f0c704750_0, v0x5a2f0c70a580_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c704970 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c8353f0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c6f8390_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c6f8450_0 .net "CLR", 0 0, L_0x5a2f0c96edf0;  1 drivers
v0x5a2f0c6f8510_0 .net "DATA", 0 0, L_0x5a2f0c96ecc0;  1 drivers
v0x5a2f0c6f85e0_0 .net "PRE", 0 0, L_0x5a2f0c96ee90;  1 drivers
v0x5a2f0c6f86a0_0 .var "Q", 0 0;
E_0x5a2f0c8bb9c0 .event posedge, v0x5a2f0c6f85e0_0, v0x5a2f0c6f8450_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c701b90 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c8353f0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c701db0_0 .net "CLK", 0 0, L_0x72defaa9f600;  alias, 1 drivers
v0x5a2f0c701e70_0 .net "CLR", 0 0, L_0x5a2f0c96f240;  1 drivers
v0x5a2f0c701f30_0 .net "DATA", 0 0, L_0x5a2f0c96f110;  1 drivers
v0x5a2f0c728350_0 .net "PRE", 0 0, L_0x5a2f0c96f3a0;  1 drivers
v0x5a2f0c728410_0 .var "Q", 0 0;
E_0x5a2f0c8e34d0 .event posedge, v0x5a2f0c728350_0, v0x5a2f0c701e70_0, v0x5a2f0c83adf0_0;
S_0x5a2f0c907380 .scope module, "control" "CONTROL_COMBINATION" 3 69, 7 3 0, S_0x5a2f0c83f380;
 .timescale -11 -11;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "CONTROL";
    .port_info 3 /INPUT 1 "WRITE";
    .port_info 4 /INPUT 1 "READ";
    .port_info 5 /INPUT 8 "STATUS";
    .port_info 6 /INPUT 1 "MS_MODE";
    .port_info 7 /OUTPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 8 /OUTPUT 1 "SENDER_BUFFER_SH_LD";
    .port_info 9 /OUTPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 10 /OUTPUT 1 "RECEIVER_BUFFER_SH_LD";
    .port_info 11 /INPUT 1 "SENDER_FULL_STATE";
    .port_info 12 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 13 /OUTPUT 1 "SENDER_CLK";
    .port_info 14 /OUTPUT 1 "SENDER_CLR";
    .port_info 15 /OUTPUT 1 "SENDER_WRITE";
    .port_info 16 /OUTPUT 1 "TE";
    .port_info 17 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 18 /INPUT 1 "RECEIVER_EMPTY_STATE";
    .port_info 19 /OUTPUT 1 "RECEIVER_CLK";
    .port_info 20 /OUTPUT 1 "RECEIVER_CLR";
    .port_info 21 /OUTPUT 1 "RE";
    .port_info 22 /OUTPUT 1 "RECEIVER_READ";
    .port_info 23 /INOUT 1 "CS";
L_0x5a2f0c9887f0 .functor BUFZ 8, v0x5a2f0c95a300_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5a2f0c988860 .functor BUFZ 1, L_0x5a2f0c989fe0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9888d0 .functor OR 1, v0x5a2f0c95a260_0, v0x5a2f0c908890_0, C4<0>, C4<0>;
L_0x5a2f0c988940 .functor BUFZ 1, L_0x5a2f0c989fe0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9889b0 .functor BUFZ 1, v0x5a2f0c95a260_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c988c30 .functor NOT 1, v0x5a2f0c95a6c0_0, C4<0>, C4<0>, C4<0>;
L_0x72defaa9f450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c988eb0 .functor XNOR 1, v0x5a2f0c908c70_0, L_0x72defaa9f450, C4<0>, C4<0>;
L_0x5a2f0c988fb0 .functor XNOR 1, v0x5a2f0c907f10_0, L_0x72defaa9f450, C4<0>, C4<0>;
L_0x5a2f0c989070 .functor OR 1, L_0x5a2f0c988eb0, L_0x5a2f0c988fb0, C4<0>, C4<0>;
L_0x72defaa9f378 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c989180 .functor AND 8, v0x5a2f0c95a300_0, L_0x72defaa9f378, C4<11111111>, C4<11111111>;
L_0x5a2f0c9893a0 .functor AND 1, L_0x5a2f0c989070, L_0x5a2f0c989280, C4<1>, C4<1>;
v0x5a2f0c9078c0_0 .net "CLK", 0 0, L_0x5a2f0c989fe0;  alias, 1 drivers
v0x5a2f0c907980_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  alias, 1 drivers
v0x5a2f0c907a40_0 .net "CONTROL", 7 0, v0x5a2f0c95a300_0;  alias, 1 drivers
v0x5a2f0c907ae0_0 .net "CS", 0 0, L_0x5a2f0c9894b0;  alias, 1 drivers
v0x5a2f0c907ba0_0 .net "HIGH", 0 0, L_0x72defaa9f450;  1 drivers
v0x5a2f0c907cb0_0 .net "LOCAL_CONTROL", 7 0, L_0x5a2f0c9887f0;  1 drivers
L_0x72defaa9f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c907d90_0 .net "LOW", 0 0, L_0x72defaa9f408;  1 drivers
v0x5a2f0c907e50_0 .net "MS_MODE", 0 0, L_0x72defaa9fd50;  alias, 1 drivers
v0x5a2f0c907f10_0 .var "RE", 0 0;
v0x5a2f0c907fd0_0 .net "READ", 0 0, v0x5a2f0c95a530_0;  alias, 1 drivers
v0x5a2f0c908090_0 .var "RECEIVER_BUFFER_FULL_STATE", 0 0;
v0x5a2f0c908150_0 .var "RECEIVER_BUFFER_SH_LD", 0 0;
v0x5a2f0c9081f0_0 .net "RECEIVER_CLK", 0 0, L_0x5a2f0c988940;  alias, 1 drivers
v0x5a2f0c9082b0_0 .net "RECEIVER_CLR", 0 0, L_0x5a2f0c9889b0;  alias, 1 drivers
v0x5a2f0c908370_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x5a2f0c987f90;  alias, 1 drivers
v0x5a2f0c908430_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5a2f0c988200;  alias, 1 drivers
v0x5a2f0c9084f0_0 .var "RECEIVER_READ", 0 0;
v0x5a2f0c9085b0_0 .var "SENDER_BUFFER_FULL_STATE", 0 0;
v0x5a2f0c908670_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5a2f0c988c30;  alias, 1 drivers
v0x5a2f0c908710_0 .net "SENDER_CLK", 0 0, L_0x5a2f0c988860;  alias, 1 drivers
v0x5a2f0c9087d0_0 .net "SENDER_CLR", 0 0, L_0x5a2f0c9888d0;  alias, 1 drivers
v0x5a2f0c908890_0 .var "SENDER_CLR_FROM_BUFFER", 0 0;
v0x5a2f0c908950_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5a2f0c980dd0;  alias, 1 drivers
v0x5a2f0c908a10_0 .net "SENDER_FULL_STATE", 0 0, L_0x5a2f0c981080;  alias, 1 drivers
v0x5a2f0c908ad0_0 .var "SENDER_WRITE", 0 0;
o0x72defaaec638 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5a2f0c908b90_0 .net "STATUS", 7 0, o0x72defaaec638;  0 drivers
v0x5a2f0c908c70_0 .var "TE", 0 0;
v0x5a2f0c908d30_0 .net "WRITE", 0 0, v0x5a2f0c95a6c0_0;  alias, 1 drivers
v0x5a2f0c908df0_0 .net *"_ivl_12", 0 0, L_0x5a2f0c988eb0;  1 drivers
v0x5a2f0c908eb0_0 .net *"_ivl_14", 0 0, L_0x5a2f0c988fb0;  1 drivers
v0x5a2f0c908f70_0 .net *"_ivl_17", 0 0, L_0x5a2f0c989070;  1 drivers
v0x5a2f0c909030_0 .net/2u *"_ivl_18", 7 0, L_0x72defaa9f378;  1 drivers
v0x5a2f0c909110_0 .net *"_ivl_20", 7 0, L_0x5a2f0c989180;  1 drivers
L_0x72defaa9f3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c909400_0 .net/2u *"_ivl_22", 7 0, L_0x72defaa9f3c0;  1 drivers
v0x5a2f0c9094e0_0 .net *"_ivl_24", 0 0, L_0x5a2f0c989280;  1 drivers
v0x5a2f0c9095a0_0 .net *"_ivl_27", 0 0, L_0x5a2f0c9893a0;  1 drivers
v0x5a2f0c909660_0 .net *"_ivl_41", 0 0, L_0x5a2f0c9896d0;  1 drivers
v0x5a2f0c909740_0 .net *"_ivl_44", 0 0, L_0x5a2f0c989770;  1 drivers
v0x5a2f0c909820_0 .net *"_ivl_47", 0 0, L_0x5a2f0c989840;  1 drivers
v0x5a2f0c909900_0 .net *"_ivl_55", 0 0, L_0x5a2f0c9898e0;  1 drivers
v0x5a2f0c9099e0_0 .net *"_ivl_58", 0 0, L_0x5a2f0c989a10;  1 drivers
E_0x5a2f0c6f3f30 .event edge, L_0x5a2f0c989a10, L_0x5a2f0c9898e0, v0x5a2f0c907fd0_0;
E_0x5a2f0c907760 .event edge, v0x5a2f0c908430_0, v0x5a2f0c907fd0_0;
E_0x5a2f0c9077c0 .event edge, L_0x5a2f0c989840, L_0x5a2f0c989770, L_0x5a2f0c9896d0, v0x5a2f0c908d30_0;
E_0x5a2f0c907830 .event edge, v0x5a2f0c9078c0_0, v0x5a2f0c908950_0, v0x5a2f0c908d30_0;
L_0x5a2f0c989280 .cmp/ne 8, L_0x5a2f0c989180, L_0x72defaa9f3c0;
L_0x5a2f0c9894b0 .functor MUXZ 1, L_0x72defaa9f450, L_0x72defaa9f408, L_0x5a2f0c9893a0, C4<>;
L_0x5a2f0c9896d0 .part o0x72defaaec638, 1, 1;
L_0x5a2f0c989770 .part o0x72defaaec638, 7, 1;
L_0x5a2f0c989840 .part o0x72defaaec638, 7, 1;
L_0x5a2f0c9898e0 .part o0x72defaaec638, 2, 1;
L_0x5a2f0c989a10 .part o0x72defaaec638, 7, 1;
S_0x5a2f0c909dc0 .scope module, "receiver" "RECEIVER" 3 47, 8 47 0, S_0x5a2f0c83f380;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLR";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 1 "RE";
    .port_info 3 /INPUT 1 "IN";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 8 "DATA";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x72defaa9f2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c988540 .functor XNOR 1, v0x5a2f0c9084f0_0, L_0x72defaa9f2a0, C4<0>, C4<0>;
v0x5a2f0c913d20_0 .net "CLK", 0 0, L_0x5a2f0c988940;  alias, 1 drivers
v0x5a2f0c913de0_0 .net "CLR", 0 0, L_0x5a2f0c9889b0;  alias, 1 drivers
v0x5a2f0c913e80_0 .var "COUNT_RECEIVED", 3 0;
v0x5a2f0c913f20_0 .net "DATA", 7 0, L_0x5a2f0c988600;  alias, 1 drivers
v0x5a2f0c913fe0_0 .net "EMPTY_STATE", 0 0, L_0x5a2f0c987f90;  alias, 1 drivers
v0x5a2f0c914080_0 .net "FULL_STATE", 0 0, L_0x5a2f0c988200;  alias, 1 drivers
L_0x72defaa9f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c914150_0 .net "HIGH", 0 0, L_0x72defaa9f1c8;  1 drivers
v0x5a2f0c9141f0_0 .net "IN", 0 0, L_0x5a2f0c9a8310;  alias, 1 drivers
L_0x72defaa9f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c914290_0 .net "LOW", 0 0, L_0x72defaa9f180;  1 drivers
v0x5a2f0c914330_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c987e00;  1 drivers
v0x5a2f0c914400_0 .net "RE", 0 0, v0x5a2f0c907f10_0;  alias, 1 drivers
v0x5a2f0c9144d0_0 .net "READ", 0 0, v0x5a2f0c9084f0_0;  alias, 1 drivers
v0x5a2f0c9145a0_0 .var "SHIFT_CLK", 0 0;
L_0x72defaa9f258 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c914640_0 .net/2u *"_ivl_12", 3 0, L_0x72defaa9f258;  1 drivers
v0x5a2f0c9146e0_0 .net *"_ivl_14", 0 0, L_0x5a2f0c988110;  1 drivers
v0x5a2f0c914780_0 .net/2u *"_ivl_18", 0 0, L_0x72defaa9f2a0;  1 drivers
v0x5a2f0c914840_0 .net *"_ivl_20", 0 0, L_0x5a2f0c988540;  1 drivers
o0x72defaaeefd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c914900_0 name=_ivl_22
v0x5a2f0c9149e0_0 .var *"_ivl_30", 0 0; Local signal
L_0x72defaa9f210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c914ac0_0 .net/2u *"_ivl_6", 3 0, L_0x72defaa9f210;  1 drivers
v0x5a2f0c914ba0_0 .net *"_ivl_8", 0 0, L_0x5a2f0c987ea0;  1 drivers
E_0x5a2f0c909fa0 .event edge, v0x5a2f0c9081f0_0;
E_0x5a2f0c90a020 .event edge, v0x5a2f0c9084f0_0, v0x5a2f0c9082b0_0, v0x5a2f0c90a8c0_0;
L_0x5a2f0c987ea0 .cmp/eq 4, v0x5a2f0c913e80_0, L_0x72defaa9f210;
L_0x5a2f0c987f90 .functor MUXZ 1, L_0x72defaa9f180, L_0x72defaa9f1c8, L_0x5a2f0c987ea0, C4<>;
L_0x5a2f0c988110 .cmp/eq 4, v0x5a2f0c913e80_0, L_0x72defaa9f258;
L_0x5a2f0c988200 .functor MUXZ 1, L_0x72defaa9f180, L_0x72defaa9f1c8, L_0x5a2f0c988110, C4<>;
L_0x5a2f0c988600 .functor MUXZ 8, o0x72defaaeefd8, L_0x5a2f0c987e00, L_0x5a2f0c988540, C4<>;
S_0x5a2f0c90a080 .scope module, "receiver_shift_register" "SHIFT_REGISTER_8BIT" 8 59, 4 4 0, S_0x5a2f0c909dc0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5a2f0c913750_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  1 drivers
v0x5a2f0c913810_0 .net "CLR", 0 0, L_0x5a2f0c9889b0;  alias, 1 drivers
o0x72defaaeed38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5a2f0c9138d0_0 .net "P_DATA_IN", 7 0, o0x72defaaeed38;  0 drivers
v0x5a2f0c9139a0_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c987e00;  alias, 1 drivers
v0x5a2f0c913a80_0 .net "SH_LD", 0 0, L_0x72defaa9f1c8;  alias, 1 drivers
v0x5a2f0c913b70_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c9a8310;  alias, 1 drivers
L_0x5a2f0c984940 .part o0x72defaaeed38, 4, 4;
L_0x5a2f0c987bd0 .part o0x72defaaeed38, 0, 4;
L_0x5a2f0c987cc0 .part L_0x5a2f0c987e00, 4, 1;
L_0x5a2f0c987e00 .concat8 [ 4 4 0 0], L_0x5a2f0c985130, L_0x5a2f0c9818f0;
S_0x5a2f0c90a360 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 4 13, 5 3 0, S_0x5a2f0c90a080;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c981f10 .functor NOT 1, L_0x72defaa9f1c8, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c982040 .functor NOT 1, L_0x5a2f0c9889b0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9820e0 .functor AND 1, L_0x5a2f0c981f10, L_0x5a2f0c982180, C4<1>, C4<1>;
L_0x5a2f0c982220 .functor NOR 1, L_0x72defaa9f1c8, L_0x5a2f0c982320, C4<0>, C4<0>;
L_0x5a2f0c981ea0 .functor AND 1, L_0x5a2f0c981f10, L_0x5a2f0c9823c0, C4<1>, C4<1>;
L_0x5a2f0c982460 .functor NOR 1, L_0x72defaa9f1c8, L_0x5a2f0c982500, C4<0>, C4<0>;
L_0x5a2f0c982710 .functor AND 1, L_0x5a2f0c981f10, L_0x5a2f0c982810, C4<1>, C4<1>;
L_0x5a2f0c9828b0 .functor NOR 1, L_0x72defaa9f1c8, L_0x5a2f0c9829a0, C4<0>, C4<0>;
L_0x5a2f0c982ca0 .functor AND 1, L_0x5a2f0c981f10, L_0x5a2f0c982d60, C4<1>, C4<1>;
L_0x5a2f0c982ff0 .functor NOR 1, L_0x72defaa9f1c8, L_0x5a2f0c9830b0, C4<0>, C4<0>;
L_0x5a2f0c983320 .functor AND 1, L_0x5a2f0c9833e0, L_0x5a2f0c982040, C4<1>, C4<1>;
L_0x5a2f0c983520 .functor OR 1, L_0x5a2f0c983600, L_0x5a2f0c9889b0, C4<0>, C4<0>;
L_0x5a2f0c983810 .functor AND 1, L_0x5a2f0c983880, L_0x5a2f0c982040, C4<1>, C4<1>;
L_0x5a2f0c983970 .functor OR 1, L_0x5a2f0c983af0, L_0x5a2f0c9889b0, C4<0>, C4<0>;
L_0x5a2f0c983590 .functor AND 1, L_0x5a2f0c983cc0, L_0x5a2f0c982040, C4<1>, C4<1>;
L_0x5a2f0c983d60 .functor OR 1, L_0x5a2f0c983e60, L_0x5a2f0c9889b0, C4<0>, C4<0>;
L_0x5a2f0c984130 .functor AND 1, L_0x5a2f0c9841f0, L_0x5a2f0c982040, C4<1>, C4<1>;
L_0x5a2f0c984570 .functor OR 1, L_0x5a2f0c9846d0, L_0x5a2f0c9889b0, C4<0>, C4<0>;
L_0x5a2f0c9848d0 .functor BUFZ 4, L_0x5a2f0c984940, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c90c2e0_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c90c3a0_0 .net "CLR", 0 0, L_0x5a2f0c9889b0;  alias, 1 drivers
v0x5a2f0c90c460_0 .net "D_CLR", 3 0, L_0x5a2f0c9843e0;  1 drivers
v0x5a2f0c90c530_0 .net "D_DATA", 3 0, L_0x5a2f0c9848d0;  1 drivers
v0x5a2f0c90c5f0_0 .net "D_PRE", 3 0, L_0x5a2f0c983ff0;  1 drivers
v0x5a2f0c90c6d0_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c984940;  1 drivers
v0x5a2f0c90c7b0_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c9818f0;  1 drivers
v0x5a2f0c90c890_0 .net "SH_LD", 0 0, L_0x72defaa9f1c8;  alias, 1 drivers
v0x5a2f0c90c950_0 .net "S_CLR", 3 0, L_0x5a2f0c982a40;  1 drivers
v0x5a2f0c90cac0_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c9a8310;  alias, 1 drivers
v0x5a2f0c90cb60_0 .net "S_PRE", 3 0, L_0x5a2f0c982ae0;  1 drivers
v0x5a2f0c90cc20_0 .net *"_ivl_101", 0 0, L_0x5a2f0c983d60;  1 drivers
v0x5a2f0c90cd00_0 .net *"_ivl_104", 0 0, L_0x5a2f0c983e60;  1 drivers
v0x5a2f0c90cde0_0 .net *"_ivl_106", 0 0, L_0x5a2f0c984130;  1 drivers
v0x5a2f0c90cec0_0 .net *"_ivl_110", 0 0, L_0x5a2f0c9841f0;  1 drivers
v0x5a2f0c90cfa0_0 .net *"_ivl_112", 0 0, L_0x5a2f0c984570;  1 drivers
v0x5a2f0c90d080_0 .net *"_ivl_116", 0 0, L_0x5a2f0c9846d0;  1 drivers
v0x5a2f0c90d160_0 .net *"_ivl_34", 0 0, L_0x5a2f0c9820e0;  1 drivers
v0x5a2f0c90d240_0 .net *"_ivl_37", 0 0, L_0x5a2f0c982180;  1 drivers
v0x5a2f0c90d320_0 .net *"_ivl_39", 0 0, L_0x5a2f0c982220;  1 drivers
v0x5a2f0c90d400_0 .net *"_ivl_42", 0 0, L_0x5a2f0c982320;  1 drivers
v0x5a2f0c90d4e0_0 .net *"_ivl_44", 0 0, L_0x5a2f0c981ea0;  1 drivers
v0x5a2f0c90d5c0_0 .net *"_ivl_47", 0 0, L_0x5a2f0c9823c0;  1 drivers
v0x5a2f0c90d6a0_0 .net *"_ivl_49", 0 0, L_0x5a2f0c982460;  1 drivers
v0x5a2f0c90d780_0 .net *"_ivl_52", 0 0, L_0x5a2f0c982500;  1 drivers
v0x5a2f0c90d860_0 .net *"_ivl_54", 0 0, L_0x5a2f0c982710;  1 drivers
v0x5a2f0c90d940_0 .net *"_ivl_57", 0 0, L_0x5a2f0c982810;  1 drivers
v0x5a2f0c90da20_0 .net *"_ivl_59", 0 0, L_0x5a2f0c9828b0;  1 drivers
v0x5a2f0c90db00_0 .net *"_ivl_62", 0 0, L_0x5a2f0c9829a0;  1 drivers
v0x5a2f0c90dbe0_0 .net *"_ivl_64", 0 0, L_0x5a2f0c982ca0;  1 drivers
v0x5a2f0c90dcc0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c982d60;  1 drivers
v0x5a2f0c90dda0_0 .net *"_ivl_70", 0 0, L_0x5a2f0c982ff0;  1 drivers
v0x5a2f0c90de80_0 .net *"_ivl_74", 0 0, L_0x5a2f0c9830b0;  1 drivers
v0x5a2f0c90e170_0 .net *"_ivl_76", 0 0, L_0x5a2f0c983320;  1 drivers
v0x5a2f0c90e250_0 .net *"_ivl_79", 0 0, L_0x5a2f0c9833e0;  1 drivers
v0x5a2f0c90e330_0 .net *"_ivl_81", 0 0, L_0x5a2f0c983520;  1 drivers
v0x5a2f0c90e410_0 .net *"_ivl_84", 0 0, L_0x5a2f0c983600;  1 drivers
v0x5a2f0c90e4f0_0 .net *"_ivl_86", 0 0, L_0x5a2f0c983810;  1 drivers
v0x5a2f0c90e5d0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c983880;  1 drivers
v0x5a2f0c90e6b0_0 .net *"_ivl_91", 0 0, L_0x5a2f0c983970;  1 drivers
v0x5a2f0c90e790_0 .net *"_ivl_94", 0 0, L_0x5a2f0c983af0;  1 drivers
v0x5a2f0c90e870_0 .net *"_ivl_96", 0 0, L_0x5a2f0c983590;  1 drivers
v0x5a2f0c90e950_0 .net *"_ivl_99", 0 0, L_0x5a2f0c983cc0;  1 drivers
v0x5a2f0c90ea30_0 .net "notCLR", 0 0, L_0x5a2f0c982040;  1 drivers
v0x5a2f0c90eaf0_0 .net "notSH_LD", 0 0, L_0x5a2f0c981f10;  1 drivers
L_0x5a2f0c981240 .part L_0x5a2f0c9843e0, 0, 1;
L_0x5a2f0c9812e0 .part L_0x5a2f0c983ff0, 0, 1;
L_0x5a2f0c981380 .part L_0x5a2f0c9818f0, 3, 1;
L_0x5a2f0c981420 .part L_0x5a2f0c9843e0, 1, 1;
L_0x5a2f0c981540 .part L_0x5a2f0c983ff0, 1, 1;
L_0x5a2f0c981630 .part L_0x5a2f0c9818f0, 2, 1;
L_0x5a2f0c981760 .part L_0x5a2f0c9843e0, 2, 1;
L_0x5a2f0c981800 .part L_0x5a2f0c983ff0, 2, 1;
L_0x5a2f0c9818f0 .concat8 [ 1 1 1 1], v0x5a2f0c90c130_0, v0x5a2f0c90ba10_0, v0x5a2f0c90b2c0_0, v0x5a2f0c90abc0_0;
L_0x5a2f0c981a80 .part L_0x5a2f0c9818f0, 1, 1;
L_0x5a2f0c981be0 .part L_0x5a2f0c9843e0, 3, 1;
L_0x5a2f0c981d40 .part L_0x5a2f0c983ff0, 3, 1;
L_0x5a2f0c982180 .part L_0x5a2f0c9848d0, 3, 1;
L_0x5a2f0c982320 .part L_0x5a2f0c9848d0, 3, 1;
L_0x5a2f0c9823c0 .part L_0x5a2f0c9848d0, 2, 1;
L_0x5a2f0c982500 .part L_0x5a2f0c9848d0, 2, 1;
L_0x5a2f0c982810 .part L_0x5a2f0c9848d0, 1, 1;
L_0x5a2f0c9829a0 .part L_0x5a2f0c9848d0, 1, 1;
L_0x5a2f0c982ae0 .concat8 [ 1 1 1 1], L_0x5a2f0c9820e0, L_0x5a2f0c981ea0, L_0x5a2f0c982710, L_0x5a2f0c982ca0;
L_0x5a2f0c982d60 .part L_0x5a2f0c9848d0, 0, 1;
L_0x5a2f0c982a40 .concat8 [ 1 1 1 1], L_0x5a2f0c982220, L_0x5a2f0c982460, L_0x5a2f0c9828b0, L_0x5a2f0c982ff0;
L_0x5a2f0c9830b0 .part L_0x5a2f0c9848d0, 0, 1;
L_0x5a2f0c9833e0 .part L_0x5a2f0c982ae0, 0, 1;
L_0x5a2f0c983600 .part L_0x5a2f0c982a40, 0, 1;
L_0x5a2f0c983880 .part L_0x5a2f0c982ae0, 1, 1;
L_0x5a2f0c983af0 .part L_0x5a2f0c982a40, 1, 1;
L_0x5a2f0c983cc0 .part L_0x5a2f0c982ae0, 2, 1;
L_0x5a2f0c983e60 .part L_0x5a2f0c982a40, 2, 1;
L_0x5a2f0c983ff0 .concat8 [ 1 1 1 1], L_0x5a2f0c983320, L_0x5a2f0c983810, L_0x5a2f0c983590, L_0x5a2f0c984130;
L_0x5a2f0c9841f0 .part L_0x5a2f0c982ae0, 3, 1;
L_0x5a2f0c9843e0 .concat8 [ 1 1 1 1], L_0x5a2f0c983520, L_0x5a2f0c983970, L_0x5a2f0c983d60, L_0x5a2f0c984570;
L_0x5a2f0c9846d0 .part L_0x5a2f0c982a40, 3, 1;
S_0x5a2f0c90a640 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c90a360;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c90a8c0_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c90a9a0_0 .net "CLR", 0 0, L_0x5a2f0c981240;  1 drivers
v0x5a2f0c90aa60_0 .net "DATA", 0 0, L_0x5a2f0c9a8310;  alias, 1 drivers
v0x5a2f0c90ab00_0 .net "PRE", 0 0, L_0x5a2f0c9812e0;  1 drivers
v0x5a2f0c90abc0_0 .var "Q", 0 0;
E_0x5a2f0c90a840 .event posedge, v0x5a2f0c90ab00_0, v0x5a2f0c90a9a0_0, v0x5a2f0c90a8c0_0;
S_0x5a2f0c90ad70 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c90a360;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c90afd0_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c90b090_0 .net "CLR", 0 0, L_0x5a2f0c981420;  1 drivers
v0x5a2f0c90b130_0 .net "DATA", 0 0, L_0x5a2f0c981380;  1 drivers
v0x5a2f0c90b200_0 .net "PRE", 0 0, L_0x5a2f0c981540;  1 drivers
v0x5a2f0c90b2c0_0 .var "Q", 0 0;
E_0x5a2f0c90af70 .event posedge, v0x5a2f0c90b200_0, v0x5a2f0c90b090_0, v0x5a2f0c90a8c0_0;
S_0x5a2f0c90b470 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c90a360;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c90b6e0_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c90b7f0_0 .net "CLR", 0 0, L_0x5a2f0c981760;  1 drivers
v0x5a2f0c90b8b0_0 .net "DATA", 0 0, L_0x5a2f0c981630;  1 drivers
v0x5a2f0c90b950_0 .net "PRE", 0 0, L_0x5a2f0c981800;  1 drivers
v0x5a2f0c90ba10_0 .var "Q", 0 0;
E_0x5a2f0c90b680 .event posedge, v0x5a2f0c90b950_0, v0x5a2f0c90b7f0_0, v0x5a2f0c90a8c0_0;
S_0x5a2f0c90bbc0 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c90a360;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c90be20_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c90bee0_0 .net "CLR", 0 0, L_0x5a2f0c981be0;  1 drivers
v0x5a2f0c90bfa0_0 .net "DATA", 0 0, L_0x5a2f0c981a80;  1 drivers
v0x5a2f0c90c070_0 .net "PRE", 0 0, L_0x5a2f0c981d40;  1 drivers
v0x5a2f0c90c130_0 .var "Q", 0 0;
E_0x5a2f0c90bda0 .event posedge, v0x5a2f0c90c070_0, v0x5a2f0c90bee0_0, v0x5a2f0c90a8c0_0;
S_0x5a2f0c90ecb0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 4 21, 5 3 0, S_0x5a2f0c90a080;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c985630 .functor NOT 1, L_0x72defaa9f1c8, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9856d0 .functor NOT 1, L_0x5a2f0c9889b0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c985770 .functor AND 1, L_0x5a2f0c985630, L_0x5a2f0c985810, C4<1>, C4<1>;
L_0x5a2f0c9858b0 .functor NOR 1, L_0x72defaa9f1c8, L_0x5a2f0c9859b0, C4<0>, C4<0>;
L_0x5a2f0c9855c0 .functor AND 1, L_0x5a2f0c985630, L_0x5a2f0c985a50, C4<1>, C4<1>;
L_0x5a2f0c985b40 .functor NOR 1, L_0x72defaa9f1c8, L_0x5a2f0c985be0, C4<0>, C4<0>;
L_0x5a2f0c985df0 .functor AND 1, L_0x5a2f0c985630, L_0x5a2f0c985ef0, C4<1>, C4<1>;
L_0x5a2f0c985f90 .functor NOR 1, L_0x72defaa9f1c8, L_0x5a2f0c986080, C4<0>, C4<0>;
L_0x5a2f0c986380 .functor AND 1, L_0x5a2f0c985630, L_0x5a2f0c986440, C4<1>, C4<1>;
L_0x5a2f0c9866d0 .functor NOR 1, L_0x72defaa9f1c8, L_0x5a2f0c986790, C4<0>, C4<0>;
L_0x5a2f0c986530 .functor AND 1, L_0x5a2f0c986a50, L_0x5a2f0c9856d0, C4<1>, C4<1>;
L_0x5a2f0c986b90 .functor OR 1, L_0x5a2f0c986c70, L_0x5a2f0c9889b0, C4<0>, C4<0>;
L_0x5a2f0c986940 .functor AND 1, L_0x5a2f0c986e80, L_0x5a2f0c9856d0, C4<1>, C4<1>;
L_0x5a2f0c986f20 .functor OR 1, L_0x5a2f0c986f90, L_0x5a2f0c9889b0, C4<0>, C4<0>;
L_0x5a2f0c986c00 .functor AND 1, L_0x5a2f0c986db0, L_0x5a2f0c9856d0, C4<1>, C4<1>;
L_0x5a2f0c987160 .functor OR 1, L_0x5a2f0c987260, L_0x5a2f0c9889b0, C4<0>, C4<0>;
L_0x5a2f0c987520 .functor AND 1, L_0x5a2f0c9875e0, L_0x5a2f0c9856d0, C4<1>, C4<1>;
L_0x5a2f0c987870 .functor OR 1, L_0x5a2f0c9879d0, L_0x5a2f0c9889b0, C4<0>, C4<0>;
L_0x5a2f0c9876d0 .functor BUFZ 4, L_0x5a2f0c987bd0, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c910dc0_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c910e80_0 .net "CLR", 0 0, L_0x5a2f0c9889b0;  alias, 1 drivers
v0x5a2f0c910f90_0 .net "D_CLR", 3 0, L_0x5a2f0c987390;  1 drivers
v0x5a2f0c911030_0 .net "D_DATA", 3 0, L_0x5a2f0c9876d0;  1 drivers
v0x5a2f0c911110_0 .net "D_PRE", 3 0, L_0x5a2f0c987080;  1 drivers
v0x5a2f0c911240_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c987bd0;  1 drivers
v0x5a2f0c911320_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c985130;  1 drivers
v0x5a2f0c911400_0 .net "SH_LD", 0 0, L_0x72defaa9f1c8;  alias, 1 drivers
v0x5a2f0c9114a0_0 .net "S_CLR", 3 0, L_0x5a2f0c986120;  1 drivers
v0x5a2f0c911560_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c987cc0;  1 drivers
v0x5a2f0c911600_0 .net "S_PRE", 3 0, L_0x5a2f0c9861c0;  1 drivers
v0x5a2f0c9116c0_0 .net *"_ivl_101", 0 0, L_0x5a2f0c987160;  1 drivers
v0x5a2f0c9117a0_0 .net *"_ivl_104", 0 0, L_0x5a2f0c987260;  1 drivers
v0x5a2f0c911880_0 .net *"_ivl_106", 0 0, L_0x5a2f0c987520;  1 drivers
v0x5a2f0c911960_0 .net *"_ivl_110", 0 0, L_0x5a2f0c9875e0;  1 drivers
v0x5a2f0c911a40_0 .net *"_ivl_112", 0 0, L_0x5a2f0c987870;  1 drivers
v0x5a2f0c911b20_0 .net *"_ivl_116", 0 0, L_0x5a2f0c9879d0;  1 drivers
v0x5a2f0c911c00_0 .net *"_ivl_34", 0 0, L_0x5a2f0c985770;  1 drivers
v0x5a2f0c911ce0_0 .net *"_ivl_37", 0 0, L_0x5a2f0c985810;  1 drivers
v0x5a2f0c911dc0_0 .net *"_ivl_39", 0 0, L_0x5a2f0c9858b0;  1 drivers
v0x5a2f0c911ea0_0 .net *"_ivl_42", 0 0, L_0x5a2f0c9859b0;  1 drivers
v0x5a2f0c911f80_0 .net *"_ivl_44", 0 0, L_0x5a2f0c9855c0;  1 drivers
v0x5a2f0c912060_0 .net *"_ivl_47", 0 0, L_0x5a2f0c985a50;  1 drivers
v0x5a2f0c912140_0 .net *"_ivl_49", 0 0, L_0x5a2f0c985b40;  1 drivers
v0x5a2f0c912220_0 .net *"_ivl_52", 0 0, L_0x5a2f0c985be0;  1 drivers
v0x5a2f0c912300_0 .net *"_ivl_54", 0 0, L_0x5a2f0c985df0;  1 drivers
v0x5a2f0c9123e0_0 .net *"_ivl_57", 0 0, L_0x5a2f0c985ef0;  1 drivers
v0x5a2f0c9124c0_0 .net *"_ivl_59", 0 0, L_0x5a2f0c985f90;  1 drivers
v0x5a2f0c9125a0_0 .net *"_ivl_62", 0 0, L_0x5a2f0c986080;  1 drivers
v0x5a2f0c912680_0 .net *"_ivl_64", 0 0, L_0x5a2f0c986380;  1 drivers
v0x5a2f0c912760_0 .net *"_ivl_68", 0 0, L_0x5a2f0c986440;  1 drivers
v0x5a2f0c912840_0 .net *"_ivl_70", 0 0, L_0x5a2f0c9866d0;  1 drivers
v0x5a2f0c912920_0 .net *"_ivl_74", 0 0, L_0x5a2f0c986790;  1 drivers
v0x5a2f0c912c10_0 .net *"_ivl_76", 0 0, L_0x5a2f0c986530;  1 drivers
v0x5a2f0c912cf0_0 .net *"_ivl_79", 0 0, L_0x5a2f0c986a50;  1 drivers
v0x5a2f0c912dd0_0 .net *"_ivl_81", 0 0, L_0x5a2f0c986b90;  1 drivers
v0x5a2f0c912eb0_0 .net *"_ivl_84", 0 0, L_0x5a2f0c986c70;  1 drivers
v0x5a2f0c912f90_0 .net *"_ivl_86", 0 0, L_0x5a2f0c986940;  1 drivers
v0x5a2f0c913070_0 .net *"_ivl_89", 0 0, L_0x5a2f0c986e80;  1 drivers
v0x5a2f0c913150_0 .net *"_ivl_91", 0 0, L_0x5a2f0c986f20;  1 drivers
v0x5a2f0c913230_0 .net *"_ivl_94", 0 0, L_0x5a2f0c986f90;  1 drivers
v0x5a2f0c913310_0 .net *"_ivl_96", 0 0, L_0x5a2f0c986c00;  1 drivers
v0x5a2f0c9133f0_0 .net *"_ivl_99", 0 0, L_0x5a2f0c986db0;  1 drivers
v0x5a2f0c9134d0_0 .net "notCLR", 0 0, L_0x5a2f0c9856d0;  1 drivers
v0x5a2f0c913590_0 .net "notSH_LD", 0 0, L_0x5a2f0c985630;  1 drivers
L_0x5a2f0c984a30 .part L_0x5a2f0c987390, 0, 1;
L_0x5a2f0c984ad0 .part L_0x5a2f0c987080, 0, 1;
L_0x5a2f0c984b70 .part L_0x5a2f0c985130, 3, 1;
L_0x5a2f0c984c70 .part L_0x5a2f0c987390, 1, 1;
L_0x5a2f0c984dc0 .part L_0x5a2f0c987080, 1, 1;
L_0x5a2f0c984eb0 .part L_0x5a2f0c985130, 2, 1;
L_0x5a2f0c984fa0 .part L_0x5a2f0c987390, 2, 1;
L_0x5a2f0c985040 .part L_0x5a2f0c987080, 2, 1;
L_0x5a2f0c985130 .concat8 [ 1 1 1 1], v0x5a2f0c910c10_0, v0x5a2f0c910470_0, v0x5a2f0c90fcc0_0, v0x5a2f0c90f520_0;
L_0x5a2f0c9852c0 .part L_0x5a2f0c985130, 1, 1;
L_0x5a2f0c985390 .part L_0x5a2f0c987390, 3, 1;
L_0x5a2f0c985460 .part L_0x5a2f0c987080, 3, 1;
L_0x5a2f0c985810 .part L_0x5a2f0c9876d0, 3, 1;
L_0x5a2f0c9859b0 .part L_0x5a2f0c9876d0, 3, 1;
L_0x5a2f0c985a50 .part L_0x5a2f0c9876d0, 2, 1;
L_0x5a2f0c985be0 .part L_0x5a2f0c9876d0, 2, 1;
L_0x5a2f0c985ef0 .part L_0x5a2f0c9876d0, 1, 1;
L_0x5a2f0c986080 .part L_0x5a2f0c9876d0, 1, 1;
L_0x5a2f0c9861c0 .concat8 [ 1 1 1 1], L_0x5a2f0c985770, L_0x5a2f0c9855c0, L_0x5a2f0c985df0, L_0x5a2f0c986380;
L_0x5a2f0c986440 .part L_0x5a2f0c9876d0, 0, 1;
L_0x5a2f0c986120 .concat8 [ 1 1 1 1], L_0x5a2f0c9858b0, L_0x5a2f0c985b40, L_0x5a2f0c985f90, L_0x5a2f0c9866d0;
L_0x5a2f0c986790 .part L_0x5a2f0c9876d0, 0, 1;
L_0x5a2f0c986a50 .part L_0x5a2f0c9861c0, 0, 1;
L_0x5a2f0c986c70 .part L_0x5a2f0c986120, 0, 1;
L_0x5a2f0c986e80 .part L_0x5a2f0c9861c0, 1, 1;
L_0x5a2f0c986f90 .part L_0x5a2f0c986120, 1, 1;
L_0x5a2f0c986db0 .part L_0x5a2f0c9861c0, 2, 1;
L_0x5a2f0c987260 .part L_0x5a2f0c986120, 2, 1;
L_0x5a2f0c987080 .concat8 [ 1 1 1 1], L_0x5a2f0c986530, L_0x5a2f0c986940, L_0x5a2f0c986c00, L_0x5a2f0c987520;
L_0x5a2f0c9875e0 .part L_0x5a2f0c9861c0, 3, 1;
L_0x5a2f0c987390 .concat8 [ 1 1 1 1], L_0x5a2f0c986b90, L_0x5a2f0c986f20, L_0x5a2f0c987160, L_0x5a2f0c987870;
L_0x5a2f0c9879d0 .part L_0x5a2f0c986120, 3, 1;
S_0x5a2f0c90ef00 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c90ecb0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c90f210_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c90f2d0_0 .net "CLR", 0 0, L_0x5a2f0c984a30;  1 drivers
v0x5a2f0c90f390_0 .net "DATA", 0 0, L_0x5a2f0c987cc0;  alias, 1 drivers
v0x5a2f0c90f460_0 .net "PRE", 0 0, L_0x5a2f0c984ad0;  1 drivers
v0x5a2f0c90f520_0 .var "Q", 0 0;
E_0x5a2f0c90f190 .event posedge, v0x5a2f0c90f460_0, v0x5a2f0c90f2d0_0, v0x5a2f0c90a8c0_0;
S_0x5a2f0c90f6d0 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c90ecb0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c90f9b0_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c90fa70_0 .net "CLR", 0 0, L_0x5a2f0c984c70;  1 drivers
v0x5a2f0c90fb30_0 .net "DATA", 0 0, L_0x5a2f0c984b70;  1 drivers
v0x5a2f0c90fc00_0 .net "PRE", 0 0, L_0x5a2f0c984dc0;  1 drivers
v0x5a2f0c90fcc0_0 .var "Q", 0 0;
E_0x5a2f0c90f950 .event posedge, v0x5a2f0c90fc00_0, v0x5a2f0c90fa70_0, v0x5a2f0c90a8c0_0;
S_0x5a2f0c90fe70 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c90ecb0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c910160_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c910220_0 .net "CLR", 0 0, L_0x5a2f0c984fa0;  1 drivers
v0x5a2f0c9102e0_0 .net "DATA", 0 0, L_0x5a2f0c984eb0;  1 drivers
v0x5a2f0c9103b0_0 .net "PRE", 0 0, L_0x5a2f0c985040;  1 drivers
v0x5a2f0c910470_0 .var "Q", 0 0;
E_0x5a2f0c910100 .event posedge, v0x5a2f0c9103b0_0, v0x5a2f0c910220_0, v0x5a2f0c90a8c0_0;
S_0x5a2f0c910620 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c90ecb0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c910900_0 .net "CLK", 0 0, v0x5a2f0c9145a0_0;  alias, 1 drivers
v0x5a2f0c9109c0_0 .net "CLR", 0 0, L_0x5a2f0c985390;  1 drivers
v0x5a2f0c910a80_0 .net "DATA", 0 0, L_0x5a2f0c9852c0;  1 drivers
v0x5a2f0c910b50_0 .net "PRE", 0 0, L_0x5a2f0c985460;  1 drivers
v0x5a2f0c910c10_0 .var "Q", 0 0;
E_0x5a2f0c910880 .event posedge, v0x5a2f0c910b50_0, v0x5a2f0c9109c0_0, v0x5a2f0c90a8c0_0;
S_0x5a2f0c914d60 .scope module, "sender" "SENDER" 3 40, 8 4 0, S_0x5a2f0c83f380;
 .timescale -10 -10;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "OUT";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x5a2f0c9805a0 .functor NOT 1, v0x5a2f0c908ad0_0, C4<0>, C4<0>, C4<0>;
L_0x72defaa9f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c980610 .functor XNOR 1, L_0x5a2f0c9888d0, L_0x72defaa9f138, C4<0>, C4<0>;
L_0x5a2f0c980890 .functor XNOR 1, v0x5a2f0c908c70_0, L_0x72defaa9f138, C4<0>, C4<0>;
v0x5a2f0c91f210_0 .net "CLK", 0 0, L_0x5a2f0c988860;  alias, 1 drivers
v0x5a2f0c91f2d0_0 .net "CLR", 0 0, L_0x5a2f0c9888d0;  alias, 1 drivers
v0x5a2f0c91f370_0 .var "COUNT_SENT", 3 0;
v0x5a2f0c91f410_0 .net "DATA", 7 0, L_0x5a2f0c972200;  alias, 1 drivers
v0x5a2f0c91f4d0_0 .net "EMPTY_STATE", 0 0, L_0x5a2f0c980dd0;  alias, 1 drivers
v0x5a2f0c91f5c0_0 .net "FULL_STATE", 0 0, L_0x5a2f0c981080;  alias, 1 drivers
v0x5a2f0c91f660_0 .net "HIGH", 0 0, L_0x72defaa9f138;  1 drivers
L_0x72defaa9f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c91f700_0 .net "LOW", 0 0, L_0x72defaa9f0f0;  1 drivers
v0x5a2f0c91f7a0_0 .net "OUT", 0 0, L_0x5a2f0c980b20;  alias, 1 drivers
v0x5a2f0c91f840_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c9804d0;  1 drivers
v0x5a2f0c91f900_0 .var "SHIFT_CLK", 0 0;
v0x5a2f0c91f9a0_0 .net "TE", 0 0, v0x5a2f0c908c70_0;  alias, 1 drivers
v0x5a2f0c91fa70_0 .net "WRITE", 0 0, v0x5a2f0c908ad0_0;  alias, 1 drivers
o0x72defaaf1378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c91fb40_0 name=_ivl_10
v0x5a2f0c91fbe0_0 .net *"_ivl_12", 0 0, L_0x5a2f0c980a30;  1 drivers
L_0x72defaa9f060 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c91fca0_0 .net/2u *"_ivl_16", 3 0, L_0x72defaa9f060;  1 drivers
v0x5a2f0c91fd80_0 .net *"_ivl_18", 0 0, L_0x5a2f0c980cb0;  1 drivers
v0x5a2f0c91fe40_0 .net *"_ivl_2", 0 0, L_0x5a2f0c980610;  1 drivers
L_0x72defaa9f0a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c91ff00_0 .net/2u *"_ivl_22", 3 0, L_0x72defaa9f0a8;  1 drivers
v0x5a2f0c91ffe0_0 .net *"_ivl_24", 0 0, L_0x5a2f0c980f90;  1 drivers
v0x5a2f0c9200a0_0 .var *"_ivl_36", 0 0; Local signal
o0x72defaaf14f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c920180_0 name=_ivl_4
v0x5a2f0c920260_0 .net *"_ivl_6", 0 0, L_0x5a2f0c980890;  1 drivers
v0x5a2f0c920320_0 .net *"_ivl_9", 0 0, L_0x5a2f0c980900;  1 drivers
E_0x5a2f0c90a280 .event edge, v0x5a2f0c908710_0;
E_0x5a2f0c9150a0 .event edge, v0x5a2f0c908ad0_0, v0x5a2f0c9087d0_0, v0x5a2f0c9159c0_0;
L_0x5a2f0c980900 .part L_0x5a2f0c9804d0, 0, 1;
L_0x5a2f0c980a30 .functor MUXZ 1, o0x72defaaf1378, L_0x5a2f0c980900, L_0x5a2f0c980890, C4<>;
L_0x5a2f0c980b20 .functor MUXZ 1, L_0x5a2f0c980a30, o0x72defaaf14f8, L_0x5a2f0c980610, C4<>;
L_0x5a2f0c980cb0 .cmp/eq 4, v0x5a2f0c91f370_0, L_0x72defaa9f060;
L_0x5a2f0c980dd0 .functor MUXZ 1, L_0x72defaa9f0f0, L_0x72defaa9f138, L_0x5a2f0c980cb0, C4<>;
L_0x5a2f0c980f90 .cmp/eq 4, v0x5a2f0c91f370_0, L_0x72defaa9f0a8;
L_0x5a2f0c981080 .functor MUXZ 1, L_0x72defaa9f0f0, L_0x72defaa9f138, L_0x5a2f0c980f90, C4<>;
S_0x5a2f0c915100 .scope module, "sender_shift_register" "SHIFT_REGISTER_8BIT" 8 17, 4 4 0, S_0x5a2f0c914d60;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5a2f0c91ec50_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  1 drivers
v0x5a2f0c91ed10_0 .net "CLR", 0 0, L_0x5a2f0c9888d0;  alias, 1 drivers
v0x5a2f0c91edd0_0 .net "P_DATA_IN", 7 0, L_0x5a2f0c972200;  alias, 1 drivers
v0x5a2f0c91eed0_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c9804d0;  alias, 1 drivers
v0x5a2f0c91ef70_0 .net "SH_LD", 0 0, L_0x5a2f0c9805a0;  1 drivers
v0x5a2f0c91f060_0 .net "S_DATA_IN", 0 0, L_0x72defaa9f0f0;  alias, 1 drivers
L_0x5a2f0c97cb60 .part L_0x5a2f0c972200, 4, 4;
L_0x5a2f0c9802a0 .part L_0x5a2f0c972200, 0, 4;
L_0x5a2f0c980390 .part L_0x5a2f0c9804d0, 4, 1;
L_0x5a2f0c9804d0 .concat8 [ 4 4 0 0], L_0x5a2f0c97d320, L_0x5a2f0c979b10;
S_0x5a2f0c9153e0 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 4 13, 5 3 0, S_0x5a2f0c915100;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c97a130 .functor NOT 1, L_0x5a2f0c9805a0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c97a1d0 .functor NOT 1, L_0x5a2f0c9888d0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c97a270 .functor AND 1, L_0x5a2f0c97a130, L_0x5a2f0c97a310, C4<1>, C4<1>;
L_0x5a2f0c97a3b0 .functor NOR 1, L_0x5a2f0c9805a0, L_0x5a2f0c97a540, C4<0>, C4<0>;
L_0x5a2f0c97a0c0 .functor AND 1, L_0x5a2f0c97a130, L_0x5a2f0c97a5e0, C4<1>, C4<1>;
L_0x5a2f0c97a680 .functor NOR 1, L_0x5a2f0c9805a0, L_0x5a2f0c97a720, C4<0>, C4<0>;
L_0x5a2f0c97a930 .functor AND 1, L_0x5a2f0c97a130, L_0x5a2f0c97aa30, C4<1>, C4<1>;
L_0x5a2f0c97aad0 .functor NOR 1, L_0x5a2f0c9805a0, L_0x5a2f0c97abc0, C4<0>, C4<0>;
L_0x5a2f0c97aec0 .functor AND 1, L_0x5a2f0c97a130, L_0x5a2f0c97af80, C4<1>, C4<1>;
L_0x5a2f0c97b210 .functor NOR 1, L_0x5a2f0c9805a0, L_0x5a2f0c97b2d0, C4<0>, C4<0>;
L_0x5a2f0c97b540 .functor AND 1, L_0x5a2f0c97b600, L_0x5a2f0c97a1d0, C4<1>, C4<1>;
L_0x5a2f0c97b740 .functor OR 1, L_0x5a2f0c97b820, L_0x5a2f0c9888d0, C4<0>, C4<0>;
L_0x5a2f0c97ba30 .functor AND 1, L_0x5a2f0c97baa0, L_0x5a2f0c97a1d0, C4<1>, C4<1>;
L_0x5a2f0c97bb90 .functor OR 1, L_0x5a2f0c97bd10, L_0x5a2f0c9888d0, C4<0>, C4<0>;
L_0x5a2f0c97b7b0 .functor AND 1, L_0x5a2f0c97bee0, L_0x5a2f0c97a1d0, C4<1>, C4<1>;
L_0x5a2f0c97bf80 .functor OR 1, L_0x5a2f0c97c080, L_0x5a2f0c9888d0, C4<0>, C4<0>;
L_0x5a2f0c97c350 .functor AND 1, L_0x5a2f0c97c410, L_0x5a2f0c97a1d0, C4<1>, C4<1>;
L_0x5a2f0c97c790 .functor OR 1, L_0x5a2f0c97c8f0, L_0x5a2f0c9888d0, C4<0>, C4<0>;
L_0x5a2f0c97caf0 .functor BUFZ 4, L_0x5a2f0c97cb60, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c9175c0_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c917680_0 .net "CLR", 0 0, L_0x5a2f0c9888d0;  alias, 1 drivers
v0x5a2f0c917740_0 .net "D_CLR", 3 0, L_0x5a2f0c97c600;  1 drivers
v0x5a2f0c917810_0 .net "D_DATA", 3 0, L_0x5a2f0c97caf0;  1 drivers
v0x5a2f0c9178d0_0 .net "D_PRE", 3 0, L_0x5a2f0c97c210;  1 drivers
v0x5a2f0c9179b0_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c97cb60;  1 drivers
v0x5a2f0c917a90_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c979b10;  1 drivers
v0x5a2f0c917b70_0 .net "SH_LD", 0 0, L_0x5a2f0c9805a0;  alias, 1 drivers
v0x5a2f0c917c30_0 .net "S_CLR", 3 0, L_0x5a2f0c97ac60;  1 drivers
v0x5a2f0c917da0_0 .net "S_DATA_IN", 0 0, L_0x72defaa9f0f0;  alias, 1 drivers
v0x5a2f0c917e40_0 .net "S_PRE", 3 0, L_0x5a2f0c97ad00;  1 drivers
v0x5a2f0c917f00_0 .net *"_ivl_101", 0 0, L_0x5a2f0c97bf80;  1 drivers
v0x5a2f0c917fe0_0 .net *"_ivl_104", 0 0, L_0x5a2f0c97c080;  1 drivers
v0x5a2f0c9180c0_0 .net *"_ivl_106", 0 0, L_0x5a2f0c97c350;  1 drivers
v0x5a2f0c9181a0_0 .net *"_ivl_110", 0 0, L_0x5a2f0c97c410;  1 drivers
v0x5a2f0c918280_0 .net *"_ivl_112", 0 0, L_0x5a2f0c97c790;  1 drivers
v0x5a2f0c918360_0 .net *"_ivl_116", 0 0, L_0x5a2f0c97c8f0;  1 drivers
v0x5a2f0c918550_0 .net *"_ivl_34", 0 0, L_0x5a2f0c97a270;  1 drivers
v0x5a2f0c918630_0 .net *"_ivl_37", 0 0, L_0x5a2f0c97a310;  1 drivers
v0x5a2f0c918710_0 .net *"_ivl_39", 0 0, L_0x5a2f0c97a3b0;  1 drivers
v0x5a2f0c9187f0_0 .net *"_ivl_42", 0 0, L_0x5a2f0c97a540;  1 drivers
v0x5a2f0c9188d0_0 .net *"_ivl_44", 0 0, L_0x5a2f0c97a0c0;  1 drivers
v0x5a2f0c9189b0_0 .net *"_ivl_47", 0 0, L_0x5a2f0c97a5e0;  1 drivers
v0x5a2f0c918a90_0 .net *"_ivl_49", 0 0, L_0x5a2f0c97a680;  1 drivers
v0x5a2f0c918b70_0 .net *"_ivl_52", 0 0, L_0x5a2f0c97a720;  1 drivers
v0x5a2f0c918c50_0 .net *"_ivl_54", 0 0, L_0x5a2f0c97a930;  1 drivers
v0x5a2f0c918d30_0 .net *"_ivl_57", 0 0, L_0x5a2f0c97aa30;  1 drivers
v0x5a2f0c918e10_0 .net *"_ivl_59", 0 0, L_0x5a2f0c97aad0;  1 drivers
v0x5a2f0c918ef0_0 .net *"_ivl_62", 0 0, L_0x5a2f0c97abc0;  1 drivers
v0x5a2f0c918fd0_0 .net *"_ivl_64", 0 0, L_0x5a2f0c97aec0;  1 drivers
v0x5a2f0c9190b0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c97af80;  1 drivers
v0x5a2f0c919190_0 .net *"_ivl_70", 0 0, L_0x5a2f0c97b210;  1 drivers
v0x5a2f0c919270_0 .net *"_ivl_74", 0 0, L_0x5a2f0c97b2d0;  1 drivers
v0x5a2f0c919560_0 .net *"_ivl_76", 0 0, L_0x5a2f0c97b540;  1 drivers
v0x5a2f0c919640_0 .net *"_ivl_79", 0 0, L_0x5a2f0c97b600;  1 drivers
v0x5a2f0c919720_0 .net *"_ivl_81", 0 0, L_0x5a2f0c97b740;  1 drivers
v0x5a2f0c919800_0 .net *"_ivl_84", 0 0, L_0x5a2f0c97b820;  1 drivers
v0x5a2f0c9198e0_0 .net *"_ivl_86", 0 0, L_0x5a2f0c97ba30;  1 drivers
v0x5a2f0c9199c0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c97baa0;  1 drivers
v0x5a2f0c919aa0_0 .net *"_ivl_91", 0 0, L_0x5a2f0c97bb90;  1 drivers
v0x5a2f0c919b80_0 .net *"_ivl_94", 0 0, L_0x5a2f0c97bd10;  1 drivers
v0x5a2f0c919c60_0 .net *"_ivl_96", 0 0, L_0x5a2f0c97b7b0;  1 drivers
v0x5a2f0c919d40_0 .net *"_ivl_99", 0 0, L_0x5a2f0c97bee0;  1 drivers
v0x5a2f0c919e20_0 .net "notCLR", 0 0, L_0x5a2f0c97a1d0;  1 drivers
v0x5a2f0c919ee0_0 .net "notSH_LD", 0 0, L_0x5a2f0c97a130;  1 drivers
L_0x5a2f0c9794a0 .part L_0x5a2f0c97c600, 0, 1;
L_0x5a2f0c979540 .part L_0x5a2f0c97c210, 0, 1;
L_0x5a2f0c9795e0 .part L_0x5a2f0c979b10, 3, 1;
L_0x5a2f0c979680 .part L_0x5a2f0c97c600, 1, 1;
L_0x5a2f0c9797a0 .part L_0x5a2f0c97c210, 1, 1;
L_0x5a2f0c979890 .part L_0x5a2f0c979b10, 2, 1;
L_0x5a2f0c979980 .part L_0x5a2f0c97c600, 2, 1;
L_0x5a2f0c979a20 .part L_0x5a2f0c97c210, 2, 1;
L_0x5a2f0c979b10 .concat8 [ 1 1 1 1], v0x5a2f0c917410_0, v0x5a2f0c916c70_0, v0x5a2f0c9164a0_0, v0x5a2f0c915cf0_0;
L_0x5a2f0c979ca0 .part L_0x5a2f0c979b10, 1, 1;
L_0x5a2f0c979e00 .part L_0x5a2f0c97c600, 3, 1;
L_0x5a2f0c979f60 .part L_0x5a2f0c97c210, 3, 1;
L_0x5a2f0c97a310 .part L_0x5a2f0c97caf0, 3, 1;
L_0x5a2f0c97a540 .part L_0x5a2f0c97caf0, 3, 1;
L_0x5a2f0c97a5e0 .part L_0x5a2f0c97caf0, 2, 1;
L_0x5a2f0c97a720 .part L_0x5a2f0c97caf0, 2, 1;
L_0x5a2f0c97aa30 .part L_0x5a2f0c97caf0, 1, 1;
L_0x5a2f0c97abc0 .part L_0x5a2f0c97caf0, 1, 1;
L_0x5a2f0c97ad00 .concat8 [ 1 1 1 1], L_0x5a2f0c97a270, L_0x5a2f0c97a0c0, L_0x5a2f0c97a930, L_0x5a2f0c97aec0;
L_0x5a2f0c97af80 .part L_0x5a2f0c97caf0, 0, 1;
L_0x5a2f0c97ac60 .concat8 [ 1 1 1 1], L_0x5a2f0c97a3b0, L_0x5a2f0c97a680, L_0x5a2f0c97aad0, L_0x5a2f0c97b210;
L_0x5a2f0c97b2d0 .part L_0x5a2f0c97caf0, 0, 1;
L_0x5a2f0c97b600 .part L_0x5a2f0c97ad00, 0, 1;
L_0x5a2f0c97b820 .part L_0x5a2f0c97ac60, 0, 1;
L_0x5a2f0c97baa0 .part L_0x5a2f0c97ad00, 1, 1;
L_0x5a2f0c97bd10 .part L_0x5a2f0c97ac60, 1, 1;
L_0x5a2f0c97bee0 .part L_0x5a2f0c97ad00, 2, 1;
L_0x5a2f0c97c080 .part L_0x5a2f0c97ac60, 2, 1;
L_0x5a2f0c97c210 .concat8 [ 1 1 1 1], L_0x5a2f0c97b540, L_0x5a2f0c97ba30, L_0x5a2f0c97b7b0, L_0x5a2f0c97c350;
L_0x5a2f0c97c410 .part L_0x5a2f0c97ad00, 3, 1;
L_0x5a2f0c97c600 .concat8 [ 1 1 1 1], L_0x5a2f0c97b740, L_0x5a2f0c97bb90, L_0x5a2f0c97bf80, L_0x5a2f0c97c790;
L_0x5a2f0c97c8f0 .part L_0x5a2f0c97ac60, 3, 1;
S_0x5a2f0c9156c0 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c9153e0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c9159c0_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c915aa0_0 .net "CLR", 0 0, L_0x5a2f0c9794a0;  1 drivers
v0x5a2f0c915b60_0 .net "DATA", 0 0, L_0x72defaa9f0f0;  alias, 1 drivers
v0x5a2f0c915c30_0 .net "PRE", 0 0, L_0x5a2f0c979540;  1 drivers
v0x5a2f0c915cf0_0 .var "Q", 0 0;
E_0x5a2f0c915940 .event posedge, v0x5a2f0c915c30_0, v0x5a2f0c915aa0_0, v0x5a2f0c9159c0_0;
S_0x5a2f0c915ea0 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c9153e0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c916180_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c916270_0 .net "CLR", 0 0, L_0x5a2f0c979680;  1 drivers
v0x5a2f0c916310_0 .net "DATA", 0 0, L_0x5a2f0c9795e0;  1 drivers
v0x5a2f0c9163e0_0 .net "PRE", 0 0, L_0x5a2f0c9797a0;  1 drivers
v0x5a2f0c9164a0_0 .var "Q", 0 0;
E_0x5a2f0c916120 .event posedge, v0x5a2f0c9163e0_0, v0x5a2f0c916270_0, v0x5a2f0c9159c0_0;
S_0x5a2f0c916650 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c9153e0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c916940_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c916a50_0 .net "CLR", 0 0, L_0x5a2f0c979980;  1 drivers
v0x5a2f0c916b10_0 .net "DATA", 0 0, L_0x5a2f0c979890;  1 drivers
v0x5a2f0c916bb0_0 .net "PRE", 0 0, L_0x5a2f0c979a20;  1 drivers
v0x5a2f0c916c70_0 .var "Q", 0 0;
E_0x5a2f0c9168e0 .event posedge, v0x5a2f0c916bb0_0, v0x5a2f0c916a50_0, v0x5a2f0c9159c0_0;
S_0x5a2f0c916e20 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c9153e0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c917100_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c9171c0_0 .net "CLR", 0 0, L_0x5a2f0c979e00;  1 drivers
v0x5a2f0c917280_0 .net "DATA", 0 0, L_0x5a2f0c979ca0;  1 drivers
v0x5a2f0c917350_0 .net "PRE", 0 0, L_0x5a2f0c979f60;  1 drivers
v0x5a2f0c917410_0 .var "Q", 0 0;
E_0x5a2f0c917080 .event posedge, v0x5a2f0c917350_0, v0x5a2f0c9171c0_0, v0x5a2f0c9159c0_0;
S_0x5a2f0c91a0a0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 4 21, 5 3 0, S_0x5a2f0c915100;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c97d8b0 .functor NOT 1, L_0x5a2f0c9805a0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c97da60 .functor NOT 1, L_0x5a2f0c9888d0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c97db00 .functor AND 1, L_0x5a2f0c97d8b0, L_0x5a2f0c97dba0, C4<1>, C4<1>;
L_0x5a2f0c97dc40 .functor NOR 1, L_0x5a2f0c9805a0, L_0x5a2f0c97dd40, C4<0>, C4<0>;
L_0x5a2f0c97d840 .functor AND 1, L_0x5a2f0c97d8b0, L_0x5a2f0c97dde0, C4<1>, C4<1>;
L_0x5a2f0c97ded0 .functor NOR 1, L_0x5a2f0c9805a0, L_0x5a2f0c97df70, C4<0>, C4<0>;
L_0x5a2f0c97e0f0 .functor AND 1, L_0x5a2f0c97d8b0, L_0x5a2f0c97e1f0, C4<1>, C4<1>;
L_0x5a2f0c97e290 .functor NOR 1, L_0x5a2f0c9805a0, L_0x5a2f0c97e380, C4<0>, C4<0>;
L_0x5a2f0c97e680 .functor AND 1, L_0x5a2f0c97d8b0, L_0x5a2f0c97e740, C4<1>, C4<1>;
L_0x5a2f0c97e9d0 .functor NOR 1, L_0x5a2f0c9805a0, L_0x5a2f0c97ea90, C4<0>, C4<0>;
L_0x5a2f0c97ed00 .functor AND 1, L_0x5a2f0c97edc0, L_0x5a2f0c97da60, C4<1>, C4<1>;
L_0x5a2f0c97ef00 .functor OR 1, L_0x5a2f0c97efe0, L_0x5a2f0c9888d0, C4<0>, C4<0>;
L_0x5a2f0c97f1f0 .functor AND 1, L_0x5a2f0c97f260, L_0x5a2f0c97da60, C4<1>, C4<1>;
L_0x5a2f0c97f350 .functor OR 1, L_0x5a2f0c97f3c0, L_0x5a2f0c9888d0, C4<0>, C4<0>;
L_0x5a2f0c97ef70 .functor AND 1, L_0x5a2f0c97f590, L_0x5a2f0c97da60, C4<1>, C4<1>;
L_0x5a2f0c97f630 .functor OR 1, L_0x5a2f0c97f730, L_0x5a2f0c9888d0, C4<0>, C4<0>;
L_0x5a2f0c97fa90 .functor AND 1, L_0x5a2f0c97fb50, L_0x5a2f0c97da60, C4<1>, C4<1>;
L_0x5a2f0c97fed0 .functor OR 1, L_0x5a2f0c980030, L_0x5a2f0c9888d0, C4<0>, C4<0>;
L_0x5a2f0c980230 .functor BUFZ 4, L_0x5a2f0c9802a0, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c91c1b0_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c91c270_0 .net "CLR", 0 0, L_0x5a2f0c9888d0;  alias, 1 drivers
v0x5a2f0c91c380_0 .net "D_CLR", 3 0, L_0x5a2f0c97fd40;  1 drivers
v0x5a2f0c91c420_0 .net "D_DATA", 3 0, L_0x5a2f0c980230;  1 drivers
v0x5a2f0c91c500_0 .net "D_PRE", 3 0, L_0x5a2f0c97f950;  1 drivers
v0x5a2f0c91c630_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c9802a0;  1 drivers
v0x5a2f0c91c710_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c97d320;  1 drivers
v0x5a2f0c91c7f0_0 .net "SH_LD", 0 0, L_0x5a2f0c9805a0;  alias, 1 drivers
v0x5a2f0c91c890_0 .net "S_CLR", 3 0, L_0x5a2f0c97e420;  1 drivers
v0x5a2f0c91c950_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c980390;  1 drivers
v0x5a2f0c91c9f0_0 .net "S_PRE", 3 0, L_0x5a2f0c97e4c0;  1 drivers
v0x5a2f0c91cab0_0 .net *"_ivl_101", 0 0, L_0x5a2f0c97f630;  1 drivers
v0x5a2f0c91cb90_0 .net *"_ivl_104", 0 0, L_0x5a2f0c97f730;  1 drivers
v0x5a2f0c91cc70_0 .net *"_ivl_106", 0 0, L_0x5a2f0c97fa90;  1 drivers
v0x5a2f0c91cd50_0 .net *"_ivl_110", 0 0, L_0x5a2f0c97fb50;  1 drivers
v0x5a2f0c91ce30_0 .net *"_ivl_112", 0 0, L_0x5a2f0c97fed0;  1 drivers
v0x5a2f0c91cf10_0 .net *"_ivl_116", 0 0, L_0x5a2f0c980030;  1 drivers
v0x5a2f0c91d100_0 .net *"_ivl_34", 0 0, L_0x5a2f0c97db00;  1 drivers
v0x5a2f0c91d1e0_0 .net *"_ivl_37", 0 0, L_0x5a2f0c97dba0;  1 drivers
v0x5a2f0c91d2c0_0 .net *"_ivl_39", 0 0, L_0x5a2f0c97dc40;  1 drivers
v0x5a2f0c91d3a0_0 .net *"_ivl_42", 0 0, L_0x5a2f0c97dd40;  1 drivers
v0x5a2f0c91d480_0 .net *"_ivl_44", 0 0, L_0x5a2f0c97d840;  1 drivers
v0x5a2f0c91d560_0 .net *"_ivl_47", 0 0, L_0x5a2f0c97dde0;  1 drivers
v0x5a2f0c91d640_0 .net *"_ivl_49", 0 0, L_0x5a2f0c97ded0;  1 drivers
v0x5a2f0c91d720_0 .net *"_ivl_52", 0 0, L_0x5a2f0c97df70;  1 drivers
v0x5a2f0c91d800_0 .net *"_ivl_54", 0 0, L_0x5a2f0c97e0f0;  1 drivers
v0x5a2f0c91d8e0_0 .net *"_ivl_57", 0 0, L_0x5a2f0c97e1f0;  1 drivers
v0x5a2f0c91d9c0_0 .net *"_ivl_59", 0 0, L_0x5a2f0c97e290;  1 drivers
v0x5a2f0c91daa0_0 .net *"_ivl_62", 0 0, L_0x5a2f0c97e380;  1 drivers
v0x5a2f0c91db80_0 .net *"_ivl_64", 0 0, L_0x5a2f0c97e680;  1 drivers
v0x5a2f0c91dc60_0 .net *"_ivl_68", 0 0, L_0x5a2f0c97e740;  1 drivers
v0x5a2f0c91dd40_0 .net *"_ivl_70", 0 0, L_0x5a2f0c97e9d0;  1 drivers
v0x5a2f0c91de20_0 .net *"_ivl_74", 0 0, L_0x5a2f0c97ea90;  1 drivers
v0x5a2f0c91e110_0 .net *"_ivl_76", 0 0, L_0x5a2f0c97ed00;  1 drivers
v0x5a2f0c91e1f0_0 .net *"_ivl_79", 0 0, L_0x5a2f0c97edc0;  1 drivers
v0x5a2f0c91e2d0_0 .net *"_ivl_81", 0 0, L_0x5a2f0c97ef00;  1 drivers
v0x5a2f0c91e3b0_0 .net *"_ivl_84", 0 0, L_0x5a2f0c97efe0;  1 drivers
v0x5a2f0c91e490_0 .net *"_ivl_86", 0 0, L_0x5a2f0c97f1f0;  1 drivers
v0x5a2f0c91e570_0 .net *"_ivl_89", 0 0, L_0x5a2f0c97f260;  1 drivers
v0x5a2f0c91e650_0 .net *"_ivl_91", 0 0, L_0x5a2f0c97f350;  1 drivers
v0x5a2f0c91e730_0 .net *"_ivl_94", 0 0, L_0x5a2f0c97f3c0;  1 drivers
v0x5a2f0c91e810_0 .net *"_ivl_96", 0 0, L_0x5a2f0c97ef70;  1 drivers
v0x5a2f0c91e8f0_0 .net *"_ivl_99", 0 0, L_0x5a2f0c97f590;  1 drivers
v0x5a2f0c91e9d0_0 .net "notCLR", 0 0, L_0x5a2f0c97da60;  1 drivers
v0x5a2f0c91ea90_0 .net "notSH_LD", 0 0, L_0x5a2f0c97d8b0;  1 drivers
L_0x5a2f0c97cc50 .part L_0x5a2f0c97fd40, 0, 1;
L_0x5a2f0c97ccf0 .part L_0x5a2f0c97f950, 0, 1;
L_0x5a2f0c97cd90 .part L_0x5a2f0c97d320, 3, 1;
L_0x5a2f0c97ce60 .part L_0x5a2f0c97fd40, 1, 1;
L_0x5a2f0c97cfb0 .part L_0x5a2f0c97f950, 1, 1;
L_0x5a2f0c97d0a0 .part L_0x5a2f0c97d320, 2, 1;
L_0x5a2f0c97d190 .part L_0x5a2f0c97fd40, 2, 1;
L_0x5a2f0c97d230 .part L_0x5a2f0c97f950, 2, 1;
L_0x5a2f0c97d320 .concat8 [ 1 1 1 1], v0x5a2f0c91c000_0, v0x5a2f0c91b860_0, v0x5a2f0c91b0b0_0, v0x5a2f0c91a910_0;
L_0x5a2f0c97d4b0 .part L_0x5a2f0c97d320, 1, 1;
L_0x5a2f0c97d580 .part L_0x5a2f0c97fd40, 3, 1;
L_0x5a2f0c97d6e0 .part L_0x5a2f0c97f950, 3, 1;
L_0x5a2f0c97dba0 .part L_0x5a2f0c980230, 3, 1;
L_0x5a2f0c97dd40 .part L_0x5a2f0c980230, 3, 1;
L_0x5a2f0c97dde0 .part L_0x5a2f0c980230, 2, 1;
L_0x5a2f0c97df70 .part L_0x5a2f0c980230, 2, 1;
L_0x5a2f0c97e1f0 .part L_0x5a2f0c980230, 1, 1;
L_0x5a2f0c97e380 .part L_0x5a2f0c980230, 1, 1;
L_0x5a2f0c97e4c0 .concat8 [ 1 1 1 1], L_0x5a2f0c97db00, L_0x5a2f0c97d840, L_0x5a2f0c97e0f0, L_0x5a2f0c97e680;
L_0x5a2f0c97e740 .part L_0x5a2f0c980230, 0, 1;
L_0x5a2f0c97e420 .concat8 [ 1 1 1 1], L_0x5a2f0c97dc40, L_0x5a2f0c97ded0, L_0x5a2f0c97e290, L_0x5a2f0c97e9d0;
L_0x5a2f0c97ea90 .part L_0x5a2f0c980230, 0, 1;
L_0x5a2f0c97edc0 .part L_0x5a2f0c97e4c0, 0, 1;
L_0x5a2f0c97efe0 .part L_0x5a2f0c97e420, 0, 1;
L_0x5a2f0c97f260 .part L_0x5a2f0c97e4c0, 1, 1;
L_0x5a2f0c97f3c0 .part L_0x5a2f0c97e420, 1, 1;
L_0x5a2f0c97f590 .part L_0x5a2f0c97e4c0, 2, 1;
L_0x5a2f0c97f730 .part L_0x5a2f0c97e420, 2, 1;
L_0x5a2f0c97f950 .concat8 [ 1 1 1 1], L_0x5a2f0c97ed00, L_0x5a2f0c97f1f0, L_0x5a2f0c97ef70, L_0x5a2f0c97fa90;
L_0x5a2f0c97fb50 .part L_0x5a2f0c97e4c0, 3, 1;
L_0x5a2f0c97fd40 .concat8 [ 1 1 1 1], L_0x5a2f0c97ef00, L_0x5a2f0c97f350, L_0x5a2f0c97f630, L_0x5a2f0c97fed0;
L_0x5a2f0c980030 .part L_0x5a2f0c97e420, 3, 1;
S_0x5a2f0c91a2f0 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c91a0a0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c91a600_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c91a6c0_0 .net "CLR", 0 0, L_0x5a2f0c97cc50;  1 drivers
v0x5a2f0c91a780_0 .net "DATA", 0 0, L_0x5a2f0c980390;  alias, 1 drivers
v0x5a2f0c91a850_0 .net "PRE", 0 0, L_0x5a2f0c97ccf0;  1 drivers
v0x5a2f0c91a910_0 .var "Q", 0 0;
E_0x5a2f0c91a580 .event posedge, v0x5a2f0c91a850_0, v0x5a2f0c91a6c0_0, v0x5a2f0c9159c0_0;
S_0x5a2f0c91aac0 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c91a0a0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c91ada0_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c91ae60_0 .net "CLR", 0 0, L_0x5a2f0c97ce60;  1 drivers
v0x5a2f0c91af20_0 .net "DATA", 0 0, L_0x5a2f0c97cd90;  1 drivers
v0x5a2f0c91aff0_0 .net "PRE", 0 0, L_0x5a2f0c97cfb0;  1 drivers
v0x5a2f0c91b0b0_0 .var "Q", 0 0;
E_0x5a2f0c91ad40 .event posedge, v0x5a2f0c91aff0_0, v0x5a2f0c91ae60_0, v0x5a2f0c9159c0_0;
S_0x5a2f0c91b260 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c91a0a0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c91b550_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c91b610_0 .net "CLR", 0 0, L_0x5a2f0c97d190;  1 drivers
v0x5a2f0c91b6d0_0 .net "DATA", 0 0, L_0x5a2f0c97d0a0;  1 drivers
v0x5a2f0c91b7a0_0 .net "PRE", 0 0, L_0x5a2f0c97d230;  1 drivers
v0x5a2f0c91b860_0 .var "Q", 0 0;
E_0x5a2f0c91b4f0 .event posedge, v0x5a2f0c91b7a0_0, v0x5a2f0c91b610_0, v0x5a2f0c9159c0_0;
S_0x5a2f0c91ba10 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c91a0a0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c91bcf0_0 .net "CLK", 0 0, v0x5a2f0c91f900_0;  alias, 1 drivers
v0x5a2f0c91bdb0_0 .net "CLR", 0 0, L_0x5a2f0c97d580;  1 drivers
v0x5a2f0c91be70_0 .net "DATA", 0 0, L_0x5a2f0c97d4b0;  1 drivers
v0x5a2f0c91bf40_0 .net "PRE", 0 0, L_0x5a2f0c97d6e0;  1 drivers
v0x5a2f0c91c000_0 .var "Q", 0 0;
E_0x5a2f0c91bc70 .event posedge, v0x5a2f0c91bf40_0, v0x5a2f0c91bdb0_0, v0x5a2f0c9159c0_0;
S_0x5a2f0c920500 .scope module, "status" "STATUS_COMBINATION" 3 54, 9 2 0, S_0x5a2f0c83f380;
 .timescale -11 -11;
    .port_info 0 /INPUT 1 "SENDER_BUFFER_SH_LD";
    .port_info 1 /INPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 2 /INPUT 1 "SENDER_FULL_STATE";
    .port_info 3 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 4 /INPUT 1 "RECEIVER_BUFFER_SH_LD";
    .port_info 5 /INPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 6 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 7 /INPUT 1 "RECEIVER_EMPTY_STATE";
    .port_info 8 /INPUT 1 "SENDER_WRITE";
    .port_info 9 /INPUT 1 "RECEIVER_READ";
    .port_info 10 /INPUT 1 "S_CLK";
    .port_info 11 /INPUT 1 "CLR";
    .port_info 12 /INPUT 1 "CONNECTION_FAILED_STATE";
    .port_info 13 /OUTPUT 8 "STATUS";
L_0x5a2f0c988780 .functor BUFZ 8, v0x5a2f0c920ef0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a2f0c920c30_0 .net "CLR", 0 0, v0x5a2f0c95a260_0;  alias, 1 drivers
v0x5a2f0c920cd0_0 .net "CONNECTION_FAILED_STATE", 0 0, L_0x5a2f0c98b470;  alias, 1 drivers
L_0x72defaa9f2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c920d90_0 .net "HIGH", 0 0, L_0x72defaa9f2e8;  1 drivers
o0x72defaaf1768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2f0c920e30_0 .net "HIGH_IMDEDANCE", 0 0, o0x72defaaf1768;  0 drivers
v0x5a2f0c920ef0_0 .var "LOCAL_STATUS", 7 0;
L_0x72defaa9f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c921020_0 .net "LOW", 0 0, L_0x72defaa9f330;  1 drivers
v0x5a2f0c9210e0_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, v0x5a2f0c908090_0;  alias, 1 drivers
v0x5a2f0c921180_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, v0x5a2f0c908150_0;  alias, 1 drivers
v0x5a2f0c921220_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x5a2f0c987f90;  alias, 1 drivers
v0x5a2f0c921350_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5a2f0c988200;  alias, 1 drivers
o0x72defaaf17f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2f0c9213f0_0 .net "RECEIVER_READ", 0 0, o0x72defaaf17f8;  0 drivers
v0x5a2f0c921490_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, v0x5a2f0c9085b0_0;  alias, 1 drivers
v0x5a2f0c921530_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5a2f0c988c30;  alias, 1 drivers
v0x5a2f0c921660_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5a2f0c980dd0;  alias, 1 drivers
v0x5a2f0c921700_0 .net "SENDER_FULL_STATE", 0 0, L_0x5a2f0c981080;  alias, 1 drivers
v0x5a2f0c9217f0_0 .net "SENDER_WRITE", 0 0, v0x5a2f0c908ad0_0;  alias, 1 drivers
v0x5a2f0c9218e0_0 .net "STATUS", 7 0, L_0x5a2f0c988780;  alias, 1 drivers
v0x5a2f0c921ab0_0 .net8 "S_CLK", 0 0, RS_0x72defaaf1858;  alias, 2 drivers
E_0x5a2f0c915300 .event edge, v0x5a2f0c920cd0_0;
E_0x5a2f0c9208b0 .event edge, v0x5a2f0c908090_0;
E_0x5a2f0c920910 .event edge, v0x5a2f0c9085b0_0;
E_0x5a2f0c920970 .event edge, v0x5a2f0c908950_0;
E_0x5a2f0c920a00 .event edge, v0x5a2f0c7f26c0_0, v0x5a2f0c908ad0_0;
E_0x5a2f0c920a60 .event edge, v0x5a2f0c7f04a0_0;
E_0x5a2f0c920b00 .event edge, v0x5a2f0c908370_0;
E_0x5a2f0c920b60 .event edge, v0x5a2f0c908a10_0;
E_0x5a2f0c920aa0 .event edge, v0x5a2f0c7f26c0_0;
S_0x5a2f0c926210 .scope module, "MASTER_clk_gen" "CLK_GEN" 2 15, 10 2 0, S_0x5a2f0c8fbc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "FACTOR";
    .port_info 1 /OUTPUT 1 "CLK";
v0x5a2f0c926450_0 .var "CLK", 0 0;
L_0x72defaa9f018 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c926510_0 .net "FACTOR", 31 0, L_0x72defaa9f018;  1 drivers
v0x5a2f0c9265d0_0 .var "temp", 32 0;
S_0x5a2f0c9266f0 .scope module, "SLAVE" "SPI" 2 54, 3 5 0, S_0x5a2f0c8fbc50;
 .timescale -11 -11;
    .port_info 0 /INPUT 1 "MS_MODE";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "READ";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 8 "CONTROL";
    .port_info 6 /OUTPUT 8 "STATUS";
    .port_info 7 /INPUT 8 "INCOMING_DATA";
    .port_info 8 /OUTPUT 8 "OUTCOMING_DATA";
    .port_info 9 /INPUT 1 "IN";
    .port_info 10 /OUTPUT 1 "OUT";
    .port_info 11 /INOUT 1 "CS";
    .port_info 12 /INOUT 1 "S_CLK";
L_0x72defaa9fcc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a80b0 .functor XNOR 1, L_0x72defaa9fd08, L_0x72defaa9fcc0, C4<0>, C4<0>;
L_0x5a2f0c9a8180 .functor XNOR 1, RS_0x72defaaf1b58, L_0x72defaa9fcc0, C4<0>, C4<0>;
L_0x5a2f0c9a84e0 .functor XNOR 1, L_0x72defaa9fd08, L_0x72defaa9fcc0, C4<0>, C4<0>;
L_0x5a2f0c9a8710 .functor XNOR 1, L_0x72defaa9fd08, L_0x72defaa9fcc0, C4<0>, C4<0>;
L_0x72defaa9fb10 .functor BUFT 1, C4<01000100>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a8840 .functor AND 8, v0x5a2f0c95a9e0_0, L_0x72defaa9fb10, C4<11111111>, C4<11111111>;
L_0x5a2f0c9a89e0 .functor AND 1, L_0x5a2f0c9a8710, L_0x5a2f0c9a88e0, C4<1>, C4<1>;
L_0x5a2f0c9a8c70 .functor XNOR 1, v0x5a2f0c95ac50_0, L_0x72defaa9fcc0, C4<0>, C4<0>;
L_0x5a2f0c9a8e60 .functor BUFZ 8, v0x5a2f0c95abb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0x72defaafc448 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a2f0c9a8fb0 .functor XNOR 1, L_0x5a2f0c989d10, o0x72defaafc448, C4<0>, C4<0>;
L_0x72defaa9fba0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a9020 .functor XNOR 1, L_0x5a2f0c989d10, L_0x72defaa9fba0, C4<0>, C4<0>;
L_0x5a2f0c9a90f0 .functor OR 1, L_0x5a2f0c9a8fb0, L_0x5a2f0c9a9020, C4<0>, C4<0>;
L_0x5a2f0c9a91b0 .functor XNOR 1, L_0x72defaa9fd08, L_0x72defaa9fcc0, C4<0>, C4<0>;
o0x72defaafc598 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a2f0c9a9290 .functor XNOR 1, RS_0x72defaaf1b58, o0x72defaafc598, C4<0>, C4<0>;
L_0x72defaa9fbe8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a9300 .functor XNOR 1, RS_0x72defaaf1b58, L_0x72defaa9fbe8, C4<0>, C4<0>;
L_0x5a2f0c9a9220 .functor OR 1, L_0x5a2f0c9a9290, L_0x5a2f0c9a9300, C4<0>, C4<0>;
o0x72defaafc6b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a2f0c9a9490 .functor XNOR 1, RS_0x72defaaf1858, o0x72defaafc6b8, C4<0>, C4<0>;
L_0x5a2f0c9a9590 .functor OR 1, L_0x5a2f0c9a9220, L_0x5a2f0c9a9490, C4<0>, C4<0>;
L_0x72defaa9fc30 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a96d0 .functor XNOR 1, RS_0x72defaaf1858, L_0x72defaa9fc30, C4<0>, C4<0>;
L_0x5a2f0c9a9830 .functor OR 1, L_0x5a2f0c9a9590, L_0x5a2f0c9a96d0, C4<0>, C4<0>;
L_0x5a2f0c9a9940 .functor NOT 1, L_0x5a2f0c9a9830, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a9dd0 .functor XNOR 1, L_0x5a2f0c9a9d30, L_0x72defaa9fcc0, C4<0>, C4<0>;
L_0x5a2f0c9a9e90 .functor XNOR 1, L_0x72defaa9fd08, L_0x72defaa9fcc0, C4<0>, C4<0>;
v0x5a2f0c955460_0 .net "CLK", 0 0, v0x5a2f0c959af0_0;  alias, 1 drivers
v0x5a2f0c955540_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  1 drivers
v0x5a2f0c955710_0 .net "CONNECTION_FAILED_STATE", 0 0, L_0x5a2f0c9a9b50;  1 drivers
v0x5a2f0c9557b0_0 .net "CONTROL", 7 0, v0x5a2f0c95a9e0_0;  1 drivers
v0x5a2f0c955850_0 .net8 "CS", 0 0, RS_0x72defaaf1b58;  alias, 2 drivers
v0x5a2f0c955940_0 .net "CS_CONTROL", 0 0, L_0x5a2f0c9a7ab0;  1 drivers
v0x5a2f0c9559e0_0 .net "HIGH", 0 0, L_0x72defaa9fcc0;  1 drivers
v0x5a2f0c955a80_0 .net "IN", 0 0, L_0x5a2f0c989d10;  alias, 1 drivers
v0x5a2f0c955b20_0 .net "INCOMING_DATA", 7 0, v0x5a2f0c95abb0_0;  1 drivers
v0x5a2f0c955bc0_0 .net "LOCAL_CLK", 0 0, L_0x5a2f0c9a85e0;  1 drivers
v0x5a2f0c955c60_0 .net "LOCAL_OUT", 0 0, L_0x5a2f0c99f490;  1 drivers
L_0x72defaa9fc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c955d30_0 .net "LOW", 0 0, L_0x72defaa9fc78;  1 drivers
v0x5a2f0c955dd0_0 .net "MS_MODE", 0 0, L_0x72defaa9fd08;  alias, 1 drivers
v0x5a2f0c955ea0_0 .net "OUT", 0 0, L_0x5a2f0c9a8310;  alias, 1 drivers
v0x5a2f0c955f40_0 .net "OUTCOMING_DATA", 7 0, L_0x5a2f0c9a8ce0;  alias, 1 drivers
v0x5a2f0c955fe0_0 .net "RE", 0 0, v0x5a2f0c93b270_0;  1 drivers
v0x5a2f0c956080_0 .net "READ", 0 0, v0x5a2f0c95ac50_0;  1 drivers
v0x5a2f0c956230_0 .net "RECEIVER_BUFFER_DATA_I", 7 0, L_0x5a2f0c9a6c00;  1 drivers
v0x5a2f0c956320_0 .net "RECEIVER_BUFFER_DATA_O", 7 0, L_0x5a2f0c9986d0;  1 drivers
v0x5a2f0c9563c0_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, v0x5a2f0c93b3f0_0;  1 drivers
v0x5a2f0c9564b0_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, v0x5a2f0c93b4b0_0;  1 drivers
v0x5a2f0c956550_0 .net "RECEIVER_CLK", 0 0, L_0x5a2f0c9a6f40;  1 drivers
v0x5a2f0c956640_0 .net "RECEIVER_CLR", 0 0, L_0x5a2f0c9a6fb0;  1 drivers
v0x5a2f0c9566e0_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x5a2f0c9a63c0;  1 drivers
v0x5a2f0c956780_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5a2f0c9a65f0;  1 drivers
v0x5a2f0c956820_0 .net "RECEIVER_READ", 0 0, v0x5a2f0c93b850_0;  1 drivers
v0x5a2f0c956910_0 .net "SENDER_BUFFER_DATA_I", 7 0, L_0x5a2f0c9a8e60;  1 drivers
v0x5a2f0c9569b0_0 .net "SENDER_BUFFER_DATA_O", 7 0, L_0x5a2f0c992170;  1 drivers
v0x5a2f0c956a50_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, v0x5a2f0c93b910_0;  1 drivers
v0x5a2f0c956b40_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5a2f0c9a7230;  1 drivers
v0x5a2f0c956be0_0 .net "SENDER_CLK", 0 0, L_0x5a2f0c9a6e60;  1 drivers
v0x5a2f0c956cd0_0 .net "SENDER_CLR", 0 0, L_0x5a2f0c9a6ed0;  1 drivers
v0x5a2f0c956d70_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5a2f0c99f710;  1 drivers
v0x5a2f0c957020_0 .net "SENDER_FULL_STATE", 0 0, L_0x5a2f0c99f9c0;  1 drivers
v0x5a2f0c9570c0_0 .net "SENDER_WRITE", 0 0, v0x5a2f0c93be30_0;  1 drivers
v0x5a2f0c957160_0 .net "STATUS", 7 0, L_0x5a2f0c9a6d80;  alias, 1 drivers
v0x5a2f0c957200_0 .net8 "S_CLK", 0 0, RS_0x72defaaf1858;  alias, 2 drivers
v0x5a2f0c9572a0_0 .net "TE", 0 0, v0x5a2f0c93bfd0_0;  1 drivers
v0x5a2f0c957390_0 .net "WRITE", 0 0, v0x5a2f0c95ae30_0;  1 drivers
v0x5a2f0c957430_0 .net *"_ivl_0", 0 0, L_0x5a2f0c9a80b0;  1 drivers
v0x5a2f0c9574d0_0 .net *"_ivl_10", 0 0, L_0x5a2f0c9a84e0;  1 drivers
v0x5a2f0c957570_0 .net *"_ivl_14", 0 0, L_0x5a2f0c9a8710;  1 drivers
v0x5a2f0c957610_0 .net/2u *"_ivl_16", 7 0, L_0x72defaa9fb10;  1 drivers
v0x5a2f0c9576f0_0 .net *"_ivl_18", 7 0, L_0x5a2f0c9a8840;  1 drivers
v0x5a2f0c9577d0_0 .net *"_ivl_2", 0 0, L_0x5a2f0c9a8180;  1 drivers
L_0x72defaa9fb58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c957890_0 .net/2u *"_ivl_20", 7 0, L_0x72defaa9fb58;  1 drivers
v0x5a2f0c957970_0 .net *"_ivl_22", 0 0, L_0x5a2f0c9a88e0;  1 drivers
v0x5a2f0c957a30_0 .net *"_ivl_25", 0 0, L_0x5a2f0c9a89e0;  1 drivers
o0x72defaafc3b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c957af0_0 name=_ivl_26
v0x5a2f0c957bd0_0 .net *"_ivl_30", 0 0, L_0x5a2f0c9a8c70;  1 drivers
o0x72defaafc418 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c957c90_0 name=_ivl_32
; Elide local net with no drivers, v0x5a2f0c957d70_0 name=_ivl_38
o0x72defaafc478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c957e50_0 name=_ivl_4
v0x5a2f0c957f30_0 .net *"_ivl_40", 0 0, L_0x5a2f0c9a8fb0;  1 drivers
v0x5a2f0c957ff0_0 .net *"_ivl_42", 0 0, L_0x72defaa9fba0;  1 drivers
v0x5a2f0c9580d0_0 .net *"_ivl_44", 0 0, L_0x5a2f0c9a9020;  1 drivers
v0x5a2f0c958190_0 .net *"_ivl_47", 0 0, L_0x5a2f0c9a90f0;  1 drivers
v0x5a2f0c958250_0 .net *"_ivl_48", 0 0, L_0x5a2f0c9a91b0;  1 drivers
; Elide local net with no drivers, v0x5a2f0c958310_0 name=_ivl_50
v0x5a2f0c9583f0_0 .net *"_ivl_52", 0 0, L_0x5a2f0c9a9290;  1 drivers
v0x5a2f0c9584b0_0 .net *"_ivl_54", 0 0, L_0x72defaa9fbe8;  1 drivers
v0x5a2f0c958590_0 .net *"_ivl_56", 0 0, L_0x5a2f0c9a9300;  1 drivers
v0x5a2f0c958650_0 .net *"_ivl_59", 0 0, L_0x5a2f0c9a9220;  1 drivers
v0x5a2f0c958710_0 .net *"_ivl_6", 0 0, L_0x5a2f0c9a8220;  1 drivers
; Elide local net with no drivers, v0x5a2f0c9587f0_0 name=_ivl_60
v0x5a2f0c958ce0_0 .net *"_ivl_62", 0 0, L_0x5a2f0c9a9490;  1 drivers
v0x5a2f0c958da0_0 .net *"_ivl_65", 0 0, L_0x5a2f0c9a9590;  1 drivers
v0x5a2f0c958e60_0 .net *"_ivl_66", 0 0, L_0x72defaa9fc30;  1 drivers
v0x5a2f0c958f40_0 .net *"_ivl_68", 0 0, L_0x5a2f0c9a96d0;  1 drivers
v0x5a2f0c959000_0 .net *"_ivl_71", 0 0, L_0x5a2f0c9a9830;  1 drivers
v0x5a2f0c9590c0_0 .net *"_ivl_72", 0 0, L_0x5a2f0c9a9940;  1 drivers
v0x5a2f0c9591a0_0 .net *"_ivl_74", 0 0, L_0x5a2f0c9a9790;  1 drivers
v0x5a2f0c959280_0 .net *"_ivl_79", 0 0, L_0x5a2f0c9a9d30;  1 drivers
v0x5a2f0c959360_0 .net *"_ivl_80", 0 0, L_0x5a2f0c9a9dd0;  1 drivers
v0x5a2f0c959420_0 .net *"_ivl_82", 0 0, L_0x5a2f0c9a9e90;  1 drivers
o0x72defaafc8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c9594e0_0 name=_ivl_84
v0x5a2f0c9595c0_0 .net *"_ivl_86", 0 0, L_0x5a2f0c9a9a00;  1 drivers
L_0x5a2f0c9a8220 .functor MUXZ 1, L_0x5a2f0c99f490, o0x72defaafc478, L_0x5a2f0c9a8180, C4<>;
L_0x5a2f0c9a8310 .functor MUXZ 1, L_0x5a2f0c9a8220, L_0x5a2f0c99f490, L_0x5a2f0c9a80b0, C4<>;
L_0x5a2f0c9a85e0 .functor MUXZ 1, RS_0x72defaaf1858, v0x5a2f0c959af0_0, L_0x5a2f0c9a84e0, C4<>;
L_0x5a2f0c9a88e0 .cmp/ne 8, L_0x5a2f0c9a8840, L_0x72defaa9fb58;
L_0x5a2f0c9a8af0 .functor MUXZ 1, o0x72defaafc3b8, v0x5a2f0c959af0_0, L_0x5a2f0c9a89e0, C4<>;
L_0x5a2f0c9a8ce0 .functor MUXZ 8, o0x72defaafc418, L_0x5a2f0c9986d0, L_0x5a2f0c9a8c70, C4<>;
L_0x5a2f0c9a9790 .functor MUXZ 1, L_0x5a2f0c9a9940, L_0x72defaa9fcc0, L_0x5a2f0c9a91b0, C4<>;
L_0x5a2f0c9a9b50 .functor MUXZ 1, L_0x5a2f0c9a9790, L_0x72defaa9fc78, L_0x5a2f0c9a90f0, C4<>;
L_0x5a2f0c9a9d30 .part v0x5a2f0c95a9e0_0, 7, 1;
L_0x5a2f0c9a9a00 .functor MUXZ 1, o0x72defaafc8c8, L_0x5a2f0c9a7ab0, L_0x5a2f0c9a9e90, C4<>;
L_0x5a2f0c9a9fc0 .functor MUXZ 1, L_0x5a2f0c9a9a00, L_0x72defaa9fc78, L_0x5a2f0c9a9dd0, C4<>;
S_0x5a2f0c9268d0 .scope module, "RECEIVER_BUFFER" "SHIFT_REGISTER_8BIT" 3 33, 4 4 0, S_0x5a2f0c9266f0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5a2f0c930070_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c930130_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  alias, 1 drivers
v0x5a2f0c9301f0_0 .net "P_DATA_IN", 7 0, L_0x5a2f0c9a6c00;  alias, 1 drivers
v0x5a2f0c930290_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c9986d0;  alias, 1 drivers
v0x5a2f0c930370_0 .net "SH_LD", 0 0, v0x5a2f0c93b4b0_0;  alias, 1 drivers
o0x72defaaf26f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2f0c9304b0_0 .net "S_DATA_IN", 0 0, o0x72defaaf26f8;  0 drivers
L_0x5a2f0c995330 .part L_0x5a2f0c9a6c00, 4, 4;
L_0x5a2f0c998540 .part L_0x5a2f0c9a6c00, 0, 4;
L_0x5a2f0c9985e0 .part L_0x5a2f0c9986d0, 4, 1;
L_0x5a2f0c9986d0 .concat8 [ 4 4 0 0], L_0x5a2f0c995a10, L_0x5a2f0c992800;
S_0x5a2f0c926b90 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 4 13, 5 3 0, S_0x5a2f0c9268d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c992e20 .functor NOT 1, v0x5a2f0c93b4b0_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c992ec0 .functor NOT 1, v0x5a2f0c95a940_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c992f60 .functor AND 1, L_0x5a2f0c992e20, L_0x5a2f0c993000, C4<1>, C4<1>;
L_0x5a2f0c9930a0 .functor NOR 1, v0x5a2f0c93b4b0_0, L_0x5a2f0c9931a0, C4<0>, C4<0>;
L_0x5a2f0c992db0 .functor AND 1, L_0x5a2f0c992e20, L_0x5a2f0c993240, C4<1>, C4<1>;
L_0x5a2f0c993330 .functor NOR 1, v0x5a2f0c93b4b0_0, L_0x5a2f0c9933d0, C4<0>, C4<0>;
L_0x5a2f0c993550 .functor AND 1, L_0x5a2f0c992e20, L_0x5a2f0c993650, C4<1>, C4<1>;
L_0x5a2f0c9936f0 .functor NOR 1, v0x5a2f0c93b4b0_0, L_0x5a2f0c9937e0, C4<0>, C4<0>;
L_0x5a2f0c993ae0 .functor AND 1, L_0x5a2f0c992e20, L_0x5a2f0c993ba0, C4<1>, C4<1>;
L_0x5a2f0c993e30 .functor NOR 1, v0x5a2f0c93b4b0_0, L_0x5a2f0c993ef0, C4<0>, C4<0>;
L_0x5a2f0c993c90 .functor AND 1, L_0x5a2f0c9941b0, L_0x5a2f0c992ec0, C4<1>, C4<1>;
L_0x5a2f0c9942f0 .functor OR 1, L_0x5a2f0c9943d0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c9940a0 .functor AND 1, L_0x5a2f0c9945e0, L_0x5a2f0c992ec0, C4<1>, C4<1>;
L_0x5a2f0c994680 .functor OR 1, L_0x5a2f0c9946f0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c994360 .functor AND 1, L_0x5a2f0c994510, L_0x5a2f0c992ec0, C4<1>, C4<1>;
L_0x5a2f0c9948c0 .functor OR 1, L_0x5a2f0c9949c0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c994c80 .functor AND 1, L_0x5a2f0c994d40, L_0x5a2f0c992ec0, C4<1>, C4<1>;
L_0x5a2f0c994fd0 .functor OR 1, L_0x5a2f0c995130, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c994e30 .functor BUFZ 4, L_0x5a2f0c995330, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c928d00_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c928dc0_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  alias, 1 drivers
v0x5a2f0c928e80_0 .net "D_CLR", 3 0, L_0x5a2f0c994af0;  1 drivers
v0x5a2f0c928f40_0 .net "D_DATA", 3 0, L_0x5a2f0c994e30;  1 drivers
v0x5a2f0c929020_0 .net "D_PRE", 3 0, L_0x5a2f0c9947e0;  1 drivers
v0x5a2f0c929100_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c995330;  1 drivers
v0x5a2f0c9291e0_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c992800;  1 drivers
v0x5a2f0c9292c0_0 .net "SH_LD", 0 0, v0x5a2f0c93b4b0_0;  alias, 1 drivers
v0x5a2f0c929380_0 .net "S_CLR", 3 0, L_0x5a2f0c993880;  1 drivers
v0x5a2f0c9294f0_0 .net "S_DATA_IN", 0 0, o0x72defaaf26f8;  alias, 0 drivers
v0x5a2f0c929590_0 .net "S_PRE", 3 0, L_0x5a2f0c993920;  1 drivers
v0x5a2f0c929650_0 .net *"_ivl_101", 0 0, L_0x5a2f0c9948c0;  1 drivers
v0x5a2f0c929730_0 .net *"_ivl_104", 0 0, L_0x5a2f0c9949c0;  1 drivers
v0x5a2f0c929810_0 .net *"_ivl_106", 0 0, L_0x5a2f0c994c80;  1 drivers
v0x5a2f0c9298f0_0 .net *"_ivl_110", 0 0, L_0x5a2f0c994d40;  1 drivers
v0x5a2f0c9299d0_0 .net *"_ivl_112", 0 0, L_0x5a2f0c994fd0;  1 drivers
v0x5a2f0c929ab0_0 .net *"_ivl_116", 0 0, L_0x5a2f0c995130;  1 drivers
v0x5a2f0c929b90_0 .net *"_ivl_34", 0 0, L_0x5a2f0c992f60;  1 drivers
v0x5a2f0c929c70_0 .net *"_ivl_37", 0 0, L_0x5a2f0c993000;  1 drivers
v0x5a2f0c929d50_0 .net *"_ivl_39", 0 0, L_0x5a2f0c9930a0;  1 drivers
v0x5a2f0c929e30_0 .net *"_ivl_42", 0 0, L_0x5a2f0c9931a0;  1 drivers
v0x5a2f0c929f10_0 .net *"_ivl_44", 0 0, L_0x5a2f0c992db0;  1 drivers
v0x5a2f0c929ff0_0 .net *"_ivl_47", 0 0, L_0x5a2f0c993240;  1 drivers
v0x5a2f0c92a0d0_0 .net *"_ivl_49", 0 0, L_0x5a2f0c993330;  1 drivers
v0x5a2f0c92a1b0_0 .net *"_ivl_52", 0 0, L_0x5a2f0c9933d0;  1 drivers
v0x5a2f0c92a290_0 .net *"_ivl_54", 0 0, L_0x5a2f0c993550;  1 drivers
v0x5a2f0c92a370_0 .net *"_ivl_57", 0 0, L_0x5a2f0c993650;  1 drivers
v0x5a2f0c92a450_0 .net *"_ivl_59", 0 0, L_0x5a2f0c9936f0;  1 drivers
v0x5a2f0c92a530_0 .net *"_ivl_62", 0 0, L_0x5a2f0c9937e0;  1 drivers
v0x5a2f0c92a610_0 .net *"_ivl_64", 0 0, L_0x5a2f0c993ae0;  1 drivers
v0x5a2f0c92a6f0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c993ba0;  1 drivers
v0x5a2f0c92a7d0_0 .net *"_ivl_70", 0 0, L_0x5a2f0c993e30;  1 drivers
v0x5a2f0c92a8b0_0 .net *"_ivl_74", 0 0, L_0x5a2f0c993ef0;  1 drivers
v0x5a2f0c92a990_0 .net *"_ivl_76", 0 0, L_0x5a2f0c993c90;  1 drivers
v0x5a2f0c92aa70_0 .net *"_ivl_79", 0 0, L_0x5a2f0c9941b0;  1 drivers
v0x5a2f0c92ab50_0 .net *"_ivl_81", 0 0, L_0x5a2f0c9942f0;  1 drivers
v0x5a2f0c92ac30_0 .net *"_ivl_84", 0 0, L_0x5a2f0c9943d0;  1 drivers
v0x5a2f0c92ad10_0 .net *"_ivl_86", 0 0, L_0x5a2f0c9940a0;  1 drivers
v0x5a2f0c92adf0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c9945e0;  1 drivers
v0x5a2f0c92aed0_0 .net *"_ivl_91", 0 0, L_0x5a2f0c994680;  1 drivers
v0x5a2f0c92afb0_0 .net *"_ivl_94", 0 0, L_0x5a2f0c9946f0;  1 drivers
v0x5a2f0c92b090_0 .net *"_ivl_96", 0 0, L_0x5a2f0c994360;  1 drivers
v0x5a2f0c92b170_0 .net *"_ivl_99", 0 0, L_0x5a2f0c994510;  1 drivers
v0x5a2f0c92b250_0 .net "notCLR", 0 0, L_0x5a2f0c992ec0;  1 drivers
v0x5a2f0c92b310_0 .net "notSH_LD", 0 0, L_0x5a2f0c992e20;  1 drivers
L_0x5a2f0c992210 .part L_0x5a2f0c994af0, 0, 1;
L_0x5a2f0c9922b0 .part L_0x5a2f0c9947e0, 0, 1;
L_0x5a2f0c992350 .part L_0x5a2f0c992800, 3, 1;
L_0x5a2f0c9923f0 .part L_0x5a2f0c994af0, 1, 1;
L_0x5a2f0c992490 .part L_0x5a2f0c9947e0, 1, 1;
L_0x5a2f0c992580 .part L_0x5a2f0c992800, 2, 1;
L_0x5a2f0c992670 .part L_0x5a2f0c994af0, 2, 1;
L_0x5a2f0c992710 .part L_0x5a2f0c9947e0, 2, 1;
L_0x5a2f0c992800 .concat8 [ 1 1 1 1], v0x5a2f0c928b50_0, v0x5a2f0c9283b0_0, v0x5a2f0c927be0_0, v0x5a2f0c927430_0;
L_0x5a2f0c992990 .part L_0x5a2f0c992800, 1, 1;
L_0x5a2f0c992af0 .part L_0x5a2f0c994af0, 3, 1;
L_0x5a2f0c992c50 .part L_0x5a2f0c9947e0, 3, 1;
L_0x5a2f0c993000 .part L_0x5a2f0c994e30, 3, 1;
L_0x5a2f0c9931a0 .part L_0x5a2f0c994e30, 3, 1;
L_0x5a2f0c993240 .part L_0x5a2f0c994e30, 2, 1;
L_0x5a2f0c9933d0 .part L_0x5a2f0c994e30, 2, 1;
L_0x5a2f0c993650 .part L_0x5a2f0c994e30, 1, 1;
L_0x5a2f0c9937e0 .part L_0x5a2f0c994e30, 1, 1;
L_0x5a2f0c993920 .concat8 [ 1 1 1 1], L_0x5a2f0c992f60, L_0x5a2f0c992db0, L_0x5a2f0c993550, L_0x5a2f0c993ae0;
L_0x5a2f0c993ba0 .part L_0x5a2f0c994e30, 0, 1;
L_0x5a2f0c993880 .concat8 [ 1 1 1 1], L_0x5a2f0c9930a0, L_0x5a2f0c993330, L_0x5a2f0c9936f0, L_0x5a2f0c993e30;
L_0x5a2f0c993ef0 .part L_0x5a2f0c994e30, 0, 1;
L_0x5a2f0c9941b0 .part L_0x5a2f0c993920, 0, 1;
L_0x5a2f0c9943d0 .part L_0x5a2f0c993880, 0, 1;
L_0x5a2f0c9945e0 .part L_0x5a2f0c993920, 1, 1;
L_0x5a2f0c9946f0 .part L_0x5a2f0c993880, 1, 1;
L_0x5a2f0c994510 .part L_0x5a2f0c993920, 2, 1;
L_0x5a2f0c9949c0 .part L_0x5a2f0c993880, 2, 1;
L_0x5a2f0c9947e0 .concat8 [ 1 1 1 1], L_0x5a2f0c993c90, L_0x5a2f0c9940a0, L_0x5a2f0c994360, L_0x5a2f0c994c80;
L_0x5a2f0c994d40 .part L_0x5a2f0c993920, 3, 1;
L_0x5a2f0c994af0 .concat8 [ 1 1 1 1], L_0x5a2f0c9942f0, L_0x5a2f0c994680, L_0x5a2f0c9948c0, L_0x5a2f0c994fd0;
L_0x5a2f0c995130 .part L_0x5a2f0c993880, 3, 1;
S_0x5a2f0c926e50 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c926b90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c927100_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c9271e0_0 .net "CLR", 0 0, L_0x5a2f0c992210;  1 drivers
v0x5a2f0c9272a0_0 .net "DATA", 0 0, o0x72defaaf26f8;  alias, 0 drivers
v0x5a2f0c927370_0 .net "PRE", 0 0, L_0x5a2f0c9922b0;  1 drivers
v0x5a2f0c927430_0 .var "Q", 0 0;
E_0x5a2f0c927080 .event posedge, v0x5a2f0c927370_0, v0x5a2f0c9271e0_0, v0x5a2f0c927100_0;
S_0x5a2f0c9275e0 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c926b90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c9278c0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c9279b0_0 .net "CLR", 0 0, L_0x5a2f0c9923f0;  1 drivers
v0x5a2f0c927a50_0 .net "DATA", 0 0, L_0x5a2f0c992350;  1 drivers
v0x5a2f0c927b20_0 .net "PRE", 0 0, L_0x5a2f0c992490;  1 drivers
v0x5a2f0c927be0_0 .var "Q", 0 0;
E_0x5a2f0c927860 .event posedge, v0x5a2f0c927b20_0, v0x5a2f0c9279b0_0, v0x5a2f0c927100_0;
S_0x5a2f0c927d90 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c926b90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c928080_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c928190_0 .net "CLR", 0 0, L_0x5a2f0c992670;  1 drivers
v0x5a2f0c928250_0 .net "DATA", 0 0, L_0x5a2f0c992580;  1 drivers
v0x5a2f0c9282f0_0 .net "PRE", 0 0, L_0x5a2f0c992710;  1 drivers
v0x5a2f0c9283b0_0 .var "Q", 0 0;
E_0x5a2f0c928020 .event posedge, v0x5a2f0c9282f0_0, v0x5a2f0c928190_0, v0x5a2f0c927100_0;
S_0x5a2f0c928560 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c926b90;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c928840_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c928900_0 .net "CLR", 0 0, L_0x5a2f0c992af0;  1 drivers
v0x5a2f0c9289c0_0 .net "DATA", 0 0, L_0x5a2f0c992990;  1 drivers
v0x5a2f0c928a90_0 .net "PRE", 0 0, L_0x5a2f0c992c50;  1 drivers
v0x5a2f0c928b50_0 .var "Q", 0 0;
E_0x5a2f0c9287c0 .event posedge, v0x5a2f0c928a90_0, v0x5a2f0c928900_0, v0x5a2f0c927100_0;
S_0x5a2f0c92b4d0 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 4 21, 5 3 0, S_0x5a2f0c9268d0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c995fa0 .functor NOT 1, v0x5a2f0c93b4b0_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c996040 .functor NOT 1, v0x5a2f0c95a940_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9960e0 .functor AND 1, L_0x5a2f0c995fa0, L_0x5a2f0c996180, C4<1>, C4<1>;
L_0x5a2f0c996220 .functor NOR 1, v0x5a2f0c93b4b0_0, L_0x5a2f0c996320, C4<0>, C4<0>;
L_0x5a2f0c995f30 .functor AND 1, L_0x5a2f0c995fa0, L_0x5a2f0c9963c0, C4<1>, C4<1>;
L_0x5a2f0c9964b0 .functor NOR 1, v0x5a2f0c93b4b0_0, L_0x5a2f0c996550, C4<0>, C4<0>;
L_0x5a2f0c996760 .functor AND 1, L_0x5a2f0c995fa0, L_0x5a2f0c996860, C4<1>, C4<1>;
L_0x5a2f0c996900 .functor NOR 1, v0x5a2f0c93b4b0_0, L_0x5a2f0c9969f0, C4<0>, C4<0>;
L_0x5a2f0c996cf0 .functor AND 1, L_0x5a2f0c995fa0, L_0x5a2f0c996db0, C4<1>, C4<1>;
L_0x5a2f0c997040 .functor NOR 1, v0x5a2f0c93b4b0_0, L_0x5a2f0c997100, C4<0>, C4<0>;
L_0x5a2f0c996ea0 .functor AND 1, L_0x5a2f0c9973c0, L_0x5a2f0c996040, C4<1>, C4<1>;
L_0x5a2f0c997500 .functor OR 1, L_0x5a2f0c9975e0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c9972b0 .functor AND 1, L_0x5a2f0c9977f0, L_0x5a2f0c996040, C4<1>, C4<1>;
L_0x5a2f0c997890 .functor OR 1, L_0x5a2f0c997900, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c997570 .functor AND 1, L_0x5a2f0c997720, L_0x5a2f0c996040, C4<1>, C4<1>;
L_0x5a2f0c997ad0 .functor OR 1, L_0x5a2f0c997bd0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c997e90 .functor AND 1, L_0x5a2f0c997f50, L_0x5a2f0c996040, C4<1>, C4<1>;
L_0x5a2f0c9981e0 .functor OR 1, L_0x5a2f0c998340, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c998040 .functor BUFZ 4, L_0x5a2f0c998540, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c92d5e0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c92d6a0_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  alias, 1 drivers
v0x5a2f0c92d760_0 .net "D_CLR", 3 0, L_0x5a2f0c997d00;  1 drivers
v0x5a2f0c92d830_0 .net "D_DATA", 3 0, L_0x5a2f0c998040;  1 drivers
v0x5a2f0c92d8f0_0 .net "D_PRE", 3 0, L_0x5a2f0c9979f0;  1 drivers
v0x5a2f0c92da20_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c998540;  1 drivers
v0x5a2f0c92db00_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c995a10;  1 drivers
v0x5a2f0c92dbe0_0 .net "SH_LD", 0 0, v0x5a2f0c93b4b0_0;  alias, 1 drivers
v0x5a2f0c92dc80_0 .net "S_CLR", 3 0, L_0x5a2f0c996a90;  1 drivers
v0x5a2f0c92dd40_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c9985e0;  1 drivers
v0x5a2f0c92de10_0 .net "S_PRE", 3 0, L_0x5a2f0c996b30;  1 drivers
v0x5a2f0c92ded0_0 .net *"_ivl_101", 0 0, L_0x5a2f0c997ad0;  1 drivers
v0x5a2f0c92dfb0_0 .net *"_ivl_104", 0 0, L_0x5a2f0c997bd0;  1 drivers
v0x5a2f0c92e090_0 .net *"_ivl_106", 0 0, L_0x5a2f0c997e90;  1 drivers
v0x5a2f0c92e170_0 .net *"_ivl_110", 0 0, L_0x5a2f0c997f50;  1 drivers
v0x5a2f0c92e250_0 .net *"_ivl_112", 0 0, L_0x5a2f0c9981e0;  1 drivers
v0x5a2f0c92e330_0 .net *"_ivl_116", 0 0, L_0x5a2f0c998340;  1 drivers
v0x5a2f0c92e520_0 .net *"_ivl_34", 0 0, L_0x5a2f0c9960e0;  1 drivers
v0x5a2f0c92e600_0 .net *"_ivl_37", 0 0, L_0x5a2f0c996180;  1 drivers
v0x5a2f0c92e6e0_0 .net *"_ivl_39", 0 0, L_0x5a2f0c996220;  1 drivers
v0x5a2f0c92e7c0_0 .net *"_ivl_42", 0 0, L_0x5a2f0c996320;  1 drivers
v0x5a2f0c92e8a0_0 .net *"_ivl_44", 0 0, L_0x5a2f0c995f30;  1 drivers
v0x5a2f0c92e980_0 .net *"_ivl_47", 0 0, L_0x5a2f0c9963c0;  1 drivers
v0x5a2f0c92ea60_0 .net *"_ivl_49", 0 0, L_0x5a2f0c9964b0;  1 drivers
v0x5a2f0c92eb40_0 .net *"_ivl_52", 0 0, L_0x5a2f0c996550;  1 drivers
v0x5a2f0c92ec20_0 .net *"_ivl_54", 0 0, L_0x5a2f0c996760;  1 drivers
v0x5a2f0c92ed00_0 .net *"_ivl_57", 0 0, L_0x5a2f0c996860;  1 drivers
v0x5a2f0c92ede0_0 .net *"_ivl_59", 0 0, L_0x5a2f0c996900;  1 drivers
v0x5a2f0c92eec0_0 .net *"_ivl_62", 0 0, L_0x5a2f0c9969f0;  1 drivers
v0x5a2f0c92efa0_0 .net *"_ivl_64", 0 0, L_0x5a2f0c996cf0;  1 drivers
v0x5a2f0c92f080_0 .net *"_ivl_68", 0 0, L_0x5a2f0c996db0;  1 drivers
v0x5a2f0c92f160_0 .net *"_ivl_70", 0 0, L_0x5a2f0c997040;  1 drivers
v0x5a2f0c92f240_0 .net *"_ivl_74", 0 0, L_0x5a2f0c997100;  1 drivers
v0x5a2f0c92f530_0 .net *"_ivl_76", 0 0, L_0x5a2f0c996ea0;  1 drivers
v0x5a2f0c92f610_0 .net *"_ivl_79", 0 0, L_0x5a2f0c9973c0;  1 drivers
v0x5a2f0c92f6f0_0 .net *"_ivl_81", 0 0, L_0x5a2f0c997500;  1 drivers
v0x5a2f0c92f7d0_0 .net *"_ivl_84", 0 0, L_0x5a2f0c9975e0;  1 drivers
v0x5a2f0c92f8b0_0 .net *"_ivl_86", 0 0, L_0x5a2f0c9972b0;  1 drivers
v0x5a2f0c92f990_0 .net *"_ivl_89", 0 0, L_0x5a2f0c9977f0;  1 drivers
v0x5a2f0c92fa70_0 .net *"_ivl_91", 0 0, L_0x5a2f0c997890;  1 drivers
v0x5a2f0c92fb50_0 .net *"_ivl_94", 0 0, L_0x5a2f0c997900;  1 drivers
v0x5a2f0c92fc30_0 .net *"_ivl_96", 0 0, L_0x5a2f0c997570;  1 drivers
v0x5a2f0c92fd10_0 .net *"_ivl_99", 0 0, L_0x5a2f0c997720;  1 drivers
v0x5a2f0c92fdf0_0 .net "notCLR", 0 0, L_0x5a2f0c996040;  1 drivers
v0x5a2f0c92feb0_0 .net "notSH_LD", 0 0, L_0x5a2f0c995fa0;  1 drivers
L_0x5a2f0c9953d0 .part L_0x5a2f0c997d00, 0, 1;
L_0x5a2f0c995470 .part L_0x5a2f0c9979f0, 0, 1;
L_0x5a2f0c995510 .part L_0x5a2f0c995a10, 3, 1;
L_0x5a2f0c9955b0 .part L_0x5a2f0c997d00, 1, 1;
L_0x5a2f0c9956a0 .part L_0x5a2f0c9979f0, 1, 1;
L_0x5a2f0c995790 .part L_0x5a2f0c995a10, 2, 1;
L_0x5a2f0c995880 .part L_0x5a2f0c997d00, 2, 1;
L_0x5a2f0c995920 .part L_0x5a2f0c9979f0, 2, 1;
L_0x5a2f0c995a10 .concat8 [ 1 1 1 1], v0x5a2f0c92d430_0, v0x5a2f0c92cc90_0, v0x5a2f0c92c4e0_0, v0x5a2f0c92bd40_0;
L_0x5a2f0c995ba0 .part L_0x5a2f0c995a10, 1, 1;
L_0x5a2f0c995c70 .part L_0x5a2f0c997d00, 3, 1;
L_0x5a2f0c995dd0 .part L_0x5a2f0c9979f0, 3, 1;
L_0x5a2f0c996180 .part L_0x5a2f0c998040, 3, 1;
L_0x5a2f0c996320 .part L_0x5a2f0c998040, 3, 1;
L_0x5a2f0c9963c0 .part L_0x5a2f0c998040, 2, 1;
L_0x5a2f0c996550 .part L_0x5a2f0c998040, 2, 1;
L_0x5a2f0c996860 .part L_0x5a2f0c998040, 1, 1;
L_0x5a2f0c9969f0 .part L_0x5a2f0c998040, 1, 1;
L_0x5a2f0c996b30 .concat8 [ 1 1 1 1], L_0x5a2f0c9960e0, L_0x5a2f0c995f30, L_0x5a2f0c996760, L_0x5a2f0c996cf0;
L_0x5a2f0c996db0 .part L_0x5a2f0c998040, 0, 1;
L_0x5a2f0c996a90 .concat8 [ 1 1 1 1], L_0x5a2f0c996220, L_0x5a2f0c9964b0, L_0x5a2f0c996900, L_0x5a2f0c997040;
L_0x5a2f0c997100 .part L_0x5a2f0c998040, 0, 1;
L_0x5a2f0c9973c0 .part L_0x5a2f0c996b30, 0, 1;
L_0x5a2f0c9975e0 .part L_0x5a2f0c996a90, 0, 1;
L_0x5a2f0c9977f0 .part L_0x5a2f0c996b30, 1, 1;
L_0x5a2f0c997900 .part L_0x5a2f0c996a90, 1, 1;
L_0x5a2f0c997720 .part L_0x5a2f0c996b30, 2, 1;
L_0x5a2f0c997bd0 .part L_0x5a2f0c996a90, 2, 1;
L_0x5a2f0c9979f0 .concat8 [ 1 1 1 1], L_0x5a2f0c996ea0, L_0x5a2f0c9972b0, L_0x5a2f0c997570, L_0x5a2f0c997e90;
L_0x5a2f0c997f50 .part L_0x5a2f0c996b30, 3, 1;
L_0x5a2f0c997d00 .concat8 [ 1 1 1 1], L_0x5a2f0c997500, L_0x5a2f0c997890, L_0x5a2f0c997ad0, L_0x5a2f0c9981e0;
L_0x5a2f0c998340 .part L_0x5a2f0c996a90, 3, 1;
S_0x5a2f0c92b720 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c92b4d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c92ba30_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c92baf0_0 .net "CLR", 0 0, L_0x5a2f0c9953d0;  1 drivers
v0x5a2f0c92bbb0_0 .net "DATA", 0 0, L_0x5a2f0c9985e0;  alias, 1 drivers
v0x5a2f0c92bc80_0 .net "PRE", 0 0, L_0x5a2f0c995470;  1 drivers
v0x5a2f0c92bd40_0 .var "Q", 0 0;
E_0x5a2f0c92b9b0 .event posedge, v0x5a2f0c92bc80_0, v0x5a2f0c92baf0_0, v0x5a2f0c927100_0;
S_0x5a2f0c92bef0 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c92b4d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c92c1d0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c92c290_0 .net "CLR", 0 0, L_0x5a2f0c9955b0;  1 drivers
v0x5a2f0c92c350_0 .net "DATA", 0 0, L_0x5a2f0c995510;  1 drivers
v0x5a2f0c92c420_0 .net "PRE", 0 0, L_0x5a2f0c9956a0;  1 drivers
v0x5a2f0c92c4e0_0 .var "Q", 0 0;
E_0x5a2f0c92c170 .event posedge, v0x5a2f0c92c420_0, v0x5a2f0c92c290_0, v0x5a2f0c927100_0;
S_0x5a2f0c92c690 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c92b4d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c92c980_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c92ca40_0 .net "CLR", 0 0, L_0x5a2f0c995880;  1 drivers
v0x5a2f0c92cb00_0 .net "DATA", 0 0, L_0x5a2f0c995790;  1 drivers
v0x5a2f0c92cbd0_0 .net "PRE", 0 0, L_0x5a2f0c995920;  1 drivers
v0x5a2f0c92cc90_0 .var "Q", 0 0;
E_0x5a2f0c92c920 .event posedge, v0x5a2f0c92cbd0_0, v0x5a2f0c92ca40_0, v0x5a2f0c927100_0;
S_0x5a2f0c92ce40 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c92b4d0;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c92d120_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c92d1e0_0 .net "CLR", 0 0, L_0x5a2f0c995c70;  1 drivers
v0x5a2f0c92d2a0_0 .net "DATA", 0 0, L_0x5a2f0c995ba0;  1 drivers
v0x5a2f0c92d370_0 .net "PRE", 0 0, L_0x5a2f0c995dd0;  1 drivers
v0x5a2f0c92d430_0 .var "Q", 0 0;
E_0x5a2f0c92d0a0 .event posedge, v0x5a2f0c92d370_0, v0x5a2f0c92d1e0_0, v0x5a2f0c927100_0;
S_0x5a2f0c930660 .scope module, "SENDER_BUFFER" "SHIFT_REGISTER_8BIT" 3 24, 4 4 0, S_0x5a2f0c9266f0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5a2f0c939fd0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c93a090_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  alias, 1 drivers
v0x5a2f0c93a150_0 .net "P_DATA_IN", 7 0, L_0x5a2f0c9a8e60;  alias, 1 drivers
v0x5a2f0c93a220_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c992170;  alias, 1 drivers
v0x5a2f0c93a300_0 .net "SH_LD", 0 0, L_0x5a2f0c9a7230;  alias, 1 drivers
o0x72defaaf47f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2f0c93a3f0_0 .net "S_DATA_IN", 0 0, o0x72defaaf47f8;  0 drivers
L_0x5a2f0c98eb40 .part L_0x5a2f0c9a8e60, 4, 4;
L_0x5a2f0c991fe0 .part L_0x5a2f0c9a8e60, 0, 4;
L_0x5a2f0c992080 .part L_0x5a2f0c992170, 4, 1;
L_0x5a2f0c992170 .concat8 [ 4 4 0 0], L_0x5a2f0c98f2a0, L_0x5a2f0c98c190;
S_0x5a2f0c930900 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 4 13, 5 3 0, S_0x5a2f0c930660;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c98c480 .functor NOT 1, L_0x5a2f0c9a7230, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98c4f0 .functor NOT 1, v0x5a2f0c95a940_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98c560 .functor AND 1, L_0x5a2f0c98c480, L_0x5a2f0c98c5d0, C4<1>, C4<1>;
L_0x5a2f0c98c670 .functor NOR 1, L_0x5a2f0c9a7230, L_0x5a2f0c98c770, C4<0>, C4<0>;
L_0x5a2f0c98c410 .functor AND 1, L_0x5a2f0c98c480, L_0x5a2f0c98c910, C4<1>, C4<1>;
L_0x5a2f0c98ca00 .functor NOR 1, L_0x5a2f0c9a7230, L_0x5a2f0c98cbb0, C4<0>, C4<0>;
L_0x5a2f0c98cd30 .functor AND 1, L_0x5a2f0c98c480, L_0x5a2f0c98ce30, C4<1>, C4<1>;
L_0x5a2f0c98ced0 .functor NOR 1, L_0x5a2f0c9a7230, L_0x5a2f0c98cfc0, C4<0>, C4<0>;
L_0x5a2f0c98d2c0 .functor AND 1, L_0x5a2f0c98c480, L_0x5a2f0c98d380, C4<1>, C4<1>;
L_0x5a2f0c98d610 .functor NOR 1, L_0x5a2f0c9a7230, L_0x5a2f0c98d6d0, C4<0>, C4<0>;
L_0x5a2f0c98d470 .functor AND 1, L_0x5a2f0c98d990, L_0x5a2f0c98c4f0, C4<1>, C4<1>;
L_0x5a2f0c98dad0 .functor OR 1, L_0x5a2f0c98dbb0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c98d880 .functor AND 1, L_0x5a2f0c98ddc0, L_0x5a2f0c98c4f0, C4<1>, C4<1>;
L_0x5a2f0c98de60 .functor OR 1, L_0x5a2f0c98ded0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c98db40 .functor AND 1, L_0x5a2f0c98dcf0, L_0x5a2f0c98c4f0, C4<1>, C4<1>;
L_0x5a2f0c98e0a0 .functor OR 1, L_0x5a2f0c98e1d0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c98e490 .functor AND 1, L_0x5a2f0c98e550, L_0x5a2f0c98c4f0, C4<1>, C4<1>;
L_0x5a2f0c98e7e0 .functor OR 1, L_0x5a2f0c98e940, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c98e640 .functor BUFZ 4, L_0x5a2f0c98eb40, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c932a10_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c932ad0_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  alias, 1 drivers
v0x5a2f0c932b90_0 .net "D_CLR", 3 0, L_0x5a2f0c98e300;  1 drivers
v0x5a2f0c932c30_0 .net "D_DATA", 3 0, L_0x5a2f0c98e640;  1 drivers
v0x5a2f0c932d10_0 .net "D_PRE", 3 0, L_0x5a2f0c98dfc0;  1 drivers
v0x5a2f0c932e40_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c98eb40;  1 drivers
v0x5a2f0c932f20_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c98c190;  1 drivers
v0x5a2f0c933000_0 .net "SH_LD", 0 0, L_0x5a2f0c9a7230;  alias, 1 drivers
v0x5a2f0c9330c0_0 .net "S_CLR", 3 0, L_0x5a2f0c98d060;  1 drivers
v0x5a2f0c9331a0_0 .net "S_DATA_IN", 0 0, o0x72defaaf47f8;  alias, 0 drivers
v0x5a2f0c933240_0 .net "S_PRE", 3 0, L_0x5a2f0c98d100;  1 drivers
v0x5a2f0c933300_0 .net *"_ivl_101", 0 0, L_0x5a2f0c98e0a0;  1 drivers
v0x5a2f0c9333e0_0 .net *"_ivl_104", 0 0, L_0x5a2f0c98e1d0;  1 drivers
v0x5a2f0c9334c0_0 .net *"_ivl_106", 0 0, L_0x5a2f0c98e490;  1 drivers
v0x5a2f0c9335a0_0 .net *"_ivl_110", 0 0, L_0x5a2f0c98e550;  1 drivers
v0x5a2f0c933680_0 .net *"_ivl_112", 0 0, L_0x5a2f0c98e7e0;  1 drivers
v0x5a2f0c933760_0 .net *"_ivl_116", 0 0, L_0x5a2f0c98e940;  1 drivers
v0x5a2f0c933840_0 .net *"_ivl_34", 0 0, L_0x5a2f0c98c560;  1 drivers
v0x5a2f0c933920_0 .net *"_ivl_37", 0 0, L_0x5a2f0c98c5d0;  1 drivers
v0x5a2f0c933a00_0 .net *"_ivl_39", 0 0, L_0x5a2f0c98c670;  1 drivers
v0x5a2f0c933ae0_0 .net *"_ivl_42", 0 0, L_0x5a2f0c98c770;  1 drivers
v0x5a2f0c933bc0_0 .net *"_ivl_44", 0 0, L_0x5a2f0c98c410;  1 drivers
v0x5a2f0c933ca0_0 .net *"_ivl_47", 0 0, L_0x5a2f0c98c910;  1 drivers
v0x5a2f0c933d80_0 .net *"_ivl_49", 0 0, L_0x5a2f0c98ca00;  1 drivers
v0x5a2f0c933e60_0 .net *"_ivl_52", 0 0, L_0x5a2f0c98cbb0;  1 drivers
v0x5a2f0c933f40_0 .net *"_ivl_54", 0 0, L_0x5a2f0c98cd30;  1 drivers
v0x5a2f0c934020_0 .net *"_ivl_57", 0 0, L_0x5a2f0c98ce30;  1 drivers
v0x5a2f0c934100_0 .net *"_ivl_59", 0 0, L_0x5a2f0c98ced0;  1 drivers
v0x5a2f0c9341e0_0 .net *"_ivl_62", 0 0, L_0x5a2f0c98cfc0;  1 drivers
v0x5a2f0c9342c0_0 .net *"_ivl_64", 0 0, L_0x5a2f0c98d2c0;  1 drivers
v0x5a2f0c9343a0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c98d380;  1 drivers
v0x5a2f0c934480_0 .net *"_ivl_70", 0 0, L_0x5a2f0c98d610;  1 drivers
v0x5a2f0c934560_0 .net *"_ivl_74", 0 0, L_0x5a2f0c98d6d0;  1 drivers
v0x5a2f0c934850_0 .net *"_ivl_76", 0 0, L_0x5a2f0c98d470;  1 drivers
v0x5a2f0c934930_0 .net *"_ivl_79", 0 0, L_0x5a2f0c98d990;  1 drivers
v0x5a2f0c934a10_0 .net *"_ivl_81", 0 0, L_0x5a2f0c98dad0;  1 drivers
v0x5a2f0c934af0_0 .net *"_ivl_84", 0 0, L_0x5a2f0c98dbb0;  1 drivers
v0x5a2f0c934bd0_0 .net *"_ivl_86", 0 0, L_0x5a2f0c98d880;  1 drivers
v0x5a2f0c934cb0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c98ddc0;  1 drivers
v0x5a2f0c934d90_0 .net *"_ivl_91", 0 0, L_0x5a2f0c98de60;  1 drivers
v0x5a2f0c934e70_0 .net *"_ivl_94", 0 0, L_0x5a2f0c98ded0;  1 drivers
v0x5a2f0c934f50_0 .net *"_ivl_96", 0 0, L_0x5a2f0c98db40;  1 drivers
v0x5a2f0c935030_0 .net *"_ivl_99", 0 0, L_0x5a2f0c98dcf0;  1 drivers
v0x5a2f0c935110_0 .net "notCLR", 0 0, L_0x5a2f0c98c4f0;  1 drivers
v0x5a2f0c9351d0_0 .net "notSH_LD", 0 0, L_0x5a2f0c98c480;  1 drivers
L_0x5a2f0c98bb30 .part L_0x5a2f0c98e300, 0, 1;
L_0x5a2f0c98bbd0 .part L_0x5a2f0c98dfc0, 0, 1;
L_0x5a2f0c98bc70 .part L_0x5a2f0c98c190, 3, 1;
L_0x5a2f0c98bd70 .part L_0x5a2f0c98e300, 1, 1;
L_0x5a2f0c98bec0 .part L_0x5a2f0c98dfc0, 1, 1;
L_0x5a2f0c98bfb0 .part L_0x5a2f0c98c190, 2, 1;
L_0x5a2f0c98c050 .part L_0x5a2f0c98e300, 2, 1;
L_0x5a2f0c98c0f0 .part L_0x5a2f0c98dfc0, 2, 1;
L_0x5a2f0c98c190 .concat8 [ 1 1 1 1], v0x5a2f0c932860_0, v0x5a2f0c9320c0_0, v0x5a2f0c931910_0, v0x5a2f0c9311a0_0;
L_0x5a2f0c98c230 .part L_0x5a2f0c98c190, 1, 1;
L_0x5a2f0c98c2d0 .part L_0x5a2f0c98e300, 3, 1;
L_0x5a2f0c98c370 .part L_0x5a2f0c98dfc0, 3, 1;
L_0x5a2f0c98c5d0 .part L_0x5a2f0c98e640, 3, 1;
L_0x5a2f0c98c770 .part L_0x5a2f0c98e640, 3, 1;
L_0x5a2f0c98c910 .part L_0x5a2f0c98e640, 2, 1;
L_0x5a2f0c98cbb0 .part L_0x5a2f0c98e640, 2, 1;
L_0x5a2f0c98ce30 .part L_0x5a2f0c98e640, 1, 1;
L_0x5a2f0c98cfc0 .part L_0x5a2f0c98e640, 1, 1;
L_0x5a2f0c98d100 .concat8 [ 1 1 1 1], L_0x5a2f0c98c560, L_0x5a2f0c98c410, L_0x5a2f0c98cd30, L_0x5a2f0c98d2c0;
L_0x5a2f0c98d380 .part L_0x5a2f0c98e640, 0, 1;
L_0x5a2f0c98d060 .concat8 [ 1 1 1 1], L_0x5a2f0c98c670, L_0x5a2f0c98ca00, L_0x5a2f0c98ced0, L_0x5a2f0c98d610;
L_0x5a2f0c98d6d0 .part L_0x5a2f0c98e640, 0, 1;
L_0x5a2f0c98d990 .part L_0x5a2f0c98d100, 0, 1;
L_0x5a2f0c98dbb0 .part L_0x5a2f0c98d060, 0, 1;
L_0x5a2f0c98ddc0 .part L_0x5a2f0c98d100, 1, 1;
L_0x5a2f0c98ded0 .part L_0x5a2f0c98d060, 1, 1;
L_0x5a2f0c98dcf0 .part L_0x5a2f0c98d100, 2, 1;
L_0x5a2f0c98e1d0 .part L_0x5a2f0c98d060, 2, 1;
L_0x5a2f0c98dfc0 .concat8 [ 1 1 1 1], L_0x5a2f0c98d470, L_0x5a2f0c98d880, L_0x5a2f0c98db40, L_0x5a2f0c98e490;
L_0x5a2f0c98e550 .part L_0x5a2f0c98d100, 3, 1;
L_0x5a2f0c98e300 .concat8 [ 1 1 1 1], L_0x5a2f0c98dad0, L_0x5a2f0c98de60, L_0x5a2f0c98e0a0, L_0x5a2f0c98e7e0;
L_0x5a2f0c98e940 .part L_0x5a2f0c98d060, 3, 1;
S_0x5a2f0c930bc0 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c930900;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c930ec0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c930f80_0 .net "CLR", 0 0, L_0x5a2f0c98bb30;  1 drivers
v0x5a2f0c931040_0 .net "DATA", 0 0, o0x72defaaf47f8;  alias, 0 drivers
v0x5a2f0c9310e0_0 .net "PRE", 0 0, L_0x5a2f0c98bbd0;  1 drivers
v0x5a2f0c9311a0_0 .var "Q", 0 0;
E_0x5a2f0c930e40 .event posedge, v0x5a2f0c9310e0_0, v0x5a2f0c930f80_0, v0x5a2f0c927100_0;
S_0x5a2f0c931350 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c930900;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c931630_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c9316f0_0 .net "CLR", 0 0, L_0x5a2f0c98bd70;  1 drivers
v0x5a2f0c9317b0_0 .net "DATA", 0 0, L_0x5a2f0c98bc70;  1 drivers
v0x5a2f0c931850_0 .net "PRE", 0 0, L_0x5a2f0c98bec0;  1 drivers
v0x5a2f0c931910_0 .var "Q", 0 0;
E_0x5a2f0c9315d0 .event posedge, v0x5a2f0c931850_0, v0x5a2f0c9316f0_0, v0x5a2f0c927100_0;
S_0x5a2f0c931ac0 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c930900;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c931db0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c931e70_0 .net "CLR", 0 0, L_0x5a2f0c98c050;  1 drivers
v0x5a2f0c931f30_0 .net "DATA", 0 0, L_0x5a2f0c98bfb0;  1 drivers
v0x5a2f0c932000_0 .net "PRE", 0 0, L_0x5a2f0c98c0f0;  1 drivers
v0x5a2f0c9320c0_0 .var "Q", 0 0;
E_0x5a2f0c931d50 .event posedge, v0x5a2f0c932000_0, v0x5a2f0c931e70_0, v0x5a2f0c927100_0;
S_0x5a2f0c932270 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c930900;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c932550_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c932610_0 .net "CLR", 0 0, L_0x5a2f0c98c2d0;  1 drivers
v0x5a2f0c9326d0_0 .net "DATA", 0 0, L_0x5a2f0c98c230;  1 drivers
v0x5a2f0c9327a0_0 .net "PRE", 0 0, L_0x5a2f0c98c370;  1 drivers
v0x5a2f0c932860_0 .var "Q", 0 0;
E_0x5a2f0c9324d0 .event posedge, v0x5a2f0c9327a0_0, v0x5a2f0c932610_0, v0x5a2f0c927100_0;
S_0x5a2f0c935390 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 4 21, 5 3 0, S_0x5a2f0c930660;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c98f830 .functor NOT 1, L_0x5a2f0c9a7230, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98f8d0 .functor NOT 1, v0x5a2f0c95a940_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c98f970 .functor AND 1, L_0x5a2f0c98f830, L_0x5a2f0c98fa10, C4<1>, C4<1>;
L_0x5a2f0c98fab0 .functor NOR 1, L_0x5a2f0c9a7230, L_0x5a2f0c98fbb0, C4<0>, C4<0>;
L_0x5a2f0c98f7c0 .functor AND 1, L_0x5a2f0c98f830, L_0x5a2f0c98fc50, C4<1>, C4<1>;
L_0x5a2f0c98fd40 .functor NOR 1, L_0x5a2f0c9a7230, L_0x5a2f0c98fde0, C4<0>, C4<0>;
L_0x5a2f0c98fff0 .functor AND 1, L_0x5a2f0c98f830, L_0x5a2f0c9900f0, C4<1>, C4<1>;
L_0x5a2f0c990190 .functor NOR 1, L_0x5a2f0c9a7230, L_0x5a2f0c990280, C4<0>, C4<0>;
L_0x5a2f0c990580 .functor AND 1, L_0x5a2f0c98f830, L_0x5a2f0c990640, C4<1>, C4<1>;
L_0x5a2f0c9908d0 .functor NOR 1, L_0x5a2f0c9a7230, L_0x5a2f0c990990, C4<0>, C4<0>;
L_0x5a2f0c990730 .functor AND 1, L_0x5a2f0c990c50, L_0x5a2f0c98f8d0, C4<1>, C4<1>;
L_0x5a2f0c990d90 .functor OR 1, L_0x5a2f0c991080, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c990b40 .functor AND 1, L_0x5a2f0c991290, L_0x5a2f0c98f8d0, C4<1>, C4<1>;
L_0x5a2f0c991330 .functor OR 1, L_0x5a2f0c9913a0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c991010 .functor AND 1, L_0x5a2f0c9911c0, L_0x5a2f0c98f8d0, C4<1>, C4<1>;
L_0x5a2f0c991570 .functor OR 1, L_0x5a2f0c991670, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c991930 .functor AND 1, L_0x5a2f0c9919f0, L_0x5a2f0c98f8d0, C4<1>, C4<1>;
L_0x5a2f0c991c80 .functor OR 1, L_0x5a2f0c991de0, v0x5a2f0c95a940_0, C4<0>, C4<0>;
L_0x5a2f0c991ae0 .functor BUFZ 4, L_0x5a2f0c991fe0, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c9376b0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c937770_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  alias, 1 drivers
v0x5a2f0c937830_0 .net "D_CLR", 3 0, L_0x5a2f0c9917a0;  1 drivers
v0x5a2f0c9378d0_0 .net "D_DATA", 3 0, L_0x5a2f0c991ae0;  1 drivers
v0x5a2f0c9379b0_0 .net "D_PRE", 3 0, L_0x5a2f0c991490;  1 drivers
v0x5a2f0c937a90_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c991fe0;  1 drivers
v0x5a2f0c937b70_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c98f2a0;  1 drivers
v0x5a2f0c937c50_0 .net "SH_LD", 0 0, L_0x5a2f0c9a7230;  alias, 1 drivers
v0x5a2f0c937cf0_0 .net "S_CLR", 3 0, L_0x5a2f0c990320;  1 drivers
v0x5a2f0c937db0_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c992080;  1 drivers
v0x5a2f0c937e80_0 .net "S_PRE", 3 0, L_0x5a2f0c9903c0;  1 drivers
v0x5a2f0c937f40_0 .net *"_ivl_101", 0 0, L_0x5a2f0c991570;  1 drivers
v0x5a2f0c938020_0 .net *"_ivl_104", 0 0, L_0x5a2f0c991670;  1 drivers
v0x5a2f0c938100_0 .net *"_ivl_106", 0 0, L_0x5a2f0c991930;  1 drivers
v0x5a2f0c9381e0_0 .net *"_ivl_110", 0 0, L_0x5a2f0c9919f0;  1 drivers
v0x5a2f0c9382c0_0 .net *"_ivl_112", 0 0, L_0x5a2f0c991c80;  1 drivers
v0x5a2f0c9383a0_0 .net *"_ivl_116", 0 0, L_0x5a2f0c991de0;  1 drivers
v0x5a2f0c938480_0 .net *"_ivl_34", 0 0, L_0x5a2f0c98f970;  1 drivers
v0x5a2f0c938560_0 .net *"_ivl_37", 0 0, L_0x5a2f0c98fa10;  1 drivers
v0x5a2f0c938640_0 .net *"_ivl_39", 0 0, L_0x5a2f0c98fab0;  1 drivers
v0x5a2f0c938720_0 .net *"_ivl_42", 0 0, L_0x5a2f0c98fbb0;  1 drivers
v0x5a2f0c938800_0 .net *"_ivl_44", 0 0, L_0x5a2f0c98f7c0;  1 drivers
v0x5a2f0c9388e0_0 .net *"_ivl_47", 0 0, L_0x5a2f0c98fc50;  1 drivers
v0x5a2f0c9389c0_0 .net *"_ivl_49", 0 0, L_0x5a2f0c98fd40;  1 drivers
v0x5a2f0c938aa0_0 .net *"_ivl_52", 0 0, L_0x5a2f0c98fde0;  1 drivers
v0x5a2f0c938b80_0 .net *"_ivl_54", 0 0, L_0x5a2f0c98fff0;  1 drivers
v0x5a2f0c938c60_0 .net *"_ivl_57", 0 0, L_0x5a2f0c9900f0;  1 drivers
v0x5a2f0c938d40_0 .net *"_ivl_59", 0 0, L_0x5a2f0c990190;  1 drivers
v0x5a2f0c938e20_0 .net *"_ivl_62", 0 0, L_0x5a2f0c990280;  1 drivers
v0x5a2f0c938f00_0 .net *"_ivl_64", 0 0, L_0x5a2f0c990580;  1 drivers
v0x5a2f0c938fe0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c990640;  1 drivers
v0x5a2f0c9390c0_0 .net *"_ivl_70", 0 0, L_0x5a2f0c9908d0;  1 drivers
v0x5a2f0c9391a0_0 .net *"_ivl_74", 0 0, L_0x5a2f0c990990;  1 drivers
v0x5a2f0c939490_0 .net *"_ivl_76", 0 0, L_0x5a2f0c990730;  1 drivers
v0x5a2f0c939570_0 .net *"_ivl_79", 0 0, L_0x5a2f0c990c50;  1 drivers
v0x5a2f0c939650_0 .net *"_ivl_81", 0 0, L_0x5a2f0c990d90;  1 drivers
v0x5a2f0c939730_0 .net *"_ivl_84", 0 0, L_0x5a2f0c991080;  1 drivers
v0x5a2f0c939810_0 .net *"_ivl_86", 0 0, L_0x5a2f0c990b40;  1 drivers
v0x5a2f0c9398f0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c991290;  1 drivers
v0x5a2f0c9399d0_0 .net *"_ivl_91", 0 0, L_0x5a2f0c991330;  1 drivers
v0x5a2f0c939ab0_0 .net *"_ivl_94", 0 0, L_0x5a2f0c9913a0;  1 drivers
v0x5a2f0c939b90_0 .net *"_ivl_96", 0 0, L_0x5a2f0c991010;  1 drivers
v0x5a2f0c939c70_0 .net *"_ivl_99", 0 0, L_0x5a2f0c9911c0;  1 drivers
v0x5a2f0c939d50_0 .net "notCLR", 0 0, L_0x5a2f0c98f8d0;  1 drivers
v0x5a2f0c939e10_0 .net "notSH_LD", 0 0, L_0x5a2f0c98f830;  1 drivers
L_0x5a2f0c98ec30 .part L_0x5a2f0c9917a0, 0, 1;
L_0x5a2f0c98ecd0 .part L_0x5a2f0c991490, 0, 1;
L_0x5a2f0c98ed70 .part L_0x5a2f0c98f2a0, 3, 1;
L_0x5a2f0c98ee10 .part L_0x5a2f0c9917a0, 1, 1;
L_0x5a2f0c98ef00 .part L_0x5a2f0c991490, 1, 1;
L_0x5a2f0c98eff0 .part L_0x5a2f0c98f2a0, 2, 1;
L_0x5a2f0c98f0e0 .part L_0x5a2f0c9917a0, 2, 1;
L_0x5a2f0c98f180 .part L_0x5a2f0c991490, 2, 1;
L_0x5a2f0c98f2a0 .concat8 [ 1 1 1 1], v0x5a2f0c937500_0, v0x5a2f0c936d60_0, v0x5a2f0c9365b0_0, v0x5a2f0c935e10_0;
L_0x5a2f0c98f430 .part L_0x5a2f0c98f2a0, 1, 1;
L_0x5a2f0c98f500 .part L_0x5a2f0c9917a0, 3, 1;
L_0x5a2f0c98f660 .part L_0x5a2f0c991490, 3, 1;
L_0x5a2f0c98fa10 .part L_0x5a2f0c991ae0, 3, 1;
L_0x5a2f0c98fbb0 .part L_0x5a2f0c991ae0, 3, 1;
L_0x5a2f0c98fc50 .part L_0x5a2f0c991ae0, 2, 1;
L_0x5a2f0c98fde0 .part L_0x5a2f0c991ae0, 2, 1;
L_0x5a2f0c9900f0 .part L_0x5a2f0c991ae0, 1, 1;
L_0x5a2f0c990280 .part L_0x5a2f0c991ae0, 1, 1;
L_0x5a2f0c9903c0 .concat8 [ 1 1 1 1], L_0x5a2f0c98f970, L_0x5a2f0c98f7c0, L_0x5a2f0c98fff0, L_0x5a2f0c990580;
L_0x5a2f0c990640 .part L_0x5a2f0c991ae0, 0, 1;
L_0x5a2f0c990320 .concat8 [ 1 1 1 1], L_0x5a2f0c98fab0, L_0x5a2f0c98fd40, L_0x5a2f0c990190, L_0x5a2f0c9908d0;
L_0x5a2f0c990990 .part L_0x5a2f0c991ae0, 0, 1;
L_0x5a2f0c990c50 .part L_0x5a2f0c9903c0, 0, 1;
L_0x5a2f0c991080 .part L_0x5a2f0c990320, 0, 1;
L_0x5a2f0c991290 .part L_0x5a2f0c9903c0, 1, 1;
L_0x5a2f0c9913a0 .part L_0x5a2f0c990320, 1, 1;
L_0x5a2f0c9911c0 .part L_0x5a2f0c9903c0, 2, 1;
L_0x5a2f0c991670 .part L_0x5a2f0c990320, 2, 1;
L_0x5a2f0c991490 .concat8 [ 1 1 1 1], L_0x5a2f0c990730, L_0x5a2f0c990b40, L_0x5a2f0c991010, L_0x5a2f0c991930;
L_0x5a2f0c9919f0 .part L_0x5a2f0c9903c0, 3, 1;
L_0x5a2f0c9917a0 .concat8 [ 1 1 1 1], L_0x5a2f0c990d90, L_0x5a2f0c991330, L_0x5a2f0c991570, L_0x5a2f0c991c80;
L_0x5a2f0c991de0 .part L_0x5a2f0c990320, 3, 1;
S_0x5a2f0c9355e0 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c935390;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c9358f0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c935bc0_0 .net "CLR", 0 0, L_0x5a2f0c98ec30;  1 drivers
v0x5a2f0c935c80_0 .net "DATA", 0 0, L_0x5a2f0c992080;  alias, 1 drivers
v0x5a2f0c935d50_0 .net "PRE", 0 0, L_0x5a2f0c98ecd0;  1 drivers
v0x5a2f0c935e10_0 .var "Q", 0 0;
E_0x5a2f0c935870 .event posedge, v0x5a2f0c935d50_0, v0x5a2f0c935bc0_0, v0x5a2f0c927100_0;
S_0x5a2f0c935fc0 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c935390;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c9362a0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c936360_0 .net "CLR", 0 0, L_0x5a2f0c98ee10;  1 drivers
v0x5a2f0c936420_0 .net "DATA", 0 0, L_0x5a2f0c98ed70;  1 drivers
v0x5a2f0c9364f0_0 .net "PRE", 0 0, L_0x5a2f0c98ef00;  1 drivers
v0x5a2f0c9365b0_0 .var "Q", 0 0;
E_0x5a2f0c936240 .event posedge, v0x5a2f0c9364f0_0, v0x5a2f0c936360_0, v0x5a2f0c927100_0;
S_0x5a2f0c936760 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c935390;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c936a50_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c936b10_0 .net "CLR", 0 0, L_0x5a2f0c98f0e0;  1 drivers
v0x5a2f0c936bd0_0 .net "DATA", 0 0, L_0x5a2f0c98eff0;  1 drivers
v0x5a2f0c936ca0_0 .net "PRE", 0 0, L_0x5a2f0c98f180;  1 drivers
v0x5a2f0c936d60_0 .var "Q", 0 0;
E_0x5a2f0c9369f0 .event posedge, v0x5a2f0c936ca0_0, v0x5a2f0c936b10_0, v0x5a2f0c927100_0;
S_0x5a2f0c936f10 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c935390;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c9371f0_0 .net "CLK", 0 0, L_0x72defaa9fc78;  alias, 1 drivers
v0x5a2f0c9372b0_0 .net "CLR", 0 0, L_0x5a2f0c98f500;  1 drivers
v0x5a2f0c937370_0 .net "DATA", 0 0, L_0x5a2f0c98f430;  1 drivers
v0x5a2f0c937440_0 .net "PRE", 0 0, L_0x5a2f0c98f660;  1 drivers
v0x5a2f0c937500_0 .var "Q", 0 0;
E_0x5a2f0c937170 .event posedge, v0x5a2f0c937440_0, v0x5a2f0c9372b0_0, v0x5a2f0c927100_0;
S_0x5a2f0c93a5a0 .scope module, "control" "CONTROL_COMBINATION" 3 69, 7 3 0, S_0x5a2f0c9266f0;
 .timescale -11 -11;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "CONTROL";
    .port_info 3 /INPUT 1 "WRITE";
    .port_info 4 /INPUT 1 "READ";
    .port_info 5 /INPUT 8 "STATUS";
    .port_info 6 /INPUT 1 "MS_MODE";
    .port_info 7 /OUTPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 8 /OUTPUT 1 "SENDER_BUFFER_SH_LD";
    .port_info 9 /OUTPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 10 /OUTPUT 1 "RECEIVER_BUFFER_SH_LD";
    .port_info 11 /INPUT 1 "SENDER_FULL_STATE";
    .port_info 12 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 13 /OUTPUT 1 "SENDER_CLK";
    .port_info 14 /OUTPUT 1 "SENDER_CLR";
    .port_info 15 /OUTPUT 1 "SENDER_WRITE";
    .port_info 16 /OUTPUT 1 "TE";
    .port_info 17 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 18 /INPUT 1 "RECEIVER_EMPTY_STATE";
    .port_info 19 /OUTPUT 1 "RECEIVER_CLK";
    .port_info 20 /OUTPUT 1 "RECEIVER_CLR";
    .port_info 21 /OUTPUT 1 "RE";
    .port_info 22 /OUTPUT 1 "RECEIVER_READ";
    .port_info 23 /INOUT 1 "CS";
L_0x5a2f0c9a6df0 .functor BUFZ 8, v0x5a2f0c95a9e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5a2f0c9a6e60 .functor BUFZ 1, L_0x5a2f0c9a85e0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a6ed0 .functor OR 1, v0x5a2f0c95a940_0, v0x5a2f0c93bbf0_0, C4<0>, C4<0>;
L_0x5a2f0c9a6f40 .functor BUFZ 1, L_0x5a2f0c9a85e0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a6fb0 .functor BUFZ 1, v0x5a2f0c95a940_0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a7230 .functor NOT 1, v0x5a2f0c95ae30_0, C4<0>, C4<0>, C4<0>;
L_0x72defaa9fac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a74b0 .functor XNOR 1, v0x5a2f0c93bfd0_0, L_0x72defaa9fac8, C4<0>, C4<0>;
L_0x5a2f0c9a75b0 .functor XNOR 1, v0x5a2f0c93b270_0, L_0x72defaa9fac8, C4<0>, C4<0>;
L_0x5a2f0c9a7670 .functor OR 1, L_0x5a2f0c9a74b0, L_0x5a2f0c9a75b0, C4<0>, C4<0>;
L_0x72defaa9f9f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a7780 .functor AND 8, v0x5a2f0c95a9e0_0, L_0x72defaa9f9f0, C4<11111111>, C4<11111111>;
L_0x5a2f0c9a79a0 .functor AND 1, L_0x5a2f0c9a7670, L_0x5a2f0c9a7880, C4<1>, C4<1>;
v0x5a2f0c93ac20_0 .net "CLK", 0 0, L_0x5a2f0c9a85e0;  alias, 1 drivers
v0x5a2f0c93ace0_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  alias, 1 drivers
v0x5a2f0c93ada0_0 .net "CONTROL", 7 0, v0x5a2f0c95a9e0_0;  alias, 1 drivers
v0x5a2f0c93ae40_0 .net "CS", 0 0, L_0x5a2f0c9a7ab0;  alias, 1 drivers
v0x5a2f0c93af00_0 .net "HIGH", 0 0, L_0x72defaa9fac8;  1 drivers
v0x5a2f0c93b010_0 .net "LOCAL_CONTROL", 7 0, L_0x5a2f0c9a6df0;  1 drivers
L_0x72defaa9fa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c93b0f0_0 .net "LOW", 0 0, L_0x72defaa9fa80;  1 drivers
v0x5a2f0c93b1b0_0 .net "MS_MODE", 0 0, L_0x72defaa9fd08;  alias, 1 drivers
v0x5a2f0c93b270_0 .var "RE", 0 0;
v0x5a2f0c93b330_0 .net "READ", 0 0, v0x5a2f0c95ac50_0;  alias, 1 drivers
v0x5a2f0c93b3f0_0 .var "RECEIVER_BUFFER_FULL_STATE", 0 0;
v0x5a2f0c93b4b0_0 .var "RECEIVER_BUFFER_SH_LD", 0 0;
v0x5a2f0c93b550_0 .net "RECEIVER_CLK", 0 0, L_0x5a2f0c9a6f40;  alias, 1 drivers
v0x5a2f0c93b610_0 .net "RECEIVER_CLR", 0 0, L_0x5a2f0c9a6fb0;  alias, 1 drivers
v0x5a2f0c93b6d0_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x5a2f0c9a63c0;  alias, 1 drivers
v0x5a2f0c93b790_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5a2f0c9a65f0;  alias, 1 drivers
v0x5a2f0c93b850_0 .var "RECEIVER_READ", 0 0;
v0x5a2f0c93b910_0 .var "SENDER_BUFFER_FULL_STATE", 0 0;
v0x5a2f0c93b9d0_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5a2f0c9a7230;  alias, 1 drivers
v0x5a2f0c93ba70_0 .net "SENDER_CLK", 0 0, L_0x5a2f0c9a6e60;  alias, 1 drivers
v0x5a2f0c93bb30_0 .net "SENDER_CLR", 0 0, L_0x5a2f0c9a6ed0;  alias, 1 drivers
v0x5a2f0c93bbf0_0 .var "SENDER_CLR_FROM_BUFFER", 0 0;
v0x5a2f0c93bcb0_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5a2f0c99f710;  alias, 1 drivers
v0x5a2f0c93bd70_0 .net "SENDER_FULL_STATE", 0 0, L_0x5a2f0c99f9c0;  alias, 1 drivers
v0x5a2f0c93be30_0 .var "SENDER_WRITE", 0 0;
o0x72defaaf6cb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5a2f0c93bef0_0 .net "STATUS", 7 0, o0x72defaaf6cb8;  0 drivers
v0x5a2f0c93bfd0_0 .var "TE", 0 0;
v0x5a2f0c93c090_0 .net "WRITE", 0 0, v0x5a2f0c95ae30_0;  alias, 1 drivers
v0x5a2f0c93c150_0 .net *"_ivl_12", 0 0, L_0x5a2f0c9a74b0;  1 drivers
v0x5a2f0c93c210_0 .net *"_ivl_14", 0 0, L_0x5a2f0c9a75b0;  1 drivers
v0x5a2f0c93c2d0_0 .net *"_ivl_17", 0 0, L_0x5a2f0c9a7670;  1 drivers
v0x5a2f0c93c390_0 .net/2u *"_ivl_18", 7 0, L_0x72defaa9f9f0;  1 drivers
v0x5a2f0c93c470_0 .net *"_ivl_20", 7 0, L_0x5a2f0c9a7780;  1 drivers
L_0x72defaa9fa38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c93c760_0 .net/2u *"_ivl_22", 7 0, L_0x72defaa9fa38;  1 drivers
v0x5a2f0c93c840_0 .net *"_ivl_24", 0 0, L_0x5a2f0c9a7880;  1 drivers
v0x5a2f0c93c900_0 .net *"_ivl_27", 0 0, L_0x5a2f0c9a79a0;  1 drivers
v0x5a2f0c93c9c0_0 .net *"_ivl_41", 0 0, L_0x5a2f0c9a7cd0;  1 drivers
v0x5a2f0c93caa0_0 .net *"_ivl_44", 0 0, L_0x5a2f0c9a7d70;  1 drivers
v0x5a2f0c93cb80_0 .net *"_ivl_47", 0 0, L_0x5a2f0c9a7e40;  1 drivers
v0x5a2f0c93cc60_0 .net *"_ivl_55", 0 0, L_0x5a2f0c9a7ee0;  1 drivers
v0x5a2f0c93cd40_0 .net *"_ivl_58", 0 0, L_0x5a2f0c9a8010;  1 drivers
E_0x5a2f0c926ab0 .event edge, L_0x5a2f0c9a8010, L_0x5a2f0c9a7ee0, v0x5a2f0c93b330_0;
E_0x5a2f0c93aac0 .event edge, v0x5a2f0c93b790_0, v0x5a2f0c93b330_0;
E_0x5a2f0c93ab20 .event edge, L_0x5a2f0c9a7e40, L_0x5a2f0c9a7d70, L_0x5a2f0c9a7cd0, v0x5a2f0c93c090_0;
E_0x5a2f0c93ab90 .event edge, v0x5a2f0c93ac20_0, v0x5a2f0c93bcb0_0, v0x5a2f0c93c090_0;
L_0x5a2f0c9a7880 .cmp/ne 8, L_0x5a2f0c9a7780, L_0x72defaa9fa38;
L_0x5a2f0c9a7ab0 .functor MUXZ 1, L_0x72defaa9fac8, L_0x72defaa9fa80, L_0x5a2f0c9a79a0, C4<>;
L_0x5a2f0c9a7cd0 .part o0x72defaaf6cb8, 1, 1;
L_0x5a2f0c9a7d70 .part o0x72defaaf6cb8, 7, 1;
L_0x5a2f0c9a7e40 .part o0x72defaaf6cb8, 7, 1;
L_0x5a2f0c9a7ee0 .part o0x72defaaf6cb8, 2, 1;
L_0x5a2f0c9a8010 .part o0x72defaaf6cb8, 7, 1;
S_0x5a2f0c93d1f0 .scope module, "receiver" "RECEIVER" 3 47, 8 47 0, S_0x5a2f0c9266f0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLR";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 1 "RE";
    .port_info 3 /INPUT 1 "IN";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 8 "DATA";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x72defaa9f918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a6b40 .functor XNOR 1, v0x5a2f0c93b850_0, L_0x72defaa9f918, C4<0>, C4<0>;
v0x5a2f0c947330_0 .net "CLK", 0 0, L_0x5a2f0c9a6f40;  alias, 1 drivers
v0x5a2f0c9473f0_0 .net "CLR", 0 0, L_0x5a2f0c9a6fb0;  alias, 1 drivers
v0x5a2f0c947490_0 .var "COUNT_RECEIVED", 3 0;
v0x5a2f0c947530_0 .net "DATA", 7 0, L_0x5a2f0c9a6c00;  alias, 1 drivers
v0x5a2f0c947620_0 .net "EMPTY_STATE", 0 0, L_0x5a2f0c9a63c0;  alias, 1 drivers
v0x5a2f0c9476c0_0 .net "FULL_STATE", 0 0, L_0x5a2f0c9a65f0;  alias, 1 drivers
L_0x72defaa9f840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c947790_0 .net "HIGH", 0 0, L_0x72defaa9f840;  1 drivers
v0x5a2f0c947830_0 .net "IN", 0 0, L_0x5a2f0c989d10;  alias, 1 drivers
L_0x72defaa9f7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c9478d0_0 .net "LOW", 0 0, L_0x72defaa9f7f8;  1 drivers
v0x5a2f0c947a00_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c9a6230;  1 drivers
v0x5a2f0c947ad0_0 .net "RE", 0 0, v0x5a2f0c93b270_0;  alias, 1 drivers
v0x5a2f0c947ba0_0 .net "READ", 0 0, v0x5a2f0c93b850_0;  alias, 1 drivers
v0x5a2f0c947c70_0 .var "SHIFT_CLK", 0 0;
L_0x72defaa9f8d0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c947d10_0 .net/2u *"_ivl_12", 3 0, L_0x72defaa9f8d0;  1 drivers
v0x5a2f0c947db0_0 .net *"_ivl_14", 0 0, L_0x5a2f0c9a64b0;  1 drivers
v0x5a2f0c947e50_0 .net/2u *"_ivl_18", 0 0, L_0x72defaa9f918;  1 drivers
v0x5a2f0c947f10_0 .net *"_ivl_20", 0 0, L_0x5a2f0c9a6b40;  1 drivers
o0x72defaaf9628 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c947fd0_0 name=_ivl_22
v0x5a2f0c9480b0_0 .var *"_ivl_30", 0 0; Local signal
L_0x72defaa9f888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c948190_0 .net/2u *"_ivl_6", 3 0, L_0x72defaa9f888;  1 drivers
v0x5a2f0c948270_0 .net *"_ivl_8", 0 0, L_0x5a2f0c9a62d0;  1 drivers
E_0x5a2f0c93d3d0 .event edge, v0x5a2f0c93b550_0;
E_0x5a2f0c93d450 .event edge, v0x5a2f0c93b850_0, v0x5a2f0c93b610_0, v0x5a2f0c93dd70_0;
L_0x5a2f0c9a62d0 .cmp/eq 4, v0x5a2f0c947490_0, L_0x72defaa9f888;
L_0x5a2f0c9a63c0 .functor MUXZ 1, L_0x72defaa9f7f8, L_0x72defaa9f840, L_0x5a2f0c9a62d0, C4<>;
L_0x5a2f0c9a64b0 .cmp/eq 4, v0x5a2f0c947490_0, L_0x72defaa9f8d0;
L_0x5a2f0c9a65f0 .functor MUXZ 1, L_0x72defaa9f7f8, L_0x72defaa9f840, L_0x5a2f0c9a64b0, C4<>;
L_0x5a2f0c9a6c00 .functor MUXZ 8, o0x72defaaf9628, L_0x5a2f0c9a6230, L_0x5a2f0c9a6b40, C4<>;
S_0x5a2f0c93d4b0 .scope module, "receiver_shift_register" "SHIFT_REGISTER_8BIT" 8 59, 4 4 0, S_0x5a2f0c93d1f0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5a2f0c946db0_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  1 drivers
v0x5a2f0c946e70_0 .net "CLR", 0 0, L_0x5a2f0c9a6fb0;  alias, 1 drivers
o0x72defaaf9388 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5a2f0c946f30_0 .net "P_DATA_IN", 7 0, o0x72defaaf9388;  0 drivers
v0x5a2f0c947000_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c9a6230;  alias, 1 drivers
v0x5a2f0c9470e0_0 .net "SH_LD", 0 0, L_0x72defaa9f840;  alias, 1 drivers
v0x5a2f0c9471d0_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c989d10;  alias, 1 drivers
L_0x5a2f0c9a2e20 .part o0x72defaaf9388, 4, 4;
L_0x5a2f0c9a6000 .part o0x72defaaf9388, 0, 4;
L_0x5a2f0c9a60f0 .part L_0x5a2f0c9a6230, 4, 1;
L_0x5a2f0c9a6230 .concat8 [ 4 4 0 0], L_0x5a2f0c9a3560, L_0x5a2f0c9a01a0;
S_0x5a2f0c93d790 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 4 13, 5 3 0, S_0x5a2f0c93d4b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c9a07c0 .functor NOT 1, L_0x72defaa9f840, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a08f0 .functor NOT 1, L_0x5a2f0c9a6fb0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a0990 .functor AND 1, L_0x5a2f0c9a07c0, L_0x5a2f0c9a0a30, C4<1>, C4<1>;
L_0x5a2f0c9a0ad0 .functor NOR 1, L_0x72defaa9f840, L_0x5a2f0c9a0bd0, C4<0>, C4<0>;
L_0x5a2f0c9a0750 .functor AND 1, L_0x5a2f0c9a07c0, L_0x5a2f0c9a0c70, C4<1>, C4<1>;
L_0x5a2f0c9a0d10 .functor NOR 1, L_0x72defaa9f840, L_0x5a2f0c9a0db0, C4<0>, C4<0>;
L_0x5a2f0c9a0fc0 .functor AND 1, L_0x5a2f0c9a07c0, L_0x5a2f0c9a10c0, C4<1>, C4<1>;
L_0x5a2f0c9a1160 .functor NOR 1, L_0x72defaa9f840, L_0x5a2f0c9a1250, C4<0>, C4<0>;
L_0x5a2f0c9a1550 .functor AND 1, L_0x5a2f0c9a07c0, L_0x5a2f0c9a1610, C4<1>, C4<1>;
L_0x5a2f0c9a18a0 .functor NOR 1, L_0x72defaa9f840, L_0x5a2f0c9a1960, C4<0>, C4<0>;
L_0x5a2f0c9a1700 .functor AND 1, L_0x5a2f0c9a1c20, L_0x5a2f0c9a08f0, C4<1>, C4<1>;
L_0x5a2f0c9a1d60 .functor OR 1, L_0x5a2f0c9a1e40, L_0x5a2f0c9a6fb0, C4<0>, C4<0>;
L_0x5a2f0c9a1b10 .functor AND 1, L_0x5a2f0c9a2050, L_0x5a2f0c9a08f0, C4<1>, C4<1>;
L_0x5a2f0c9a20f0 .functor OR 1, L_0x5a2f0c9a2270, L_0x5a2f0c9a6fb0, C4<0>, C4<0>;
L_0x5a2f0c9a1dd0 .functor AND 1, L_0x5a2f0c9a1f80, L_0x5a2f0c9a08f0, C4<1>, C4<1>;
L_0x5a2f0c9a2440 .functor OR 1, L_0x5a2f0c9a2540, L_0x5a2f0c9a6fb0, C4<0>, C4<0>;
L_0x5a2f0c9a2770 .functor AND 1, L_0x5a2f0c9a2830, L_0x5a2f0c9a08f0, C4<1>, C4<1>;
L_0x5a2f0c9a2ac0 .functor OR 1, L_0x5a2f0c9a2c20, L_0x5a2f0c9a6fb0, C4<0>, C4<0>;
L_0x5a2f0c9a2920 .functor BUFZ 4, L_0x5a2f0c9a2e20, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c93f930_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c93f9f0_0 .net "CLR", 0 0, L_0x5a2f0c9a6fb0;  alias, 1 drivers
v0x5a2f0c93fab0_0 .net "D_CLR", 3 0, L_0x5a2f0c9a25e0;  1 drivers
v0x5a2f0c93fb80_0 .net "D_DATA", 3 0, L_0x5a2f0c9a2920;  1 drivers
v0x5a2f0c93fc40_0 .net "D_PRE", 3 0, L_0x5a2f0c9a2360;  1 drivers
v0x5a2f0c93fd20_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c9a2e20;  1 drivers
v0x5a2f0c93fe00_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c9a01a0;  1 drivers
v0x5a2f0c93fee0_0 .net "SH_LD", 0 0, L_0x72defaa9f840;  alias, 1 drivers
v0x5a2f0c93ffa0_0 .net "S_CLR", 3 0, L_0x5a2f0c9a12f0;  1 drivers
v0x5a2f0c940110_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c989d10;  alias, 1 drivers
v0x5a2f0c9401b0_0 .net "S_PRE", 3 0, L_0x5a2f0c9a1390;  1 drivers
v0x5a2f0c940290_0 .net *"_ivl_101", 0 0, L_0x5a2f0c9a2440;  1 drivers
v0x5a2f0c940370_0 .net *"_ivl_104", 0 0, L_0x5a2f0c9a2540;  1 drivers
v0x5a2f0c940450_0 .net *"_ivl_106", 0 0, L_0x5a2f0c9a2770;  1 drivers
v0x5a2f0c940530_0 .net *"_ivl_110", 0 0, L_0x5a2f0c9a2830;  1 drivers
v0x5a2f0c940610_0 .net *"_ivl_112", 0 0, L_0x5a2f0c9a2ac0;  1 drivers
v0x5a2f0c9406f0_0 .net *"_ivl_116", 0 0, L_0x5a2f0c9a2c20;  1 drivers
v0x5a2f0c9407d0_0 .net *"_ivl_34", 0 0, L_0x5a2f0c9a0990;  1 drivers
v0x5a2f0c9408b0_0 .net *"_ivl_37", 0 0, L_0x5a2f0c9a0a30;  1 drivers
v0x5a2f0c940990_0 .net *"_ivl_39", 0 0, L_0x5a2f0c9a0ad0;  1 drivers
v0x5a2f0c940a70_0 .net *"_ivl_42", 0 0, L_0x5a2f0c9a0bd0;  1 drivers
v0x5a2f0c940b50_0 .net *"_ivl_44", 0 0, L_0x5a2f0c9a0750;  1 drivers
v0x5a2f0c940c30_0 .net *"_ivl_47", 0 0, L_0x5a2f0c9a0c70;  1 drivers
v0x5a2f0c940d10_0 .net *"_ivl_49", 0 0, L_0x5a2f0c9a0d10;  1 drivers
v0x5a2f0c940df0_0 .net *"_ivl_52", 0 0, L_0x5a2f0c9a0db0;  1 drivers
v0x5a2f0c940ed0_0 .net *"_ivl_54", 0 0, L_0x5a2f0c9a0fc0;  1 drivers
v0x5a2f0c940fb0_0 .net *"_ivl_57", 0 0, L_0x5a2f0c9a10c0;  1 drivers
v0x5a2f0c941090_0 .net *"_ivl_59", 0 0, L_0x5a2f0c9a1160;  1 drivers
v0x5a2f0c941170_0 .net *"_ivl_62", 0 0, L_0x5a2f0c9a1250;  1 drivers
v0x5a2f0c941250_0 .net *"_ivl_64", 0 0, L_0x5a2f0c9a1550;  1 drivers
v0x5a2f0c941330_0 .net *"_ivl_68", 0 0, L_0x5a2f0c9a1610;  1 drivers
v0x5a2f0c941410_0 .net *"_ivl_70", 0 0, L_0x5a2f0c9a18a0;  1 drivers
v0x5a2f0c9414f0_0 .net *"_ivl_74", 0 0, L_0x5a2f0c9a1960;  1 drivers
v0x5a2f0c9417e0_0 .net *"_ivl_76", 0 0, L_0x5a2f0c9a1700;  1 drivers
v0x5a2f0c9418c0_0 .net *"_ivl_79", 0 0, L_0x5a2f0c9a1c20;  1 drivers
v0x5a2f0c9419a0_0 .net *"_ivl_81", 0 0, L_0x5a2f0c9a1d60;  1 drivers
v0x5a2f0c941a80_0 .net *"_ivl_84", 0 0, L_0x5a2f0c9a1e40;  1 drivers
v0x5a2f0c941b60_0 .net *"_ivl_86", 0 0, L_0x5a2f0c9a1b10;  1 drivers
v0x5a2f0c941c40_0 .net *"_ivl_89", 0 0, L_0x5a2f0c9a2050;  1 drivers
v0x5a2f0c941d20_0 .net *"_ivl_91", 0 0, L_0x5a2f0c9a20f0;  1 drivers
v0x5a2f0c941e00_0 .net *"_ivl_94", 0 0, L_0x5a2f0c9a2270;  1 drivers
v0x5a2f0c941ee0_0 .net *"_ivl_96", 0 0, L_0x5a2f0c9a1dd0;  1 drivers
v0x5a2f0c941fc0_0 .net *"_ivl_99", 0 0, L_0x5a2f0c9a1f80;  1 drivers
v0x5a2f0c9420a0_0 .net "notCLR", 0 0, L_0x5a2f0c9a08f0;  1 drivers
v0x5a2f0c942160_0 .net "notSH_LD", 0 0, L_0x5a2f0c9a07c0;  1 drivers
L_0x5a2f0c99fb80 .part L_0x5a2f0c9a25e0, 0, 1;
L_0x5a2f0c99fc20 .part L_0x5a2f0c9a2360, 0, 1;
L_0x5a2f0c99fcc0 .part L_0x5a2f0c9a01a0, 3, 1;
L_0x5a2f0c99fd60 .part L_0x5a2f0c9a25e0, 1, 1;
L_0x5a2f0c99fe00 .part L_0x5a2f0c9a2360, 1, 1;
L_0x5a2f0c99fef0 .part L_0x5a2f0c9a01a0, 2, 1;
L_0x5a2f0c99ffe0 .part L_0x5a2f0c9a25e0, 2, 1;
L_0x5a2f0c9a0080 .part L_0x5a2f0c9a2360, 2, 1;
L_0x5a2f0c9a01a0 .concat8 [ 1 1 1 1], v0x5a2f0c93f780_0, v0x5a2f0c93efe0_0, v0x5a2f0c93e810_0, v0x5a2f0c93e080_0;
L_0x5a2f0c9a0330 .part L_0x5a2f0c9a01a0, 1, 1;
L_0x5a2f0c9a0490 .part L_0x5a2f0c9a25e0, 3, 1;
L_0x5a2f0c9a05f0 .part L_0x5a2f0c9a2360, 3, 1;
L_0x5a2f0c9a0a30 .part L_0x5a2f0c9a2920, 3, 1;
L_0x5a2f0c9a0bd0 .part L_0x5a2f0c9a2920, 3, 1;
L_0x5a2f0c9a0c70 .part L_0x5a2f0c9a2920, 2, 1;
L_0x5a2f0c9a0db0 .part L_0x5a2f0c9a2920, 2, 1;
L_0x5a2f0c9a10c0 .part L_0x5a2f0c9a2920, 1, 1;
L_0x5a2f0c9a1250 .part L_0x5a2f0c9a2920, 1, 1;
L_0x5a2f0c9a1390 .concat8 [ 1 1 1 1], L_0x5a2f0c9a0990, L_0x5a2f0c9a0750, L_0x5a2f0c9a0fc0, L_0x5a2f0c9a1550;
L_0x5a2f0c9a1610 .part L_0x5a2f0c9a2920, 0, 1;
L_0x5a2f0c9a12f0 .concat8 [ 1 1 1 1], L_0x5a2f0c9a0ad0, L_0x5a2f0c9a0d10, L_0x5a2f0c9a1160, L_0x5a2f0c9a18a0;
L_0x5a2f0c9a1960 .part L_0x5a2f0c9a2920, 0, 1;
L_0x5a2f0c9a1c20 .part L_0x5a2f0c9a1390, 0, 1;
L_0x5a2f0c9a1e40 .part L_0x5a2f0c9a12f0, 0, 1;
L_0x5a2f0c9a2050 .part L_0x5a2f0c9a1390, 1, 1;
L_0x5a2f0c9a2270 .part L_0x5a2f0c9a12f0, 1, 1;
L_0x5a2f0c9a1f80 .part L_0x5a2f0c9a1390, 2, 1;
L_0x5a2f0c9a2540 .part L_0x5a2f0c9a12f0, 2, 1;
L_0x5a2f0c9a2360 .concat8 [ 1 1 1 1], L_0x5a2f0c9a1700, L_0x5a2f0c9a1b10, L_0x5a2f0c9a1dd0, L_0x5a2f0c9a2770;
L_0x5a2f0c9a2830 .part L_0x5a2f0c9a1390, 3, 1;
L_0x5a2f0c9a25e0 .concat8 [ 1 1 1 1], L_0x5a2f0c9a1d60, L_0x5a2f0c9a20f0, L_0x5a2f0c9a2440, L_0x5a2f0c9a2ac0;
L_0x5a2f0c9a2c20 .part L_0x5a2f0c9a12f0, 3, 1;
S_0x5a2f0c93da70 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c93d790;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c93dd70_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c93de50_0 .net "CLR", 0 0, L_0x5a2f0c99fb80;  1 drivers
v0x5a2f0c93df10_0 .net "DATA", 0 0, L_0x5a2f0c989d10;  alias, 1 drivers
v0x5a2f0c93dfe0_0 .net "PRE", 0 0, L_0x5a2f0c99fc20;  1 drivers
v0x5a2f0c93e080_0 .var "Q", 0 0;
E_0x5a2f0c93dcf0 .event posedge, v0x5a2f0c93dfe0_0, v0x5a2f0c93de50_0, v0x5a2f0c93dd70_0;
S_0x5a2f0c93e210 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c93d790;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c93e4f0_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c93e5e0_0 .net "CLR", 0 0, L_0x5a2f0c99fd60;  1 drivers
v0x5a2f0c93e680_0 .net "DATA", 0 0, L_0x5a2f0c99fcc0;  1 drivers
v0x5a2f0c93e750_0 .net "PRE", 0 0, L_0x5a2f0c99fe00;  1 drivers
v0x5a2f0c93e810_0 .var "Q", 0 0;
E_0x5a2f0c93e490 .event posedge, v0x5a2f0c93e750_0, v0x5a2f0c93e5e0_0, v0x5a2f0c93dd70_0;
S_0x5a2f0c93e9c0 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c93d790;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c93ecb0_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c93edc0_0 .net "CLR", 0 0, L_0x5a2f0c99ffe0;  1 drivers
v0x5a2f0c93ee80_0 .net "DATA", 0 0, L_0x5a2f0c99fef0;  1 drivers
v0x5a2f0c93ef20_0 .net "PRE", 0 0, L_0x5a2f0c9a0080;  1 drivers
v0x5a2f0c93efe0_0 .var "Q", 0 0;
E_0x5a2f0c93ec50 .event posedge, v0x5a2f0c93ef20_0, v0x5a2f0c93edc0_0, v0x5a2f0c93dd70_0;
S_0x5a2f0c93f190 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c93d790;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c93f470_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c93f530_0 .net "CLR", 0 0, L_0x5a2f0c9a0490;  1 drivers
v0x5a2f0c93f5f0_0 .net "DATA", 0 0, L_0x5a2f0c9a0330;  1 drivers
v0x5a2f0c93f6c0_0 .net "PRE", 0 0, L_0x5a2f0c9a05f0;  1 drivers
v0x5a2f0c93f780_0 .var "Q", 0 0;
E_0x5a2f0c93f3f0 .event posedge, v0x5a2f0c93f6c0_0, v0x5a2f0c93f530_0, v0x5a2f0c93dd70_0;
S_0x5a2f0c942320 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 4 21, 5 3 0, S_0x5a2f0c93d4b0;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c9a3a60 .functor NOT 1, L_0x72defaa9f840, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a3b00 .functor NOT 1, L_0x5a2f0c9a6fb0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9a3ba0 .functor AND 1, L_0x5a2f0c9a3a60, L_0x5a2f0c9a3c40, C4<1>, C4<1>;
L_0x5a2f0c9a3ce0 .functor NOR 1, L_0x72defaa9f840, L_0x5a2f0c9a3de0, C4<0>, C4<0>;
L_0x5a2f0c9a39f0 .functor AND 1, L_0x5a2f0c9a3a60, L_0x5a2f0c9a3e80, C4<1>, C4<1>;
L_0x5a2f0c9a3f70 .functor NOR 1, L_0x72defaa9f840, L_0x5a2f0c9a4010, C4<0>, C4<0>;
L_0x5a2f0c9a4220 .functor AND 1, L_0x5a2f0c9a3a60, L_0x5a2f0c9a4320, C4<1>, C4<1>;
L_0x5a2f0c9a43c0 .functor NOR 1, L_0x72defaa9f840, L_0x5a2f0c9a44b0, C4<0>, C4<0>;
L_0x5a2f0c9a47b0 .functor AND 1, L_0x5a2f0c9a3a60, L_0x5a2f0c9a4870, C4<1>, C4<1>;
L_0x5a2f0c9a4b00 .functor NOR 1, L_0x72defaa9f840, L_0x5a2f0c9a4bc0, C4<0>, C4<0>;
L_0x5a2f0c9a4960 .functor AND 1, L_0x5a2f0c9a4e80, L_0x5a2f0c9a3b00, C4<1>, C4<1>;
L_0x5a2f0c9a4fc0 .functor OR 1, L_0x5a2f0c9a50a0, L_0x5a2f0c9a6fb0, C4<0>, C4<0>;
L_0x5a2f0c9a4d70 .functor AND 1, L_0x5a2f0c9a52b0, L_0x5a2f0c9a3b00, C4<1>, C4<1>;
L_0x5a2f0c9a5350 .functor OR 1, L_0x5a2f0c9a53c0, L_0x5a2f0c9a6fb0, C4<0>, C4<0>;
L_0x5a2f0c9a5030 .functor AND 1, L_0x5a2f0c9a51e0, L_0x5a2f0c9a3b00, C4<1>, C4<1>;
L_0x5a2f0c9a5590 .functor OR 1, L_0x5a2f0c9a5690, L_0x5a2f0c9a6fb0, C4<0>, C4<0>;
L_0x5a2f0c9a5950 .functor AND 1, L_0x5a2f0c9a5a10, L_0x5a2f0c9a3b00, C4<1>, C4<1>;
L_0x5a2f0c9a5ca0 .functor OR 1, L_0x5a2f0c9a5e00, L_0x5a2f0c9a6fb0, C4<0>, C4<0>;
L_0x5a2f0c9a5b00 .functor BUFZ 4, L_0x5a2f0c9a6000, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c944420_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c9444e0_0 .net "CLR", 0 0, L_0x5a2f0c9a6fb0;  alias, 1 drivers
v0x5a2f0c9445f0_0 .net "D_CLR", 3 0, L_0x5a2f0c9a57c0;  1 drivers
v0x5a2f0c944690_0 .net "D_DATA", 3 0, L_0x5a2f0c9a5b00;  1 drivers
v0x5a2f0c944770_0 .net "D_PRE", 3 0, L_0x5a2f0c9a54b0;  1 drivers
v0x5a2f0c9448a0_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c9a6000;  1 drivers
v0x5a2f0c944980_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c9a3560;  1 drivers
v0x5a2f0c944a60_0 .net "SH_LD", 0 0, L_0x72defaa9f840;  alias, 1 drivers
v0x5a2f0c944b00_0 .net "S_CLR", 3 0, L_0x5a2f0c9a4550;  1 drivers
v0x5a2f0c944bc0_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c9a60f0;  1 drivers
v0x5a2f0c944c60_0 .net "S_PRE", 3 0, L_0x5a2f0c9a45f0;  1 drivers
v0x5a2f0c944d20_0 .net *"_ivl_101", 0 0, L_0x5a2f0c9a5590;  1 drivers
v0x5a2f0c944e00_0 .net *"_ivl_104", 0 0, L_0x5a2f0c9a5690;  1 drivers
v0x5a2f0c944ee0_0 .net *"_ivl_106", 0 0, L_0x5a2f0c9a5950;  1 drivers
v0x5a2f0c944fc0_0 .net *"_ivl_110", 0 0, L_0x5a2f0c9a5a10;  1 drivers
v0x5a2f0c9450a0_0 .net *"_ivl_112", 0 0, L_0x5a2f0c9a5ca0;  1 drivers
v0x5a2f0c945180_0 .net *"_ivl_116", 0 0, L_0x5a2f0c9a5e00;  1 drivers
v0x5a2f0c945260_0 .net *"_ivl_34", 0 0, L_0x5a2f0c9a3ba0;  1 drivers
v0x5a2f0c945340_0 .net *"_ivl_37", 0 0, L_0x5a2f0c9a3c40;  1 drivers
v0x5a2f0c945420_0 .net *"_ivl_39", 0 0, L_0x5a2f0c9a3ce0;  1 drivers
v0x5a2f0c945500_0 .net *"_ivl_42", 0 0, L_0x5a2f0c9a3de0;  1 drivers
v0x5a2f0c9455e0_0 .net *"_ivl_44", 0 0, L_0x5a2f0c9a39f0;  1 drivers
v0x5a2f0c9456c0_0 .net *"_ivl_47", 0 0, L_0x5a2f0c9a3e80;  1 drivers
v0x5a2f0c9457a0_0 .net *"_ivl_49", 0 0, L_0x5a2f0c9a3f70;  1 drivers
v0x5a2f0c945880_0 .net *"_ivl_52", 0 0, L_0x5a2f0c9a4010;  1 drivers
v0x5a2f0c945960_0 .net *"_ivl_54", 0 0, L_0x5a2f0c9a4220;  1 drivers
v0x5a2f0c945a40_0 .net *"_ivl_57", 0 0, L_0x5a2f0c9a4320;  1 drivers
v0x5a2f0c945b20_0 .net *"_ivl_59", 0 0, L_0x5a2f0c9a43c0;  1 drivers
v0x5a2f0c945c00_0 .net *"_ivl_62", 0 0, L_0x5a2f0c9a44b0;  1 drivers
v0x5a2f0c945ce0_0 .net *"_ivl_64", 0 0, L_0x5a2f0c9a47b0;  1 drivers
v0x5a2f0c945dc0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c9a4870;  1 drivers
v0x5a2f0c945ea0_0 .net *"_ivl_70", 0 0, L_0x5a2f0c9a4b00;  1 drivers
v0x5a2f0c945f80_0 .net *"_ivl_74", 0 0, L_0x5a2f0c9a4bc0;  1 drivers
v0x5a2f0c946270_0 .net *"_ivl_76", 0 0, L_0x5a2f0c9a4960;  1 drivers
v0x5a2f0c946350_0 .net *"_ivl_79", 0 0, L_0x5a2f0c9a4e80;  1 drivers
v0x5a2f0c946430_0 .net *"_ivl_81", 0 0, L_0x5a2f0c9a4fc0;  1 drivers
v0x5a2f0c946510_0 .net *"_ivl_84", 0 0, L_0x5a2f0c9a50a0;  1 drivers
v0x5a2f0c9465f0_0 .net *"_ivl_86", 0 0, L_0x5a2f0c9a4d70;  1 drivers
v0x5a2f0c9466d0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c9a52b0;  1 drivers
v0x5a2f0c9467b0_0 .net *"_ivl_91", 0 0, L_0x5a2f0c9a5350;  1 drivers
v0x5a2f0c946890_0 .net *"_ivl_94", 0 0, L_0x5a2f0c9a53c0;  1 drivers
v0x5a2f0c946970_0 .net *"_ivl_96", 0 0, L_0x5a2f0c9a5030;  1 drivers
v0x5a2f0c946a50_0 .net *"_ivl_99", 0 0, L_0x5a2f0c9a51e0;  1 drivers
v0x5a2f0c946b30_0 .net "notCLR", 0 0, L_0x5a2f0c9a3b00;  1 drivers
v0x5a2f0c946bf0_0 .net "notSH_LD", 0 0, L_0x5a2f0c9a3a60;  1 drivers
L_0x5a2f0c9a2ec0 .part L_0x5a2f0c9a57c0, 0, 1;
L_0x5a2f0c9a2f60 .part L_0x5a2f0c9a54b0, 0, 1;
L_0x5a2f0c9a3000 .part L_0x5a2f0c9a3560, 3, 1;
L_0x5a2f0c9a30a0 .part L_0x5a2f0c9a57c0, 1, 1;
L_0x5a2f0c9a3190 .part L_0x5a2f0c9a54b0, 1, 1;
L_0x5a2f0c9a3280 .part L_0x5a2f0c9a3560, 2, 1;
L_0x5a2f0c9a3370 .part L_0x5a2f0c9a57c0, 2, 1;
L_0x5a2f0c9a3440 .part L_0x5a2f0c9a54b0, 2, 1;
L_0x5a2f0c9a3560 .concat8 [ 1 1 1 1], v0x5a2f0c944270_0, v0x5a2f0c943ad0_0, v0x5a2f0c943320_0, v0x5a2f0c942b80_0;
L_0x5a2f0c9a36f0 .part L_0x5a2f0c9a3560, 1, 1;
L_0x5a2f0c9a37c0 .part L_0x5a2f0c9a57c0, 3, 1;
L_0x5a2f0c9a3890 .part L_0x5a2f0c9a54b0, 3, 1;
L_0x5a2f0c9a3c40 .part L_0x5a2f0c9a5b00, 3, 1;
L_0x5a2f0c9a3de0 .part L_0x5a2f0c9a5b00, 3, 1;
L_0x5a2f0c9a3e80 .part L_0x5a2f0c9a5b00, 2, 1;
L_0x5a2f0c9a4010 .part L_0x5a2f0c9a5b00, 2, 1;
L_0x5a2f0c9a4320 .part L_0x5a2f0c9a5b00, 1, 1;
L_0x5a2f0c9a44b0 .part L_0x5a2f0c9a5b00, 1, 1;
L_0x5a2f0c9a45f0 .concat8 [ 1 1 1 1], L_0x5a2f0c9a3ba0, L_0x5a2f0c9a39f0, L_0x5a2f0c9a4220, L_0x5a2f0c9a47b0;
L_0x5a2f0c9a4870 .part L_0x5a2f0c9a5b00, 0, 1;
L_0x5a2f0c9a4550 .concat8 [ 1 1 1 1], L_0x5a2f0c9a3ce0, L_0x5a2f0c9a3f70, L_0x5a2f0c9a43c0, L_0x5a2f0c9a4b00;
L_0x5a2f0c9a4bc0 .part L_0x5a2f0c9a5b00, 0, 1;
L_0x5a2f0c9a4e80 .part L_0x5a2f0c9a45f0, 0, 1;
L_0x5a2f0c9a50a0 .part L_0x5a2f0c9a4550, 0, 1;
L_0x5a2f0c9a52b0 .part L_0x5a2f0c9a45f0, 1, 1;
L_0x5a2f0c9a53c0 .part L_0x5a2f0c9a4550, 1, 1;
L_0x5a2f0c9a51e0 .part L_0x5a2f0c9a45f0, 2, 1;
L_0x5a2f0c9a5690 .part L_0x5a2f0c9a4550, 2, 1;
L_0x5a2f0c9a54b0 .concat8 [ 1 1 1 1], L_0x5a2f0c9a4960, L_0x5a2f0c9a4d70, L_0x5a2f0c9a5030, L_0x5a2f0c9a5950;
L_0x5a2f0c9a5a10 .part L_0x5a2f0c9a45f0, 3, 1;
L_0x5a2f0c9a57c0 .concat8 [ 1 1 1 1], L_0x5a2f0c9a4fc0, L_0x5a2f0c9a5350, L_0x5a2f0c9a5590, L_0x5a2f0c9a5ca0;
L_0x5a2f0c9a5e00 .part L_0x5a2f0c9a4550, 3, 1;
S_0x5a2f0c9425c0 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c942320;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c9428a0_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c942960_0 .net "CLR", 0 0, L_0x5a2f0c9a2ec0;  1 drivers
v0x5a2f0c942a20_0 .net "DATA", 0 0, L_0x5a2f0c9a60f0;  alias, 1 drivers
v0x5a2f0c942ac0_0 .net "PRE", 0 0, L_0x5a2f0c9a2f60;  1 drivers
v0x5a2f0c942b80_0 .var "Q", 0 0;
E_0x5a2f0c942820 .event posedge, v0x5a2f0c942ac0_0, v0x5a2f0c942960_0, v0x5a2f0c93dd70_0;
S_0x5a2f0c942d30 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c942320;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c943010_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c9430d0_0 .net "CLR", 0 0, L_0x5a2f0c9a30a0;  1 drivers
v0x5a2f0c943190_0 .net "DATA", 0 0, L_0x5a2f0c9a3000;  1 drivers
v0x5a2f0c943260_0 .net "PRE", 0 0, L_0x5a2f0c9a3190;  1 drivers
v0x5a2f0c943320_0 .var "Q", 0 0;
E_0x5a2f0c942fb0 .event posedge, v0x5a2f0c943260_0, v0x5a2f0c9430d0_0, v0x5a2f0c93dd70_0;
S_0x5a2f0c9434d0 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c942320;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c9437c0_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c943880_0 .net "CLR", 0 0, L_0x5a2f0c9a3370;  1 drivers
v0x5a2f0c943940_0 .net "DATA", 0 0, L_0x5a2f0c9a3280;  1 drivers
v0x5a2f0c943a10_0 .net "PRE", 0 0, L_0x5a2f0c9a3440;  1 drivers
v0x5a2f0c943ad0_0 .var "Q", 0 0;
E_0x5a2f0c943760 .event posedge, v0x5a2f0c943a10_0, v0x5a2f0c943880_0, v0x5a2f0c93dd70_0;
S_0x5a2f0c943c80 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c942320;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c943f60_0 .net "CLK", 0 0, v0x5a2f0c947c70_0;  alias, 1 drivers
v0x5a2f0c944020_0 .net "CLR", 0 0, L_0x5a2f0c9a37c0;  1 drivers
v0x5a2f0c9440e0_0 .net "DATA", 0 0, L_0x5a2f0c9a36f0;  1 drivers
v0x5a2f0c9441b0_0 .net "PRE", 0 0, L_0x5a2f0c9a3890;  1 drivers
v0x5a2f0c944270_0 .var "Q", 0 0;
E_0x5a2f0c943ee0 .event posedge, v0x5a2f0c9441b0_0, v0x5a2f0c944020_0, v0x5a2f0c93dd70_0;
S_0x5a2f0c948430 .scope module, "sender" "SENDER" 3 40, 8 4 0, S_0x5a2f0c9266f0;
 .timescale -10 -10;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "TE";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 1 "OUT";
    .port_info 6 /OUTPUT 1 "FULL_STATE";
    .port_info 7 /OUTPUT 1 "EMPTY_STATE";
L_0x5a2f0c99ef10 .functor NOT 1, v0x5a2f0c93be30_0, C4<0>, C4<0>, C4<0>;
L_0x72defaa9f7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c99ef80 .functor XNOR 1, L_0x5a2f0c9a6ed0, L_0x72defaa9f7b0, C4<0>, C4<0>;
L_0x5a2f0c99f200 .functor XNOR 1, v0x5a2f0c93bfd0_0, L_0x72defaa9f7b0, C4<0>, C4<0>;
v0x5a2f0c952890_0 .net "CLK", 0 0, L_0x5a2f0c9a6e60;  alias, 1 drivers
v0x5a2f0c952950_0 .net "CLR", 0 0, L_0x5a2f0c9a6ed0;  alias, 1 drivers
v0x5a2f0c9529f0_0 .var "COUNT_SENT", 3 0;
v0x5a2f0c952a90_0 .net "DATA", 7 0, L_0x5a2f0c992170;  alias, 1 drivers
v0x5a2f0c952b50_0 .net "EMPTY_STATE", 0 0, L_0x5a2f0c99f710;  alias, 1 drivers
v0x5a2f0c952c40_0 .net "FULL_STATE", 0 0, L_0x5a2f0c99f9c0;  alias, 1 drivers
v0x5a2f0c952ce0_0 .net "HIGH", 0 0, L_0x72defaa9f7b0;  1 drivers
L_0x72defaa9f768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c952d80_0 .net "LOW", 0 0, L_0x72defaa9f768;  1 drivers
v0x5a2f0c952e20_0 .net "OUT", 0 0, L_0x5a2f0c99f490;  alias, 1 drivers
v0x5a2f0c952ec0_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c99ee70;  1 drivers
v0x5a2f0c952f80_0 .var "SHIFT_CLK", 0 0;
v0x5a2f0c953020_0 .net "TE", 0 0, v0x5a2f0c93bfd0_0;  alias, 1 drivers
v0x5a2f0c9530f0_0 .net "WRITE", 0 0, v0x5a2f0c93be30_0;  alias, 1 drivers
o0x72defaafb9c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c9531c0_0 name=_ivl_10
v0x5a2f0c953260_0 .net *"_ivl_12", 0 0, L_0x5a2f0c99f3a0;  1 drivers
L_0x72defaa9f6d8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c953320_0 .net/2u *"_ivl_16", 3 0, L_0x72defaa9f6d8;  1 drivers
v0x5a2f0c953400_0 .net *"_ivl_18", 0 0, L_0x5a2f0c99f620;  1 drivers
v0x5a2f0c9534c0_0 .net *"_ivl_2", 0 0, L_0x5a2f0c99ef80;  1 drivers
L_0x72defaa9f720 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c953580_0 .net/2u *"_ivl_22", 3 0, L_0x72defaa9f720;  1 drivers
v0x5a2f0c953660_0 .net *"_ivl_24", 0 0, L_0x5a2f0c99f8d0;  1 drivers
v0x5a2f0c953720_0 .var *"_ivl_36", 0 0; Local signal
o0x72defaafbb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5a2f0c953800_0 name=_ivl_4
v0x5a2f0c9538e0_0 .net *"_ivl_6", 0 0, L_0x5a2f0c99f200;  1 drivers
v0x5a2f0c9539a0_0 .net *"_ivl_9", 0 0, L_0x5a2f0c99f270;  1 drivers
E_0x5a2f0c93d6b0 .event edge, v0x5a2f0c93ba70_0;
E_0x5a2f0c948720 .event edge, v0x5a2f0c93be30_0, v0x5a2f0c93bb30_0, v0x5a2f0c949040_0;
L_0x5a2f0c99f270 .part L_0x5a2f0c99ee70, 0, 1;
L_0x5a2f0c99f3a0 .functor MUXZ 1, o0x72defaafb9c8, L_0x5a2f0c99f270, L_0x5a2f0c99f200, C4<>;
L_0x5a2f0c99f490 .functor MUXZ 1, L_0x5a2f0c99f3a0, o0x72defaafbb48, L_0x5a2f0c99ef80, C4<>;
L_0x5a2f0c99f620 .cmp/eq 4, v0x5a2f0c9529f0_0, L_0x72defaa9f6d8;
L_0x5a2f0c99f710 .functor MUXZ 1, L_0x72defaa9f768, L_0x72defaa9f7b0, L_0x5a2f0c99f620, C4<>;
L_0x5a2f0c99f8d0 .cmp/eq 4, v0x5a2f0c9529f0_0, L_0x72defaa9f720;
L_0x5a2f0c99f9c0 .functor MUXZ 1, L_0x72defaa9f768, L_0x72defaa9f7b0, L_0x5a2f0c99f8d0, C4<>;
S_0x5a2f0c948780 .scope module, "sender_shift_register" "SHIFT_REGISTER_8BIT" 8 17, 4 4 0, S_0x5a2f0c948430;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 8 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 8 "P_DATA_OUT";
v0x5a2f0c9522d0_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  1 drivers
v0x5a2f0c952390_0 .net "CLR", 0 0, L_0x5a2f0c9a6ed0;  alias, 1 drivers
v0x5a2f0c952450_0 .net "P_DATA_IN", 7 0, L_0x5a2f0c992170;  alias, 1 drivers
v0x5a2f0c952550_0 .net "P_DATA_OUT", 7 0, L_0x5a2f0c99ee70;  alias, 1 drivers
v0x5a2f0c9525f0_0 .net "SH_LD", 0 0, L_0x5a2f0c99ef10;  1 drivers
v0x5a2f0c9526e0_0 .net "S_DATA_IN", 0 0, L_0x72defaa9f768;  alias, 1 drivers
L_0x5a2f0c99ba00 .part L_0x5a2f0c992170, 4, 4;
L_0x5a2f0c99ec90 .part L_0x5a2f0c992170, 0, 4;
L_0x5a2f0c99ed30 .part L_0x5a2f0c99ee70, 4, 1;
L_0x5a2f0c99ee70 .concat8 [ 4 4 0 0], L_0x5a2f0c99c0e0, L_0x5a2f0c998db0;
S_0x5a2f0c948a60 .scope module, "shift_register_0" "SHIFT_REGISTER_4BIT" 4 13, 5 3 0, S_0x5a2f0c948780;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c9993a0 .functor NOT 1, L_0x5a2f0c99ef10, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c999440 .functor NOT 1, L_0x5a2f0c9a6ed0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c9994e0 .functor AND 1, L_0x5a2f0c9993a0, L_0x5a2f0c999580, C4<1>, C4<1>;
L_0x5a2f0c999620 .functor NOR 1, L_0x5a2f0c99ef10, L_0x5a2f0c9997b0, C4<0>, C4<0>;
L_0x5a2f0c999330 .functor AND 1, L_0x5a2f0c9993a0, L_0x5a2f0c999850, C4<1>, C4<1>;
L_0x5a2f0c9998f0 .functor NOR 1, L_0x5a2f0c99ef10, L_0x5a2f0c999990, C4<0>, C4<0>;
L_0x5a2f0c999ba0 .functor AND 1, L_0x5a2f0c9993a0, L_0x5a2f0c999ca0, C4<1>, C4<1>;
L_0x5a2f0c999d40 .functor NOR 1, L_0x5a2f0c99ef10, L_0x5a2f0c999e30, C4<0>, C4<0>;
L_0x5a2f0c99a130 .functor AND 1, L_0x5a2f0c9993a0, L_0x5a2f0c99a1f0, C4<1>, C4<1>;
L_0x5a2f0c99a480 .functor NOR 1, L_0x5a2f0c99ef10, L_0x5a2f0c99a540, C4<0>, C4<0>;
L_0x5a2f0c99a2e0 .functor AND 1, L_0x5a2f0c99a800, L_0x5a2f0c999440, C4<1>, C4<1>;
L_0x5a2f0c99a940 .functor OR 1, L_0x5a2f0c99aa20, L_0x5a2f0c9a6ed0, C4<0>, C4<0>;
L_0x5a2f0c99a6f0 .functor AND 1, L_0x5a2f0c99ac30, L_0x5a2f0c999440, C4<1>, C4<1>;
L_0x5a2f0c99acd0 .functor OR 1, L_0x5a2f0c99ae50, L_0x5a2f0c9a6ed0, C4<0>, C4<0>;
L_0x5a2f0c99a9b0 .functor AND 1, L_0x5a2f0c99ab60, L_0x5a2f0c999440, C4<1>, C4<1>;
L_0x5a2f0c99b020 .functor OR 1, L_0x5a2f0c99b120, L_0x5a2f0c9a6ed0, C4<0>, C4<0>;
L_0x5a2f0c99b350 .functor AND 1, L_0x5a2f0c99b410, L_0x5a2f0c999440, C4<1>, C4<1>;
L_0x5a2f0c99b6a0 .functor OR 1, L_0x5a2f0c99b800, L_0x5a2f0c9a6ed0, C4<0>, C4<0>;
L_0x5a2f0c99b500 .functor BUFZ 4, L_0x5a2f0c99ba00, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c94ac40_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c94ad00_0 .net "CLR", 0 0, L_0x5a2f0c9a6ed0;  alias, 1 drivers
v0x5a2f0c94adc0_0 .net "D_CLR", 3 0, L_0x5a2f0c99b1c0;  1 drivers
v0x5a2f0c94ae90_0 .net "D_DATA", 3 0, L_0x5a2f0c99b500;  1 drivers
v0x5a2f0c94af50_0 .net "D_PRE", 3 0, L_0x5a2f0c99af40;  1 drivers
v0x5a2f0c94b030_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c99ba00;  1 drivers
v0x5a2f0c94b110_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c998db0;  1 drivers
v0x5a2f0c94b1f0_0 .net "SH_LD", 0 0, L_0x5a2f0c99ef10;  alias, 1 drivers
v0x5a2f0c94b2b0_0 .net "S_CLR", 3 0, L_0x5a2f0c999ed0;  1 drivers
v0x5a2f0c94b420_0 .net "S_DATA_IN", 0 0, L_0x72defaa9f768;  alias, 1 drivers
v0x5a2f0c94b4c0_0 .net "S_PRE", 3 0, L_0x5a2f0c999f70;  1 drivers
v0x5a2f0c94b580_0 .net *"_ivl_101", 0 0, L_0x5a2f0c99b020;  1 drivers
v0x5a2f0c94b660_0 .net *"_ivl_104", 0 0, L_0x5a2f0c99b120;  1 drivers
v0x5a2f0c94b740_0 .net *"_ivl_106", 0 0, L_0x5a2f0c99b350;  1 drivers
v0x5a2f0c94b820_0 .net *"_ivl_110", 0 0, L_0x5a2f0c99b410;  1 drivers
v0x5a2f0c94b900_0 .net *"_ivl_112", 0 0, L_0x5a2f0c99b6a0;  1 drivers
v0x5a2f0c94b9e0_0 .net *"_ivl_116", 0 0, L_0x5a2f0c99b800;  1 drivers
v0x5a2f0c94bbd0_0 .net *"_ivl_34", 0 0, L_0x5a2f0c9994e0;  1 drivers
v0x5a2f0c94bcb0_0 .net *"_ivl_37", 0 0, L_0x5a2f0c999580;  1 drivers
v0x5a2f0c94bd90_0 .net *"_ivl_39", 0 0, L_0x5a2f0c999620;  1 drivers
v0x5a2f0c94be70_0 .net *"_ivl_42", 0 0, L_0x5a2f0c9997b0;  1 drivers
v0x5a2f0c94bf50_0 .net *"_ivl_44", 0 0, L_0x5a2f0c999330;  1 drivers
v0x5a2f0c94c030_0 .net *"_ivl_47", 0 0, L_0x5a2f0c999850;  1 drivers
v0x5a2f0c94c110_0 .net *"_ivl_49", 0 0, L_0x5a2f0c9998f0;  1 drivers
v0x5a2f0c94c1f0_0 .net *"_ivl_52", 0 0, L_0x5a2f0c999990;  1 drivers
v0x5a2f0c94c2d0_0 .net *"_ivl_54", 0 0, L_0x5a2f0c999ba0;  1 drivers
v0x5a2f0c94c3b0_0 .net *"_ivl_57", 0 0, L_0x5a2f0c999ca0;  1 drivers
v0x5a2f0c94c490_0 .net *"_ivl_59", 0 0, L_0x5a2f0c999d40;  1 drivers
v0x5a2f0c94c570_0 .net *"_ivl_62", 0 0, L_0x5a2f0c999e30;  1 drivers
v0x5a2f0c94c650_0 .net *"_ivl_64", 0 0, L_0x5a2f0c99a130;  1 drivers
v0x5a2f0c94c730_0 .net *"_ivl_68", 0 0, L_0x5a2f0c99a1f0;  1 drivers
v0x5a2f0c94c810_0 .net *"_ivl_70", 0 0, L_0x5a2f0c99a480;  1 drivers
v0x5a2f0c94c8f0_0 .net *"_ivl_74", 0 0, L_0x5a2f0c99a540;  1 drivers
v0x5a2f0c94cbe0_0 .net *"_ivl_76", 0 0, L_0x5a2f0c99a2e0;  1 drivers
v0x5a2f0c94ccc0_0 .net *"_ivl_79", 0 0, L_0x5a2f0c99a800;  1 drivers
v0x5a2f0c94cda0_0 .net *"_ivl_81", 0 0, L_0x5a2f0c99a940;  1 drivers
v0x5a2f0c94ce80_0 .net *"_ivl_84", 0 0, L_0x5a2f0c99aa20;  1 drivers
v0x5a2f0c94cf60_0 .net *"_ivl_86", 0 0, L_0x5a2f0c99a6f0;  1 drivers
v0x5a2f0c94d040_0 .net *"_ivl_89", 0 0, L_0x5a2f0c99ac30;  1 drivers
v0x5a2f0c94d120_0 .net *"_ivl_91", 0 0, L_0x5a2f0c99acd0;  1 drivers
v0x5a2f0c94d200_0 .net *"_ivl_94", 0 0, L_0x5a2f0c99ae50;  1 drivers
v0x5a2f0c94d2e0_0 .net *"_ivl_96", 0 0, L_0x5a2f0c99a9b0;  1 drivers
v0x5a2f0c94d3c0_0 .net *"_ivl_99", 0 0, L_0x5a2f0c99ab60;  1 drivers
v0x5a2f0c94d4a0_0 .net "notCLR", 0 0, L_0x5a2f0c999440;  1 drivers
v0x5a2f0c94d560_0 .net "notSH_LD", 0 0, L_0x5a2f0c9993a0;  1 drivers
L_0x5a2f0c998770 .part L_0x5a2f0c99b1c0, 0, 1;
L_0x5a2f0c998810 .part L_0x5a2f0c99af40, 0, 1;
L_0x5a2f0c9988b0 .part L_0x5a2f0c998db0, 3, 1;
L_0x5a2f0c998950 .part L_0x5a2f0c99b1c0, 1, 1;
L_0x5a2f0c998a40 .part L_0x5a2f0c99af40, 1, 1;
L_0x5a2f0c998b30 .part L_0x5a2f0c998db0, 2, 1;
L_0x5a2f0c998c20 .part L_0x5a2f0c99b1c0, 2, 1;
L_0x5a2f0c998cc0 .part L_0x5a2f0c99af40, 2, 1;
L_0x5a2f0c998db0 .concat8 [ 1 1 1 1], v0x5a2f0c94aa90_0, v0x5a2f0c94a2f0_0, v0x5a2f0c949b20_0, v0x5a2f0c949370_0;
L_0x5a2f0c998f10 .part L_0x5a2f0c998db0, 1, 1;
L_0x5a2f0c999070 .part L_0x5a2f0c99b1c0, 3, 1;
L_0x5a2f0c9991d0 .part L_0x5a2f0c99af40, 3, 1;
L_0x5a2f0c999580 .part L_0x5a2f0c99b500, 3, 1;
L_0x5a2f0c9997b0 .part L_0x5a2f0c99b500, 3, 1;
L_0x5a2f0c999850 .part L_0x5a2f0c99b500, 2, 1;
L_0x5a2f0c999990 .part L_0x5a2f0c99b500, 2, 1;
L_0x5a2f0c999ca0 .part L_0x5a2f0c99b500, 1, 1;
L_0x5a2f0c999e30 .part L_0x5a2f0c99b500, 1, 1;
L_0x5a2f0c999f70 .concat8 [ 1 1 1 1], L_0x5a2f0c9994e0, L_0x5a2f0c999330, L_0x5a2f0c999ba0, L_0x5a2f0c99a130;
L_0x5a2f0c99a1f0 .part L_0x5a2f0c99b500, 0, 1;
L_0x5a2f0c999ed0 .concat8 [ 1 1 1 1], L_0x5a2f0c999620, L_0x5a2f0c9998f0, L_0x5a2f0c999d40, L_0x5a2f0c99a480;
L_0x5a2f0c99a540 .part L_0x5a2f0c99b500, 0, 1;
L_0x5a2f0c99a800 .part L_0x5a2f0c999f70, 0, 1;
L_0x5a2f0c99aa20 .part L_0x5a2f0c999ed0, 0, 1;
L_0x5a2f0c99ac30 .part L_0x5a2f0c999f70, 1, 1;
L_0x5a2f0c99ae50 .part L_0x5a2f0c999ed0, 1, 1;
L_0x5a2f0c99ab60 .part L_0x5a2f0c999f70, 2, 1;
L_0x5a2f0c99b120 .part L_0x5a2f0c999ed0, 2, 1;
L_0x5a2f0c99af40 .concat8 [ 1 1 1 1], L_0x5a2f0c99a2e0, L_0x5a2f0c99a6f0, L_0x5a2f0c99a9b0, L_0x5a2f0c99b350;
L_0x5a2f0c99b410 .part L_0x5a2f0c999f70, 3, 1;
L_0x5a2f0c99b1c0 .concat8 [ 1 1 1 1], L_0x5a2f0c99a940, L_0x5a2f0c99acd0, L_0x5a2f0c99b020, L_0x5a2f0c99b6a0;
L_0x5a2f0c99b800 .part L_0x5a2f0c999ed0, 3, 1;
S_0x5a2f0c948d40 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c948a60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c949040_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c949120_0 .net "CLR", 0 0, L_0x5a2f0c998770;  1 drivers
v0x5a2f0c9491e0_0 .net "DATA", 0 0, L_0x72defaa9f768;  alias, 1 drivers
v0x5a2f0c9492b0_0 .net "PRE", 0 0, L_0x5a2f0c998810;  1 drivers
v0x5a2f0c949370_0 .var "Q", 0 0;
E_0x5a2f0c948fc0 .event posedge, v0x5a2f0c9492b0_0, v0x5a2f0c949120_0, v0x5a2f0c949040_0;
S_0x5a2f0c949520 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c948a60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c949800_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c9498f0_0 .net "CLR", 0 0, L_0x5a2f0c998950;  1 drivers
v0x5a2f0c949990_0 .net "DATA", 0 0, L_0x5a2f0c9988b0;  1 drivers
v0x5a2f0c949a60_0 .net "PRE", 0 0, L_0x5a2f0c998a40;  1 drivers
v0x5a2f0c949b20_0 .var "Q", 0 0;
E_0x5a2f0c9497a0 .event posedge, v0x5a2f0c949a60_0, v0x5a2f0c9498f0_0, v0x5a2f0c949040_0;
S_0x5a2f0c949cd0 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c948a60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c949fc0_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c94a0d0_0 .net "CLR", 0 0, L_0x5a2f0c998c20;  1 drivers
v0x5a2f0c94a190_0 .net "DATA", 0 0, L_0x5a2f0c998b30;  1 drivers
v0x5a2f0c94a230_0 .net "PRE", 0 0, L_0x5a2f0c998cc0;  1 drivers
v0x5a2f0c94a2f0_0 .var "Q", 0 0;
E_0x5a2f0c949f60 .event posedge, v0x5a2f0c94a230_0, v0x5a2f0c94a0d0_0, v0x5a2f0c949040_0;
S_0x5a2f0c94a4a0 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c948a60;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c94a780_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c94a840_0 .net "CLR", 0 0, L_0x5a2f0c999070;  1 drivers
v0x5a2f0c94a900_0 .net "DATA", 0 0, L_0x5a2f0c998f10;  1 drivers
v0x5a2f0c94a9d0_0 .net "PRE", 0 0, L_0x5a2f0c9991d0;  1 drivers
v0x5a2f0c94aa90_0 .var "Q", 0 0;
E_0x5a2f0c94a700 .event posedge, v0x5a2f0c94a9d0_0, v0x5a2f0c94a840_0, v0x5a2f0c949040_0;
S_0x5a2f0c94d720 .scope module, "shift_register_1" "SHIFT_REGISTER_4BIT" 4 21, 5 3 0, S_0x5a2f0c948780;
 .timescale -10 -10;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 4 "P_DATA_IN";
    .port_info 3 /INPUT 1 "S_DATA_IN";
    .port_info 4 /INPUT 1 "SH_LD";
    .port_info 5 /OUTPUT 4 "P_DATA_OUT";
L_0x5a2f0c99c670 .functor NOT 1, L_0x5a2f0c99ef10, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c99c820 .functor NOT 1, L_0x5a2f0c9a6ed0, C4<0>, C4<0>, C4<0>;
L_0x5a2f0c99c8c0 .functor AND 1, L_0x5a2f0c99c670, L_0x5a2f0c99c960, C4<1>, C4<1>;
L_0x5a2f0c99ca00 .functor NOR 1, L_0x5a2f0c99ef10, L_0x5a2f0c99cb00, C4<0>, C4<0>;
L_0x5a2f0c99c600 .functor AND 1, L_0x5a2f0c99c670, L_0x5a2f0c99cba0, C4<1>, C4<1>;
L_0x5a2f0c99cc90 .functor NOR 1, L_0x5a2f0c99ef10, L_0x5a2f0c99cd30, C4<0>, C4<0>;
L_0x5a2f0c99ceb0 .functor AND 1, L_0x5a2f0c99c670, L_0x5a2f0c99cfb0, C4<1>, C4<1>;
L_0x5a2f0c99d050 .functor NOR 1, L_0x5a2f0c99ef10, L_0x5a2f0c99d140, C4<0>, C4<0>;
L_0x5a2f0c99d440 .functor AND 1, L_0x5a2f0c99c670, L_0x5a2f0c99d500, C4<1>, C4<1>;
L_0x5a2f0c99d790 .functor NOR 1, L_0x5a2f0c99ef10, L_0x5a2f0c99d850, C4<0>, C4<0>;
L_0x5a2f0c99d5f0 .functor AND 1, L_0x5a2f0c99db10, L_0x5a2f0c99c820, C4<1>, C4<1>;
L_0x5a2f0c99dc50 .functor OR 1, L_0x5a2f0c99dd30, L_0x5a2f0c9a6ed0, C4<0>, C4<0>;
L_0x5a2f0c99da00 .functor AND 1, L_0x5a2f0c99df40, L_0x5a2f0c99c820, C4<1>, C4<1>;
L_0x5a2f0c99dfe0 .functor OR 1, L_0x5a2f0c99e050, L_0x5a2f0c9a6ed0, C4<0>, C4<0>;
L_0x5a2f0c99dcc0 .functor AND 1, L_0x5a2f0c99de70, L_0x5a2f0c99c820, C4<1>, C4<1>;
L_0x5a2f0c99e220 .functor OR 1, L_0x5a2f0c99e320, L_0x5a2f0c9a6ed0, C4<0>, C4<0>;
L_0x5a2f0c99e5e0 .functor AND 1, L_0x5a2f0c99e6a0, L_0x5a2f0c99c820, C4<1>, C4<1>;
L_0x5a2f0c99e930 .functor OR 1, L_0x5a2f0c99ea90, L_0x5a2f0c9a6ed0, C4<0>, C4<0>;
L_0x5a2f0c99e790 .functor BUFZ 4, L_0x5a2f0c99ec90, C4<0000>, C4<0000>, C4<0000>;
v0x5a2f0c94f830_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c94f8f0_0 .net "CLR", 0 0, L_0x5a2f0c9a6ed0;  alias, 1 drivers
v0x5a2f0c94fa00_0 .net "D_CLR", 3 0, L_0x5a2f0c99e450;  1 drivers
v0x5a2f0c94faa0_0 .net "D_DATA", 3 0, L_0x5a2f0c99e790;  1 drivers
v0x5a2f0c94fb80_0 .net "D_PRE", 3 0, L_0x5a2f0c99e140;  1 drivers
v0x5a2f0c94fcb0_0 .net "P_DATA_IN", 3 0, L_0x5a2f0c99ec90;  1 drivers
v0x5a2f0c94fd90_0 .net "P_DATA_OUT", 3 0, L_0x5a2f0c99c0e0;  1 drivers
v0x5a2f0c94fe70_0 .net "SH_LD", 0 0, L_0x5a2f0c99ef10;  alias, 1 drivers
v0x5a2f0c94ff10_0 .net "S_CLR", 3 0, L_0x5a2f0c99d1e0;  1 drivers
v0x5a2f0c94ffd0_0 .net "S_DATA_IN", 0 0, L_0x5a2f0c99ed30;  1 drivers
v0x5a2f0c950070_0 .net "S_PRE", 3 0, L_0x5a2f0c99d280;  1 drivers
v0x5a2f0c950130_0 .net *"_ivl_101", 0 0, L_0x5a2f0c99e220;  1 drivers
v0x5a2f0c950210_0 .net *"_ivl_104", 0 0, L_0x5a2f0c99e320;  1 drivers
v0x5a2f0c9502f0_0 .net *"_ivl_106", 0 0, L_0x5a2f0c99e5e0;  1 drivers
v0x5a2f0c9503d0_0 .net *"_ivl_110", 0 0, L_0x5a2f0c99e6a0;  1 drivers
v0x5a2f0c9504b0_0 .net *"_ivl_112", 0 0, L_0x5a2f0c99e930;  1 drivers
v0x5a2f0c950590_0 .net *"_ivl_116", 0 0, L_0x5a2f0c99ea90;  1 drivers
v0x5a2f0c950780_0 .net *"_ivl_34", 0 0, L_0x5a2f0c99c8c0;  1 drivers
v0x5a2f0c950860_0 .net *"_ivl_37", 0 0, L_0x5a2f0c99c960;  1 drivers
v0x5a2f0c950940_0 .net *"_ivl_39", 0 0, L_0x5a2f0c99ca00;  1 drivers
v0x5a2f0c950a20_0 .net *"_ivl_42", 0 0, L_0x5a2f0c99cb00;  1 drivers
v0x5a2f0c950b00_0 .net *"_ivl_44", 0 0, L_0x5a2f0c99c600;  1 drivers
v0x5a2f0c950be0_0 .net *"_ivl_47", 0 0, L_0x5a2f0c99cba0;  1 drivers
v0x5a2f0c950cc0_0 .net *"_ivl_49", 0 0, L_0x5a2f0c99cc90;  1 drivers
v0x5a2f0c950da0_0 .net *"_ivl_52", 0 0, L_0x5a2f0c99cd30;  1 drivers
v0x5a2f0c950e80_0 .net *"_ivl_54", 0 0, L_0x5a2f0c99ceb0;  1 drivers
v0x5a2f0c950f60_0 .net *"_ivl_57", 0 0, L_0x5a2f0c99cfb0;  1 drivers
v0x5a2f0c951040_0 .net *"_ivl_59", 0 0, L_0x5a2f0c99d050;  1 drivers
v0x5a2f0c951120_0 .net *"_ivl_62", 0 0, L_0x5a2f0c99d140;  1 drivers
v0x5a2f0c951200_0 .net *"_ivl_64", 0 0, L_0x5a2f0c99d440;  1 drivers
v0x5a2f0c9512e0_0 .net *"_ivl_68", 0 0, L_0x5a2f0c99d500;  1 drivers
v0x5a2f0c9513c0_0 .net *"_ivl_70", 0 0, L_0x5a2f0c99d790;  1 drivers
v0x5a2f0c9514a0_0 .net *"_ivl_74", 0 0, L_0x5a2f0c99d850;  1 drivers
v0x5a2f0c951790_0 .net *"_ivl_76", 0 0, L_0x5a2f0c99d5f0;  1 drivers
v0x5a2f0c951870_0 .net *"_ivl_79", 0 0, L_0x5a2f0c99db10;  1 drivers
v0x5a2f0c951950_0 .net *"_ivl_81", 0 0, L_0x5a2f0c99dc50;  1 drivers
v0x5a2f0c951a30_0 .net *"_ivl_84", 0 0, L_0x5a2f0c99dd30;  1 drivers
v0x5a2f0c951b10_0 .net *"_ivl_86", 0 0, L_0x5a2f0c99da00;  1 drivers
v0x5a2f0c951bf0_0 .net *"_ivl_89", 0 0, L_0x5a2f0c99df40;  1 drivers
v0x5a2f0c951cd0_0 .net *"_ivl_91", 0 0, L_0x5a2f0c99dfe0;  1 drivers
v0x5a2f0c951db0_0 .net *"_ivl_94", 0 0, L_0x5a2f0c99e050;  1 drivers
v0x5a2f0c951e90_0 .net *"_ivl_96", 0 0, L_0x5a2f0c99dcc0;  1 drivers
v0x5a2f0c951f70_0 .net *"_ivl_99", 0 0, L_0x5a2f0c99de70;  1 drivers
v0x5a2f0c952050_0 .net "notCLR", 0 0, L_0x5a2f0c99c820;  1 drivers
v0x5a2f0c952110_0 .net "notSH_LD", 0 0, L_0x5a2f0c99c670;  1 drivers
L_0x5a2f0c99baa0 .part L_0x5a2f0c99e450, 0, 1;
L_0x5a2f0c99bb40 .part L_0x5a2f0c99e140, 0, 1;
L_0x5a2f0c99bbe0 .part L_0x5a2f0c99c0e0, 3, 1;
L_0x5a2f0c99bc80 .part L_0x5a2f0c99e450, 1, 1;
L_0x5a2f0c99bd70 .part L_0x5a2f0c99e140, 1, 1;
L_0x5a2f0c99be60 .part L_0x5a2f0c99c0e0, 2, 1;
L_0x5a2f0c99bf50 .part L_0x5a2f0c99e450, 2, 1;
L_0x5a2f0c99bff0 .part L_0x5a2f0c99e140, 2, 1;
L_0x5a2f0c99c0e0 .concat8 [ 1 1 1 1], v0x5a2f0c94f680_0, v0x5a2f0c94eee0_0, v0x5a2f0c94e730_0, v0x5a2f0c94df90_0;
L_0x5a2f0c99c270 .part L_0x5a2f0c99c0e0, 1, 1;
L_0x5a2f0c99c340 .part L_0x5a2f0c99e450, 3, 1;
L_0x5a2f0c99c4a0 .part L_0x5a2f0c99e140, 3, 1;
L_0x5a2f0c99c960 .part L_0x5a2f0c99e790, 3, 1;
L_0x5a2f0c99cb00 .part L_0x5a2f0c99e790, 3, 1;
L_0x5a2f0c99cba0 .part L_0x5a2f0c99e790, 2, 1;
L_0x5a2f0c99cd30 .part L_0x5a2f0c99e790, 2, 1;
L_0x5a2f0c99cfb0 .part L_0x5a2f0c99e790, 1, 1;
L_0x5a2f0c99d140 .part L_0x5a2f0c99e790, 1, 1;
L_0x5a2f0c99d280 .concat8 [ 1 1 1 1], L_0x5a2f0c99c8c0, L_0x5a2f0c99c600, L_0x5a2f0c99ceb0, L_0x5a2f0c99d440;
L_0x5a2f0c99d500 .part L_0x5a2f0c99e790, 0, 1;
L_0x5a2f0c99d1e0 .concat8 [ 1 1 1 1], L_0x5a2f0c99ca00, L_0x5a2f0c99cc90, L_0x5a2f0c99d050, L_0x5a2f0c99d790;
L_0x5a2f0c99d850 .part L_0x5a2f0c99e790, 0, 1;
L_0x5a2f0c99db10 .part L_0x5a2f0c99d280, 0, 1;
L_0x5a2f0c99dd30 .part L_0x5a2f0c99d1e0, 0, 1;
L_0x5a2f0c99df40 .part L_0x5a2f0c99d280, 1, 1;
L_0x5a2f0c99e050 .part L_0x5a2f0c99d1e0, 1, 1;
L_0x5a2f0c99de70 .part L_0x5a2f0c99d280, 2, 1;
L_0x5a2f0c99e320 .part L_0x5a2f0c99d1e0, 2, 1;
L_0x5a2f0c99e140 .concat8 [ 1 1 1 1], L_0x5a2f0c99d5f0, L_0x5a2f0c99da00, L_0x5a2f0c99dcc0, L_0x5a2f0c99e5e0;
L_0x5a2f0c99e6a0 .part L_0x5a2f0c99d280, 3, 1;
L_0x5a2f0c99e450 .concat8 [ 1 1 1 1], L_0x5a2f0c99dc50, L_0x5a2f0c99dfe0, L_0x5a2f0c99e220, L_0x5a2f0c99e930;
L_0x5a2f0c99ea90 .part L_0x5a2f0c99d1e0, 3, 1;
S_0x5a2f0c94d970 .scope module, "dff0" "d_ff" 5 19, 6 3 0, S_0x5a2f0c94d720;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c94dc80_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c94dd40_0 .net "CLR", 0 0, L_0x5a2f0c99baa0;  1 drivers
v0x5a2f0c94de00_0 .net "DATA", 0 0, L_0x5a2f0c99ed30;  alias, 1 drivers
v0x5a2f0c94ded0_0 .net "PRE", 0 0, L_0x5a2f0c99bb40;  1 drivers
v0x5a2f0c94df90_0 .var "Q", 0 0;
E_0x5a2f0c94dc00 .event posedge, v0x5a2f0c94ded0_0, v0x5a2f0c94dd40_0, v0x5a2f0c949040_0;
S_0x5a2f0c94e140 .scope module, "dff1" "d_ff" 5 21, 6 3 0, S_0x5a2f0c94d720;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c94e420_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c94e4e0_0 .net "CLR", 0 0, L_0x5a2f0c99bc80;  1 drivers
v0x5a2f0c94e5a0_0 .net "DATA", 0 0, L_0x5a2f0c99bbe0;  1 drivers
v0x5a2f0c94e670_0 .net "PRE", 0 0, L_0x5a2f0c99bd70;  1 drivers
v0x5a2f0c94e730_0 .var "Q", 0 0;
E_0x5a2f0c94e3c0 .event posedge, v0x5a2f0c94e670_0, v0x5a2f0c94e4e0_0, v0x5a2f0c949040_0;
S_0x5a2f0c94e8e0 .scope module, "dff2" "d_ff" 5 23, 6 3 0, S_0x5a2f0c94d720;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c94ebd0_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c94ec90_0 .net "CLR", 0 0, L_0x5a2f0c99bf50;  1 drivers
v0x5a2f0c94ed50_0 .net "DATA", 0 0, L_0x5a2f0c99be60;  1 drivers
v0x5a2f0c94ee20_0 .net "PRE", 0 0, L_0x5a2f0c99bff0;  1 drivers
v0x5a2f0c94eee0_0 .var "Q", 0 0;
E_0x5a2f0c94eb70 .event posedge, v0x5a2f0c94ee20_0, v0x5a2f0c94ec90_0, v0x5a2f0c949040_0;
S_0x5a2f0c94f090 .scope module, "dff3" "d_ff" 5 25, 6 3 0, S_0x5a2f0c94d720;
 .timescale -10 -10;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "DATA";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
    .port_info 4 /INPUT 1 "PRE";
v0x5a2f0c94f370_0 .net "CLK", 0 0, v0x5a2f0c952f80_0;  alias, 1 drivers
v0x5a2f0c94f430_0 .net "CLR", 0 0, L_0x5a2f0c99c340;  1 drivers
v0x5a2f0c94f4f0_0 .net "DATA", 0 0, L_0x5a2f0c99c270;  1 drivers
v0x5a2f0c94f5c0_0 .net "PRE", 0 0, L_0x5a2f0c99c4a0;  1 drivers
v0x5a2f0c94f680_0 .var "Q", 0 0;
E_0x5a2f0c94f2f0 .event posedge, v0x5a2f0c94f5c0_0, v0x5a2f0c94f430_0, v0x5a2f0c949040_0;
S_0x5a2f0c953b80 .scope module, "status" "STATUS_COMBINATION" 3 54, 9 2 0, S_0x5a2f0c9266f0;
 .timescale -11 -11;
    .port_info 0 /INPUT 1 "SENDER_BUFFER_SH_LD";
    .port_info 1 /INPUT 1 "SENDER_BUFFER_FULL_STATE";
    .port_info 2 /INPUT 1 "SENDER_FULL_STATE";
    .port_info 3 /INPUT 1 "SENDER_EMPTY_STATE";
    .port_info 4 /INPUT 1 "RECEIVER_BUFFER_SH_LD";
    .port_info 5 /INPUT 1 "RECEIVER_BUFFER_FULL_STATE";
    .port_info 6 /INPUT 1 "RECEIVER_FULL_STATE";
    .port_info 7 /INPUT 1 "RECEIVER_EMPTY_STATE";
    .port_info 8 /INPUT 1 "SENDER_WRITE";
    .port_info 9 /INPUT 1 "RECEIVER_READ";
    .port_info 10 /INPUT 1 "S_CLK";
    .port_info 11 /INPUT 1 "CLR";
    .port_info 12 /INPUT 1 "CONNECTION_FAILED_STATE";
    .port_info 13 /OUTPUT 8 "STATUS";
L_0x5a2f0c9a6d80 .functor BUFZ 8, v0x5a2f0c954570_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a2f0c9542b0_0 .net "CLR", 0 0, v0x5a2f0c95a940_0;  alias, 1 drivers
v0x5a2f0c954350_0 .net "CONNECTION_FAILED_STATE", 0 0, L_0x5a2f0c9a9b50;  alias, 1 drivers
L_0x72defaa9f960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c954410_0 .net "HIGH", 0 0, L_0x72defaa9f960;  1 drivers
o0x72defaafbdb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2f0c9544b0_0 .net "HIGH_IMDEDANCE", 0 0, o0x72defaafbdb8;  0 drivers
v0x5a2f0c954570_0 .var "LOCAL_STATUS", 7 0;
L_0x72defaa9f9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c9546a0_0 .net "LOW", 0 0, L_0x72defaa9f9a8;  1 drivers
v0x5a2f0c954760_0 .net "RECEIVER_BUFFER_FULL_STATE", 0 0, v0x5a2f0c93b3f0_0;  alias, 1 drivers
v0x5a2f0c954800_0 .net "RECEIVER_BUFFER_SH_LD", 0 0, v0x5a2f0c93b4b0_0;  alias, 1 drivers
v0x5a2f0c9548a0_0 .net "RECEIVER_EMPTY_STATE", 0 0, L_0x5a2f0c9a63c0;  alias, 1 drivers
v0x5a2f0c9549d0_0 .net "RECEIVER_FULL_STATE", 0 0, L_0x5a2f0c9a65f0;  alias, 1 drivers
o0x72defaafbe48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a2f0c954a70_0 .net "RECEIVER_READ", 0 0, o0x72defaafbe48;  0 drivers
v0x5a2f0c954b10_0 .net "SENDER_BUFFER_FULL_STATE", 0 0, v0x5a2f0c93b910_0;  alias, 1 drivers
v0x5a2f0c954bb0_0 .net "SENDER_BUFFER_SH_LD", 0 0, L_0x5a2f0c9a7230;  alias, 1 drivers
v0x5a2f0c954ce0_0 .net "SENDER_EMPTY_STATE", 0 0, L_0x5a2f0c99f710;  alias, 1 drivers
v0x5a2f0c954d80_0 .net "SENDER_FULL_STATE", 0 0, L_0x5a2f0c99f9c0;  alias, 1 drivers
v0x5a2f0c954e70_0 .net "SENDER_WRITE", 0 0, v0x5a2f0c93be30_0;  alias, 1 drivers
v0x5a2f0c954f60_0 .net "STATUS", 7 0, L_0x5a2f0c9a6d80;  alias, 1 drivers
v0x5a2f0c955130_0 .net8 "S_CLK", 0 0, RS_0x72defaaf1858;  alias, 2 drivers
E_0x5a2f0c948980 .event edge, v0x5a2f0c954350_0;
E_0x5a2f0c953f30 .event edge, v0x5a2f0c93b3f0_0;
E_0x5a2f0c953f90 .event edge, v0x5a2f0c93b910_0;
E_0x5a2f0c953ff0 .event edge, v0x5a2f0c93bcb0_0;
E_0x5a2f0c954080 .event edge, v0x5a2f0c928dc0_0, v0x5a2f0c93be30_0;
E_0x5a2f0c9540e0 .event edge, v0x5a2f0c9292c0_0;
E_0x5a2f0c954180 .event edge, v0x5a2f0c93b6d0_0;
E_0x5a2f0c9541e0 .event edge, v0x5a2f0c93bd70_0;
E_0x5a2f0c954120 .event edge, v0x5a2f0c928dc0_0;
S_0x5a2f0c9598b0 .scope module, "SLAVE_clk_gen" "CLK_GEN" 2 44, 10 2 0, S_0x5a2f0c8fbc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "FACTOR";
    .port_info 1 /OUTPUT 1 "CLK";
v0x5a2f0c959af0_0 .var "CLK", 0 0;
L_0x72defaa9f690 .functor BUFT 1, C4<00000000000000000000000000011001>, C4<0>, C4<0>, C4<0>;
v0x5a2f0c959bb0_0 .net "FACTOR", 31 0, L_0x72defaa9f690;  1 drivers
v0x5a2f0c959c70_0 .var "temp", 32 0;
    .scope S_0x5a2f0c926210;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c926450_0, 0, 1;
    %load/vec4 v0x5a2f0c926510_0;
    %pad/u 33;
    %store/vec4 v0x5a2f0c9265d0_0, 0, 33;
T_0.0 ;
    %load/vec4 v0x5a2f0c9265d0_0;
    %cmpi/ne 0, 0, 33;
    %jmp/0xz T_0.1, 4;
    %delay 5000, 0;
    %load/vec4 v0x5a2f0c926450_0;
    %inv;
    %store/vec4 v0x5a2f0c926450_0, 0, 1;
    %load/vec4 v0x5a2f0c926450_0;
    %inv;
    %store/vec4 v0x5a2f0c926450_0, 0, 1;
    %load/vec4 v0x5a2f0c9265d0_0;
    %subi 1, 0, 33;
    %store/vec4 v0x5a2f0c9265d0_0, 0, 33;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5a2f0c8fab00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7cc4f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5a2f0c8fab00;
T_2 ;
    %wait E_0x5a2f0c7bb080;
    %load/vec4 v0x5a2f0c7cc9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7cc4f0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a2f0c7d2e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c7cc4f0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5a2f0c7d2e70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c7cc9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5a2f0c7d2dd0_0;
    %store/vec4 v0x5a2f0c7cc4f0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5a2f0c7cc4f0_0;
    %store/vec4 v0x5a2f0c7cc4f0_0, 0, 1;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a2f0c8bd740;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7d22a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5a2f0c8bd740;
T_4 ;
    %wait E_0x5a2f0c7b11b0;
    %load/vec4 v0x5a2f0c7d2b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7d22a0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5a2f0c7d2840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c7d22a0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5a2f0c7d2840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c7d2b10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5a2f0c7d27a0_0;
    %store/vec4 v0x5a2f0c7d22a0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5a2f0c7d22a0_0;
    %store/vec4 v0x5a2f0c7d22a0_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5a2f0c8bba20;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c8e35e0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5a2f0c8bba20;
T_6 ;
    %wait E_0x5a2f0c7b0b80;
    %load/vec4 v0x5a2f0c7d0e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c8e35e0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5a2f0c8e3540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c8e35e0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5a2f0c8e3540_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c7d0e50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5a2f0c748070_0;
    %store/vec4 v0x5a2f0c8e35e0_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5a2f0c8e35e0_0;
    %store/vec4 v0x5a2f0c8e35e0_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a2f0c8e5ce0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c835e40_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5a2f0c8e5ce0;
T_8 ;
    %wait E_0x5a2f0c7aea60;
    %load/vec4 v0x5a2f0c8ec950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c835e40_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5a2f0c835d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c835e40_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5a2f0c835d80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c8ec950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5a2f0c748e30_0;
    %store/vec4 v0x5a2f0c835e40_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5a2f0c835e40_0;
    %store/vec4 v0x5a2f0c835e40_0, 0, 1;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a2f0c7ec240;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c70fde0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5a2f0c7ec240;
T_10 ;
    %wait E_0x5a2f0c877f90;
    %load/vec4 v0x5a2f0c7ca6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c70fde0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5a2f0c70fd20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c70fde0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5a2f0c70fd20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c7ca6a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5a2f0c70fc50_0;
    %store/vec4 v0x5a2f0c70fde0_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5a2f0c70fde0_0;
    %store/vec4 v0x5a2f0c70fde0_0, 0, 1;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5a2f0c70a2a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c704810_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5a2f0c70a2a0;
T_12 ;
    %wait E_0x5a2f0c8e2d70;
    %load/vec4 v0x5a2f0c70a580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c704810_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5a2f0c704750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c704810_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5a2f0c704750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c70a580_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5a2f0c70a640_0;
    %store/vec4 v0x5a2f0c704810_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5a2f0c704810_0;
    %store/vec4 v0x5a2f0c704810_0, 0, 1;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5a2f0c704970;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c6f86a0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5a2f0c704970;
T_14 ;
    %wait E_0x5a2f0c8bb9c0;
    %load/vec4 v0x5a2f0c6f8450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c6f86a0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5a2f0c6f85e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c6f86a0_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5a2f0c6f85e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c6f8450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5a2f0c6f8510_0;
    %store/vec4 v0x5a2f0c6f86a0_0, 0, 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5a2f0c6f86a0_0;
    %store/vec4 v0x5a2f0c6f86a0_0, 0, 1;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5a2f0c701b90;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c728410_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5a2f0c701b90;
T_16 ;
    %wait E_0x5a2f0c8e34d0;
    %load/vec4 v0x5a2f0c701e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c728410_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5a2f0c728350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c728410_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5a2f0c728350_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c701e70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5a2f0c701f30_0;
    %store/vec4 v0x5a2f0c728410_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5a2f0c728410_0;
    %store/vec4 v0x5a2f0c728410_0, 0, 1;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5a2f0c84e700;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c80f050_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5a2f0c84e700;
T_18 ;
    %wait E_0x5a2f0c6df0b0;
    %load/vec4 v0x5a2f0c838370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c80f050_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5a2f0c80fa20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c80f050_0, 0, 1;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5a2f0c80fa20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c838370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x5a2f0c8359c0_0;
    %store/vec4 v0x5a2f0c80f050_0, 0, 1;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x5a2f0c80f050_0;
    %store/vec4 v0x5a2f0c80f050_0, 0, 1;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5a2f0c8ecb40;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c801240_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5a2f0c8ecb40;
T_20 ;
    %wait E_0x5a2f0c904950;
    %load/vec4 v0x5a2f0c8015a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c801240_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5a2f0c8011a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c801240_0, 0, 1;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x5a2f0c8011a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c8015a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5a2f0c801640_0;
    %store/vec4 v0x5a2f0c801240_0, 0, 1;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5a2f0c801240_0;
    %store/vec4 v0x5a2f0c801240_0, 0, 1;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5a2f0c8ed390;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7f4b00_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5a2f0c8ed390;
T_22 ;
    %wait E_0x5a2f0c904990;
    %load/vec4 v0x5a2f0c7efbe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7f4b00_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5a2f0c7ee6f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c7f4b00_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5a2f0c7ee6f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c7efbe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x5a2f0c7ee650_0;
    %store/vec4 v0x5a2f0c7f4b00_0, 0, 1;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5a2f0c7f4b00_0;
    %store/vec4 v0x5a2f0c7f4b00_0, 0, 1;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5a2f0c8ed710;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7f3fd0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5a2f0c8ed710;
T_24 ;
    %wait E_0x5a2f0c904fd0;
    %load/vec4 v0x5a2f0c7f4860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7f3fd0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5a2f0c7f4570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c7f3fd0_0, 0, 1;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x5a2f0c7f4570_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c7f4860_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x5a2f0c7f44d0_0;
    %store/vec4 v0x5a2f0c7f3fd0_0, 0, 1;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x5a2f0c7f3fd0_0;
    %store/vec4 v0x5a2f0c7f3fd0_0, 0, 1;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5a2f0c856230;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c842c50_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5a2f0c856230;
T_26 ;
    %wait E_0x5a2f0c837720;
    %load/vec4 v0x5a2f0c83f670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c842c50_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5a2f0c842b90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c842c50_0, 0, 1;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x5a2f0c842b90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c83f670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x5a2f0c83f730_0;
    %store/vec4 v0x5a2f0c842c50_0, 0, 1;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x5a2f0c842c50_0;
    %store/vec4 v0x5a2f0c842c50_0, 0, 1;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5a2f0c7a8960;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7ca820_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5a2f0c7a8960;
T_28 ;
    %wait E_0x5a2f0c82c270;
    %load/vec4 v0x5a2f0c8428e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7ca820_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5a2f0c7ca760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c7ca820_0, 0, 1;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5a2f0c7ca760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c8428e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x5a2f0c8401f0_0;
    %store/vec4 v0x5a2f0c7ca820_0, 0, 1;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x5a2f0c7ca820_0;
    %store/vec4 v0x5a2f0c7ca820_0, 0, 1;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5a2f0c901bc0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7bcf20_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x5a2f0c901bc0;
T_30 ;
    %wait E_0x5a2f0c825f30;
    %load/vec4 v0x5a2f0c7b9960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7bcf20_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5a2f0c7bce60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c7bcf20_0, 0, 1;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x5a2f0c7bce60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c7b9960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x5a2f0c7bd3b0_0;
    %store/vec4 v0x5a2f0c7bcf20_0, 0, 1;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x5a2f0c7bcf20_0;
    %store/vec4 v0x5a2f0c7bcf20_0, 0, 1;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5a2f0c8f8520;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7bb590_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x5a2f0c8f8520;
T_32 ;
    %wait E_0x5a2f0c81bd00;
    %load/vec4 v0x5a2f0c7bb9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c7bb590_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5a2f0c7bb4f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c7bb590_0, 0, 1;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x5a2f0c7bb4f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c7bb9e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x5a2f0c7c1dd0_0;
    %store/vec4 v0x5a2f0c7bb590_0, 0, 1;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x5a2f0c7bb590_0;
    %store/vec4 v0x5a2f0c7bb590_0, 0, 1;
T_32.5 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5a2f0c9156c0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c915cf0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x5a2f0c9156c0;
T_34 ;
    %wait E_0x5a2f0c915940;
    %load/vec4 v0x5a2f0c915aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c915cf0_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5a2f0c915c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c915cf0_0, 0, 1;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x5a2f0c915c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c915aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x5a2f0c915b60_0;
    %store/vec4 v0x5a2f0c915cf0_0, 0, 1;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x5a2f0c915cf0_0;
    %store/vec4 v0x5a2f0c915cf0_0, 0, 1;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5a2f0c915ea0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9164a0_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x5a2f0c915ea0;
T_36 ;
    %wait E_0x5a2f0c916120;
    %load/vec4 v0x5a2f0c916270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9164a0_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5a2f0c9163e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c9164a0_0, 0, 1;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x5a2f0c9163e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c916270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x5a2f0c916310_0;
    %store/vec4 v0x5a2f0c9164a0_0, 0, 1;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x5a2f0c9164a0_0;
    %store/vec4 v0x5a2f0c9164a0_0, 0, 1;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5a2f0c916650;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c916c70_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x5a2f0c916650;
T_38 ;
    %wait E_0x5a2f0c9168e0;
    %load/vec4 v0x5a2f0c916a50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c916c70_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5a2f0c916bb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c916c70_0, 0, 1;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5a2f0c916bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c916a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x5a2f0c916b10_0;
    %store/vec4 v0x5a2f0c916c70_0, 0, 1;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x5a2f0c916c70_0;
    %store/vec4 v0x5a2f0c916c70_0, 0, 1;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5a2f0c916e20;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c917410_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5a2f0c916e20;
T_40 ;
    %wait E_0x5a2f0c917080;
    %load/vec4 v0x5a2f0c9171c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c917410_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5a2f0c917350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c917410_0, 0, 1;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x5a2f0c917350_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9171c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x5a2f0c917280_0;
    %store/vec4 v0x5a2f0c917410_0, 0, 1;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x5a2f0c917410_0;
    %store/vec4 v0x5a2f0c917410_0, 0, 1;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5a2f0c91a2f0;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c91a910_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x5a2f0c91a2f0;
T_42 ;
    %wait E_0x5a2f0c91a580;
    %load/vec4 v0x5a2f0c91a6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c91a910_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5a2f0c91a850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c91a910_0, 0, 1;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x5a2f0c91a850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c91a6c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x5a2f0c91a780_0;
    %store/vec4 v0x5a2f0c91a910_0, 0, 1;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x5a2f0c91a910_0;
    %store/vec4 v0x5a2f0c91a910_0, 0, 1;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5a2f0c91aac0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c91b0b0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x5a2f0c91aac0;
T_44 ;
    %wait E_0x5a2f0c91ad40;
    %load/vec4 v0x5a2f0c91ae60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c91b0b0_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5a2f0c91aff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c91b0b0_0, 0, 1;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5a2f0c91aff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c91ae60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x5a2f0c91af20_0;
    %store/vec4 v0x5a2f0c91b0b0_0, 0, 1;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x5a2f0c91b0b0_0;
    %store/vec4 v0x5a2f0c91b0b0_0, 0, 1;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5a2f0c91b260;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c91b860_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x5a2f0c91b260;
T_46 ;
    %wait E_0x5a2f0c91b4f0;
    %load/vec4 v0x5a2f0c91b610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c91b860_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5a2f0c91b7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c91b860_0, 0, 1;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x5a2f0c91b7a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c91b610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x5a2f0c91b6d0_0;
    %store/vec4 v0x5a2f0c91b860_0, 0, 1;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x5a2f0c91b860_0;
    %store/vec4 v0x5a2f0c91b860_0, 0, 1;
T_46.5 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5a2f0c91ba10;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c91c000_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x5a2f0c91ba10;
T_48 ;
    %wait E_0x5a2f0c91bc70;
    %load/vec4 v0x5a2f0c91bdb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c91c000_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5a2f0c91bf40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c91c000_0, 0, 1;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x5a2f0c91bf40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c91bdb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x5a2f0c91be70_0;
    %store/vec4 v0x5a2f0c91c000_0, 0, 1;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x5a2f0c91c000_0;
    %store/vec4 v0x5a2f0c91c000_0, 0, 1;
T_48.5 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5a2f0c914d60;
T_49 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a2f0c91f370_0, 0, 4;
    %end;
    .thread T_49;
    .scope S_0x5a2f0c914d60;
T_50 ;
    %wait E_0x5a2f0c9150a0;
    %load/vec4 v0x5a2f0c91f2d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a2f0c91f370_0, 0, 4;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5a2f0c91fa70_0;
    %load/vec4 v0x5a2f0c91f660_0;
    %cmp/e;
    %jmp/0xz  T_50.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a2f0c91f370_0, 0, 4;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x5a2f0c91f9a0_0;
    %load/vec4 v0x5a2f0c91f660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c91f4d0_0;
    %load/vec4 v0x5a2f0c91f700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %load/vec4 v0x5a2f0c91f370_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5a2f0c91f370_0, 0, 4;
T_50.4 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x5a2f0c914d60;
T_51 ;
    %wait E_0x5a2f0c90a280;
    %load/vec4 v0x5a2f0c91f210_0;
    %load/vec4 v0x5a2f0c91f9a0_0;
    %and;
    %store/vec4 v0x5a2f0c9200a0_0, 0, 1;
    %pushi/vec4 500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5a2f0c9200a0_0;
    %store/vec4 v0x5a2f0c91f900_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5a2f0c90a640;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90abc0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x5a2f0c90a640;
T_53 ;
    %wait E_0x5a2f0c90a840;
    %load/vec4 v0x5a2f0c90a9a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_53.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90abc0_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5a2f0c90ab00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_53.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c90abc0_0, 0, 1;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x5a2f0c90ab00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c90a9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %load/vec4 v0x5a2f0c90aa60_0;
    %store/vec4 v0x5a2f0c90abc0_0, 0, 1;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x5a2f0c90abc0_0;
    %store/vec4 v0x5a2f0c90abc0_0, 0, 1;
T_53.5 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5a2f0c90ad70;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90b2c0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x5a2f0c90ad70;
T_55 ;
    %wait E_0x5a2f0c90af70;
    %load/vec4 v0x5a2f0c90b090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_55.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90b2c0_0, 0, 1;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5a2f0c90b200_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_55.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c90b2c0_0, 0, 1;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x5a2f0c90b200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c90b090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x5a2f0c90b130_0;
    %store/vec4 v0x5a2f0c90b2c0_0, 0, 1;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v0x5a2f0c90b2c0_0;
    %store/vec4 v0x5a2f0c90b2c0_0, 0, 1;
T_55.5 ;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5a2f0c90b470;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90ba10_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x5a2f0c90b470;
T_57 ;
    %wait E_0x5a2f0c90b680;
    %load/vec4 v0x5a2f0c90b7f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90ba10_0, 0, 1;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5a2f0c90b950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c90ba10_0, 0, 1;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x5a2f0c90b950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c90b7f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0x5a2f0c90b8b0_0;
    %store/vec4 v0x5a2f0c90ba10_0, 0, 1;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x5a2f0c90ba10_0;
    %store/vec4 v0x5a2f0c90ba10_0, 0, 1;
T_57.5 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5a2f0c90bbc0;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90c130_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x5a2f0c90bbc0;
T_59 ;
    %wait E_0x5a2f0c90bda0;
    %load/vec4 v0x5a2f0c90bee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90c130_0, 0, 1;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5a2f0c90c070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c90c130_0, 0, 1;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x5a2f0c90c070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c90bee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %load/vec4 v0x5a2f0c90bfa0_0;
    %store/vec4 v0x5a2f0c90c130_0, 0, 1;
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v0x5a2f0c90c130_0;
    %store/vec4 v0x5a2f0c90c130_0, 0, 1;
T_59.5 ;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5a2f0c90ef00;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90f520_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x5a2f0c90ef00;
T_61 ;
    %wait E_0x5a2f0c90f190;
    %load/vec4 v0x5a2f0c90f2d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_61.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90f520_0, 0, 1;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5a2f0c90f460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_61.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c90f520_0, 0, 1;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0x5a2f0c90f460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c90f2d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0x5a2f0c90f390_0;
    %store/vec4 v0x5a2f0c90f520_0, 0, 1;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0x5a2f0c90f520_0;
    %store/vec4 v0x5a2f0c90f520_0, 0, 1;
T_61.5 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5a2f0c90f6d0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90fcc0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x5a2f0c90f6d0;
T_63 ;
    %wait E_0x5a2f0c90f950;
    %load/vec4 v0x5a2f0c90fa70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_63.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c90fcc0_0, 0, 1;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5a2f0c90fc00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_63.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c90fcc0_0, 0, 1;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x5a2f0c90fc00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c90fa70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x5a2f0c90fb30_0;
    %store/vec4 v0x5a2f0c90fcc0_0, 0, 1;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v0x5a2f0c90fcc0_0;
    %store/vec4 v0x5a2f0c90fcc0_0, 0, 1;
T_63.5 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5a2f0c90fe70;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c910470_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x5a2f0c90fe70;
T_65 ;
    %wait E_0x5a2f0c910100;
    %load/vec4 v0x5a2f0c910220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_65.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c910470_0, 0, 1;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5a2f0c9103b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_65.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c910470_0, 0, 1;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x5a2f0c9103b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c910220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %load/vec4 v0x5a2f0c9102e0_0;
    %store/vec4 v0x5a2f0c910470_0, 0, 1;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v0x5a2f0c910470_0;
    %store/vec4 v0x5a2f0c910470_0, 0, 1;
T_65.5 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5a2f0c910620;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c910c10_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x5a2f0c910620;
T_67 ;
    %wait E_0x5a2f0c910880;
    %load/vec4 v0x5a2f0c9109c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c910c10_0, 0, 1;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5a2f0c910b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c910c10_0, 0, 1;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x5a2f0c910b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9109c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x5a2f0c910a80_0;
    %store/vec4 v0x5a2f0c910c10_0, 0, 1;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x5a2f0c910c10_0;
    %store/vec4 v0x5a2f0c910c10_0, 0, 1;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x5a2f0c909dc0;
T_68 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a2f0c913e80_0, 0, 4;
    %end;
    .thread T_68;
    .scope S_0x5a2f0c909dc0;
T_69 ;
    %wait E_0x5a2f0c90a020;
    %load/vec4 v0x5a2f0c913de0_0;
    %load/vec4 v0x5a2f0c914150_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x5a2f0c9144d0_0;
    %load/vec4 v0x5a2f0c914150_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_69.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a2f0c913e80_0, 0, 4;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x5a2f0c914400_0;
    %load/vec4 v0x5a2f0c914080_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x5a2f0c913e80_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5a2f0c913e80_0, 0, 4;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x5a2f0c909dc0;
T_70 ;
    %wait E_0x5a2f0c909fa0;
    %load/vec4 v0x5a2f0c913d20_0;
    %load/vec4 v0x5a2f0c914400_0;
    %and;
    %store/vec4 v0x5a2f0c9149e0_0, 0, 1;
    %pushi/vec4 500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5a2f0c9149e0_0;
    %store/vec4 v0x5a2f0c9145a0_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x5a2f0c920500;
T_71 ;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x5a2f0c920ef0_0, 0, 8;
    %end;
    .thread T_71;
    .scope S_0x5a2f0c920500;
T_72 ;
    %wait E_0x5a2f0c920aa0;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x5a2f0c920ef0_0, 0, 8;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x5a2f0c920500;
T_73 ;
    %wait E_0x5a2f0c920b60;
    %load/vec4 v0x5a2f0c921700_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x5a2f0c920500;
T_74 ;
    %wait E_0x5a2f0c920b00;
    %load/vec4 v0x5a2f0c921220_0;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5a2f0c920500;
T_75 ;
    %wait E_0x5a2f0c920a60;
    %load/vec4 v0x5a2f0c9210e0_0;
    %load/vec4 v0x5a2f0c920d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c921180_0;
    %load/vec4 v0x5a2f0c921020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x5a2f0c920d90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5a2f0c921020_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x5a2f0c920500;
T_76 ;
    %wait E_0x5a2f0c920a00;
    %load/vec4 v0x5a2f0c921660_0;
    %load/vec4 v0x5a2f0c921020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9217f0_0;
    %load/vec4 v0x5a2f0c920d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x5a2f0c920d90_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5a2f0c920c30_0;
    %load/vec4 v0x5a2f0c920d90_0;
    %cmp/e;
    %jmp/0xz  T_76.2, 4;
    %load/vec4 v0x5a2f0c921020_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x5a2f0c921020_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5a2f0c920500;
T_77 ;
    %wait E_0x5a2f0c920970;
    %load/vec4 v0x5a2f0c921660_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x5a2f0c920500;
T_78 ;
    %wait E_0x5a2f0c920910;
    %load/vec4 v0x5a2f0c921490_0;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x5a2f0c920500;
T_79 ;
    %wait E_0x5a2f0c9208b0;
    %load/vec4 v0x5a2f0c9210e0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x5a2f0c920500;
T_80 ;
    %wait E_0x5a2f0c915300;
    %load/vec4 v0x5a2f0c920cd0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c920ef0_0, 4, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x5a2f0c907380;
T_81 ;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908890_0, 0, 1;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c9085b0_0, 0, 1;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908ad0_0, 0, 1;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c907f10_0, 0, 1;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908090_0, 0, 1;
    %load/vec4 v0x5a2f0c907ba0_0;
    %store/vec4 v0x5a2f0c908150_0, 0, 1;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c9084f0_0, 0, 1;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908c70_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x5a2f0c907380;
T_82 ;
    %wait E_0x5a2f0c907830;
    %load/vec4 v0x5a2f0c908d30_0;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0x5a2f0c907ba0_0;
    %store/vec4 v0x5a2f0c9085b0_0, 0, 1;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x5a2f0c908950_0;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x5a2f0c9085b0_0;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %jmp/0xz  T_82.4, 4;
    %delay 50, 0;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c9085b0_0, 0, 1;
    %load/vec4 v0x5a2f0c908950_0;
    %load/vec4 v0x5a2f0c907ba0_0;
    %and;
    %store/vec4 v0x5a2f0c908ad0_0, 0, 1;
    %delay 300, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908ad0_0, 0, 1;
T_82.5 ;
    %jmp T_82.3;
T_82.2 ;
    %vpi_call 7 46 "$display", "*SENDER_WRITE : Off" {0 0 0};
    %load/vec4 v0x5a2f0c9085b0_0;
    %store/vec4 v0x5a2f0c9085b0_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908ad0_0, 0, 1;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x5a2f0c907380;
T_83 ;
    %wait E_0x5a2f0c9077c0;
    %load/vec4 v0x5a2f0c908b90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_83.0, 4;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908c70_0, 0, 1;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x5a2f0c907cb0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c908b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908c70_0, 0, 1;
    %jmp T_83.3;
T_83.2 ;
    %load/vec4 v0x5a2f0c907cb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c908b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908c70_0, 0, 1;
    %jmp T_83.5;
T_83.4 ;
    %load/vec4 v0x5a2f0c907cb0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5a2f0c908c70_0, 0, 1;
T_83.5 ;
T_83.3 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x5a2f0c907380;
T_84 ;
    %wait E_0x5a2f0c907760;
    %load/vec4 v0x5a2f0c907fd0_0;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908090_0, 0, 1;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x5a2f0c908430_0;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c908090_0;
    %load/vec4 v0x5a2f0c907d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %delay 50, 0;
    %load/vec4 v0x5a2f0c907ba0_0;
    %store/vec4 v0x5a2f0c908090_0, 0, 1;
    %load/vec4 v0x5a2f0c907ba0_0;
    %store/vec4 v0x5a2f0c908150_0, 0, 1;
    %load/vec4 v0x5a2f0c907ba0_0;
    %store/vec4 v0x5a2f0c9084f0_0, 0, 1;
    %delay 300, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x5a2f0c908090_0;
    %store/vec4 v0x5a2f0c908090_0, 0, 1;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c9084f0_0, 0, 1;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c908150_0, 0, 1;
    %delay 300, 0;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x5a2f0c907380;
T_85 ;
    %wait E_0x5a2f0c6f3f30;
    %load/vec4 v0x5a2f0c907cb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c908b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c907f10_0, 0, 1;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x5a2f0c907cb0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5a2f0c907ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c908b90_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x5a2f0c907d90_0;
    %store/vec4 v0x5a2f0c907f10_0, 0, 1;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v0x5a2f0c907cb0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x5a2f0c907f10_0, 0, 1;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x5a2f0c9598b0;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c959af0_0, 0, 1;
    %load/vec4 v0x5a2f0c959bb0_0;
    %pad/u 33;
    %store/vec4 v0x5a2f0c959c70_0, 0, 33;
T_86.0 ;
    %load/vec4 v0x5a2f0c959c70_0;
    %cmpi/ne 0, 0, 33;
    %jmp/0xz T_86.1, 4;
    %delay 5000, 0;
    %load/vec4 v0x5a2f0c959af0_0;
    %inv;
    %store/vec4 v0x5a2f0c959af0_0, 0, 1;
    %load/vec4 v0x5a2f0c959af0_0;
    %inv;
    %store/vec4 v0x5a2f0c959af0_0, 0, 1;
    %load/vec4 v0x5a2f0c959c70_0;
    %subi 1, 0, 33;
    %store/vec4 v0x5a2f0c959c70_0, 0, 33;
    %jmp T_86.0;
T_86.1 ;
    %end;
    .thread T_86;
    .scope S_0x5a2f0c930bc0;
T_87 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9311a0_0, 0, 1;
    %end;
    .thread T_87;
    .scope S_0x5a2f0c930bc0;
T_88 ;
    %wait E_0x5a2f0c930e40;
    %load/vec4 v0x5a2f0c930f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_88.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9311a0_0, 0, 1;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x5a2f0c9310e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_88.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c9311a0_0, 0, 1;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x5a2f0c9310e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c930f80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x5a2f0c931040_0;
    %store/vec4 v0x5a2f0c9311a0_0, 0, 1;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0x5a2f0c9311a0_0;
    %store/vec4 v0x5a2f0c9311a0_0, 0, 1;
T_88.5 ;
T_88.3 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5a2f0c931350;
T_89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c931910_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0x5a2f0c931350;
T_90 ;
    %wait E_0x5a2f0c9315d0;
    %load/vec4 v0x5a2f0c9316f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_90.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c931910_0, 0, 1;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x5a2f0c931850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_90.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c931910_0, 0, 1;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0x5a2f0c931850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9316f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %load/vec4 v0x5a2f0c9317b0_0;
    %store/vec4 v0x5a2f0c931910_0, 0, 1;
    %jmp T_90.5;
T_90.4 ;
    %load/vec4 v0x5a2f0c931910_0;
    %store/vec4 v0x5a2f0c931910_0, 0, 1;
T_90.5 ;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5a2f0c931ac0;
T_91 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9320c0_0, 0, 1;
    %end;
    .thread T_91;
    .scope S_0x5a2f0c931ac0;
T_92 ;
    %wait E_0x5a2f0c931d50;
    %load/vec4 v0x5a2f0c931e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_92.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9320c0_0, 0, 1;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x5a2f0c932000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_92.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c9320c0_0, 0, 1;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x5a2f0c932000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c931e70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.4, 8;
    %load/vec4 v0x5a2f0c931f30_0;
    %store/vec4 v0x5a2f0c9320c0_0, 0, 1;
    %jmp T_92.5;
T_92.4 ;
    %load/vec4 v0x5a2f0c9320c0_0;
    %store/vec4 v0x5a2f0c9320c0_0, 0, 1;
T_92.5 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5a2f0c932270;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c932860_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x5a2f0c932270;
T_94 ;
    %wait E_0x5a2f0c9324d0;
    %load/vec4 v0x5a2f0c932610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_94.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c932860_0, 0, 1;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x5a2f0c9327a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_94.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c932860_0, 0, 1;
    %jmp T_94.3;
T_94.2 ;
    %load/vec4 v0x5a2f0c9327a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c932610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x5a2f0c9326d0_0;
    %store/vec4 v0x5a2f0c932860_0, 0, 1;
    %jmp T_94.5;
T_94.4 ;
    %load/vec4 v0x5a2f0c932860_0;
    %store/vec4 v0x5a2f0c932860_0, 0, 1;
T_94.5 ;
T_94.3 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x5a2f0c9355e0;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c935e10_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0x5a2f0c9355e0;
T_96 ;
    %wait E_0x5a2f0c935870;
    %load/vec4 v0x5a2f0c935bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c935e10_0, 0, 1;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x5a2f0c935d50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c935e10_0, 0, 1;
    %jmp T_96.3;
T_96.2 ;
    %load/vec4 v0x5a2f0c935d50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c935bc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %load/vec4 v0x5a2f0c935c80_0;
    %store/vec4 v0x5a2f0c935e10_0, 0, 1;
    %jmp T_96.5;
T_96.4 ;
    %load/vec4 v0x5a2f0c935e10_0;
    %store/vec4 v0x5a2f0c935e10_0, 0, 1;
T_96.5 ;
T_96.3 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x5a2f0c935fc0;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9365b0_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x5a2f0c935fc0;
T_98 ;
    %wait E_0x5a2f0c936240;
    %load/vec4 v0x5a2f0c936360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_98.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9365b0_0, 0, 1;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x5a2f0c9364f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_98.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c9365b0_0, 0, 1;
    %jmp T_98.3;
T_98.2 ;
    %load/vec4 v0x5a2f0c9364f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c936360_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %load/vec4 v0x5a2f0c936420_0;
    %store/vec4 v0x5a2f0c9365b0_0, 0, 1;
    %jmp T_98.5;
T_98.4 ;
    %load/vec4 v0x5a2f0c9365b0_0;
    %store/vec4 v0x5a2f0c9365b0_0, 0, 1;
T_98.5 ;
T_98.3 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5a2f0c936760;
T_99 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c936d60_0, 0, 1;
    %end;
    .thread T_99;
    .scope S_0x5a2f0c936760;
T_100 ;
    %wait E_0x5a2f0c9369f0;
    %load/vec4 v0x5a2f0c936b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_100.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c936d60_0, 0, 1;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x5a2f0c936ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_100.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c936d60_0, 0, 1;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v0x5a2f0c936ca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c936b10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x5a2f0c936bd0_0;
    %store/vec4 v0x5a2f0c936d60_0, 0, 1;
    %jmp T_100.5;
T_100.4 ;
    %load/vec4 v0x5a2f0c936d60_0;
    %store/vec4 v0x5a2f0c936d60_0, 0, 1;
T_100.5 ;
T_100.3 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x5a2f0c936f10;
T_101 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c937500_0, 0, 1;
    %end;
    .thread T_101;
    .scope S_0x5a2f0c936f10;
T_102 ;
    %wait E_0x5a2f0c937170;
    %load/vec4 v0x5a2f0c9372b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_102.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c937500_0, 0, 1;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x5a2f0c937440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_102.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c937500_0, 0, 1;
    %jmp T_102.3;
T_102.2 ;
    %load/vec4 v0x5a2f0c937440_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9372b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x5a2f0c937370_0;
    %store/vec4 v0x5a2f0c937500_0, 0, 1;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x5a2f0c937500_0;
    %store/vec4 v0x5a2f0c937500_0, 0, 1;
T_102.5 ;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x5a2f0c926e50;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c927430_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x5a2f0c926e50;
T_104 ;
    %wait E_0x5a2f0c927080;
    %load/vec4 v0x5a2f0c9271e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_104.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c927430_0, 0, 1;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x5a2f0c927370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_104.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c927430_0, 0, 1;
    %jmp T_104.3;
T_104.2 ;
    %load/vec4 v0x5a2f0c927370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9271e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %load/vec4 v0x5a2f0c9272a0_0;
    %store/vec4 v0x5a2f0c927430_0, 0, 1;
    %jmp T_104.5;
T_104.4 ;
    %load/vec4 v0x5a2f0c927430_0;
    %store/vec4 v0x5a2f0c927430_0, 0, 1;
T_104.5 ;
T_104.3 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x5a2f0c9275e0;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c927be0_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x5a2f0c9275e0;
T_106 ;
    %wait E_0x5a2f0c927860;
    %load/vec4 v0x5a2f0c9279b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_106.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c927be0_0, 0, 1;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x5a2f0c927b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_106.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c927be0_0, 0, 1;
    %jmp T_106.3;
T_106.2 ;
    %load/vec4 v0x5a2f0c927b20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9279b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %load/vec4 v0x5a2f0c927a50_0;
    %store/vec4 v0x5a2f0c927be0_0, 0, 1;
    %jmp T_106.5;
T_106.4 ;
    %load/vec4 v0x5a2f0c927be0_0;
    %store/vec4 v0x5a2f0c927be0_0, 0, 1;
T_106.5 ;
T_106.3 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x5a2f0c927d90;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9283b0_0, 0, 1;
    %end;
    .thread T_107;
    .scope S_0x5a2f0c927d90;
T_108 ;
    %wait E_0x5a2f0c928020;
    %load/vec4 v0x5a2f0c928190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_108.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c9283b0_0, 0, 1;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x5a2f0c9282f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_108.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c9283b0_0, 0, 1;
    %jmp T_108.3;
T_108.2 ;
    %load/vec4 v0x5a2f0c9282f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c928190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x5a2f0c928250_0;
    %store/vec4 v0x5a2f0c9283b0_0, 0, 1;
    %jmp T_108.5;
T_108.4 ;
    %load/vec4 v0x5a2f0c9283b0_0;
    %store/vec4 v0x5a2f0c9283b0_0, 0, 1;
T_108.5 ;
T_108.3 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x5a2f0c928560;
T_109 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c928b50_0, 0, 1;
    %end;
    .thread T_109;
    .scope S_0x5a2f0c928560;
T_110 ;
    %wait E_0x5a2f0c9287c0;
    %load/vec4 v0x5a2f0c928900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_110.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c928b50_0, 0, 1;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x5a2f0c928a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_110.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c928b50_0, 0, 1;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x5a2f0c928a90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c928900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x5a2f0c9289c0_0;
    %store/vec4 v0x5a2f0c928b50_0, 0, 1;
    %jmp T_110.5;
T_110.4 ;
    %load/vec4 v0x5a2f0c928b50_0;
    %store/vec4 v0x5a2f0c928b50_0, 0, 1;
T_110.5 ;
T_110.3 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x5a2f0c92b720;
T_111 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c92bd40_0, 0, 1;
    %end;
    .thread T_111;
    .scope S_0x5a2f0c92b720;
T_112 ;
    %wait E_0x5a2f0c92b9b0;
    %load/vec4 v0x5a2f0c92baf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_112.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c92bd40_0, 0, 1;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x5a2f0c92bc80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_112.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c92bd40_0, 0, 1;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x5a2f0c92bc80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c92baf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %load/vec4 v0x5a2f0c92bbb0_0;
    %store/vec4 v0x5a2f0c92bd40_0, 0, 1;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x5a2f0c92bd40_0;
    %store/vec4 v0x5a2f0c92bd40_0, 0, 1;
T_112.5 ;
T_112.3 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x5a2f0c92bef0;
T_113 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c92c4e0_0, 0, 1;
    %end;
    .thread T_113;
    .scope S_0x5a2f0c92bef0;
T_114 ;
    %wait E_0x5a2f0c92c170;
    %load/vec4 v0x5a2f0c92c290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_114.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c92c4e0_0, 0, 1;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x5a2f0c92c420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_114.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c92c4e0_0, 0, 1;
    %jmp T_114.3;
T_114.2 ;
    %load/vec4 v0x5a2f0c92c420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c92c290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %load/vec4 v0x5a2f0c92c350_0;
    %store/vec4 v0x5a2f0c92c4e0_0, 0, 1;
    %jmp T_114.5;
T_114.4 ;
    %load/vec4 v0x5a2f0c92c4e0_0;
    %store/vec4 v0x5a2f0c92c4e0_0, 0, 1;
T_114.5 ;
T_114.3 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x5a2f0c92c690;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c92cc90_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x5a2f0c92c690;
T_116 ;
    %wait E_0x5a2f0c92c920;
    %load/vec4 v0x5a2f0c92ca40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_116.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c92cc90_0, 0, 1;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x5a2f0c92cbd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_116.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c92cc90_0, 0, 1;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0x5a2f0c92cbd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c92ca40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.4, 8;
    %load/vec4 v0x5a2f0c92cb00_0;
    %store/vec4 v0x5a2f0c92cc90_0, 0, 1;
    %jmp T_116.5;
T_116.4 ;
    %load/vec4 v0x5a2f0c92cc90_0;
    %store/vec4 v0x5a2f0c92cc90_0, 0, 1;
T_116.5 ;
T_116.3 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x5a2f0c92ce40;
T_117 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c92d430_0, 0, 1;
    %end;
    .thread T_117;
    .scope S_0x5a2f0c92ce40;
T_118 ;
    %wait E_0x5a2f0c92d0a0;
    %load/vec4 v0x5a2f0c92d1e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_118.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c92d430_0, 0, 1;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x5a2f0c92d370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_118.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c92d430_0, 0, 1;
    %jmp T_118.3;
T_118.2 ;
    %load/vec4 v0x5a2f0c92d370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c92d1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %load/vec4 v0x5a2f0c92d2a0_0;
    %store/vec4 v0x5a2f0c92d430_0, 0, 1;
    %jmp T_118.5;
T_118.4 ;
    %load/vec4 v0x5a2f0c92d430_0;
    %store/vec4 v0x5a2f0c92d430_0, 0, 1;
T_118.5 ;
T_118.3 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x5a2f0c948d40;
T_119 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c949370_0, 0, 1;
    %end;
    .thread T_119;
    .scope S_0x5a2f0c948d40;
T_120 ;
    %wait E_0x5a2f0c948fc0;
    %load/vec4 v0x5a2f0c949120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_120.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c949370_0, 0, 1;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x5a2f0c9492b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_120.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c949370_0, 0, 1;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x5a2f0c9492b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c949120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x5a2f0c9491e0_0;
    %store/vec4 v0x5a2f0c949370_0, 0, 1;
    %jmp T_120.5;
T_120.4 ;
    %load/vec4 v0x5a2f0c949370_0;
    %store/vec4 v0x5a2f0c949370_0, 0, 1;
T_120.5 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x5a2f0c949520;
T_121 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c949b20_0, 0, 1;
    %end;
    .thread T_121;
    .scope S_0x5a2f0c949520;
T_122 ;
    %wait E_0x5a2f0c9497a0;
    %load/vec4 v0x5a2f0c9498f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_122.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c949b20_0, 0, 1;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x5a2f0c949a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_122.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c949b20_0, 0, 1;
    %jmp T_122.3;
T_122.2 ;
    %load/vec4 v0x5a2f0c949a60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9498f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x5a2f0c949990_0;
    %store/vec4 v0x5a2f0c949b20_0, 0, 1;
    %jmp T_122.5;
T_122.4 ;
    %load/vec4 v0x5a2f0c949b20_0;
    %store/vec4 v0x5a2f0c949b20_0, 0, 1;
T_122.5 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x5a2f0c949cd0;
T_123 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94a2f0_0, 0, 1;
    %end;
    .thread T_123;
    .scope S_0x5a2f0c949cd0;
T_124 ;
    %wait E_0x5a2f0c949f60;
    %load/vec4 v0x5a2f0c94a0d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_124.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94a2f0_0, 0, 1;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x5a2f0c94a230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_124.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c94a2f0_0, 0, 1;
    %jmp T_124.3;
T_124.2 ;
    %load/vec4 v0x5a2f0c94a230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c94a0d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %load/vec4 v0x5a2f0c94a190_0;
    %store/vec4 v0x5a2f0c94a2f0_0, 0, 1;
    %jmp T_124.5;
T_124.4 ;
    %load/vec4 v0x5a2f0c94a2f0_0;
    %store/vec4 v0x5a2f0c94a2f0_0, 0, 1;
T_124.5 ;
T_124.3 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x5a2f0c94a4a0;
T_125 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94aa90_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_0x5a2f0c94a4a0;
T_126 ;
    %wait E_0x5a2f0c94a700;
    %load/vec4 v0x5a2f0c94a840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_126.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94aa90_0, 0, 1;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x5a2f0c94a9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_126.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c94aa90_0, 0, 1;
    %jmp T_126.3;
T_126.2 ;
    %load/vec4 v0x5a2f0c94a9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c94a840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.4, 8;
    %load/vec4 v0x5a2f0c94a900_0;
    %store/vec4 v0x5a2f0c94aa90_0, 0, 1;
    %jmp T_126.5;
T_126.4 ;
    %load/vec4 v0x5a2f0c94aa90_0;
    %store/vec4 v0x5a2f0c94aa90_0, 0, 1;
T_126.5 ;
T_126.3 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x5a2f0c94d970;
T_127 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94df90_0, 0, 1;
    %end;
    .thread T_127;
    .scope S_0x5a2f0c94d970;
T_128 ;
    %wait E_0x5a2f0c94dc00;
    %load/vec4 v0x5a2f0c94dd40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_128.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94df90_0, 0, 1;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x5a2f0c94ded0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_128.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c94df90_0, 0, 1;
    %jmp T_128.3;
T_128.2 ;
    %load/vec4 v0x5a2f0c94ded0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c94dd40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.4, 8;
    %load/vec4 v0x5a2f0c94de00_0;
    %store/vec4 v0x5a2f0c94df90_0, 0, 1;
    %jmp T_128.5;
T_128.4 ;
    %load/vec4 v0x5a2f0c94df90_0;
    %store/vec4 v0x5a2f0c94df90_0, 0, 1;
T_128.5 ;
T_128.3 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x5a2f0c94e140;
T_129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94e730_0, 0, 1;
    %end;
    .thread T_129;
    .scope S_0x5a2f0c94e140;
T_130 ;
    %wait E_0x5a2f0c94e3c0;
    %load/vec4 v0x5a2f0c94e4e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_130.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94e730_0, 0, 1;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x5a2f0c94e670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_130.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c94e730_0, 0, 1;
    %jmp T_130.3;
T_130.2 ;
    %load/vec4 v0x5a2f0c94e670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c94e4e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.4, 8;
    %load/vec4 v0x5a2f0c94e5a0_0;
    %store/vec4 v0x5a2f0c94e730_0, 0, 1;
    %jmp T_130.5;
T_130.4 ;
    %load/vec4 v0x5a2f0c94e730_0;
    %store/vec4 v0x5a2f0c94e730_0, 0, 1;
T_130.5 ;
T_130.3 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x5a2f0c94e8e0;
T_131 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94eee0_0, 0, 1;
    %end;
    .thread T_131;
    .scope S_0x5a2f0c94e8e0;
T_132 ;
    %wait E_0x5a2f0c94eb70;
    %load/vec4 v0x5a2f0c94ec90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_132.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94eee0_0, 0, 1;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x5a2f0c94ee20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_132.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c94eee0_0, 0, 1;
    %jmp T_132.3;
T_132.2 ;
    %load/vec4 v0x5a2f0c94ee20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c94ec90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.4, 8;
    %load/vec4 v0x5a2f0c94ed50_0;
    %store/vec4 v0x5a2f0c94eee0_0, 0, 1;
    %jmp T_132.5;
T_132.4 ;
    %load/vec4 v0x5a2f0c94eee0_0;
    %store/vec4 v0x5a2f0c94eee0_0, 0, 1;
T_132.5 ;
T_132.3 ;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x5a2f0c94f090;
T_133 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94f680_0, 0, 1;
    %end;
    .thread T_133;
    .scope S_0x5a2f0c94f090;
T_134 ;
    %wait E_0x5a2f0c94f2f0;
    %load/vec4 v0x5a2f0c94f430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_134.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c94f680_0, 0, 1;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x5a2f0c94f5c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_134.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c94f680_0, 0, 1;
    %jmp T_134.3;
T_134.2 ;
    %load/vec4 v0x5a2f0c94f5c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c94f430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.4, 8;
    %load/vec4 v0x5a2f0c94f4f0_0;
    %store/vec4 v0x5a2f0c94f680_0, 0, 1;
    %jmp T_134.5;
T_134.4 ;
    %load/vec4 v0x5a2f0c94f680_0;
    %store/vec4 v0x5a2f0c94f680_0, 0, 1;
T_134.5 ;
T_134.3 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x5a2f0c948430;
T_135 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a2f0c9529f0_0, 0, 4;
    %end;
    .thread T_135;
    .scope S_0x5a2f0c948430;
T_136 ;
    %wait E_0x5a2f0c948720;
    %load/vec4 v0x5a2f0c952950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_136.0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5a2f0c9529f0_0, 0, 4;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x5a2f0c9530f0_0;
    %load/vec4 v0x5a2f0c952ce0_0;
    %cmp/e;
    %jmp/0xz  T_136.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a2f0c9529f0_0, 0, 4;
    %jmp T_136.3;
T_136.2 ;
    %load/vec4 v0x5a2f0c953020_0;
    %load/vec4 v0x5a2f0c952ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c952b50_0;
    %load/vec4 v0x5a2f0c952d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.4, 8;
    %load/vec4 v0x5a2f0c9529f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5a2f0c9529f0_0, 0, 4;
T_136.4 ;
T_136.3 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x5a2f0c948430;
T_137 ;
    %wait E_0x5a2f0c93d6b0;
    %load/vec4 v0x5a2f0c952890_0;
    %load/vec4 v0x5a2f0c953020_0;
    %and;
    %store/vec4 v0x5a2f0c953720_0, 0, 1;
    %pushi/vec4 500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5a2f0c953720_0;
    %store/vec4 v0x5a2f0c952f80_0, 0, 1;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x5a2f0c93da70;
T_138 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c93e080_0, 0, 1;
    %end;
    .thread T_138;
    .scope S_0x5a2f0c93da70;
T_139 ;
    %wait E_0x5a2f0c93dcf0;
    %load/vec4 v0x5a2f0c93de50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_139.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c93e080_0, 0, 1;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x5a2f0c93dfe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_139.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c93e080_0, 0, 1;
    %jmp T_139.3;
T_139.2 ;
    %load/vec4 v0x5a2f0c93dfe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93de50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.4, 8;
    %load/vec4 v0x5a2f0c93df10_0;
    %store/vec4 v0x5a2f0c93e080_0, 0, 1;
    %jmp T_139.5;
T_139.4 ;
    %load/vec4 v0x5a2f0c93e080_0;
    %store/vec4 v0x5a2f0c93e080_0, 0, 1;
T_139.5 ;
T_139.3 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x5a2f0c93e210;
T_140 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c93e810_0, 0, 1;
    %end;
    .thread T_140;
    .scope S_0x5a2f0c93e210;
T_141 ;
    %wait E_0x5a2f0c93e490;
    %load/vec4 v0x5a2f0c93e5e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_141.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c93e810_0, 0, 1;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x5a2f0c93e750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_141.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c93e810_0, 0, 1;
    %jmp T_141.3;
T_141.2 ;
    %load/vec4 v0x5a2f0c93e750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93e5e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.4, 8;
    %load/vec4 v0x5a2f0c93e680_0;
    %store/vec4 v0x5a2f0c93e810_0, 0, 1;
    %jmp T_141.5;
T_141.4 ;
    %load/vec4 v0x5a2f0c93e810_0;
    %store/vec4 v0x5a2f0c93e810_0, 0, 1;
T_141.5 ;
T_141.3 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x5a2f0c93e9c0;
T_142 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c93efe0_0, 0, 1;
    %end;
    .thread T_142;
    .scope S_0x5a2f0c93e9c0;
T_143 ;
    %wait E_0x5a2f0c93ec50;
    %load/vec4 v0x5a2f0c93edc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_143.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c93efe0_0, 0, 1;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x5a2f0c93ef20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_143.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c93efe0_0, 0, 1;
    %jmp T_143.3;
T_143.2 ;
    %load/vec4 v0x5a2f0c93ef20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93edc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.4, 8;
    %load/vec4 v0x5a2f0c93ee80_0;
    %store/vec4 v0x5a2f0c93efe0_0, 0, 1;
    %jmp T_143.5;
T_143.4 ;
    %load/vec4 v0x5a2f0c93efe0_0;
    %store/vec4 v0x5a2f0c93efe0_0, 0, 1;
T_143.5 ;
T_143.3 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x5a2f0c93f190;
T_144 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c93f780_0, 0, 1;
    %end;
    .thread T_144;
    .scope S_0x5a2f0c93f190;
T_145 ;
    %wait E_0x5a2f0c93f3f0;
    %load/vec4 v0x5a2f0c93f530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_145.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c93f780_0, 0, 1;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x5a2f0c93f6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_145.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c93f780_0, 0, 1;
    %jmp T_145.3;
T_145.2 ;
    %load/vec4 v0x5a2f0c93f6c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93f530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.4, 8;
    %load/vec4 v0x5a2f0c93f5f0_0;
    %store/vec4 v0x5a2f0c93f780_0, 0, 1;
    %jmp T_145.5;
T_145.4 ;
    %load/vec4 v0x5a2f0c93f780_0;
    %store/vec4 v0x5a2f0c93f780_0, 0, 1;
T_145.5 ;
T_145.3 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x5a2f0c9425c0;
T_146 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c942b80_0, 0, 1;
    %end;
    .thread T_146;
    .scope S_0x5a2f0c9425c0;
T_147 ;
    %wait E_0x5a2f0c942820;
    %load/vec4 v0x5a2f0c942960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_147.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c942b80_0, 0, 1;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x5a2f0c942ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_147.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c942b80_0, 0, 1;
    %jmp T_147.3;
T_147.2 ;
    %load/vec4 v0x5a2f0c942ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c942960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.4, 8;
    %load/vec4 v0x5a2f0c942a20_0;
    %store/vec4 v0x5a2f0c942b80_0, 0, 1;
    %jmp T_147.5;
T_147.4 ;
    %load/vec4 v0x5a2f0c942b80_0;
    %store/vec4 v0x5a2f0c942b80_0, 0, 1;
T_147.5 ;
T_147.3 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x5a2f0c942d30;
T_148 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c943320_0, 0, 1;
    %end;
    .thread T_148;
    .scope S_0x5a2f0c942d30;
T_149 ;
    %wait E_0x5a2f0c942fb0;
    %load/vec4 v0x5a2f0c9430d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_149.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c943320_0, 0, 1;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x5a2f0c943260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_149.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c943320_0, 0, 1;
    %jmp T_149.3;
T_149.2 ;
    %load/vec4 v0x5a2f0c943260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c9430d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.4, 8;
    %load/vec4 v0x5a2f0c943190_0;
    %store/vec4 v0x5a2f0c943320_0, 0, 1;
    %jmp T_149.5;
T_149.4 ;
    %load/vec4 v0x5a2f0c943320_0;
    %store/vec4 v0x5a2f0c943320_0, 0, 1;
T_149.5 ;
T_149.3 ;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x5a2f0c9434d0;
T_150 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c943ad0_0, 0, 1;
    %end;
    .thread T_150;
    .scope S_0x5a2f0c9434d0;
T_151 ;
    %wait E_0x5a2f0c943760;
    %load/vec4 v0x5a2f0c943880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_151.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c943ad0_0, 0, 1;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x5a2f0c943a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_151.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c943ad0_0, 0, 1;
    %jmp T_151.3;
T_151.2 ;
    %load/vec4 v0x5a2f0c943a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c943880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.4, 8;
    %load/vec4 v0x5a2f0c943940_0;
    %store/vec4 v0x5a2f0c943ad0_0, 0, 1;
    %jmp T_151.5;
T_151.4 ;
    %load/vec4 v0x5a2f0c943ad0_0;
    %store/vec4 v0x5a2f0c943ad0_0, 0, 1;
T_151.5 ;
T_151.3 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x5a2f0c943c80;
T_152 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c944270_0, 0, 1;
    %end;
    .thread T_152;
    .scope S_0x5a2f0c943c80;
T_153 ;
    %wait E_0x5a2f0c943ee0;
    %load/vec4 v0x5a2f0c944020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_153.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a2f0c944270_0, 0, 1;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x5a2f0c9441b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_153.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a2f0c944270_0, 0, 1;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0x5a2f0c9441b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c944020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.4, 8;
    %load/vec4 v0x5a2f0c9440e0_0;
    %store/vec4 v0x5a2f0c944270_0, 0, 1;
    %jmp T_153.5;
T_153.4 ;
    %load/vec4 v0x5a2f0c944270_0;
    %store/vec4 v0x5a2f0c944270_0, 0, 1;
T_153.5 ;
T_153.3 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x5a2f0c93d1f0;
T_154 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a2f0c947490_0, 0, 4;
    %end;
    .thread T_154;
    .scope S_0x5a2f0c93d1f0;
T_155 ;
    %wait E_0x5a2f0c93d450;
    %load/vec4 v0x5a2f0c9473f0_0;
    %load/vec4 v0x5a2f0c947790_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x5a2f0c947ba0_0;
    %load/vec4 v0x5a2f0c947790_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_155.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5a2f0c947490_0, 0, 4;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x5a2f0c947ad0_0;
    %load/vec4 v0x5a2f0c9476c0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x5a2f0c947490_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5a2f0c947490_0, 0, 4;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x5a2f0c93d1f0;
T_156 ;
    %wait E_0x5a2f0c93d3d0;
    %load/vec4 v0x5a2f0c947330_0;
    %load/vec4 v0x5a2f0c947ad0_0;
    %and;
    %store/vec4 v0x5a2f0c9480b0_0, 0, 1;
    %pushi/vec4 500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5a2f0c9480b0_0;
    %store/vec4 v0x5a2f0c947c70_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x5a2f0c953b80;
T_157 ;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x5a2f0c954570_0, 0, 8;
    %end;
    .thread T_157;
    .scope S_0x5a2f0c953b80;
T_158 ;
    %wait E_0x5a2f0c954120;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x5a2f0c954570_0, 0, 8;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x5a2f0c953b80;
T_159 ;
    %wait E_0x5a2f0c9541e0;
    %load/vec4 v0x5a2f0c954d80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x5a2f0c953b80;
T_160 ;
    %wait E_0x5a2f0c954180;
    %load/vec4 v0x5a2f0c9548a0_0;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x5a2f0c953b80;
T_161 ;
    %wait E_0x5a2f0c9540e0;
    %load/vec4 v0x5a2f0c954760_0;
    %load/vec4 v0x5a2f0c954410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c954800_0;
    %load/vec4 v0x5a2f0c9546a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %load/vec4 v0x5a2f0c954410_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x5a2f0c9546a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
T_161.1 ;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x5a2f0c953b80;
T_162 ;
    %wait E_0x5a2f0c954080;
    %load/vec4 v0x5a2f0c954ce0_0;
    %load/vec4 v0x5a2f0c9546a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c954e70_0;
    %load/vec4 v0x5a2f0c954410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %load/vec4 v0x5a2f0c954410_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x5a2f0c9542b0_0;
    %load/vec4 v0x5a2f0c954410_0;
    %cmp/e;
    %jmp/0xz  T_162.2, 4;
    %load/vec4 v0x5a2f0c9546a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_162.3;
T_162.2 ;
    %load/vec4 v0x5a2f0c9546a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
T_162.3 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x5a2f0c953b80;
T_163 ;
    %wait E_0x5a2f0c953ff0;
    %load/vec4 v0x5a2f0c954ce0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x5a2f0c953b80;
T_164 ;
    %wait E_0x5a2f0c953f90;
    %load/vec4 v0x5a2f0c954b10_0;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x5a2f0c953b80;
T_165 ;
    %wait E_0x5a2f0c953f30;
    %load/vec4 v0x5a2f0c954760_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x5a2f0c953b80;
T_166 ;
    %wait E_0x5a2f0c948980;
    %load/vec4 v0x5a2f0c954350_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a2f0c954570_0, 4, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x5a2f0c93a5a0;
T_167 ;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93bbf0_0, 0, 1;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b910_0, 0, 1;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93be30_0, 0, 1;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b270_0, 0, 1;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b3f0_0, 0, 1;
    %load/vec4 v0x5a2f0c93af00_0;
    %store/vec4 v0x5a2f0c93b4b0_0, 0, 1;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b850_0, 0, 1;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93bfd0_0, 0, 1;
    %end;
    .thread T_167;
    .scope S_0x5a2f0c93a5a0;
T_168 ;
    %wait E_0x5a2f0c93ab90;
    %load/vec4 v0x5a2f0c93c090_0;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %jmp/0xz  T_168.0, 4;
    %load/vec4 v0x5a2f0c93af00_0;
    %store/vec4 v0x5a2f0c93b910_0, 0, 1;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x5a2f0c93bcb0_0;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %jmp/0xz  T_168.2, 4;
    %load/vec4 v0x5a2f0c93b910_0;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %jmp/0xz  T_168.4, 4;
    %delay 50, 0;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b910_0, 0, 1;
    %load/vec4 v0x5a2f0c93bcb0_0;
    %load/vec4 v0x5a2f0c93af00_0;
    %and;
    %store/vec4 v0x5a2f0c93be30_0, 0, 1;
    %delay 300, 0;
    %jmp T_168.5;
T_168.4 ;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93be30_0, 0, 1;
T_168.5 ;
    %jmp T_168.3;
T_168.2 ;
    %vpi_call 7 46 "$display", "*SENDER_WRITE : Off" {0 0 0};
    %load/vec4 v0x5a2f0c93b910_0;
    %store/vec4 v0x5a2f0c93b910_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93be30_0, 0, 1;
T_168.3 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x5a2f0c93a5a0;
T_169 ;
    %wait E_0x5a2f0c93ab20;
    %load/vec4 v0x5a2f0c93bef0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_169.0, 4;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93bfd0_0, 0, 1;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x5a2f0c93b010_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93bef0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93bfd0_0, 0, 1;
    %jmp T_169.3;
T_169.2 ;
    %load/vec4 v0x5a2f0c93b010_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93bef0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.4, 8;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93bfd0_0, 0, 1;
    %jmp T_169.5;
T_169.4 ;
    %load/vec4 v0x5a2f0c93b010_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x5a2f0c93bfd0_0, 0, 1;
T_169.5 ;
T_169.3 ;
T_169.1 ;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x5a2f0c93a5a0;
T_170 ;
    %wait E_0x5a2f0c93aac0;
    %load/vec4 v0x5a2f0c93b330_0;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %jmp/0xz  T_170.0, 4;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b3f0_0, 0, 1;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x5a2f0c93b790_0;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93b3f0_0;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %delay 50, 0;
    %load/vec4 v0x5a2f0c93af00_0;
    %store/vec4 v0x5a2f0c93b3f0_0, 0, 1;
    %load/vec4 v0x5a2f0c93af00_0;
    %store/vec4 v0x5a2f0c93b4b0_0, 0, 1;
    %load/vec4 v0x5a2f0c93af00_0;
    %store/vec4 v0x5a2f0c93b850_0, 0, 1;
    %delay 300, 0;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v0x5a2f0c93b3f0_0;
    %store/vec4 v0x5a2f0c93b3f0_0, 0, 1;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b850_0, 0, 1;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b4b0_0, 0, 1;
    %delay 300, 0;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x5a2f0c93a5a0;
T_171 ;
    %wait E_0x5a2f0c926ab0;
    %load/vec4 v0x5a2f0c93b010_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93bef0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b270_0, 0, 1;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x5a2f0c93b010_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5a2f0c93af00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5a2f0c93bef0_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %load/vec4 v0x5a2f0c93b0f0_0;
    %store/vec4 v0x5a2f0c93b270_0, 0, 1;
    %jmp T_171.3;
T_171.2 ;
    %load/vec4 v0x5a2f0c93b010_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x5a2f0c93b270_0, 0, 1;
T_171.3 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x5a2f0c8fbc50;
T_172 ;
    %vpi_call 2 72 "$dumpfile", "TEST_MODULE.vcd" {0 0 0};
    %vpi_call 2 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a2f0c8fbc50 {0 0 0};
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x5a2f0c95a490_0, 0, 8;
    %pushi/vec4 77, 0, 8;
    %store/vec4 v0x5a2f0c95abb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a2f0c95a300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a2f0c95a9e0_0, 0, 8;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95a260_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95a940_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95a530_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95a6c0_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95ac50_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95ae30_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v0x5a2f0c959e80_0;
    %store/vec4 v0x5a2f0c95a6c0_0, 0, 1;
    %load/vec4 v0x5a2f0c959e80_0;
    %store/vec4 v0x5a2f0c95ae30_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95a6c0_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95ae30_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 84, 0, 8;
    %store/vec4 v0x5a2f0c95a490_0, 0, 8;
    %pushi/vec4 108, 0, 8;
    %store/vec4 v0x5a2f0c95abb0_0, 0, 8;
    %delay 135000, 0;
    %load/vec4 v0x5a2f0c959e80_0;
    %store/vec4 v0x5a2f0c95a6c0_0, 0, 1;
    %load/vec4 v0x5a2f0c959e80_0;
    %store/vec4 v0x5a2f0c95ae30_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95a6c0_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95ae30_0, 0, 1;
    %pushi/vec4 228, 0, 8;
    %store/vec4 v0x5a2f0c95a300_0, 0, 8;
    %pushi/vec4 228, 0, 8;
    %store/vec4 v0x5a2f0c95a9e0_0, 0, 8;
    %load/vec4 v0x5a2f0c959e80_0;
    %store/vec4 v0x5a2f0c95a530_0, 0, 1;
    %load/vec4 v0x5a2f0c959e80_0;
    %store/vec4 v0x5a2f0c95ac50_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95a530_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95ac50_0, 0, 1;
    %delay 93000, 0;
    %load/vec4 v0x5a2f0c959e80_0;
    %store/vec4 v0x5a2f0c95a530_0, 0, 1;
    %load/vec4 v0x5a2f0c959e80_0;
    %store/vec4 v0x5a2f0c95ac50_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95a530_0, 0, 1;
    %load/vec4 v0x5a2f0c95a030_0;
    %store/vec4 v0x5a2f0c95ac50_0, 0, 1;
    %delay 58000, 0;
    %end;
    .thread T_172;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "TEST_MODULE.v";
    "./SPI.v";
    "./shift_register_8bit.v";
    "./shift_register_4bit.v";
    "./d_ff.v";
    "./control.v";
    "./sender_receiver.v";
    "./status.v";
    "./clk_gen.v";
