design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/tholin/ci2406-rej-pommedeterrible-tholin/openlane/Z80,ci2406_z80,24_06_05_22_45,flow completed,0h13m33s0ms,0h12m9s0ms,108074.07407407407,0.09,48633.333333333336,49.18,-1,1067.27,3456,0,0,0,0,0,0,0,1,1,0,-1,-1,201561,44301,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,105472711.0,0.0,55.82,61.06,27.05,29.76,-1,6432,7182,203,937,0,0,0,6669,203,4,143,348,1836,163,52,1485,394,387,24,2211,1144,3019,4015,4377,14766,80146.8672,-1,-1,-1,0.00494,0.00398,2.46e-08,-1,-1,-1,11.64,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.58,1,sky130_fd_sc_hd,AREA 0
