include_manifests = [ "versal/dmvs/dmv38/veam.manifest", "versal/dmvs/drcs/drc_2024_2.manifest" ];
BelToAtom_cfg = "versal/data/arch_cfg/BelToAtom.v45.cfg";
SecondaryPinPlacement_xml = "versal/data/place/SecondaryPinPlacement.v46.xml";
SecondaryPlacement_xml = "versal/data/place/SecondaryPlacement.v1.xml";
WireIntents_csv = "versal/data/arch_misc/WireIntents.v64.csv";
arch_veamMap = "versal/data/prog/versal.v47.veamMap";
coupledAttributes_cfg = "versal/data/arch_cfg/coupledAttributes.v17.cfg";
graphics_cfg = "versal/data/graphics/versal_graphics.v2.cfg";
isogroups_cfg = "versal/data/prog/isogroups.v10.cfg";
npiPrecfgSeq_cfg = "versal/data/prog/npiPrecfgSeq.v1.cfg";
npiShutdownSeq_cfg = "versal/data/prog/npiShutdownSeq.v19.cfg";
npiStartupSeq_cfg = "versal/data/prog/npiStartupSeq.v15.cfg";
routethrus_cfg = "versal/data/arch_cfg/routethrus.v44.cfg";
sim_version_cfg = "versal/data/arch_cfg/sim_version.v12.cfg";
wireCodeMasterList_csv = "versal/data/arch_misc/wireCodeMasterList.v13.csv";
SiteBundles_cfg = "versal/data/arch_cfg/SiteBundles.v32.cfg";
Sitemap2_xml = "versal/data/arch_misc/Sitemap2.v134.xml";
io_pddb_cfg = "versal/data/prog/io_pddb.v9.cfg";
sitemap_testonly_xml = "versal/data/arch_misc/sitemap.testonly.v106.xml";
arch_bfd = "versal/data/prog/versal.v58.bfd";
veam_atoms_cfg = "versal/data/arch_cfg/veam_atoms.v29.cfg";
BelGrid_cfg = "versal/data/arch_cfg/BelGrid.v7.cfg";
ClockPlacerRules_xml = "versal/data/place/ClockPlacerRules.v56.xml";
ConfigModes_xml = "versal/data/arch_misc/ConfigModes.v1.xml";
IOStandards_xml = "versal/data/arch_misc/IOStandards.v16.xml";
PinFunctions_xml = "versal/data/arch_misc/PinFunctions.v11.xml";
PinPlan_cfg = "versal/data/arch_cfg/PinPlan.v2.cfg";
RPMGrid_cfg = "versal/data/arch_cfg/RPMGrid.v1.cfg";
bsoptions_cfg = "versal/data/prog/bsoptions.v8.cfg";
mendRoutedSite_cfg = "versal/data/arch_cfg/mendRoutedSite.v1.cfg";
optionalInversion_cfg = "versal/data/arch_cfg/optionalInversion.v14.cfg";
pinSwap_cfg = "versal/data/arch_cfg/pinSwap.v8.cfg";
prePlacement_cfg = "versal/data/arch_cfg/prePlacement.v18.cfg";
shapes_cfg = "versal/data/arch_cfg/shapes.v14.cfg";
siteFinalizers_cfg = "versal/data/arch_cfg/siteFinalizers.v10.cfg";
vccgnds_cfg = "versal/data/arch_cfg/vccgnds.v1.cfg";
writeDB_cfg = "versal/data/arch_cfg/writeDB.v3.cfg";
device_idcode_cfg = "versal/data/prog/device_idcode.v12.cfg";
ConnectivityGraph_cfg = "versal/data/place/ConnectivityGraph.v1.cfg";
flat_pdiSpec_cfg = "versal/data/prog/pdiSpec/flat_pdiSpec.v2.cfg";
partialReConfig_pdiSpec_cfg = "versal/data/prog/pdiSpec/partialReConfig_pdiSpec.v3.cfg";
readback_pdiSpec_cfg = "versal/data/prog/pdiSpec/readback_pdiSpec.v3.cfg";
segmentedBoot_pdiSpec_cfg = "versal/data/prog/pdiSpec/segmentedBoot_pdiSpec.v1.cfg";
tandemPROM_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemPROM_pdiSpec.v2.cfg";
tandemStage1_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemStage1_pdiSpec.v2.cfg";
tandemStage2_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemStage2_pdiSpec.v2.cfg";
pdiPartitionIdTable_cfg = "versal/data/prog/pdiSpec/pdiPartitionIdTable.v2.cfg";
subsysImageIdTable_cfg = "versal/data/prog/pdiSpec/subsysImageIdTable.v1.cfg";
SSIT_flat_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_flat_pdiSpec.v3.cfg";
SSIT_partialReConfig_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_partialReConfig_pdiSpec.v1.cfg";
SSIT_tandemPROM_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemPROM_pdiSpec.v1.cfg";
SSIT_tandemStage1_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemStage1_pdiSpec.v1.cfg";
SSIT_tandemStage2_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemStage2_pdiSpec.v1.cfg";
Features_HDOracle_DRCUnisims_cfg = "versal/data/arch_cfg/Features/HDOracle_DRCUnisims.v2.cfg";
Groups_HDOGBelTypeGroups_auto_cfg = "versal/data/arch_cfg/Groups/HDOGBelTypeGroups_auto.v1.cfg";
Groups_HDOGSiteTypeGroups_cfg = "versal/data/arch_cfg/Groups/HDOGSiteTypeGroups.v3.cfg";
Groups_HDOGTileTypeGroups_cfg = "versal/data/arch_cfg/Groups/HDOGTileTypeGroups.v28.cfg";
Groups_HDOGTileWireGroups_cfg = "versal/data/arch_cfg/Groups/HDOGTileWireGroups.v1.cfg";
xng : 
{
  arch_xng = "versal/data/xng/versal.v50.xng";
  sites : 
  {
    NOC_NSU128 = "versal/data/xng/sites/NOC_NSU128.v4.xng";
    NOC_NMU128 = "versal/data/xng/sites/NOC_NMU128.v4.xng";
    NPI_NIR = "versal/data/xng/sites/NPI_NIR.v6.xng";
    PS9 = "versal/data/xng/sites/PS9.v7.xng";
    GTYP_QUAD = "versal/data/xng/sites/GTYP_QUAD.v12.xng";
    GTYP_REFCLK = "versal/data/xng/sites/GTYP_REFCLK.v12.xng";
    CPM5 = "versal/data/xng/sites/CPM5.v8.xng";
    BUFG_HSR_TEST = "versal/data/xng/sites/BUFG_HSR_TEST.v5.xng";
    GCLK_TEST = "versal/data/xng/sites/GCLK_TEST.v5.xng";
    BUFGCE = "versal/data/xng/sites/BUFGCE.v33.xng";
    BUFGCTRL = "versal/data/xng/sites/BUFGCTRL.v33.xng";
    BUFGCE_DIV = "versal/data/xng/sites/BUFGCE_DIV.v33.xng";
    MMCM = "versal/data/xng/sites/MMCM.v6.xng";
    DPLL = "versal/data/xng/sites/DPLL.v6.xng";
    NOC2_NMU128_FOR_B = "versal/data/xng/sites/NOC2_NMU128_FOR_B.v2.xng";
    NOC2_NPS6X = "versal/data/xng/sites/NOC2_NPS6X.v2.xng";
    VDU = "versal/data/xng/sites/VDU.v7.xng";
    GCLK_TAPS_DECODE_GT = "versal/data/xng/sites/GCLK_TAPS_DECODE_GT.v10.xng";
    BUFG_GT = "versal/data/xng/sites/BUFG_GT.v9.xng";
    BUFG_GT_SYNC = "versal/data/xng/sites/BUFG_GT_SYNC.v8.xng";
    GCLK_DELAY_SSIT = "versal/data/xng/sites/GCLK_DELAY_SSIT.v11.xng";
    SYSMON_SAT = "versal/data/xng/sites/SYSMON_SAT.v5.xng";
    GCLK_PD = "versal/data/xng/sites/GCLK_PD.v8.xng";
    BUFDIV_LEAF = "versal/data/xng/sites/BUFDIV_LEAF.v13.xng";
    IRI_QUAD_EVEN = "versal/data/xng/sites/IRI_QUAD_EVEN.v37.xng";
    IRI_QUAD_ODD = "versal/data/xng/sites/IRI_QUAD_ODD.v37.xng";
    BLIF0_A_GRP0 = "versal/data/xng/sites/BLIF0_A_GRP0.v2.xng";
    BLIF0_A_GRP1 = "versal/data/xng/sites/BLIF0_A_GRP1.v2.xng";
    BLIF0_A_GRP2 = "versal/data/xng/sites/BLIF0_A_GRP2.v1.xng";
    BLIF0_A_GRP3 = "versal/data/xng/sites/BLIF0_A_GRP3.v2.xng";
    BLIF0_B_GRP0 = "versal/data/xng/sites/BLIF0_B_GRP0.v2.xng";
    BLIF0_B_GRP1 = "versal/data/xng/sites/BLIF0_B_GRP1.v2.xng";
    BLIF0_B_GRP2 = "versal/data/xng/sites/BLIF0_B_GRP2.v1.xng";
    BLIF0_B_GRP3 = "versal/data/xng/sites/BLIF0_B_GRP3.v2.xng";
    BLIF0_TMR = "versal/data/xng/sites/BLIF0_TMR.v2.xng";
    SLICEL = "versal/data/xng/sites/SLICEL.v38.xng";
    SLICEM = "versal/data/xng/sites/SLICEM.v38.xng";
    HDIO_BIAS = "versal/data/xng/sites/HDIO_BIAS.v13.xng";
    RPI_HD_APB = "versal/data/xng/sites/RPI_HD_APB.v13.xng";
    HDLOGIC_APB = "versal/data/xng/sites/HDLOGIC_APB.v13.xng";
    HDIOLOGIC = "versal/data/xng/sites/HDIOLOGIC.v17.xng";
    HDIOB = "versal/data/xng/sites/HDIOB.v13.xng";
    BUFGCE_HDIO = "versal/data/xng/sites/BUFGCE_HDIO.v29.xng";
    RCLK_DFX_TEST = "versal/data/xng/sites/RCLK_DFX_TEST.v8.xng";
    RAMB18_L = "versal/data/xng/sites/RAMB18_L.v37.xng";
    RAMB18_U = "versal/data/xng/sites/RAMB18_U.v37.xng";
    RAMB36 = "versal/data/xng/sites/RAMB36.v37.xng";
    URAM288 = "versal/data/xng/sites/URAM288.v37.xng";
    URAM_CAS_DLY = "versal/data/xng/sites/URAM_CAS_DLY.v19.xng";
    GCLK_TAPS_DECODE_VNOC = "versal/data/xng/sites/GCLK_TAPS_DECODE_VNOC.v17.xng";
    BUFG_FABRIC = "versal/data/xng/sites/BUFG_FABRIC.v17.xng";
    GCLK_TEST_RING = "versal/data/xng/sites/GCLK_TEST_RING.v17.xng";
    MISR = "versal/data/xng/sites/MISR.v17.xng";
    NOC_NSU512 = "versal/data/xng/sites/NOC_NSU512.v17.xng";
    NOC_NPS_VNOC = "versal/data/xng/sites/NOC_NPS_VNOC.v18.xng";
    NOC_NMU512 = "versal/data/xng/sites/NOC_NMU512.v17.xng";
    DSP58_PRIMARY = "versal/data/xng/sites/DSP58_PRIMARY.v35.xng";
    DSP58_CPLX = "versal/data/xng/sites/DSP58_CPLX.v16.xng";
    DSP58 = "versal/data/xng/sites/DSP58.v38.xng";
    DSPFP = "versal/data/xng/sites/DSPFP.v38.xng";
    NOC_NCRB_SSIT = "versal/data/xng/sites/NOC_NCRB_SSIT.v16.xng";
    NOC_NIDB = "versal/data/xng/sites/NOC_NIDB.v12.xng";
    NOC_NPP_RPTR = "versal/data/xng/sites/NOC_NPP_RPTR.v19.xng";
    NOC_NPS7575 = "versal/data/xng/sites/NOC_NPS7575.v16.xng";
    XPIOLOGIC = "versal/data/xng/sites/XPIOLOGIC.v31.xng";
    XPHY = "versal/data/xng/sites/XPHY.v30.xng";
    XPIO_VREF = "versal/data/xng/sites/XPIO_VREF.v3.xng";
    XPIOB = "versal/data/xng/sites/XPIOB.v4.xng";
    XPLL = "versal/data/xng/sites/XPLL.v4.xng";
    XPIO_DCI = "versal/data/xng/sites/XPIO_DCI.v4.xng";
    DDRMC_RIU = "versal/data/xng/sites/DDRMC_RIU.v3.xng";
    DDRMC = "versal/data/xng/sites/DDRMC.v5.xng";
    NOC_NPS5555 = "versal/data/xng/sites/NOC_NPS5555.v5.xng";
    AIE2PS_SHIM_CNTRL = "versal/data/xng/sites/AIE2PS_SHIM_CNTRL.v3.xng";
    AIE2PS_NOC = "versal/data/xng/sites/AIE2PS_NOC.v3.xng";
    AIE2P_TILECTRL = "versal/data/xng/sites/AIE2P_TILECTRL.v4.xng";
    AIE2PS_SHIMSWITCH = "versal/data/xng/sites/AIE2PS_SHIMSWITCH.v3.xng";
    AIE2P_FIFO = "versal/data/xng/sites/AIE2P_FIFO.v4.xng";
    AIE2PS_SHIMTRACE = "versal/data/xng/sites/AIE2PS_SHIMTRACE.v3.xng";
    AIE2P_PL = "versal/data/xng/sites/AIE2P_PL.v4.xng";
    AIE2PS_NMU_ARBIT = "versal/data/xng/sites/AIE2PS_NMU_ARBIT.v3.xng";
    AIE2PS_INTF_A_TEST = "versal/data/xng/sites/AIE2PS_INTF_A_TEST.v2.xng";
    AIE2PS_PLL = "versal/data/xng/sites/AIE2PS_PLL.v2.xng";
    NOC2_NPS5555 = "versal/data/xng/sites/NOC2_NPS5555.v5.xng";
    BUFG_PS = "versal/data/xng/sites/BUFG_PS.v17.xng";
    NOC_NPS6 = "versal/data/xng/sites/NOC_NPS6.v5.xng";
    NOC_NPS4 = "versal/data/xng/sites/NOC_NPS4.v5.xng";
    HBM_MC = "versal/data/xng/sites/HBM_MC.v5.xng";
    HBM_PHY_CHNL = "versal/data/xng/sites/HBM_PHY_CHNL.v5.xng";
    HBM_PHY_MS = "versal/data/xng/sites/HBM_PHY_MS.v5.xng";
    HBM_IO_CHNL = "versal/data/xng/sites/HBM_IO_CHNL.v5.xng";
    HBM_IO_MS = "versal/data/xng/sites/HBM_IO_MS.v5.xng";
    HPLL = "versal/data/xng/sites/HPLL.v4.xng";
    NOC2_NMU128_FOR_A = "versal/data/xng/sites/NOC2_NMU128_FOR_A.v2.xng";
    NOC2_NSU128 = "versal/data/xng/sites/NOC2_NSU128.v5.xng";
    DFX_VNOC_CHNL2BLI = "versal/data/xng/sites/DFX_VNOC_CHNL2BLI.v1.xng";
    NOC2_NMU512_FOR = "versal/data/xng/sites/NOC2_NMU512_FOR.v2.xng";
    AIE2PS_INTF_C_TEST = "versal/data/xng/sites/AIE2PS_INTF_C_TEST.v2.xng";
    AIE2PS_MEM_ARRAYSWITCH = "versal/data/xng/sites/AIE2PS_MEM_ARRAYSWITCH.v3.xng";
    AIE2PS_MEM_MEMGRP = "versal/data/xng/sites/AIE2PS_MEM_MEMGRP.v3.xng";
    AIE2PS_ARRAYSWITCH = "versal/data/xng/sites/AIE2PS_ARRAYSWITCH.v3.xng";
    AIE2PS_CORE = "versal/data/xng/sites/AIE2PS_CORE.v3.xng";
    AIE2PS_MEMGRP = "versal/data/xng/sites/AIE2PS_MEMGRP.v3.xng";
    AIE2PS_TOP_NOC = "versal/data/xng/sites/AIE2PS_TOP_NOC.v2.xng";
    AIE2PS_SHIMTOP_SWITCH = "versal/data/xng/sites/AIE2PS_SHIMTOP_SWITCH.v2.xng";
    AIE2PS_SHIMTOP_TRACE = "versal/data/xng/sites/AIE2PS_SHIMTOP_TRACE.v2.xng";
    AIE2PS_TOP_PL = "versal/data/xng/sites/AIE2PS_TOP_PL.v2.xng";
  };
  tiles : 
  {
    NULL = "versal/data/xng/tiles/NULL.v1.xng";
    AIE2P_S_INTF_A_CORE = "versal/data/xng/tiles/AIE2P_S_INTF_A_CORE.v2.xng";
    AIE2P_S_INTF_A_FOR = "versal/data/xng/tiles/AIE2P_S_INTF_A_FOR.v2.xng";
    AIE2P_S_INTF_C_CORE = "versal/data/xng/tiles/AIE2P_S_INTF_C_CORE.v2.xng";
    AIE2P_S_INTF_TOP = "versal/data/xng/tiles/AIE2P_S_INTF_TOP.v2.xng";
    AIE2P_S_MEM_TILE = "versal/data/xng/tiles/AIE2P_S_MEM_TILE.v2.xng";
    AIE2P_S_TILE = "versal/data/xng/tiles/AIE2P_S_TILE.v2.xng";
    AMS_SAT_GT_TOP_TILE = "versal/data/xng/tiles/AMS_SAT_GT_TOP_TILE.v15.xng";
    AMS_SAT_GT_TOP_TILE_MY = "versal/data/xng/tiles/AMS_SAT_GT_TOP_TILE_MY.v13.xng";
    BLIF0_CLE_BOT_CORE = "versal/data/xng/tiles/BLIF0_CLE_BOT_CORE.v2.xng";
    BLIF0_CLE_BOT_CORE_MY = "versal/data/xng/tiles/BLIF0_CLE_BOT_CORE_MY.v2.xng";
    BLIF0_LS_CORE = "versal/data/xng/tiles/BLIF0_LS_CORE.v2.xng";
    BLIF0_LS_CORE_MY = "versal/data/xng/tiles/BLIF0_LS_CORE_MY.v2.xng";
    BRAM_LOCF_TR_TILE = "versal/data/xng/tiles/BRAM_LOCF_TR_TILE.v29.xng";
    BRAM_ROCF_TL_TILE = "versal/data/xng/tiles/BRAM_ROCF_TL_TILE.v32.xng";
    BRAM_ROCF_TR_TILE = "versal/data/xng/tiles/BRAM_ROCF_TR_TILE.v33.xng";
    CBRK_LOCF_TOP_TILE = "versal/data/xng/tiles/CBRK_LOCF_TOP_TILE.v19.xng";
    CBRK_TOP_TILE = "versal/data/xng/tiles/CBRK_TOP_TILE.v21.xng";
    CFRM_CPIPE_TERM_CPM5_CORE = "versal/data/xng/tiles/CFRM_CPIPE_TERM_CPM5_CORE.v12.xng";
    CFRM_CPM5_TILE = "versal/data/xng/tiles/CFRM_CPM5_TILE.v15.xng";
    CFRM_F0_HFSR_TILE = "versal/data/xng/tiles/CFRM_F0_HFSR_TILE.v2.xng";
    CFRM_HFSR_F0_TILE = "versal/data/xng/tiles/CFRM_HFSR_F0_TILE.v2.xng";
    CFRM_PMC_TILE = "versal/data/xng/tiles/CFRM_PMC_TILE.v23.xng";
    CLE_BC_CORE = "versal/data/xng/tiles/CLE_BC_CORE.v23.xng";
    CLE_E_CORE = "versal/data/xng/tiles/CLE_E_CORE.v41.xng";
    CLE_W_CORE = "versal/data/xng/tiles/CLE_W_CORE.v40.xng";
    CLKE2_REBUF_HBM_CORE = "versal/data/xng/tiles/CLKE2_REBUF_HBM_CORE.v10.xng";
    CLKE2_REBUF_HBM_CORE_MY = "versal/data/xng/tiles/CLKE2_REBUF_HBM_CORE_MY.v2.xng";
    CLKE2_REBUF_VERT_EDGE_COO_TILE = "versal/data/xng/tiles/CLKE2_REBUF_VERT_EDGE_COO_TILE.v2.xng";
    CLKE2_REBUF_VERT_GT_EDGE_COO_TILE = "versal/data/xng/tiles/CLKE2_REBUF_VERT_GT_EDGE_COO_TILE.v2.xng";
    CLK_L_GT_SSIT_CCO_TILE = "versal/data/xng/tiles/CLK_L_GT_SSIT_CCO_TILE.v2.xng";
    CLK_L_GT_SSIT_CCO_TILE_MY = "versal/data/xng/tiles/CLK_L_GT_SSIT_CCO_TILE_MY.v2.xng";
    CLK_L_VNOC_SSIT_CCO_TILE = "versal/data/xng/tiles/CLK_L_VNOC_SSIT_CCO_TILE.v2.xng";
    CLK_PLL_AND_PHY = "versal/data/xng/tiles/CLK_PLL_AND_PHY.v27.xng";
    CLK_REBUF_BUFGS_HSR_CORE = "versal/data/xng/tiles/CLK_REBUF_BUFGS_HSR_CORE.v33.xng";
    CLK_REBUF_HSR_ME_TNOC_CORE = "versal/data/xng/tiles/CLK_REBUF_HSR_ME_TNOC_CORE.v27.xng";
    CLK_REBUF_VERT_GT_COO_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_GT_COO_TILE.v7.xng";
    CLK_REBUF_VERT_GT_COO_TILE_MY = "versal/data/xng/tiles/CLK_REBUF_VERT_GT_COO_TILE_MY.v7.xng";
    CMT_DPLL = "versal/data/xng/tiles/CMT_DPLL.v38.xng";
    CMT_DPLL_MY = "versal/data/xng/tiles/CMT_DPLL_MY.v34.xng";
    CMT_HPLL = "versal/data/xng/tiles/CMT_HPLL.v6.xng";
    CMT_HPLL_R180 = "versal/data/xng/tiles/CMT_HPLL_R180.v2.xng";
    CMT_MMCM = "versal/data/xng/tiles/CMT_MMCM.v36.xng";
    CMT_XPLL = "versal/data/xng/tiles/CMT_XPLL.v32.xng";
    CPIPE_TERM_LEFT_TOP_F0_TILE = "versal/data/xng/tiles/CPIPE_TERM_LEFT_TOP_F0_TILE.v1.xng";
    CPIPE_TERM_LEFT_TOP_TILE = "versal/data/xng/tiles/CPIPE_TERM_LEFT_TOP_TILE.v31.xng";
    CPIPE_TERM_RIGHT_BOT_TILE = "versal/data/xng/tiles/CPIPE_TERM_RIGHT_BOT_TILE.v34.xng";
    CPIPE_TERM_RIGHT_TOP_TILE = "versal/data/xng/tiles/CPIPE_TERM_RIGHT_TOP_TILE.v34.xng";
    CPIPE_TOP_TILE = "versal/data/xng/tiles/CPIPE_TOP_TILE.v34.xng";
    CPM_G5_TILE = "versal/data/xng/tiles/CPM_G5_TILE.v20.xng";
    DDRMC_DMC_CORE = "versal/data/xng/tiles/DDRMC_DMC_CORE.v35.xng";
    DDRMC_RIU_CORE = "versal/data/xng/tiles/DDRMC_RIU_CORE.v32.xng";
    DFX_CHNL_TOP_HVNOC_HSM_FRKR_CORE_TILE = "versal/data/xng/tiles/DFX_CHNL_TOP_HVNOC_HSM_FRKR_CORE_TILE.v1.xng";
    DFX_CHNL_TOP_MNOC_L_FRKR_CORE_TILE = "versal/data/xng/tiles/DFX_CHNL_TOP_MNOC_L_FRKR_CORE_TILE.v1.xng";
    DFX_CHNL_TOP_MNOC_R_FRKR_CORE_TILE = "versal/data/xng/tiles/DFX_CHNL_TOP_MNOC_R_FRKR_CORE_TILE.v1.xng";
    DFX_CHNL_TOP_NMU_NSU_FRKR_CORE_TILE = "versal/data/xng/tiles/DFX_CHNL_TOP_NMU_NSU_FRKR_CORE_TILE.v1.xng";
    DSP_ROCF_T_TILE = "versal/data/xng/tiles/DSP_ROCF_T_TILE.v37.xng";
    FSR_QUAD_L_GT_TILE = "versal/data/xng/tiles/FSR_QUAD_L_GT_TILE.v2.xng";
    FSR_QUAD_L_GT_TILE_MY = "versal/data/xng/tiles/FSR_QUAD_L_GT_TILE_MY.v2.xng";
    FSR_QUAD_L_REMAP_TILE = "versal/data/xng/tiles/FSR_QUAD_L_REMAP_TILE.v2.xng";
    FSR_QUAD_L_REMAP_TILE_MY = "versal/data/xng/tiles/FSR_QUAD_L_REMAP_TILE_MY.v2.xng";
    GTYP_QUAD_SINGLE = "versal/data/xng/tiles/GTYP_QUAD_SINGLE.v26.xng";
    GTYP_QUAD_SINGLE_MY = "versal/data/xng/tiles/GTYP_QUAD_SINGLE_MY.v26.xng";
    HBMMC_CORE = "versal/data/xng/tiles/HBMMC_CORE.v11.xng";
    HBMMC_CORE_R180 = "versal/data/xng/tiles/HBMMC_CORE_R180.v2.xng";
    HBM_IO_CHNL_TOP = "versal/data/xng/tiles/HBM_IO_CHNL_TOP.v11.xng";
    HBM_IO_CHNL_TOP_R180 = "versal/data/xng/tiles/HBM_IO_CHNL_TOP_R180.v2.xng";
    HBM_IO_MS_TOP = "versal/data/xng/tiles/HBM_IO_MS_TOP.v11.xng";
    HBM_IO_MS_TOP_R180 = "versal/data/xng/tiles/HBM_IO_MS_TOP_R180.v2.xng";
    HBM_PHY_CHNL_TOP = "versal/data/xng/tiles/HBM_PHY_CHNL_TOP.v11.xng";
    HBM_PHY_CHNL_TOP_R180 = "versal/data/xng/tiles/HBM_PHY_CHNL_TOP_R180.v2.xng";
    HBM_PHY_MS_TOP = "versal/data/xng/tiles/HBM_PHY_MS_TOP.v11.xng";
    HBM_PHY_MS_TOP_R180 = "versal/data/xng/tiles/HBM_PHY_MS_TOP_R180.v2.xng";
    HDIO_TILE = "versal/data/xng/tiles/HDIO_TILE.v35.xng";
    HSM2_CLK_GT_TILE = "versal/data/xng/tiles/HSM2_CLK_GT_TILE.v2.xng";
    HSM2_CLK_REBUF_VERT_GT_TILE = "versal/data/xng/tiles/HSM2_CLK_REBUF_VERT_GT_TILE.v2.xng";
    HSM2_VNOC_MISC_F0_CORE_TILE = "versal/data/xng/tiles/HSM2_VNOC_MISC_F0_CORE_TILE.v1.xng";
    HSM_AMS_SAT_LC = "versal/data/xng/tiles/HSM_AMS_SAT_LC.v40.xng";
    HSM_AMS_SAT_ME = "versal/data/xng/tiles/HSM_AMS_SAT_ME.v35.xng";
    HSM_AMS_SAT_ME_R180 = "versal/data/xng/tiles/HSM_AMS_SAT_ME_R180.v2.xng";
    INT = "versal/data/xng/tiles/INT.v39.xng";
    INTF_CFRM_TL_TILE = "versal/data/xng/tiles/INTF_CFRM_TL_TILE.v39.xng";
    INTF_GT_TL_TILE = "versal/data/xng/tiles/INTF_GT_TL_TILE.v38.xng";
    INTF_GT_TR_TILE = "versal/data/xng/tiles/INTF_GT_TR_TILE.v42.xng";
    INTF_HDIO_LOCF_TL_TILE = "versal/data/xng/tiles/INTF_HDIO_LOCF_TL_TILE.v30.xng";
    INTF_HDIO_LOCF_TR_TILE = "versal/data/xng/tiles/INTF_HDIO_LOCF_TR_TILE.v30.xng";
    INTF_HDIO_ROCF_TL_TILE = "versal/data/xng/tiles/INTF_HDIO_ROCF_TL_TILE.v32.xng";
    INTF_HDIO_ROCF_TR_TILE = "versal/data/xng/tiles/INTF_HDIO_ROCF_TR_TILE.v32.xng";
    INTF_LOCF_TL_TILE = "versal/data/xng/tiles/INTF_LOCF_TL_TILE.v38.xng";
    INTF_LOCF_TR_TILE = "versal/data/xng/tiles/INTF_LOCF_TR_TILE.v38.xng";
    INTF_ROCF_TL_TILE = "versal/data/xng/tiles/INTF_ROCF_TL_TILE.v42.xng";
    INTF_ROCF_TR_TILE = "versal/data/xng/tiles/INTF_ROCF_TR_TILE.v42.xng";
    MISC_VDU_DECAP_CORE = "versal/data/xng/tiles/MISC_VDU_DECAP_CORE.v13.xng";
    MISC_VDU_DECAP_CORE_MY = "versal/data/xng/tiles/MISC_VDU_DECAP_CORE_MY.v2.xng";
    MISR_F0_TILE = "versal/data/xng/tiles/MISR_F0_TILE.v2.xng";
    NOC2_HBM_S4_CORE = "versal/data/xng/tiles/NOC2_HBM_S4_CORE.v2.xng";
    NOC2_HBM_S4_CORE_R180 = "versal/data/xng/tiles/NOC2_HBM_S4_CORE_R180.v2.xng";
    NOC2_HBM_S4_NPS6_CORE = "versal/data/xng/tiles/NOC2_HBM_S4_NPS6_CORE.v2.xng";
    NOC2_HBM_S4_NPS6_CORE_R180 = "versal/data/xng/tiles/NOC2_HBM_S4_NPS6_CORE_R180.v2.xng";
    NOC2_NMU128_FOR_A_TILE = "versal/data/xng/tiles/NOC2_NMU128_FOR_A_TILE.v2.xng";
    NOC2_NMU128_FOR_B_TILE = "versal/data/xng/tiles/NOC2_NMU128_FOR_B_TILE.v2.xng";
    NOC2_NMU512_FOR_TOP = "versal/data/xng/tiles/NOC2_NMU512_FOR_TOP.v2.xng";
    NOC2_NPS5555_TOP = "versal/data/xng/tiles/NOC2_NPS5555_TOP.v6.xng";
    NOC2_NPS6X_TOP = "versal/data/xng/tiles/NOC2_NPS6X_TOP.v2.xng";
    NOC2_NSU128_TOP = "versal/data/xng/tiles/NOC2_NSU128_TOP.v6.xng";
    NOC_HBM_NPS8_CORE = "versal/data/xng/tiles/NOC_HBM_NPS8_CORE.v12.xng";
    NOC_HBM_NPS8_CORE_R180 = "versal/data/xng/tiles/NOC_HBM_NPS8_CORE_R180.v2.xng";
    NOC_HNOC_S3_PS_CORE = "versal/data/xng/tiles/NOC_HNOC_S3_PS_CORE.v38.xng";
    NOC_NMU512_TOP = "versal/data/xng/tiles/NOC_NMU512_TOP.v37.xng";
    NOC_NPS_VNOC_TOP = "versal/data/xng/tiles/NOC_NPS_VNOC_TOP.v38.xng";
    NOC_NSU512_TOP = "versal/data/xng/tiles/NOC_NSU512_TOP.v37.xng";
    NOC_PNOC_MONO_CORE = "versal/data/xng/tiles/NOC_PNOC_MONO_CORE.v39.xng";
    NOC_TNOC_BRIDGE_TOP_CORE = "versal/data/xng/tiles/NOC_TNOC_BRIDGE_TOP_CORE.v22.xng";
    NOC_TNOC_SSIT_NCRB_CORE = "versal/data/xng/tiles/NOC_TNOC_SSIT_NCRB_CORE.v25.xng";
    NOC_TNOC_SSIT_NCRB_CORE_MY = "versal/data/xng/tiles/NOC_TNOC_SSIT_NCRB_CORE_MY.v20.xng";
    NPI_VNPI_TOP_TILE = "versal/data/xng/tiles/NPI_VNPI_TOP_TILE.v37.xng";
    NPI_VNPI_TOP_TILE_MY = "versal/data/xng/tiles/NPI_VNPI_TOP_TILE_MY.v36.xng";
    PSS_BASE_CORE = "versal/data/xng/tiles/PSS_BASE_CORE.v40.xng";
    RBRK_CFRM_CORE = "versal/data/xng/tiles/RBRK_CFRM_CORE.v36.xng";
    RBRK_CPIPE_CORE = "versal/data/xng/tiles/RBRK_CPIPE_CORE.v36.xng";
    RBRK_GTYP_CPM5_BOT_CORE = "versal/data/xng/tiles/RBRK_GTYP_CPM5_BOT_CORE.v24.xng";
    RBRK_GTYP_CPM5_BOT_CORE_MY = "versal/data/xng/tiles/RBRK_GTYP_CPM5_BOT_CORE_MY.v24.xng";
    RCLK_BRAM_CLKBUF_CORE = "versal/data/xng/tiles/RCLK_BRAM_CLKBUF_CORE.v43.xng";
    RCLK_BRAM_CORE = "versal/data/xng/tiles/RCLK_BRAM_CORE.v44.xng";
    RCLK_BRAM_CORE_MY = "versal/data/xng/tiles/RCLK_BRAM_CORE_MY.v43.xng";
    RCLK_CBRK_HB_L_CORE = "versal/data/xng/tiles/RCLK_CBRK_HB_L_CORE.v36.xng";
    RCLK_CBRK_HB_R_CORE = "versal/data/xng/tiles/RCLK_CBRK_HB_R_CORE.v35.xng";
    RCLK_CBRK_L_CORE = "versal/data/xng/tiles/RCLK_CBRK_L_CORE.v36.xng";
    RCLK_CBRK_R_CORE = "versal/data/xng/tiles/RCLK_CBRK_R_CORE.v40.xng";
    RCLK_CLE_CORE = "versal/data/xng/tiles/RCLK_CLE_CORE.v43.xng";
    RCLK_CLE_LAG_CORE = "versal/data/xng/tiles/RCLK_CLE_LAG_CORE.v25.xng";
    RCLK_CPIPE_CORE = "versal/data/xng/tiles/RCLK_CPIPE_CORE.v40.xng";
    RCLK_CPIPE_TERM_LEFT_CORE = "versal/data/xng/tiles/RCLK_CPIPE_TERM_LEFT_CORE.v2.xng";
    RCLK_DSP_CORE = "versal/data/xng/tiles/RCLK_DSP_CORE.v41.xng";
    RCLK_F0_CPIPE_TERM_RIGHT_CORE_TILE = "versal/data/xng/tiles/RCLK_F0_CPIPE_TERM_RIGHT_CORE_TILE.v2.xng";
    RCLK_HDIO_CORE = "versal/data/xng/tiles/RCLK_HDIO_CORE.v35.xng";
    RCLK_INTF_L_CORE = "versal/data/xng/tiles/RCLK_INTF_L_CORE.v44.xng";
    RCLK_INTF_OPT_CORE = "versal/data/xng/tiles/RCLK_INTF_OPT_CORE.v44.xng";
    RCLK_INTF_R_CORE = "versal/data/xng/tiles/RCLK_INTF_R_CORE.v44.xng";
    RCLK_INTF_TERM_LEFT_CORE = "versal/data/xng/tiles/RCLK_INTF_TERM_LEFT_CORE.v40.xng";
    RCLK_INTF_TERM_RIGHT_CORE = "versal/data/xng/tiles/RCLK_INTF_TERM_RIGHT_CORE.v43.xng";
    RCLK_INT_L_F0_FT = "versal/data/xng/tiles/RCLK_INT_L_F0_FT.v2.xng";
    RCLK_INT_R_F0_FT = "versal/data/xng/tiles/RCLK_INT_R_F0_FT.v2.xng";
    RCLK_URAM_CORE = "versal/data/xng/tiles/RCLK_URAM_CORE.v44.xng";
    RCLK_URAM_CORE_MY = "versal/data/xng/tiles/RCLK_URAM_CORE_MY.v44.xng";
    REBUF_BRAM_T_CORE = "versal/data/xng/tiles/REBUF_BRAM_T_CORE.v40.xng";
    REBUF_BRAM_T_CORE_MY = "versal/data/xng/tiles/REBUF_BRAM_T_CORE_MY.v39.xng";
    REBUF_CLE_LAG_T_CORE = "versal/data/xng/tiles/REBUF_CLE_LAG_T_CORE.v24.xng";
    REBUF_CLE_T_CORE = "versal/data/xng/tiles/REBUF_CLE_T_CORE.v38.xng";
    REBUF_DSP_T_CORE = "versal/data/xng/tiles/REBUF_DSP_T_CORE.v36.xng";
    REBUF_INTF_CFRM_OPTDLY_T_CORE = "versal/data/xng/tiles/REBUF_INTF_CFRM_OPTDLY_T_CORE.v35.xng";
    REBUF_INTF_GT_OPTDLY_T_CORE = "versal/data/xng/tiles/REBUF_INTF_GT_OPTDLY_T_CORE.v38.xng";
    REBUF_INTF_GT_OPTDLY_T_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_GT_OPTDLY_T_CORE_MY.v35.xng";
    REBUF_INTF_IBRK_OPTDLY_HDIO_T_CORE = "versal/data/xng/tiles/REBUF_INTF_IBRK_OPTDLY_HDIO_T_CORE.v30.xng";
    REBUF_INTF_IBRK_OPTDLY_HDIO_T_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_IBRK_OPTDLY_HDIO_T_CORE_MY.v30.xng";
    REBUF_INTF_T_CORE = "versal/data/xng/tiles/REBUF_INTF_T_CORE.v38.xng";
    REBUF_INTF_T_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_T_CORE_MY.v38.xng";
    REBUF_INT_T_CORE = "versal/data/xng/tiles/REBUF_INT_T_CORE.v38.xng";
    REBUF_URAM_T_CORE = "versal/data/xng/tiles/REBUF_URAM_T_CORE.v38.xng";
    REBUF_URAM_T_CORE_MY = "versal/data/xng/tiles/REBUF_URAM_T_CORE_MY.v38.xng";
    SLL = "versal/data/xng/tiles/SLL.v19.xng";
    TERM_B_CFRM_CORE = "versal/data/xng/tiles/TERM_B_CFRM_CORE.v38.xng";
    TERM_B_CPIPE_CORE = "versal/data/xng/tiles/TERM_B_CPIPE_CORE.v38.xng";
    TERM_B_PSS_DECAP_CORE = "versal/data/xng/tiles/TERM_B_PSS_DECAP_CORE.v36.xng";
    TERM_B_PSS_TILE = "versal/data/xng/tiles/TERM_B_PSS_TILE.v36.xng";
    TERM_L_BRAM_CORE = "versal/data/xng/tiles/TERM_L_BRAM_CORE.v2.xng";
    TERM_L_BRAM_CORE_MY = "versal/data/xng/tiles/TERM_L_BRAM_CORE_MY.v1.xng";
    TERM_L_CBRK_CORE = "versal/data/xng/tiles/TERM_L_CBRK_CORE.v2.xng";
    TERM_L_CBRK_CORE_MY = "versal/data/xng/tiles/TERM_L_CBRK_CORE_MY.v1.xng";
    TERM_L_CLE_CBRK_CORE = "versal/data/xng/tiles/TERM_L_CLE_CBRK_CORE.v1.xng";
    TERM_L_CLE_CORE = "versal/data/xng/tiles/TERM_L_CLE_CORE.v2.xng";
    TERM_L_CLE_LAG_CBRK_CORE = "versal/data/xng/tiles/TERM_L_CLE_LAG_CBRK_CORE.v1.xng";
    TERM_L_CLE_LAG_CORE = "versal/data/xng/tiles/TERM_L_CLE_LAG_CORE.v2.xng";
    TERM_L_CPIPE_CORE = "versal/data/xng/tiles/TERM_L_CPIPE_CORE.v2.xng";
    TERM_L_CPIPE_LEFT_CORE = "versal/data/xng/tiles/TERM_L_CPIPE_LEFT_CORE.v1.xng";
    TERM_L_CPIPE_RIGHT_CORE = "versal/data/xng/tiles/TERM_L_CPIPE_RIGHT_CORE.v1.xng";
    TERM_L_DSP_CORE = "versal/data/xng/tiles/TERM_L_DSP_CORE.v2.xng";
    TERM_L_HDIO_CORE = "versal/data/xng/tiles/TERM_L_HDIO_CORE.v2.xng";
    TERM_L_INTF_CFRM_CORE = "versal/data/xng/tiles/TERM_L_INTF_CFRM_CORE.v2.xng";
    TERM_L_INTF_CORE = "versal/data/xng/tiles/TERM_L_INTF_CORE.v2.xng";
    TERM_L_INTF_CORE_MY = "versal/data/xng/tiles/TERM_L_INTF_CORE_MY.v1.xng";
    TERM_L_INTF_GT_CORE = "versal/data/xng/tiles/TERM_L_INTF_GT_CORE.v2.xng";
    TERM_L_INTF_GT_CORE_MY = "versal/data/xng/tiles/TERM_L_INTF_GT_CORE_MY.v1.xng";
    TERM_L_INTF_HDIO_CORE = "versal/data/xng/tiles/TERM_L_INTF_HDIO_CORE.v2.xng";
    TERM_L_INTF_HDIO_CORE_MY = "versal/data/xng/tiles/TERM_L_INTF_HDIO_CORE_MY.v2.xng";
    TERM_L_INT_TILE = "versal/data/xng/tiles/TERM_L_INT_TILE.v2.xng";
    TERM_L_URAM_CORE = "versal/data/xng/tiles/TERM_L_URAM_CORE.v2.xng";
    TERM_L_URAM_CORE_MY = "versal/data/xng/tiles/TERM_L_URAM_CORE_MY.v1.xng";
    TERM_L_VDU_CORE = "versal/data/xng/tiles/TERM_L_VDU_CORE.v2.xng";
    TERM_L_VDU_CORE_MY = "versal/data/xng/tiles/TERM_L_VDU_CORE_MY.v2.xng";
    TERM_P_GTYP_CPM5_CORE = "versal/data/xng/tiles/TERM_P_GTYP_CPM5_CORE.v23.xng";
    TERM_P_GTYP_CPM5_FULL_CORE = "versal/data/xng/tiles/TERM_P_GTYP_CPM5_FULL_CORE.v2.xng";
    TERM_S_BRAM_CORE = "versal/data/xng/tiles/TERM_S_BRAM_CORE.v2.xng";
    TERM_S_BRAM_CORE_MY = "versal/data/xng/tiles/TERM_S_BRAM_CORE_MY.v2.xng";
    TERM_S_CBRK_CORE = "versal/data/xng/tiles/TERM_S_CBRK_CORE.v2.xng";
    TERM_S_CBRK_CORE_MY = "versal/data/xng/tiles/TERM_S_CBRK_CORE_MY.v1.xng";
    TERM_S_CFRM_CORE = "versal/data/xng/tiles/TERM_S_CFRM_CORE.v2.xng";
    TERM_S_CLE_CBRK_CORE = "versal/data/xng/tiles/TERM_S_CLE_CBRK_CORE.v1.xng";
    TERM_S_CLE_CORE = "versal/data/xng/tiles/TERM_S_CLE_CORE.v2.xng";
    TERM_S_CLE_LAG_CBRK_CORE = "versal/data/xng/tiles/TERM_S_CLE_LAG_CBRK_CORE.v1.xng";
    TERM_S_CLE_LAG_CORE = "versal/data/xng/tiles/TERM_S_CLE_LAG_CORE.v2.xng";
    TERM_S_CPIPE_CORE = "versal/data/xng/tiles/TERM_S_CPIPE_CORE.v2.xng";
    TERM_S_CPIPE_LEFT_CORE = "versal/data/xng/tiles/TERM_S_CPIPE_LEFT_CORE.v1.xng";
    TERM_S_CPIPE_RIGHT_CORE = "versal/data/xng/tiles/TERM_S_CPIPE_RIGHT_CORE.v1.xng";
    TERM_S_DSP_CORE = "versal/data/xng/tiles/TERM_S_DSP_CORE.v2.xng";
    TERM_S_GTCLK_CORE = "versal/data/xng/tiles/TERM_S_GTCLK_CORE.v2.xng";
    TERM_S_GTCLK_CORE_MY = "versal/data/xng/tiles/TERM_S_GTCLK_CORE_MY.v2.xng";
    TERM_S_HDIO_CORE = "versal/data/xng/tiles/TERM_S_HDIO_CORE.v2.xng";
    TERM_S_INTF_CFRM_CORE = "versal/data/xng/tiles/TERM_S_INTF_CFRM_CORE.v2.xng";
    TERM_S_INTF_CORE = "versal/data/xng/tiles/TERM_S_INTF_CORE.v2.xng";
    TERM_S_INTF_CORE_MY = "versal/data/xng/tiles/TERM_S_INTF_CORE_MY.v2.xng";
    TERM_S_INTF_GT_CORE = "versal/data/xng/tiles/TERM_S_INTF_GT_CORE.v2.xng";
    TERM_S_INTF_GT_CORE_MY = "versal/data/xng/tiles/TERM_S_INTF_GT_CORE_MY.v1.xng";
    TERM_S_INTF_HDIO_CORE = "versal/data/xng/tiles/TERM_S_INTF_HDIO_CORE.v2.xng";
    TERM_S_INTF_HDIO_CORE_MY = "versal/data/xng/tiles/TERM_S_INTF_HDIO_CORE_MY.v2.xng";
    TERM_S_INT_TILE = "versal/data/xng/tiles/TERM_S_INT_TILE.v2.xng";
    TERM_S_URAM_CORE = "versal/data/xng/tiles/TERM_S_URAM_CORE.v2.xng";
    TERM_S_URAM_CORE_MY = "versal/data/xng/tiles/TERM_S_URAM_CORE_MY.v2.xng";
    TERM_S_VDU_CORE = "versal/data/xng/tiles/TERM_S_VDU_CORE.v2.xng";
    TERM_S_VDU_CORE_MY = "versal/data/xng/tiles/TERM_S_VDU_CORE_MY.v2.xng";
    TERM_S_VNOC_CORE = "versal/data/xng/tiles/TERM_S_VNOC_CORE.v2.xng";
    TERM_T_BRAM_CORE = "versal/data/xng/tiles/TERM_T_BRAM_CORE.v37.xng";
    TERM_T_BRAM_CORE_MY = "versal/data/xng/tiles/TERM_T_BRAM_CORE_MY.v35.xng";
    TERM_T_CBRK_CORE = "versal/data/xng/tiles/TERM_T_CBRK_CORE.v37.xng";
    TERM_T_CBRK_CORE_MY = "versal/data/xng/tiles/TERM_T_CBRK_CORE_MY.v34.xng";
    TERM_T_CFRM_CORE = "versal/data/xng/tiles/TERM_T_CFRM_CORE.v37.xng";
    TERM_T_CLE_CORE = "versal/data/xng/tiles/TERM_T_CLE_CORE.v25.xng";
    TERM_T_CLE_LAG_CORE = "versal/data/xng/tiles/TERM_T_CLE_LAG_CORE.v24.xng";
    TERM_T_CPIPE_L_CORE = "versal/data/xng/tiles/TERM_T_CPIPE_L_CORE.v34.xng";
    TERM_T_CPIPE_R_CORE = "versal/data/xng/tiles/TERM_T_CPIPE_R_CORE.v37.xng";
    TERM_T_DSP_CORE = "versal/data/xng/tiles/TERM_T_DSP_CORE.v29.xng";
    TERM_T_GTCLK_L_CORE2 = "versal/data/xng/tiles/TERM_T_GTCLK_L_CORE2.v20.xng";
    TERM_T_GTCLK_R_CORE2 = "versal/data/xng/tiles/TERM_T_GTCLK_R_CORE2.v18.xng";
    TERM_T_HDIO_F0_L_CORE = "versal/data/xng/tiles/TERM_T_HDIO_F0_L_CORE.v1.xng";
    TERM_T_HDIO_F0_R_CORE = "versal/data/xng/tiles/TERM_T_HDIO_F0_R_CORE.v1.xng";
    TERM_T_INTF_CFRM_CORE = "versal/data/xng/tiles/TERM_T_INTF_CFRM_CORE.v39.xng";
    TERM_T_INTF_CORE = "versal/data/xng/tiles/TERM_T_INTF_CORE.v39.xng";
    TERM_T_INTF_CORE_MY = "versal/data/xng/tiles/TERM_T_INTF_CORE_MY.v39.xng";
    TERM_T_INTF_GT_CORE = "versal/data/xng/tiles/TERM_T_INTF_GT_CORE.v39.xng";
    TERM_T_INTF_GT_CORE_MY = "versal/data/xng/tiles/TERM_T_INTF_GT_CORE_MY.v36.xng";
    TERM_T_INTF_HDIO_CORE = "versal/data/xng/tiles/TERM_T_INTF_HDIO_CORE.v27.xng";
    TERM_T_INTF_HDIO_CORE_MY = "versal/data/xng/tiles/TERM_T_INTF_HDIO_CORE_MY.v27.xng";
    TERM_T_INT_TILE = "versal/data/xng/tiles/TERM_T_INT_TILE.v40.xng";
    TERM_T_URAM_CORE = "versal/data/xng/tiles/TERM_T_URAM_CORE.v39.xng";
    TERM_T_URAM_CORE_MY = "versal/data/xng/tiles/TERM_T_URAM_CORE_MY.v39.xng";
    TERM_T_VDU_CORE = "versal/data/xng/tiles/TERM_T_VDU_CORE.v2.xng";
    TERM_T_VDU_CORE_MY = "versal/data/xng/tiles/TERM_T_VDU_CORE_MY.v2.xng";
    TERM_T_VNOC_F0_LEFT_CORE = "versal/data/xng/tiles/TERM_T_VNOC_F0_LEFT_CORE.v1.xng";
    TERM_T_VNOC_F0_RIGHT_CORE = "versal/data/xng/tiles/TERM_T_VNOC_F0_RIGHT_CORE.v1.xng";
    TERM_T_VNOC_F0_TOP_CORE = "versal/data/xng/tiles/TERM_T_VNOC_F0_TOP_CORE.v1.xng";
    URAM_DELAY_LOCF_TL_TILE = "versal/data/xng/tiles/URAM_DELAY_LOCF_TL_TILE.v41.xng";
    URAM_DELAY_ROCF_TL_TILE = "versal/data/xng/tiles/URAM_DELAY_ROCF_TL_TILE.v44.xng";
    URAM_LOCF_TL_TILE = "versal/data/xng/tiles/URAM_LOCF_TL_TILE.v40.xng";
    URAM_ROCF_TL_TILE = "versal/data/xng/tiles/URAM_ROCF_TL_TILE.v43.xng";
    VDU_CORE = "versal/data/xng/tiles/VDU_CORE.v15.xng";
    VDU_CORE_MY = "versal/data/xng/tiles/VDU_CORE_MY.v13.xng";
    XPIO_MISC_CORE = "versal/data/xng/tiles/XPIO_MISC_CORE.v39.xng";
    XPIO_NIBBLE_SC = "versal/data/xng/tiles/XPIO_NIBBLE_SC.v40.xng";
    XPIO_NIBBLE_SC_MY = "versal/data/xng/tiles/XPIO_NIBBLE_SC_MY.v40.xng";
  };
  bels : 
  {
    NOC_NOC_NSU128 = "versal/data/xng/bels/NOC_NOC_NSU128.v2.xng";
    NOC_NOC_NMU128 = "versal/data/xng/bels/NOC_NOC_NMU128.v2.xng";
    NPI_NPI_NIR = "versal/data/xng/bels/NPI_NPI_NIR.v3.xng";
    PSS_PAD_DONE = "versal/data/xng/bels/PSS_PAD_DONE.v1.xng";
    PSS_PAD_ERROROUT = "versal/data/xng/bels/PSS_PAD_ERROROUT.v1.xng";
    PSS_PAD_JTAGTCK = "versal/data/xng/bels/PSS_PAD_JTAGTCK.v1.xng";
    PSS_PAD_JTAGTDI = "versal/data/xng/bels/PSS_PAD_JTAGTDI.v1.xng";
    PSS_PAD_JTAGTDO = "versal/data/xng/bels/PSS_PAD_JTAGTDO.v1.xng";
    PSS_PAD_JTAGTMS = "versal/data/xng/bels/PSS_PAD_JTAGTMS.v1.xng";
    PSS_PAD_LPDMIO_0 = "versal/data/xng/bels/PSS_PAD_LPDMIO_0.v1.xng";
    PSS_PAD_LPDMIO_1 = "versal/data/xng/bels/PSS_PAD_LPDMIO_1.v1.xng";
    PSS_PAD_LPDMIO_10 = "versal/data/xng/bels/PSS_PAD_LPDMIO_10.v1.xng";
    PSS_PAD_LPDMIO_11 = "versal/data/xng/bels/PSS_PAD_LPDMIO_11.v1.xng";
    PSS_PAD_LPDMIO_12 = "versal/data/xng/bels/PSS_PAD_LPDMIO_12.v1.xng";
    PSS_PAD_LPDMIO_13 = "versal/data/xng/bels/PSS_PAD_LPDMIO_13.v1.xng";
    PSS_PAD_LPDMIO_14 = "versal/data/xng/bels/PSS_PAD_LPDMIO_14.v1.xng";
    PSS_PAD_LPDMIO_15 = "versal/data/xng/bels/PSS_PAD_LPDMIO_15.v1.xng";
    PSS_PAD_LPDMIO_16 = "versal/data/xng/bels/PSS_PAD_LPDMIO_16.v1.xng";
    PSS_PAD_LPDMIO_17 = "versal/data/xng/bels/PSS_PAD_LPDMIO_17.v1.xng";
    PSS_PAD_LPDMIO_18 = "versal/data/xng/bels/PSS_PAD_LPDMIO_18.v1.xng";
    PSS_PAD_LPDMIO_19 = "versal/data/xng/bels/PSS_PAD_LPDMIO_19.v1.xng";
    PSS_PAD_LPDMIO_2 = "versal/data/xng/bels/PSS_PAD_LPDMIO_2.v1.xng";
    PSS_PAD_LPDMIO_20 = "versal/data/xng/bels/PSS_PAD_LPDMIO_20.v1.xng";
    PSS_PAD_LPDMIO_21 = "versal/data/xng/bels/PSS_PAD_LPDMIO_21.v1.xng";
    PSS_PAD_LPDMIO_22 = "versal/data/xng/bels/PSS_PAD_LPDMIO_22.v1.xng";
    PSS_PAD_LPDMIO_23 = "versal/data/xng/bels/PSS_PAD_LPDMIO_23.v1.xng";
    PSS_PAD_LPDMIO_24 = "versal/data/xng/bels/PSS_PAD_LPDMIO_24.v1.xng";
    PSS_PAD_LPDMIO_25 = "versal/data/xng/bels/PSS_PAD_LPDMIO_25.v1.xng";
    PSS_PAD_LPDMIO_3 = "versal/data/xng/bels/PSS_PAD_LPDMIO_3.v1.xng";
    PSS_PAD_LPDMIO_4 = "versal/data/xng/bels/PSS_PAD_LPDMIO_4.v1.xng";
    PSS_PAD_LPDMIO_5 = "versal/data/xng/bels/PSS_PAD_LPDMIO_5.v1.xng";
    PSS_PAD_LPDMIO_6 = "versal/data/xng/bels/PSS_PAD_LPDMIO_6.v1.xng";
    PSS_PAD_LPDMIO_7 = "versal/data/xng/bels/PSS_PAD_LPDMIO_7.v1.xng";
    PSS_PAD_LPDMIO_8 = "versal/data/xng/bels/PSS_PAD_LPDMIO_8.v1.xng";
    PSS_PAD_LPDMIO_9 = "versal/data/xng/bels/PSS_PAD_LPDMIO_9.v1.xng";
    PSS_PAD_MODE_0 = "versal/data/xng/bels/PSS_PAD_MODE_0.v1.xng";
    PSS_PAD_MODE_1 = "versal/data/xng/bels/PSS_PAD_MODE_1.v1.xng";
    PSS_PAD_MODE_2 = "versal/data/xng/bels/PSS_PAD_MODE_2.v1.xng";
    PSS_PAD_MODE_3 = "versal/data/xng/bels/PSS_PAD_MODE_3.v1.xng";
    PSS_PAD_PMCMIO_0 = "versal/data/xng/bels/PSS_PAD_PMCMIO_0.v1.xng";
    PSS_PAD_PMCMIO_1 = "versal/data/xng/bels/PSS_PAD_PMCMIO_1.v1.xng";
    PSS_PAD_PMCMIO_10 = "versal/data/xng/bels/PSS_PAD_PMCMIO_10.v1.xng";
    PSS_PAD_PMCMIO_11 = "versal/data/xng/bels/PSS_PAD_PMCMIO_11.v1.xng";
    PSS_PAD_PMCMIO_12 = "versal/data/xng/bels/PSS_PAD_PMCMIO_12.v1.xng";
    PSS_PAD_PMCMIO_13 = "versal/data/xng/bels/PSS_PAD_PMCMIO_13.v1.xng";
    PSS_PAD_PMCMIO_14 = "versal/data/xng/bels/PSS_PAD_PMCMIO_14.v1.xng";
    PSS_PAD_PMCMIO_15 = "versal/data/xng/bels/PSS_PAD_PMCMIO_15.v1.xng";
    PSS_PAD_PMCMIO_16 = "versal/data/xng/bels/PSS_PAD_PMCMIO_16.v1.xng";
    PSS_PAD_PMCMIO_17 = "versal/data/xng/bels/PSS_PAD_PMCMIO_17.v1.xng";
    PSS_PAD_PMCMIO_18 = "versal/data/xng/bels/PSS_PAD_PMCMIO_18.v1.xng";
    PSS_PAD_PMCMIO_19 = "versal/data/xng/bels/PSS_PAD_PMCMIO_19.v1.xng";
    PSS_PAD_PMCMIO_2 = "versal/data/xng/bels/PSS_PAD_PMCMIO_2.v1.xng";
    PSS_PAD_PMCMIO_20 = "versal/data/xng/bels/PSS_PAD_PMCMIO_20.v1.xng";
    PSS_PAD_PMCMIO_21 = "versal/data/xng/bels/PSS_PAD_PMCMIO_21.v1.xng";
    PSS_PAD_PMCMIO_22 = "versal/data/xng/bels/PSS_PAD_PMCMIO_22.v1.xng";
    PSS_PAD_PMCMIO_23 = "versal/data/xng/bels/PSS_PAD_PMCMIO_23.v1.xng";
    PSS_PAD_PMCMIO_24 = "versal/data/xng/bels/PSS_PAD_PMCMIO_24.v1.xng";
    PSS_PAD_PMCMIO_25 = "versal/data/xng/bels/PSS_PAD_PMCMIO_25.v1.xng";
    PSS_PAD_PMCMIO_26 = "versal/data/xng/bels/PSS_PAD_PMCMIO_26.v1.xng";
    PSS_PAD_PMCMIO_27 = "versal/data/xng/bels/PSS_PAD_PMCMIO_27.v1.xng";
    PSS_PAD_PMCMIO_28 = "versal/data/xng/bels/PSS_PAD_PMCMIO_28.v1.xng";
    PSS_PAD_PMCMIO_29 = "versal/data/xng/bels/PSS_PAD_PMCMIO_29.v1.xng";
    PSS_PAD_PMCMIO_3 = "versal/data/xng/bels/PSS_PAD_PMCMIO_3.v1.xng";
    PSS_PAD_PMCMIO_30 = "versal/data/xng/bels/PSS_PAD_PMCMIO_30.v1.xng";
    PSS_PAD_PMCMIO_31 = "versal/data/xng/bels/PSS_PAD_PMCMIO_31.v1.xng";
    PSS_PAD_PMCMIO_32 = "versal/data/xng/bels/PSS_PAD_PMCMIO_32.v1.xng";
    PSS_PAD_PMCMIO_33 = "versal/data/xng/bels/PSS_PAD_PMCMIO_33.v1.xng";
    PSS_PAD_PMCMIO_34 = "versal/data/xng/bels/PSS_PAD_PMCMIO_34.v1.xng";
    PSS_PAD_PMCMIO_35 = "versal/data/xng/bels/PSS_PAD_PMCMIO_35.v1.xng";
    PSS_PAD_PMCMIO_36 = "versal/data/xng/bels/PSS_PAD_PMCMIO_36.v1.xng";
    PSS_PAD_PMCMIO_37 = "versal/data/xng/bels/PSS_PAD_PMCMIO_37.v1.xng";
    PSS_PAD_PMCMIO_38 = "versal/data/xng/bels/PSS_PAD_PMCMIO_38.v1.xng";
    PSS_PAD_PMCMIO_39 = "versal/data/xng/bels/PSS_PAD_PMCMIO_39.v1.xng";
    PSS_PAD_PMCMIO_4 = "versal/data/xng/bels/PSS_PAD_PMCMIO_4.v1.xng";
    PSS_PAD_PMCMIO_40 = "versal/data/xng/bels/PSS_PAD_PMCMIO_40.v1.xng";
    PSS_PAD_PMCMIO_41 = "versal/data/xng/bels/PSS_PAD_PMCMIO_41.v1.xng";
    PSS_PAD_PMCMIO_42 = "versal/data/xng/bels/PSS_PAD_PMCMIO_42.v1.xng";
    PSS_PAD_PMCMIO_43 = "versal/data/xng/bels/PSS_PAD_PMCMIO_43.v1.xng";
    PSS_PAD_PMCMIO_44 = "versal/data/xng/bels/PSS_PAD_PMCMIO_44.v1.xng";
    PSS_PAD_PMCMIO_45 = "versal/data/xng/bels/PSS_PAD_PMCMIO_45.v1.xng";
    PSS_PAD_PMCMIO_46 = "versal/data/xng/bels/PSS_PAD_PMCMIO_46.v1.xng";
    PSS_PAD_PMCMIO_47 = "versal/data/xng/bels/PSS_PAD_PMCMIO_47.v1.xng";
    PSS_PAD_PMCMIO_48 = "versal/data/xng/bels/PSS_PAD_PMCMIO_48.v1.xng";
    PSS_PAD_PMCMIO_49 = "versal/data/xng/bels/PSS_PAD_PMCMIO_49.v1.xng";
    PSS_PAD_PMCMIO_5 = "versal/data/xng/bels/PSS_PAD_PMCMIO_5.v1.xng";
    PSS_PAD_PMCMIO_50 = "versal/data/xng/bels/PSS_PAD_PMCMIO_50.v1.xng";
    PSS_PAD_PMCMIO_51 = "versal/data/xng/bels/PSS_PAD_PMCMIO_51.v1.xng";
    PSS_PAD_PMCMIO_6 = "versal/data/xng/bels/PSS_PAD_PMCMIO_6.v1.xng";
    PSS_PAD_PMCMIO_7 = "versal/data/xng/bels/PSS_PAD_PMCMIO_7.v1.xng";
    PSS_PAD_PMCMIO_8 = "versal/data/xng/bels/PSS_PAD_PMCMIO_8.v1.xng";
    PSS_PAD_PMCMIO_9 = "versal/data/xng/bels/PSS_PAD_PMCMIO_9.v1.xng";
    PSS_PS9 = "versal/data/xng/bels/PSS_PS9.v10.xng";
    PSS_PAD_PUDCB = "versal/data/xng/bels/PSS_PAD_PUDCB.v1.xng";
    PSS_PAD_REFCLK = "versal/data/xng/bels/PSS_PAD_REFCLK.v1.xng";
    PSS_PAD_RTCPADI = "versal/data/xng/bels/PSS_PAD_RTCPADI.v2.xng";
    PSS_PAD_RTCPADO = "versal/data/xng/bels/PSS_PAD_RTCPADO.v2.xng";
    GTYP_CHANNEL_IPADN = "versal/data/xng/bels/GTYP_CHANNEL_IPADN.v1.xng";
    GTYP_CHANNEL_IPADP = "versal/data/xng/bels/GTYP_CHANNEL_IPADP.v1.xng";
    GTYP_CHANNEL_OPADN = "versal/data/xng/bels/GTYP_CHANNEL_OPADN.v1.xng";
    GTYP_CHANNEL_OPADP = "versal/data/xng/bels/GTYP_CHANNEL_OPADP.v1.xng";
    GTYP_GTYP_QUAD = "versal/data/xng/bels/GTYP_GTYP_QUAD.v4.xng";
    GTYP_IBUFDS = "versal/data/xng/bels/GTYP_IBUFDS.v2.xng";
    GTYP_OBUFDS = "versal/data/xng/bels/GTYP_OBUFDS.v2.xng";
    GTYP_REFCLK_PADN = "versal/data/xng/bels/GTYP_REFCLK_PADN.v1.xng";
    GTYP_REFCLK_PADP = "versal/data/xng/bels/GTYP_REFCLK_PADP.v1.xng";
    CPM5_CPM5 = "versal/data/xng/bels/CPM5_CPM5.v4.xng";
    BUFCE_BUFG_HSR_TEST = "versal/data/xng/bels/BUFCE_BUFG_HSR_TEST.v1.xng";
    GCLK_GCLK_TEST = "versal/data/xng/bels/GCLK_GCLK_TEST.v1.xng";
    BUFCE_BUFCE = "versal/data/xng/bels/BUFCE_BUFCE.v2.xng";
    BUFGCTRL_BUFGCTRL = "versal/data/xng/bels/BUFGCTRL_BUFGCTRL.v2.xng";
    BUFGCE_DIV_BUFGCE_DIV = "versal/data/xng/bels/BUFGCE_DIV_BUFGCE_DIV.v2.xng";
    MMCM_MMCM = "versal/data/xng/bels/MMCM_MMCM.v4.xng";
    DPLL_DPLL = "versal/data/xng/bels/DPLL_DPLL.v11.xng";
    NOC2_NOC2_NMU128_FOR_B = "versal/data/xng/bels/NOC2_NOC2_NMU128_FOR_B.v1.xng";
    NOC2_NOC2_NPS6X = "versal/data/xng/bels/NOC2_NOC2_NPS6X.v1.xng";
    VDU_VDU = "versal/data/xng/bels/VDU_VDU.v1.xng";
    GCLK_GCLK_TAPS_DECODE_GT = "versal/data/xng/bels/GCLK_GCLK_TAPS_DECODE_GT.v2.xng";
    BUFG_GT_BUFG_GT = "versal/data/xng/bels/BUFG_GT_BUFG_GT.v3.xng";
    BUFG_GT_BUFG_GT_SYNC = "versal/data/xng/bels/BUFG_GT_BUFG_GT_SYNC.v1.xng";
    GCLK_GCLK_DELAY_SSIT = "versal/data/xng/bels/GCLK_GCLK_DELAY_SSIT.v4.xng";
    SYSMON_SAT_SYSMON_SAT = "versal/data/xng/bels/SYSMON_SAT_SYSMON_SAT.v2.xng";
    GCLK_GCLK_PD = "versal/data/xng/bels/GCLK_GCLK_PD.v1.xng";
    BUFDIV_BUFDIV_LEAF = "versal/data/xng/bels/BUFDIV_BUFDIV_LEAF.v2.xng";
    LCLK_DELAY = "versal/data/xng/bels/LCLK_DELAY.v2.xng";
    IRI_IMC_FF = "versal/data/xng/bels/IRI_IMC_FF.v1.xng";
    IRI_IMI_FF = "versal/data/xng/bels/IRI_IMI_FF.v1.xng";
    IRI_IMI_FF_T = "versal/data/xng/bels/IRI_IMI_FF_T.v1.xng";
    IRI_FF_CLK_MOD = "versal/data/xng/bels/IRI_FF_CLK_MOD.v3.xng";
    IRI_IMR_CLK_MOD = "versal/data/xng/bels/IRI_IMR_CLK_MOD.v3.xng";
    IRI_IMC_FF_T = "versal/data/xng/bels/IRI_IMC_FF_T.v1.xng";
    BLIF0_DFF = "versal/data/xng/bels/BLIF0_DFF.v1.xng";
    BLIF0_DFF_SR = "versal/data/xng/bels/BLIF0_DFF_SR.v1.xng";
    BLIF0_DFF_SRU = "versal/data/xng/bels/BLIF0_DFF_SRU.v1.xng";
    BLIF0_TMR_TEST = "versal/data/xng/bels/BLIF0_TMR_TEST.v1.xng";
    SLICE_IMI_FF = "versal/data/xng/bels/SLICE_IMI_FF.v1.xng";
    SLICEL_LUT5 = "versal/data/xng/bels/SLICEL_LUT5.v1.xng";
    SLICEL_LUT6 = "versal/data/xng/bels/SLICEL_LUT6.v1.xng";
    FF = "versal/data/xng/bels/FF.v1.xng";
    SLICEL_IMC_FF = "versal/data/xng/bels/SLICEL_IMC_FF.v1.xng";
    SLICE_FF_CLK_MOD = "versal/data/xng/bels/SLICE_FF_CLK_MOD.v2.xng";
    SLICE_IMI_FF_T = "versal/data/xng/bels/SLICE_IMI_FF_T.v1.xng";
    SLICE_IMR_CLK_MOD = "versal/data/xng/bels/SLICE_IMR_CLK_MOD.v2.xng";
    LOOKAHEAD8 = "versal/data/xng/bels/LOOKAHEAD8.v1.xng";
    SLICEL_IMC_FF_T = "versal/data/xng/bels/SLICEL_IMC_FF_T.v1.xng";
    SLICEM_LUT5 = "versal/data/xng/bels/SLICEM_LUT5.v1.xng";
    SLICEM_LUT6 = "versal/data/xng/bels/SLICEM_LUT6.v1.xng";
    SLICEM_IMC_FF = "versal/data/xng/bels/SLICEM_IMC_FF.v1.xng";
    SLICEM_IMC_FF_T = "versal/data/xng/bels/SLICEM_IMC_FF_T.v1.xng";
    HDIOB_BIAS = "versal/data/xng/bels/HDIOB_BIAS.v1.xng";
    RPI_APB = "versal/data/xng/bels/RPI_APB.v1.xng";
    HDLOGIC_APB_MUX = "versal/data/xng/bels/HDLOGIC_APB_MUX.v1.xng";
    IDDR_M = "versal/data/xng/bels/IDDR_M.v2.xng";
    IDDR_S = "versal/data/xng/bels/IDDR_S.v2.xng";
    IDELAY_M = "versal/data/xng/bels/IDELAY_M.v1.xng";
    IDELAY_S = "versal/data/xng/bels/IDELAY_S.v1.xng";
    IPFF_M = "versal/data/xng/bels/IPFF_M.v2.xng";
    IPFF_S = "versal/data/xng/bels/IPFF_S.v2.xng";
    HDLGC_SCAN = "versal/data/xng/bels/HDLGC_SCAN.v2.xng";
    ODDR_M = "versal/data/xng/bels/ODDR_M.v2.xng";
    ODDR_S = "versal/data/xng/bels/ODDR_S.v2.xng";
    ODELAY_M = "versal/data/xng/bels/ODELAY_M.v3.xng";
    ODELAY_S = "versal/data/xng/bels/ODELAY_S.v3.xng";
    OPFF_M = "versal/data/xng/bels/OPFF_M.v2.xng";
    OPFF_S = "versal/data/xng/bels/OPFF_S.v2.xng";
    TDDR_M = "versal/data/xng/bels/TDDR_M.v2.xng";
    TDDR_S = "versal/data/xng/bels/TDDR_S.v2.xng";
    TFF_M = "versal/data/xng/bels/TFF_M.v2.xng";
    TFF_S = "versal/data/xng/bels/TFF_S.v2.xng";
    HDIOB_DIFFRX = "versal/data/xng/bels/HDIOB_DIFFRX.v1.xng";
    HDIOB_IOB_M = "versal/data/xng/bels/HDIOB_IOB_M.v1.xng";
    HDIOB_IOB_S = "versal/data/xng/bels/HDIOB_IOB_S.v1.xng";
    HDIOB_PAD_M = "versal/data/xng/bels/HDIOB_PAD_M.v1.xng";
    HDIOB_PAD_S = "versal/data/xng/bels/HDIOB_PAD_S.v1.xng";
    HDIOB_PULL_M = "versal/data/xng/bels/HDIOB_PULL_M.v1.xng";
    HDIOB_PULL_S = "versal/data/xng/bels/HDIOB_PULL_S.v1.xng";
    RCLK_RCLK_DFX_TEST = "versal/data/xng/bels/RCLK_RCLK_DFX_TEST.v1.xng";
    RAMB_RAMB18_L = "versal/data/xng/bels/RAMB_RAMB18_L.v3.xng";
    RAMB_RAMB18_U = "versal/data/xng/bels/RAMB_RAMB18_U.v3.xng";
    RAMB_RAMB36 = "versal/data/xng/bels/RAMB_RAMB36.v4.xng";
    URAM_URAM288 = "versal/data/xng/bels/URAM_URAM288.v1.xng";
    URAM_URAM_CAS_DLY = "versal/data/xng/bels/URAM_URAM_CAS_DLY.v1.xng";
    GCLK_GCLK_TAPS_DECODE_VNOC = "versal/data/xng/bels/GCLK_GCLK_TAPS_DECODE_VNOC.v2.xng";
    BUFCE_BUFG_FABRIC = "versal/data/xng/bels/BUFCE_BUFG_FABRIC.v2.xng";
    GCLK_GCLK_TEST_RING = "versal/data/xng/bels/GCLK_GCLK_TEST_RING.v2.xng";
    MISR_MISR = "versal/data/xng/bels/MISR_MISR.v1.xng";
    NOC_NOC_NSU512 = "versal/data/xng/bels/NOC_NOC_NSU512.v2.xng";
    NOC_NOC_NPS_VNOC = "versal/data/xng/bels/NOC_NOC_NPS_VNOC.v3.xng";
    NOC_NOC_NMU512 = "versal/data/xng/bels/NOC_NOC_NMU512.v2.xng";
    DSP_PRIMARY = "versal/data/xng/bels/DSP_PRIMARY.v4.xng";
    DSP_CPLX_STAGE0 = "versal/data/xng/bels/DSP_CPLX_STAGE0.v1.xng";
    DSP_CPLX_STAGE1 = "versal/data/xng/bels/DSP_CPLX_STAGE1.v1.xng";
    DSP_ALUADD = "versal/data/xng/bels/DSP_ALUADD.v1.xng";
    DSP_ALUMUX = "versal/data/xng/bels/DSP_ALUMUX.v1.xng";
    DSP_ALUREG = "versal/data/xng/bels/DSP_ALUREG.v3.xng";
    DSP_A_B_DATA = "versal/data/xng/bels/DSP_A_B_DATA.v3.xng";
    DSP_CAS_DELAY = "versal/data/xng/bels/DSP_CAS_DELAY.v2.xng";
    DSP_C_DATA = "versal/data/xng/bels/DSP_C_DATA.v2.xng";
    DSP_DFX = "versal/data/xng/bels/DSP_DFX.v1.xng";
    DSP_MULTIPLIER = "versal/data/xng/bels/DSP_MULTIPLIER.v1.xng";
    DSP_M_DATA = "versal/data/xng/bels/DSP_M_DATA.v2.xng";
    DSP_OUTPUT = "versal/data/xng/bels/DSP_OUTPUT.v2.xng";
    DSP_PATDET = "versal/data/xng/bels/DSP_PATDET.v1.xng";
    DSP_PREADD = "versal/data/xng/bels/DSP_PREADD.v1.xng";
    DSP_PREADD_DATA = "versal/data/xng/bels/DSP_PREADD_DATA.v2.xng";
    DSP_SRCMX_OPTINV = "versal/data/xng/bels/DSP_SRCMX_OPTINV.v4.xng";
    DSP_FPA_CREG = "versal/data/xng/bels/DSP_FPA_CREG.v3.xng";
    DSP_FPA_OPM_REG = "versal/data/xng/bels/DSP_FPA_OPM_REG.v2.xng";
    DSP_FPM_PIPEREG = "versal/data/xng/bels/DSP_FPM_PIPEREG.v2.xng";
    DSP_FPM_STAGE0 = "versal/data/xng/bels/DSP_FPM_STAGE0.v1.xng";
    DSP_FPM_STAGE1 = "versal/data/xng/bels/DSP_FPM_STAGE1.v1.xng";
    DSP_FP_ADDER = "versal/data/xng/bels/DSP_FP_ADDER.v1.xng";
    DSP_FP_CAS_DELAY = "versal/data/xng/bels/DSP_FP_CAS_DELAY.v2.xng";
    DSP_FP_INMUX = "versal/data/xng/bels/DSP_FP_INMUX.v2.xng";
    DSP_FP_INREG = "versal/data/xng/bels/DSP_FP_INREG.v3.xng";
    DSP_FP_OUTPUT = "versal/data/xng/bels/DSP_FP_OUTPUT.v2.xng";
    DSP_FP_SRCMX_OPTINV = "versal/data/xng/bels/DSP_FP_SRCMX_OPTINV.v3.xng";
    NOC_NOC_NCRB_SSIT = "versal/data/xng/bels/NOC_NOC_NCRB_SSIT.v3.xng";
    NOC_NOC_NIDB = "versal/data/xng/bels/NOC_NOC_NIDB.v5.xng";
    NOC_NOC_NPP_RPTR = "versal/data/xng/bels/NOC_NOC_NPP_RPTR.v4.xng";
    NOC_NOC_NPS7575 = "versal/data/xng/bels/NOC_NOC_NPS7575.v3.xng";
    COMP_IDDR_M = "versal/data/xng/bels/COMP_IDDR_M.v2.xng";
    COMP_IDDR_S = "versal/data/xng/bels/COMP_IDDR_S.v2.xng";
    COMP_IDELAYE5_M = "versal/data/xng/bels/COMP_IDELAYE5_M.v2.xng";
    COMP_IDELAYE5_S = "versal/data/xng/bels/COMP_IDELAYE5_S.v2.xng";
    COMP_IPFF_M = "versal/data/xng/bels/COMP_IPFF_M.v2.xng";
    COMP_IPFF_S = "versal/data/xng/bels/COMP_IPFF_S.v2.xng";
    XPLGC_SCAN = "versal/data/xng/bels/XPLGC_SCAN.v2.xng";
    COMP_ODDR_M = "versal/data/xng/bels/COMP_ODDR_M.v2.xng";
    COMP_ODDR_S = "versal/data/xng/bels/COMP_ODDR_S.v2.xng";
    COMP_ODELAYE5_M = "versal/data/xng/bels/COMP_ODELAYE5_M.v3.xng";
    COMP_ODELAYE5_S = "versal/data/xng/bels/COMP_ODELAYE5_S.v3.xng";
    COMP_OPFF_M = "versal/data/xng/bels/COMP_OPFF_M.v1.xng";
    COMP_OPFF_S = "versal/data/xng/bels/COMP_OPFF_S.v1.xng";
    COMP_TDDR_M = "versal/data/xng/bels/COMP_TDDR_M.v2.xng";
    COMP_TDDR_S = "versal/data/xng/bels/COMP_TDDR_S.v2.xng";
    COMP_TFF_M = "versal/data/xng/bels/COMP_TFF_M.v1.xng";
    COMP_TFF_S = "versal/data/xng/bels/COMP_TFF_S.v1.xng";
    XPHY_XPHY = "versal/data/xng/bels/XPHY_XPHY.v4.xng";
    XPIO_XPIO_VREF = "versal/data/xng/bels/XPIO_XPIO_VREF.v3.xng";
    XPIOB_DIFFRXTX = "versal/data/xng/bels/XPIOB_DIFFRXTX.v6.xng";
    XPIOB_IOB_M = "versal/data/xng/bels/XPIOB_IOB_M.v6.xng";
    XPIOB_IOB_S = "versal/data/xng/bels/XPIOB_IOB_S.v6.xng";
    XPIOB_PAD_M = "versal/data/xng/bels/XPIOB_PAD_M.v1.xng";
    XPIOB_PAD_S = "versal/data/xng/bels/XPIOB_PAD_S.v1.xng";
    XPIOB_PULL_M = "versal/data/xng/bels/XPIOB_PULL_M.v1.xng";
    XPIOB_PULL_S = "versal/data/xng/bels/XPIOB_PULL_S.v1.xng";
    XPLL_XPLL = "versal/data/xng/bels/XPLL_XPLL.v6.xng";
    XPIO_ZMATCH = "versal/data/xng/bels/XPIO_ZMATCH.v2.xng";
    DDRMC_DDRMC_RIU = "versal/data/xng/bels/DDRMC_DDRMC_RIU.v1.xng";
    DDRMC_DDRMC = "versal/data/xng/bels/DDRMC_DDRMC.v5.xng";
    NOC_NOC_NPS5555 = "versal/data/xng/bels/NOC_NOC_NPS5555.v3.xng";
    AIE2PS_AIE2PS_SHIM_CNTRL = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIM_CNTRL.v2.xng";
    AIE2PS_NOC_M_AXI = "versal/data/xng/bels/AIE2PS_NOC_M_AXI.v1.xng";
    AIE2PS_NOC_S_AXI = "versal/data/xng/bels/AIE2PS_NOC_S_AXI.v1.xng";
    AIE2PS_AIE2PS_SHIMLOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMLOCKS.v1.xng";
    AIE2PS_AIE2PS_MUXDEMUX = "versal/data/xng/bels/AIE2PS_AIE2PS_MUXDEMUX.v1.xng";
    AIE2P_AIE2P_TILECTRL = "versal/data/xng/bels/AIE2P_AIE2P_TILECTRL.v1.xng";
    AIE2PS_AIE2PS_SHIMSWITCH = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMSWITCH.v1.xng";
    AIE2P_AIE2P_FIFO = "versal/data/xng/bels/AIE2P_AIE2P_FIFO.v1.xng";
    AIE2PS_AIE2PS_SHIMTRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMTRACE.v1.xng";
    AIE2P_PL_M_AXIS = "versal/data/xng/bels/AIE2P_PL_M_AXIS.v1.xng";
    AIE2P_PL_M_EVENTS = "versal/data/xng/bels/AIE2P_PL_M_EVENTS.v1.xng";
    AIE2P_PL_S_AXIS = "versal/data/xng/bels/AIE2P_PL_S_AXIS.v1.xng";
    AIE2P_PL_S_EVENTS = "versal/data/xng/bels/AIE2P_PL_S_EVENTS.v1.xng";
    AIE2PS_AIE2PS_NMU_ARBIT = "versal/data/xng/bels/AIE2PS_AIE2PS_NMU_ARBIT.v2.xng";
    AIE2PS_AIE2PS_INTF_A_TEST = "versal/data/xng/bels/AIE2PS_AIE2PS_INTF_A_TEST.v1.xng";
    AIE2PS_AIE2PS_PLL = "versal/data/xng/bels/AIE2PS_AIE2PS_PLL.v1.xng";
    NOC2_NOC2_NPS5555 = "versal/data/xng/bels/NOC2_NOC2_NPS5555.v1.xng";
    BUFCE_BUFG_PS = "versal/data/xng/bels/BUFCE_BUFG_PS.v3.xng";
    NOC_NOC_NPS6 = "versal/data/xng/bels/NOC_NOC_NPS6.v2.xng";
    NOC_NOC_NPS4 = "versal/data/xng/bels/NOC_NOC_NPS4.v2.xng";
    HBM2E_HBM2E_HBMMC = "versal/data/xng/bels/HBM2E_HBM2E_HBMMC.v4.xng";
    HBM2E_HBM_PHY_CHNL = "versal/data/xng/bels/HBM2E_HBM_PHY_CHNL.v4.xng";
    HBM2E_PHY_MS = "versal/data/xng/bels/HBM2E_PHY_MS.v3.xng";
    HBM_IO_CHNL_PAD = "versal/data/xng/bels/HBM_IO_CHNL_PAD.v1.xng";
    HBM2E_IO_CHNL = "versal/data/xng/bels/HBM2E_IO_CHNL.v2.xng";
    HBM_IO_MS_PAD = "versal/data/xng/bels/HBM_IO_MS_PAD.v1.xng";
    HBM2E_IO_MS = "versal/data/xng/bels/HBM2E_IO_MS.v2.xng";
    HPLL_HPLL = "versal/data/xng/bels/HPLL_HPLL.v2.xng";
    NOC2_NOC2_NMU128_FOR_A = "versal/data/xng/bels/NOC2_NOC2_NMU128_FOR_A.v1.xng";
    NOC2_NOC2_NSU128 = "versal/data/xng/bels/NOC2_NOC2_NSU128.v1.xng";
    DFX_DFX_VNOC_CHNL2BLI = "versal/data/xng/bels/DFX_DFX_VNOC_CHNL2BLI.v1.xng";
    NOC2_NOC2_NMU512_FOR = "versal/data/xng/bels/NOC2_NOC2_NMU512_FOR.v1.xng";
    AIE2PS_AIE2PS_INTF_C_TEST = "versal/data/xng/bels/AIE2PS_AIE2PS_INTF_C_TEST.v1.xng";
    AIE2PS_AIE2PS_MEM_ARRAYSWITCH = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_ARRAYSWITCH.v2.xng";
    AIE2PS_AIE2PS_MEM_BANK = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_BANK.v1.xng";
    AIE2PS_AIE2PS_MEM_DMA = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_DMA.v2.xng";
    AIE2PS_AIE2PS_MEM_LOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_LOCKS.v1.xng";
    AIE2PS_AIE2PS_MEM_MEMTRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_MEMTRACE.v1.xng";
    AIE2PS_AIE2PS_ARRAYSWITCH = "versal/data/xng/bels/AIE2PS_AIE2PS_ARRAYSWITCH.v2.xng";
    AIE2PS_AIE2PS_CORE = "versal/data/xng/bels/AIE2PS_AIE2PS_CORE.v1.xng";
    AIE2PS_AIE2PS_CORETRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_CORETRACE.v1.xng";
    AIE2PS_AIE2PS_BANK = "versal/data/xng/bels/AIE2PS_AIE2PS_BANK.v1.xng";
    AIE2PS_AIE2PS_DMA = "versal/data/xng/bels/AIE2PS_AIE2PS_DMA.v2.xng";
    AIE2PS_AIE2PS_LOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_LOCKS.v1.xng";
    AIE2PS_AIE2PS_MEMTRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_MEMTRACE.v1.xng";
    AIE2PS_TOP_NOC_M_AXI = "versal/data/xng/bels/AIE2PS_TOP_NOC_M_AXI.v1.xng";
    AIE2PS_TOP_NOC_S_AXI = "versal/data/xng/bels/AIE2PS_TOP_NOC_S_AXI.v1.xng";
    AIE2PS_AIE2PS_TOP_SHIMLOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_TOP_SHIMLOCKS.v1.xng";
    AIE2PS_AIE2PS_TOP_MUXDEMUX = "versal/data/xng/bels/AIE2PS_AIE2PS_TOP_MUXDEMUX.v1.xng";
    AIE2PS_AIE2PS_SHIMTOP_SWITCH = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMTOP_SWITCH.v1.xng";
    AIE2PS_AIE2PS_SHIMTOP_TRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMTOP_TRACE.v1.xng";
    BUFCE_CEINV = "versal/data/xng/bels/BUFCE_CEINV.v1.xng";
    BUFCE_IINV = "versal/data/xng/bels/BUFCE_IINV.v1.xng";
    BUFGCTRL_CE0INV = "versal/data/xng/bels/BUFGCTRL_CE0INV.v1.xng";
    BUFGCTRL_CE1INV = "versal/data/xng/bels/BUFGCTRL_CE1INV.v1.xng";
    BUFGCTRL_IINV = "versal/data/xng/bels/BUFGCTRL_IINV.v1.xng";
    BUFGCTRL_IGNORE0INV = "versal/data/xng/bels/BUFGCTRL_IGNORE0INV.v1.xng";
    BUFGCTRL_IGNORE1INV = "versal/data/xng/bels/BUFGCTRL_IGNORE1INV.v1.xng";
    BUFGCTRL_SEL0INV = "versal/data/xng/bels/BUFGCTRL_SEL0INV.v1.xng";
    BUFGCTRL_SEL1INV = "versal/data/xng/bels/BUFGCTRL_SEL1INV.v1.xng";
    BUFGCE_DIV_CEINV = "versal/data/xng/bels/BUFGCE_DIV_CEINV.v1.xng";
    BUFGCE_DIV_CLRINV = "versal/data/xng/bels/BUFGCE_DIV_CLRINV.v1.xng";
    BUFGCE_DIV_IINV = "versal/data/xng/bels/BUFGCE_DIV_IINV.v1.xng";
    IRI_CLKINV = "versal/data/xng/bels/IRI_CLKINV.v1.xng";
    CLB_CLKINV = "versal/data/xng/bels/CLB_CLKINV.v1.xng";
    DFFMUX1 = "versal/data/xng/bels/DFFMUX1.v1.xng";
    DFFMUX2 = "versal/data/xng/bels/DFFMUX2.v1.xng";
    OUTMUX = "versal/data/xng/bels/OUTMUX.v1.xng";
    CLB_RSTINV = "versal/data/xng/bels/CLB_RSTINV.v1.xng";
    BRAM_CLK_OPTINV = "versal/data/xng/bels/BRAM_CLK_OPTINV.v1.xng";
    BRAM_OPTINV = "versal/data/xng/bels/BRAM_OPTINV.v1.xng";
    URAM_CLK_OPTINV = "versal/data/xng/bels/URAM_CLK_OPTINV.v1.xng";
    URAM_OPTINV = "versal/data/xng/bels/URAM_OPTINV.v1.xng";
    DSP_OPTINV_P = "versal/data/xng/bels/DSP_OPTINV_P.v1.xng";
    COMP_GCLK1_M = "versal/data/xng/bels/COMP_GCLK1_M.v1.xng";
    COMP_GCLK1_S = "versal/data/xng/bels/COMP_GCLK1_S.v1.xng";
    COMP_GCLK2_M = "versal/data/xng/bels/COMP_GCLK2_M.v1.xng";
    COMP_GCLK2_S = "versal/data/xng/bels/COMP_GCLK2_S.v1.xng";
    COMP_GCLK3_M = "versal/data/xng/bels/COMP_GCLK3_M.v1.xng";
    COMP_GCLK3_S = "versal/data/xng/bels/COMP_GCLK3_S.v1.xng";
    COMP_GCLK4_M = "versal/data/xng/bels/COMP_GCLK4_M.v1.xng";
    COMP_GCLK4_S = "versal/data/xng/bels/COMP_GCLK4_S.v1.xng";
    COMP_OPTINV0 = "versal/data/xng/bels/COMP_OPTINV0.v1.xng";
    COMP_OPTINV1 = "versal/data/xng/bels/COMP_OPTINV1.v1.xng";
    COMP_OPTINV2 = "versal/data/xng/bels/COMP_OPTINV2.v1.xng";
    COMP_OPTINV3 = "versal/data/xng/bels/COMP_OPTINV3.v1.xng";
    COMP_OPTINV4 = "versal/data/xng/bels/COMP_OPTINV4.v1.xng";
    COMP_OPTINV5 = "versal/data/xng/bels/COMP_OPTINV5.v1.xng";
    XPHY_PLL_SELECT = "versal/data/xng/bels/XPHY_PLL_SELECT.v1.xng";
    HARD0 = "versal/data/xng/bels/HARD0.v1.xng";
    HARD1 = "versal/data/xng/bels/HARD1.v1.xng";
  };
};
