Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun 19 20:30:21 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Practica3_timing_summary_routed.rpt -pb Practica3_timing_summary_routed.pb -rpx Practica3_timing_summary_routed.rpx -warn_on_violation
| Design       : Practica3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            DOV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.720ns  (logic 5.342ns (54.962%)  route 4.378ns (45.038%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  D_IBUF_inst/O
                         net (fo=4, routed)           1.478     2.947    D_IBUF
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.150     3.097 r  DOV_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.899     5.996    DOV_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.723     9.720 r  DOV_OBUF_inst/O
                         net (fo=0)                   0.000     9.720    DOV
    L1                                                                r  DOV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            CUV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.515ns  (logic 5.336ns (56.078%)  route 4.179ns (43.922%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  D_IBUF_inst/O
                         net (fo=4, routed)           1.792     3.261    D_IBUF
    SLICE_X65Y50         LUT4 (Prop_lut4_I1_O)        0.152     3.413 r  CUV_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.387     5.800    CUV_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.715     9.515 r  CUV_OBUF_inst/O
                         net (fo=0)                   0.000     9.515    CUV
    N3                                                                r  CUV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            SEV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.382ns  (logic 5.111ns (54.475%)  route 4.271ns (45.525%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  D_IBUF_inst/O
                         net (fo=4, routed)           1.792     3.261    D_IBUF
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.124     3.385 r  SEV_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.479     5.864    SEV_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.382 r  SEV_OBUF_inst/O
                         net (fo=0)                   0.000     9.382    SEV
    P3                                                                r  SEV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            DIV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.638ns  (logic 5.108ns (59.137%)  route 3.530ns (40.863%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  D_IBUF_inst/O
                         net (fo=4, routed)           1.478     2.947    D_IBUF
    SLICE_X65Y50         LUT4 (Prop_lut4_I1_O)        0.124     3.071 r  DIV_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.051     5.122    DIV_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.638 r  DIV_OBUF_inst/O
                         net (fo=0)                   0.000     8.638    DIV
    P1                                                                r  DIV (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            DIV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.485ns (61.916%)  route 0.913ns (38.084%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  B_IBUF_inst/O
                         net (fo=4, routed)           0.413     0.636    B_IBUF
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.681 r  DIV_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.500     1.182    DIV_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.398 r  DIV_OBUF_inst/O
                         net (fo=0)                   0.000     2.398    DIV
    P1                                                                r  DIV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            CUV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.549ns (60.154%)  route 1.026ns (39.846%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF_inst/O
                         net (fo=4, routed)           0.394     0.618    A_IBUF
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.049     0.667 r  CUV_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.632     1.299    CUV_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.275     2.575 r  CUV_OBUF_inst/O
                         net (fo=0)                   0.000     2.575    CUV
    N3                                                                r  CUV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            SEV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.488ns (57.732%)  route 1.090ns (42.268%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF_inst/O
                         net (fo=4, routed)           0.394     0.618    A_IBUF
    SLICE_X65Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.663 r  SEV_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.696     1.359    SEV_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.578 r  SEV_OBUF_inst/O
                         net (fo=0)                   0.000     2.578    SEV
    P3                                                                r  SEV (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            DOV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.556ns (54.665%)  route 1.290ns (45.335%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  B_IBUF_inst/O
                         net (fo=4, routed)           0.413     0.636    B_IBUF
    SLICE_X65Y50         LUT4 (Prop_lut4_I2_O)        0.048     0.684 r  DOV_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.877     1.561    DOV_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.284     2.846 r  DOV_OBUF_inst/O
                         net (fo=0)                   0.000     2.846    DOV
    L1                                                                r  DOV (OUT)
  -------------------------------------------------------------------    -------------------





