#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun 25 17:21:03 2019
# Process ID: 8483
# Current directory: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670
# Command line: vivado OV7670.xpr
# Log file: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/vivado.log
# Journal file: /home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only OV7670.xpr
INFO: [Project 1-313] Project file moved from 'D:/000_OFFICIAL_PIPELINE_2018/OV7670_Color/VIVADO_PROJECT/OV7670' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/Configurable_Convolution_Filter', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/Sep_Convolution_Filter', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/FILTERS/Sep_Convolution_Filter'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/VIDEO_STREAM_MUX', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/VIDEO_STREAM_MUX'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/LF_VALID_TO_AXIS', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/LF_VALID_TO_AXIS'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/FILTER_CONVOLUTION', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/VGA/AXI_STREAM_TO_VGA', nor could it be found using path '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/D:/000_OFFICIAL_PIPELINE_2018/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/Sep_Convolution_Filter'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/VIDEO_STREAM_MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/LF_VALID_TO_AXIS'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/storage/Programmi/Xilinx_2018_2/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_pc_4
design_1_auto_cc_0
design_1_auto_pc_3
design_1_auto_pc_2
design_1_auto_pc_1
design_1_auto_pc_0
design_1_xbar_3
design_1_axi_gpio_1_0
design_1_ov7670_interface_0_1
design_1_xbar_0
design_1_axi_stream_to_vga_0_1
design_1_xlconstant_0_0
design_1_proc_sys_reset_0_1
design_1_processing_system7_0_axi_periph_1
design_1_proc_sys_reset_0_0
design_1_axis_data_fifo_0_0
design_1_processing_system7_0_0
design_1_ddr_to_axis_reader_0_1
design_1_axis_data_fifo_1_0
design_1_LF_valid_to_AXIS_0_0
design_1_xbar_1
design_1_ov7670_LUMA_CHROMA_0_0
design_1_rst_processing_system7_0_100M_0
design_1_axi_interconnect_0_1
design_1_axi_interconnect_1_0
design_1_xlconstant_0_1
design_1_axi_interconnect_0_0
design_1_axi_mem_intercon_1_0
design_1_axi_mem_intercon_0
design_1_xbar_2
design_1_clk_wiz_0_0
design_1_xlconcat_0_1
design_1_axis_to_ddr_writer_0_0
design_1_c_counter_binary_0_0
design_1_xlconstant_0_2
design_1_axis_to_ddr_writer_1_0
design_1_convolution_filter_0_0
design_1_axi_gpio_0_0
design_1_sep_convolution_filter_0_0
design_1_axis_to_ddr_writer_2_0
design_1_axis_data_fifo_0_2
design_1_axis_data_fifo_1_2
design_1_ddr_to_axis_reader_SD_0_0
design_1_mux_sd_ov_1_0

WARNING: [Project 1-229] Project 'OV7670.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 6274.875 ; gain = 171.621 ; free physical = 148 ; free virtual = 5001
update_compile_order -fileset sources_1
open_bd_design {/home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - const_true
Adding cell -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding cell -- xilinx.com:hls:axi_stream_to_vga:1.0 - axi_stream_to_vga_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_frame_intr
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_pl_reset
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_gen_25M_24M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_25M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_24M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_100M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ENABLE_RAW_STREAM
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_RESET(rst) and /axi_gpio_pl_reset/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_25M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_24M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_100M/ext_reset_in(rst)
Adding cell -- xilinx.com:hls:convolution_filter:1.0 - convolution_filter_0
Adding cell -- xilinx.com:hls:sep_convolution_filter:1.0 - sep_convolution_filter_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:hls:LF_valid_to_AXIS:1.0 - LF_valid_to_AXIS
Adding cell -- xilinx.com:hls:ov7670_LUMA_CHROMA:1.0 - ov7670_LUMA_CHROMA_0
Adding cell -- xilinx.com:hls:ov7670_interface:1.0 - ov7670_interface_0
Adding cell -- xilinx.com:hls:mux_sd_ov:1.0 - mux_sd_ov_1
Adding cell -- xilinx.com:hls:ddr_to_axis_reader_SD:1.0 - ddr_to_axis_reader_SD_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/frame_valid_V(data) and /OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/CLK(clk)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_0
Adding cell -- xilinx.com:hls:ddr_to_axis_reader:1.0 - ddr_to_axis_reader_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_pipeline_to_writer
Adding cell -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_CHROMA
Adding cell -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_LUMA
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_raw_LUMA
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_raw_CHROMA
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_reader_to_vga
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/gian/Documenti/HiPeRTLab/Projects/SmartCamera/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 6762.113 ; gain = 0.000 ; free physical = 131 ; free virtual = 4854
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 17:25:02 2019...
