Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 23 22:35:44 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_Single_Cycle_SoC_timing_summary_routed.rpt -pb fpga_Single_Cycle_SoC_timing_summary_routed.pb -rpx fpga_Single_Cycle_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_Single_Cycle_SoC
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2718 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6806 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.986        0.000                      0                   33        0.107        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.986        0.000                      0                   33        0.107        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 2.055ns (51.247%)  route 1.955ns (48.753%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.160    clk_gen/count20_carry__4_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.258 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.258    clk_gen/count20_carry__5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.523 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.523    clk_gen/p_0_in[30]
    SLICE_X37Y56         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y56         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y56         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.990ns (50.444%)  route 1.955ns (49.557%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.160    clk_gen/count20_carry__4_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.258 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.258    clk_gen/count20_carry__5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.458 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.458    clk_gen/p_0_in[31]
    SLICE_X37Y56         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y56         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y56         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.971ns (50.204%)  route 1.955ns (49.796%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.160    clk_gen/count20_carry__4_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.258 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.258    clk_gen/count20_carry__5_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.439 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.439    clk_gen/p_0_in[29]
    SLICE_X37Y56         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y56         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y56         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.957ns (50.025%)  route 1.955ns (49.975%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.160    clk_gen/count20_carry__4_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.425 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.425    clk_gen/p_0_in[26]
    SLICE_X37Y55         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y55         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.952ns (49.962%)  route 1.955ns (50.038%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.160    clk_gen/count20_carry__4_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.420 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.420    clk_gen/p_0_in[28]
    SLICE_X37Y55         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y55         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 1.892ns (49.181%)  route 1.955ns (50.819%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.160    clk_gen/count20_carry__4_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.360 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.360    clk_gen/p_0_in[27]
    SLICE_X37Y55         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y55         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.873ns (48.929%)  route 1.955ns (51.071%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.160 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.160    clk_gen/count20_carry__4_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.341 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.341    clk_gen/p_0_in[25]
    SLICE_X37Y55         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y55         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.859ns (48.741%)  route 1.955ns (51.259%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.327 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.327    clk_gen/p_0_in[22]
    SLICE_X37Y54         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y54         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 1.854ns (48.674%)  route 1.955ns (51.326%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.322 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.322    clk_gen/p_0_in[24]
    SLICE_X37Y54         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y54         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 1.794ns (47.853%)  route 1.955ns (52.147%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 14.244 - 10.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.354     4.513    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.379     4.892 r  clk_gen/count2_reg[5]/Q
                         net (fo=2, routed)           0.784     5.677    clk_gen/count2[5]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.119     5.796 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.246     6.042    clk_gen/count20_carry_i_8_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.267     6.309 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.924     7.233    clk_gen/count20_carry_i_4_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.338    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.670 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     7.670    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.768 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.768    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.866 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.866    clk_gen/count20_carry__1_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.964 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.964    clk_gen/count20_carry__2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.062 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.062    clk_gen/count20_carry__3_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.262 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.262    clk_gen/p_0_in[23]
    SLICE_X37Y54         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.244    14.244    clk_gen/CLK
    SLICE_X37Y54         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.242    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)        0.059    14.509    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.328ns (67.880%)  route 0.155ns (32.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X37Y51         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.155     1.728    clk_gen/count2[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.200     1.928 r  clk_gen/count20_carry/O[0]
                         net (fo=1, routed)           0.000     1.928    clk_gen/p_0_in[1]
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[1]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.348ns (69.156%)  route 0.155ns (30.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X37Y51         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.155     1.728    clk_gen/count2[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.220     1.948 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.948    clk_gen/p_0_in[3]
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.356ns (69.639%)  route 0.155ns (30.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X37Y51         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.155     1.728    clk_gen/count2[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.228     1.956 r  clk_gen/count20_carry/O[1]
                         net (fo=1, routed)           0.000     1.956    clk_gen/p_0_in[2]
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.370ns (70.448%)  route 0.155ns (29.552%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X37Y51         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.155     1.728    clk_gen/count2[0]
    SLICE_X37Y49         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.242     1.970 r  clk_gen/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.970    clk_gen/p_0_in[4]
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.644%)  route 0.170ns (32.356%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.169     1.757    clk_gen/count2[4]
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  clk_gen/count20_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.972    clk_gen/p_0_in[5]
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.308%)  route 0.170ns (31.692%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.169     1.757    clk_gen/count2[4]
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.983 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.983    clk_gen/p_0_in[7]
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.721%)  route 0.170ns (30.279%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.169     1.757    clk_gen/count2[4]
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.008 r  clk_gen/count20_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.008    clk_gen/p_0_in[6]
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.721%)  route 0.170ns (30.279%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.169     1.757    clk_gen/count2[4]
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.008 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.008    clk_gen/p_0_in[8]
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y50         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.394ns (69.882%)  route 0.170ns (30.118%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.169     1.757    clk_gen/count2[4]
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.957    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.011 r  clk_gen/count20_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.011    clk_gen/p_0_in[9]
    SLICE_X37Y51         FDRE                                         r  clk_gen/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y51         FDRE                                         r  clk_gen/count2_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.405ns (70.458%)  route 0.170ns (29.542%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_gen/CLK
    SLICE_X37Y49         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.169     1.757    clk_gen/count2[4]
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.802    clk_gen/count2_0[4]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.001     1.918    clk_gen/count20_carry_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.957    clk_gen/count20_carry__0_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.022 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.022    clk_gen/p_0_in[11]
    SLICE_X37Y51         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_gen/CLK
    SLICE_X37Y51         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y51   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y51   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y51   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y51   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y52   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y52   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y52   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y52   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clk_gen/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clk_gen/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clk_gen/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   clk_gen/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   clk_gen/count2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   clk_gen/count2_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   clk_gen/count2_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y54   clk_gen/count2_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y54   clk_gen/count2_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y54   clk_gen/count2_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y54   clk_gen/count2_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y55   clk_gen/count2_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y55   clk_gen/count2_reg[26]/C



