#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan  8 16:40:56 2020
# Process ID: 1128
# Current directory: C:/Users/CK/Downloads/IP_proj_0107
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1584 C:\Users\CK\Downloads\IP_proj_0107\IP_proj.xpr
# Log file: C:/Users/CK/Downloads/IP_proj_0107/vivado.log
# Journal file: C:/Users/CK/Downloads/IP_proj_0107\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CK/Downloads/IP_proj_0107/IP_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj_0107/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 752.047 ; gain = 140.957
update_compile_order -fileset sources_1
open_bd_design {C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Successfully read diagram <system> from BD file <C:/Users/CK/Downloads/IP_proj_0107/IP_proj.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 964.547 ; gain = 50.254
