{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 18:03:05 2019 " "Info: Processing started: Tue Nov 19 18:03:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift -c shift " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shift -c shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-lyh " "Info: Found design unit 1: shift-lyh" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift " "Info: Elaborating entity \"shift\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(17) " "Warning (10492): VHDL Process Statement warning at shift.vhd(17): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(19) " "Warning (10492): VHDL Process Statement warning at shift.vhd(19): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(21) " "Warning (10492): VHDL Process Statement warning at shift.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(23) " "Warning (10492): VHDL Process Statement warning at shift.vhd(23): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(25) " "Warning (10492): VHDL Process Statement warning at shift.vhd(25): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a shift.vhd(27) " "Warning (10492): VHDL Process Statement warning at shift.vhd(27): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cf shift.vhd(12) " "Warning (10631): VHDL Process Statement warning at shift.vhd(12): inferring latch(es) for signal or variable \"cf\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w shift.vhd(12) " "Warning (10631): VHDL Process Statement warning at shift.vhd(12): inferring latch(es) for signal or variable \"w\", which holds its previous value in one or more paths through the process" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[7\] shift.vhd(12) " "Info (10041): Inferred latch for \"w\[7\]\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[6\] shift.vhd(12) " "Info (10041): Inferred latch for \"w\[6\]\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[5\] shift.vhd(12) " "Info (10041): Inferred latch for \"w\[5\]\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[4\] shift.vhd(12) " "Info (10041): Inferred latch for \"w\[4\]\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[3\] shift.vhd(12) " "Info (10041): Inferred latch for \"w\[3\]\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[2\] shift.vhd(12) " "Info (10041): Inferred latch for \"w\[2\]\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[1\] shift.vhd(12) " "Info (10041): Inferred latch for \"w\[1\]\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w\[0\] shift.vhd(12) " "Info (10041): Inferred latch for \"w\[0\]\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf shift.vhd(12) " "Info (10041): Inferred latch for \"cf\" at shift.vhd(12)" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w\[7\]\$latch " "Warning: Latch w\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w\[6\]\$latch " "Warning: Latch w\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w\[5\]\$latch " "Warning: Latch w\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w\[4\]\$latch " "Warning: Latch w\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w\[3\]\$latch " "Warning: Latch w\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w\[2\]\$latch " "Warning: Latch w\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w\[1\]\$latch " "Warning: Latch w\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "w\[0\]\$latch " "Warning: Latch w\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "cf\$latch " "Warning: Latch cf\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA frbus " "Warning: Ports D and ENA on the latch are fed by the same signal frbus" {  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex3/shift/shift.vhd" 12 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 18:03:06 2019 " "Info: Processing ended: Tue Nov 19 18:03:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
