<profile>

<section name = "Vitis HLS Report for 'AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3'" level="0">
<item name = "Date">Wed Sep  4 19:39:24 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">isppipeline.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30 ns, 2.309 ns, 0.89 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">769, 769, 2.538 us, 2.538 us, 769, 769, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_319_3">767, 767, 5, 3, 1, 255, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 169, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 28, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 205, -</column>
<column name="Register">-, -, 295, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_18_1_1_U263">mux_32_18_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_32_32_1_1_U262">mux_32_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="minValue_V_1_fu_357_p2">+, 0, 0, 25, 18, 7</column>
<column name="n1_V_fu_339_p2">+, 0, 0, 39, 32, 32</column>
<column name="p1_V_2_fu_334_p2">+, 0, 0, 18, 11, 1</column>
<column name="ret_V_fu_304_p2">+, 0, 0, 40, 33, 33</column>
<column name="and_ln319_fu_328_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_376">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_378">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_385">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_388">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1073_fu_310_p2">icmp, 0, 0, 20, 33, 33</column>
<column name="icmp_ln1466_fu_351_p2">icmp, 0, 0, 13, 18, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1073_fu_322_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_284_phi_fu_236_p6">14, 3, 18, 54</column>
<column name="ap_phi_mux_empty_285_phi_fu_249_p6">14, 3, 18, 54</column>
<column name="ap_phi_mux_empty_phi_fu_223_p6">14, 3, 18, 54</column>
<column name="ap_phi_reg_pp0_iter1_empty_286_reg_175">14, 3, 18, 54</column>
<column name="ap_phi_reg_pp0_iter1_empty_287_reg_190">14, 3, 18, 54</column>
<column name="ap_phi_reg_pp0_iter1_empty_288_reg_205">14, 3, 18, 54</column>
<column name="ap_sig_allocacmp_p1_V_1">14, 3, 11, 33</column>
<column name="lhs_V_fu_74">9, 2, 32, 64</column>
<column name="minValue_V_3_o">14, 3, 18, 54</column>
<column name="minValue_V_4_o">14, 3, 18, 54</column>
<column name="minValue_V_o">14, 3, 18, 54</column>
<column name="p1_V_fu_78">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln319_reg_447">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_286_reg_175">18, 0, 18, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_287_reg_190">18, 0, 18, 0</column>
<column name="ap_phi_reg_pp0_iter1_empty_288_reg_205">18, 0, 18, 0</column>
<column name="conv_i_i1584_cast_reg_410">33, 0, 33, 0</column>
<column name="lhs_V_fu_74">32, 0, 32, 0</column>
<column name="minValue_V_1_reg_484">18, 0, 18, 0</column>
<column name="minValue_V_3_read_reg_464">18, 0, 18, 0</column>
<column name="minValue_V_4_read_reg_472">18, 0, 18, 0</column>
<column name="minValue_V_read_reg_456">18, 0, 18, 0</column>
<column name="n1_V_2_reg_442">32, 0, 32, 0</column>
<column name="p1_V_1_reg_415">11, 0, 11, 0</column>
<column name="p1_V_2_reg_451">11, 0, 11, 0</column>
<column name="p1_V_fu_78">11, 0, 11, 0</column>
<column name="rhs_V_reg_436">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3, return value</column>
<column name="hist_0_address0">out, 10, ap_memory, hist_0, array</column>
<column name="hist_0_ce0">out, 1, ap_memory, hist_0, array</column>
<column name="hist_0_q0">in, 32, ap_memory, hist_0, array</column>
<column name="hist_1_address0">out, 10, ap_memory, hist_1, array</column>
<column name="hist_1_ce0">out, 1, ap_memory, hist_1, array</column>
<column name="hist_1_q0">in, 32, ap_memory, hist_1, array</column>
<column name="hist_2_address0">out, 10, ap_memory, hist_2, array</column>
<column name="hist_2_ce0">out, 1, ap_memory, hist_2, array</column>
<column name="hist_2_q0">in, 32, ap_memory, hist_2, array</column>
<column name="j">in, 2, ap_none, j, scalar</column>
<column name="conv_i_i1584">in, 27, ap_none, conv_i_i1584, scalar</column>
<column name="minValue_V_i">in, 18, ap_ovld, minValue_V, pointer</column>
<column name="minValue_V_o">out, 18, ap_ovld, minValue_V, pointer</column>
<column name="minValue_V_o_ap_vld">out, 1, ap_ovld, minValue_V, pointer</column>
<column name="minValue_V_4_i">in, 18, ap_ovld, minValue_V_4, pointer</column>
<column name="minValue_V_4_o">out, 18, ap_ovld, minValue_V_4, pointer</column>
<column name="minValue_V_4_o_ap_vld">out, 1, ap_ovld, minValue_V_4, pointer</column>
<column name="minValue_V_3_i">in, 18, ap_ovld, minValue_V_3, pointer</column>
<column name="minValue_V_3_o">out, 18, ap_ovld, minValue_V_3, pointer</column>
<column name="minValue_V_3_o_ap_vld">out, 1, ap_ovld, minValue_V_3, pointer</column>
<column name="p_out">out, 18, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 18, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
<column name="p_out2">out, 18, ap_vld, p_out2, pointer</column>
<column name="p_out2_ap_vld">out, 1, ap_vld, p_out2, pointer</column>
</table>
</item>
</section>
</profile>
