# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
OPTRACE "mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1" START { ROLLUP_AUTO }
set_param chipscope.maxJobs 2
set_param tcl.collectionResultDisplayLimit 0
set_param xicom.use_bs_reader 1
set_msg_config -id {HDL-1065} -limit 10000
set_msg_config  -id {Common 17-576}  -string {{WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_ila_0_0/synth/mopshub_board_v3TMR_ila_0_0.v:3223]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_ila_0_0/synth/mopshub_board_v3TMR_ila_0_0.v:3223]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_ila_0_0/synth/mopshub_board_v3TMR_ila_0_0.v:3223]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_ila_0_0/synth/mopshub_board_v3TMR_ila_0_0.v:3223]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_ila_0_0/synth/mopshub_board_v3TMR_ila_0_0.v:3223]}}  -suppress 
set_msg_config  -id {Synth 8-2507}  -string {{WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiverTMR with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_receiverTMR.v:34]}}  -suppress 
set_msg_config  -id {Synth 8-7023}  -string {{WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'mopshub_board_v3TMR_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/synth/mopshub_board_v3TMR.v:537]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'mopshub_board_v3TMR_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/synth/mopshub_board_v3TMR.v:537]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mopshub_board_v3TMR_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/synth/mopshub_board_v3TMR.v:537]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mopshub_board_v3TMR_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/synth/mopshub_board_v3TMR.v:537]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'mopshub_board_v3TMR_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/synth/mopshub_board_v3TMR.v:537]}}  -suppress 
set_msg_config  -id {Synth 8-7071}  -string {{WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_ila_0_0/synth/mopshub_board_v3TMR_ila_0_0.v:3223]}}  -suppress 
set_msg_config  -id {Synth 8-7023}  -string {{WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_11_ila' has 1033 connections declared, but only 1027 given [/home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_ila_0_0/synth/mopshub_board_v3TMR_ila_0_0.v:3223]}}  -suppress 
set_param project.vivado.isBlockSynthRun true
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xc7a200tfbg484-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.cache/wt [current_project]
set_property parent.project_path /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog -library xil_defaultlib {
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Accumulator_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Add_PID_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/CLK_Counter_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Control_FSM_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Control_Sys_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Diff_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Ftrim_En_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Multi_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Multi_i_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Output_Scaling_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/PID_Regler_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/Phasenfehler_Reg_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/accmaskreg2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/biterrordetect2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/bitstream_shift_registerTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/bittime2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/bittiming2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/bridge_controller_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/buffer_rec_spi_dataTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/buffer_tristate_busidTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/buffer_tristate_elinkTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/bus_rec_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/can2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_elink_bridge_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_interface_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/can_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/canakari_0_7_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/canakari_interface_mopshub_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/canakari_top_16bus_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/caninterfaceTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/counter2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/counter_enableTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/counter_triggerTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_core_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_receiverTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/debug_uart_transmitterTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/dec16_1_16bitTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/dec1_1_32bitTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/dec_8b10b_mopshubTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/decapsulation2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/demux1_16_16bitTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/demux1_16_1bitTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/destuffing2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/edgepuffer2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_core_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_data_gen_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_interface_rec_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_interface_tra_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_proc_in_dec8b10b_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_proc_out_enc8b10b_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_receiver_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/elink_transmitter_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/enc_8b10b_mopshubTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/encapsulation2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/equal_id2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/erbcount2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fastshift2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/faultfsm2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fce2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/fifo_asyncTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/fifo_core_wrapper_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/fifo_memTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/fifo_rptr_emptyTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/fifo_sync_r2wTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/fifo_sync_w2rTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/fifo_wptr_fullTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/fsm_register2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/generalregister2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/interruptregister2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/interruptunit2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/iocpuavalon2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_lib/hdl/ip_output_diff_clk_wrapper.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/llc2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/llc_fsm2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/mac2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/macfsm2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/meslencompare2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_16bus_structTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/multiplexeravalon2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mux16_1_16bitTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mux16_1_1bitTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mux8_1_8bitTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mux8_NbitTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/node_rec_mux_16_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/node_tra_demux_16_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/osc_trim_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/prescale2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/prescalereg2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rcrc_cell2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rcrc_top2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/read_mux2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/ready_counter_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rec2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/rec_elink_bufTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/rec_mes_bufTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/recarbitreg2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/recmescontrolreg2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/recmeslen2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/recregister2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/reset_mac2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/resetgen2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rshift_cell2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/rshift_top2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/seu_shift_combined_struct.v
  /home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/seu_shift_reg.v
  /home/dcs/git/mopshub/mopshub-seu-test/srcs/sources/seu_shift_reg_tmr.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/smpldbit_reg2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_control_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_core_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_interface_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/spi_masterTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/stuffing2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/sum2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/sync_detector_structTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tcrc_cell2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tcrc_top2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tec2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/timecount2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/timeout_rst_watchdogTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/timeoutrst_moduleTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/top_led_enable_sm_fsmTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/top_led_for_synth_structTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/tra_elink_bufTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/tra_mes_bufTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/transmesconreg2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/transmitreg2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tseg_reg2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tshift_cell2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/tshift_top2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub-canakari/triple_clock_triple_reset/tmr/write_demux2_VTRTMR.v
  /home/dcs/git/mopshub/mopshub_triplicated/triple_clock_triple_reset/tmr/mopshub_top_board_16bus_structTMR.v
}
read_ip -quiet /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.srcs/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0.xci

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
set_param ips.enableIPCacheLiteLoad 1
OPTRACE "Configure IP Cache" START { }

set cached_ip [config_ip_cache -export -no_bom  -dir /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1 -new_name mopshub_board_v3TMR_mopshub_top_board_16_0_0 -ip [get_ips mopshub_board_v3TMR_mopshub_top_board_16_0_0]]

OPTRACE "Configure IP Cache" END { }
if { $cached_ip eq {} } {
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top mopshub_board_v3TMR_mopshub_top_board_16_0_0 -part xc7a200tfbg484-2 -mode out_of_context
OPTRACE "synth_design" END { }
OPTRACE "Write IP Cache" START { }

#---------------------------------------------------------
# Generate Checkpoint/Stub/Simulation Files For IP Cache
#---------------------------------------------------------
# disable binary constraint mode for IPCache checkpoints
set_param constraints.enableBinaryConstraints false

catch {
 write_checkpoint -force -noxdef -rename_prefix mopshub_board_v3TMR_mopshub_top_board_16_0_0_ mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp

 set ipCachedFiles {}
 write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.v
 lappend ipCachedFiles mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.v

 write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.vhdl
 lappend ipCachedFiles mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.vhdl

 write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.v
 lappend ipCachedFiles mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.v

 write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.vhdl
 lappend ipCachedFiles mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.vhdl
 set TIME_taken [expr [clock seconds] - $TIME_start]

 if { [get_msg_config -count -severity {CRITICAL WARNING}] == 0 } {
  config_ip_cache -add -dcp mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp -move_files $ipCachedFiles -use_project_ipc  -synth_runtime $TIME_taken  -ip [get_ips mopshub_board_v3TMR_mopshub_top_board_16_0_0]
 }
OPTRACE "Write IP Cache" END { }
}
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}

rename_ref -prefix_all mopshub_board_v3TMR_mopshub_top_board_16_0_0_

OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
create_report "mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1_synth_report_utilization_0" "report_utilization -file mopshub_board_v3TMR_mopshub_top_board_16_0_0_utilization_synth.rpt -pb mopshub_board_v3TMR_mopshub_top_board_16_0_0_utilization_synth.pb"
OPTRACE "synth reports" END { }

if { [catch {
  file copy -force /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 status "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  write_verilog -force -mode synth_stub /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode synth_stub /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  write_verilog -force -mode funcsim /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  write_vhdl -force -mode funcsim /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}


} else {


if { [catch {
  file copy -force /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0.dcp
} _RESULT ] } { 
  send_msg_id runtcl-3 status "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
  error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.v /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.vhdl /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.v /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.v
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

if { [catch {
  file rename -force /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.runs/mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1/mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.vhdl /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_sim_netlist.vhdl
} _RESULT ] } { 
  puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
}

}; # end if cached_ip 

if {[file isdir /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.ip_user_files/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0]} {
  catch { 
    file copy -force /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.v /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.ip_user_files/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0
  }
}

if {[file isdir /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.ip_user_files/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0]} {
  catch { 
    file copy -force /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.gen/sources_1/bd/mopshub_board_v3TMR/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0/mopshub_board_v3TMR_mopshub_top_board_16_0_0_stub.vhdl /home/dcs/git/mopshub/Vivado/mopshub_v3TMR/mopshub_board_v3TMR/mopshub_board_v3TMR.ip_user_files/ip/mopshub_board_v3TMR_mopshub_top_board_16_0_0
  }
}
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "mopshub_board_v3TMR_mopshub_top_board_16_0_0_synth_1" END { }
