+==============================+==============================+==========================================================================================================================================================================+
| Launch Clock                 | Capture Clock                | Pin                                                                                                                                                                      |
+==============================+==============================+==========================================================================================================================================================================+
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[9]/D                                 |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work_reg/D                                                                        |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Done_reg/D                                                                        |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/count_reg[0]/D                                                                          |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/D                                                  |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_1/RSTRAMB                                                               |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_10/RSTRAMB                                                              |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/D                              |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/D                              |
| clk_out2_Zed_SPI_clk_wiz_0_0 | clk_fpga_0                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4_reg[0]/D                                                                        |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D |
+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
