{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79964,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000355318,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000221279,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.66755e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000221279,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 32.5312,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 82.5792,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 130.125,
	"finish__design__instance__count__class:inverter": 7,
	"finish__design__instance__area__class:inverter": 26.2752,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 60.0576,
	"finish__design__instance__count__class:sequential_cell": 34,
	"finish__design__instance__area__class:sequential_cell": 858.323,
	"finish__design__instance__count__class:multi_input_combinational_cell": 103,
	"finish__design__instance__area__class:multi_input_combinational_cell": 784.502,
	"finish__design__instance__count": 183,
	"finish__design__instance__area": 1974.39,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.15541,
	"finish__clock__skew__setup": 0.00584388,
	"finish__clock__skew__hold": 0.00584388,
	"finish__timing__drv__max_slew_limit": 0.669929,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.723173,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000914483,
	"finish__power__switching__total": 0.000484839,
	"finish__power__leakage__total": 8.9765e-10,
	"finish__power__total": 0.00139932,
	"finish__design__io": 25,
	"finish__design__die__area": 4434.89,
	"finish__design__core__area": 4000.09,
	"finish__design__instance__count": 233,
	"finish__design__instance__area": 2036.95,
	"finish__design__instance__count__stdcell": 233,
	"finish__design__instance__area__stdcell": 2036.95,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.509227,
	"finish__design__instance__utilization__stdcell": 0.509227,
	"finish__design__rows": 23,
	"finish__design__rows:unithd": 23,
	"finish__design__sites": 3197,
	"finish__design__sites:unithd": 3197,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}