#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5578bc03b370 .scope module, "dut" "dut" 2 9;
 .timescale 0 0;
v0x5578bc0b26a0_0 .net "ALUSrc", 0 0, v0x5578bc0ae6e0_0;  1 drivers
v0x5578bc0b27b0_0 .net "Branch", 0 0, v0x5578bc0ae7d0_0;  1 drivers
v0x5578bc0b28c0_0 .net "Jump", 0 0, v0x5578bc0ae870_0;  1 drivers
v0x5578bc0b29b0_0 .net "MemEnable", 0 0, v0x5578bc0ae940_0;  1 drivers
v0x5578bc0b2aa0_0 .net "MemtoReg", 0 0, v0x5578bc0aea10_0;  1 drivers
o0x7fa6b4e765b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578bc0b2be0_0 .net "RegToImmediate", 0 0, o0x7fa6b4e765b8;  0 drivers
v0x5578bc0b2c80_0 .net "RegWrite", 0 0, v0x5578bc0aebc0_0;  1 drivers
L_0x7fa6b4e2d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5578bc0b2d70_0 .net/2u *"_s0", 31 0, L_0x7fa6b4e2d018;  1 drivers
L_0x7fa6b4e2d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5578bc0b2e10_0 .net *"_s10", 1 0, L_0x7fa6b4e2d060;  1 drivers
v0x5578bc0b2f60_0 .net *"_s8", 29 0, L_0x5578bc0c47d0;  1 drivers
v0x5578bc0b3040_0 .net "address_d", 4 0, v0x5578bc0aeed0_0;  1 drivers
v0x5578bc0b3100_0 .net "address_s1", 4 0, v0x5578bc0aefb0_0;  1 drivers
v0x5578bc0b3210_0 .net "address_s2", 4 0, v0x5578bc0af090_0;  1 drivers
v0x5578bc0b3320_0 .net "alu_opcode", 5 0, v0x5578bc0af170_0;  1 drivers
v0x5578bc0b3430_0 .net "branchOutput", 31 0, v0x5578bc0b1700_0;  1 drivers
v0x5578bc0b3540_0 .net "branchingAddress", 31 0, L_0x5578bc0c4650;  1 drivers
v0x5578bc0b3600_0 .var "clock", 0 0;
v0x5578bc0b36a0_0 .net "data_dval", 31 0, v0x5578bc0b2480_0;  1 drivers
v0x5578bc0b3740_0 .net "data_s2val", 31 0, v0x5578bc0b0e00_0;  1 drivers
v0x5578bc0b3890_0 .var/i "i", 31 0;
v0x5578bc0b3970_0 .net "immediate", 31 0, v0x5578bc0af3d0_0;  1 drivers
v0x5578bc0b3a30_0 .net "in_s1", 31 0, v0x5578bc0b0d40_0;  1 drivers
v0x5578bc0b3af0_0 .net "in_s2", 31 0, v0x5578bc049450_0;  1 drivers
v0x5578bc0b3c00_0 .net "incrementedpc", 31 0, L_0x5578bc0c44b0;  1 drivers
v0x5578bc0b3cc0_0 .net "instruction", 31 0, v0x5578bc0acd50_0;  1 drivers
v0x5578bc0b3db0_0 .net "isByte", 0 0, v0x5578bc0af550_0;  1 drivers
v0x5578bc0b3e50_0 .net "jumpAddress", 31 0, L_0x5578bc0c4870;  1 drivers
v0x5578bc0b3ef0_0 .net "jumpInput", 31 0, v0x5578bc0ad5a0_0;  1 drivers
v0x5578bc0b3f90_0 .net "memory_output", 31 0, v0x5578bc0ac320_0;  1 drivers
v0x5578bc0b4080_0 .net "nextpc", 31 0, v0x5578bc0b1d90_0;  1 drivers
v0x5578bc0b4190_0 .net "pc", 31 0, v0x5578bc0b03e0_0;  1 drivers
v0x5578bc0b4250_0 .net "read_write", 0 0, v0x5578bc0af960_0;  1 drivers
v0x5578bc0b4340_0 .net "res", 31 0, v0x5578bc0ae120_0;  1 drivers
v0x5578bc0b4400_0 .net "zero", 0 0, v0x5578bc0ae1e0_0;  1 drivers
L_0x5578bc0c44b0 .arith/sum 32, v0x5578bc0b03e0_0, L_0x7fa6b4e2d018;
L_0x5578bc0c4650 .arith/sum 32, L_0x5578bc0c44b0, v0x5578bc0af3d0_0;
L_0x5578bc0c47d0 .part v0x5578bc0ad5a0_0, 0, 30;
L_0x5578bc0c4870 .concat [ 2 30 0 0], L_0x7fa6b4e2d060, L_0x5578bc0c47d0;
S_0x5578bc039290 .scope module, "aluInputMux" "mux" 2 116, 3 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "output1"
v0x5578bc077b80_0 .net "input1", 31 0, v0x5578bc0b0e00_0;  alias, 1 drivers
v0x5578bc078580_0 .net "input2", 31 0, v0x5578bc0af3d0_0;  alias, 1 drivers
v0x5578bc049450_0 .var "output1", 31 0;
v0x5578bc04c8c0_0 .net "sel", 0 0, v0x5578bc0ae6e0_0;  alias, 1 drivers
E_0x5578bc0040e0 .event edge, v0x5578bc04c8c0_0, v0x5578bc078580_0, v0x5578bc077b80_0;
S_0x5578bc0abe90 .scope module, "dataCache" "memory" 2 124, 4 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /OUTPUT 32 "data_out"
    .port_info 4 /INPUT 1 "read_write"
    .port_info 5 /INPUT 1 "enable"
    .port_info 6 /INPUT 1 "isByte"
v0x5578bc0ac0c0_0 .net "address", 31 0, v0x5578bc0ae120_0;  alias, 1 drivers
v0x5578bc0ac1c0_0 .net "clock", 0 0, v0x5578bc0b3600_0;  1 drivers
v0x5578bc0ac280_0 .net "data_in", 31 0, v0x5578bc0b0e00_0;  alias, 1 drivers
v0x5578bc0ac320_0 .var "data_out", 31 0;
v0x5578bc0ac3e0_0 .net "enable", 0 0, v0x5578bc0ae940_0;  alias, 1 drivers
o0x7fa6b4e76258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5578bc0ac4f0_0 .net "isByte", 0 0, o0x7fa6b4e76258;  0 drivers
v0x5578bc0ac5b0 .array "memory", 0 255, 7 0;
v0x5578bc0ac670_0 .net "read_write", 0 0, v0x5578bc0af960_0;  alias, 1 drivers
v0x5578bc0ac730_0 .var "start_address", 31 0;
E_0x5578bc003c30 .event negedge, v0x5578bc0ac1c0_0;
E_0x5578bc0033f0 .event posedge, v0x5578bc0ac1c0_0;
S_0x5578bc0ac8f0 .scope module, "icache" "icache" 2 104, 5 2 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "data_out"
v0x5578bc0acac0_0 .net "address", 31 0, v0x5578bc0b03e0_0;  alias, 1 drivers
v0x5578bc0acbc0_0 .net "clock", 0 0, v0x5578bc0b3600_0;  alias, 1 drivers
v0x5578bc0acc80 .array "data", 256 0, 31 0;
v0x5578bc0acd50_0 .var "data_out", 31 0;
v0x5578bc0acdf0_0 .var/i "i", 31 0;
v0x5578bc0acf20 .array "memory", 0 255, 7 0;
v0x5578bc0acfe0_0 .var "start_address", 31 0;
S_0x5578bc0ad140 .scope module, "immediateOuputMux" "mux" 2 118, 3 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "output1"
v0x5578bc0ad3a0_0 .net "input1", 31 0, v0x5578bc0af3d0_0;  alias, 1 drivers
v0x5578bc0ad4b0_0 .net "input2", 31 0, v0x5578bc0b0e00_0;  alias, 1 drivers
v0x5578bc0ad5a0_0 .var "output1", 31 0;
v0x5578bc0ad660_0 .net "sel", 0 0, o0x7fa6b4e765b8;  alias, 0 drivers
E_0x5578bc003e70 .event edge, v0x5578bc0ad660_0, v0x5578bc077b80_0, v0x5578bc078580_0;
S_0x5578bc0ad7d0 .scope module, "myAlu" "alu" 2 121, 6 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_s1"
    .port_info 1 /INPUT 32 "in_s2"
    .port_info 2 /INPUT 6 "alu_opcode"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "res"
    .port_info 5 /OUTPUT 1 "Branch"
v0x5578bc0adb10_0 .var "Branch", 0 0;
v0x5578bc0adbf0_0 .net "alu_opcode", 5 0, v0x5578bc0af170_0;  alias, 1 drivers
v0x5578bc0adcd0_0 .var "high", 31 0;
v0x5578bc0add90_0 .net "in_s1", 31 0, v0x5578bc0b0d40_0;  alias, 1 drivers
v0x5578bc0ade70_0 .net "in_s2", 31 0, v0x5578bc049450_0;  alias, 1 drivers
v0x5578bc0adf80_0 .var "low", 31 0;
v0x5578bc0ae040_0 .var "mul_res", 63 0;
v0x5578bc0ae120_0 .var "res", 31 0;
v0x5578bc0ae1e0_0 .var "zero", 0 0;
E_0x5578bc0ada90 .event edge, v0x5578bc0add90_0;
S_0x5578bc0ae380 .scope module, "myDecoder" "decoder" 2 110, 7 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "pc"
    .port_info 2 /OUTPUT 5 "address_s1"
    .port_info 3 /OUTPUT 5 "address_s2"
    .port_info 4 /OUTPUT 5 "address_d"
    .port_info 5 /OUTPUT 32 "immediate"
    .port_info 6 /OUTPUT 6 "alu_opcode"
    .port_info 7 /OUTPUT 1 "readwrite"
    .port_info 8 /OUTPUT 1 "Jump"
    .port_info 9 /OUTPUT 1 "Branch"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemEnable"
    .port_info 12 /OUTPUT 1 "RegWrite"
    .port_info 13 /OUTPUT 1 "RegToImmediate"
    .port_info 14 /OUTPUT 1 "MemtoReg"
    .port_info 15 /OUTPUT 1 "Jump"
    .port_info 16 /OUTPUT 1 "isByte"
v0x5578bc0ae6e0_0 .var "ALUSrc", 0 0;
v0x5578bc0ae7d0_0 .var "Branch", 0 0;
v0x5578bc0ae870_0 .var "Jump", 0 0;
v0x5578bc0ae940_0 .var "MemEnable", 0 0;
v0x5578bc0aea10_0 .var "MemtoReg", 0 0;
v0x5578bc0aeb00_0 .var "RegToImmediate", 0 0;
v0x5578bc0aebc0_0 .var "RegWrite", 0 0;
v0x5578bc0aec80_0 .net *"_s17", 4 0, L_0x5578bc0c5020;  1 drivers
L_0x7fa6b4e2d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5578bc0aed60_0 .net *"_s21", 0 0, L_0x7fa6b4e2d0a8;  1 drivers
v0x5578bc0aeed0_0 .var "address_d", 4 0;
v0x5578bc0aefb0_0 .var "address_s1", 4 0;
v0x5578bc0af090_0 .var "address_s2", 4 0;
v0x5578bc0af170_0 .var "alu_opcode", 5 0;
v0x5578bc0af230_0 .net "base", 4 0, L_0x5578bc0c4bd0;  1 drivers
v0x5578bc0af2f0_0 .net "immed", 15 0, L_0x5578bc0c4f30;  1 drivers
v0x5578bc0af3d0_0 .var "immediate", 31 0;
v0x5578bc0af490_0 .net "instruction", 31 0, v0x5578bc0acd50_0;  alias, 1 drivers
v0x5578bc0af550_0 .var "isByte", 0 0;
v0x5578bc0af5f0_0 .net "offset", 15 0, L_0x5578bc0c4e90;  1 drivers
v0x5578bc0af6d0_0 .net "opcode", 5 0, L_0x5578bc0c4a00;  1 drivers
v0x5578bc0af7b0_0 .net "pc", 31 0, v0x5578bc0b03e0_0;  alias, 1 drivers
v0x5578bc0af8a0_0 .net "rd", 4 0, L_0x5578bc0c4db0;  1 drivers
v0x5578bc0af960_0 .var "readwrite", 0 0;
v0x5578bc0afa30_0 .net "rs", 4 0, L_0x5578bc0c4aa0;  1 drivers
v0x5578bc0afaf0_0 .net "rt", 4 0, L_0x5578bc0c4d10;  1 drivers
v0x5578bc0afbd0_0 .net "sOpcode", 5 0, L_0x5578bc0c51c0;  1 drivers
v0x5578bc0afcb0_0 .net "sa", 5 0, L_0x5578bc0c50c0;  1 drivers
v0x5578bc0afd90_0 .net "target", 25 0, L_0x5578bc0c4c70;  1 drivers
E_0x5578bc08e990 .event edge, v0x5578bc0acd50_0;
L_0x5578bc0c4a00 .part v0x5578bc0acd50_0, 26, 6;
L_0x5578bc0c4aa0 .part v0x5578bc0acd50_0, 21, 5;
L_0x5578bc0c4bd0 .part v0x5578bc0acd50_0, 21, 5;
L_0x5578bc0c4c70 .part v0x5578bc0acd50_0, 0, 26;
L_0x5578bc0c4d10 .part v0x5578bc0acd50_0, 16, 5;
L_0x5578bc0c4db0 .part v0x5578bc0acd50_0, 11, 5;
L_0x5578bc0c4e90 .part v0x5578bc0acd50_0, 0, 16;
L_0x5578bc0c4f30 .part v0x5578bc0acd50_0, 0, 16;
L_0x5578bc0c5020 .part v0x5578bc0acd50_0, 6, 5;
L_0x5578bc0c50c0 .concat [ 5 1 0 0], L_0x5578bc0c5020, L_0x7fa6b4e2d0a8;
L_0x5578bc0c51c0 .part v0x5578bc0acd50_0, 0, 6;
S_0x5578bc0b0090 .scope module, "myPC" "programCounter" 2 101, 8 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /OUTPUT 32 "currentpc"
    .port_info 2 /INPUT 32 "nextpc"
v0x5578bc0b02d0_0 .net "clock", 0 0, v0x5578bc0b3600_0;  alias, 1 drivers
v0x5578bc0b03e0_0 .var "currentpc", 31 0;
v0x5578bc0b04f0_0 .net "nextpc", 31 0, v0x5578bc0b1d90_0;  alias, 1 drivers
S_0x5578bc0b0630 .scope module, "myRegFile" "registerfile" 2 113, 9 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "address_s1"
    .port_info 2 /INPUT 5 "address_s2"
    .port_info 3 /INPUT 5 "address_d"
    .port_info 4 /INPUT 32 "data_dval"
    .port_info 5 /OUTPUT 32 "data_s1val"
    .port_info 6 /OUTPUT 32 "data_s2val"
    .port_info 7 /INPUT 1 "write_enable"
v0x5578bc0b0920_0 .net "address_d", 4 0, v0x5578bc0aeed0_0;  alias, 1 drivers
v0x5578bc0b09e0_0 .net "address_s1", 4 0, v0x5578bc0aefb0_0;  alias, 1 drivers
v0x5578bc0b0ab0_0 .net "address_s2", 4 0, v0x5578bc0af090_0;  alias, 1 drivers
v0x5578bc0b0bb0_0 .net "clock", 0 0, v0x5578bc0b3600_0;  alias, 1 drivers
v0x5578bc0b0c50_0 .net "data_dval", 31 0, v0x5578bc0b2480_0;  alias, 1 drivers
v0x5578bc0b0d40_0 .var "data_s1val", 31 0;
v0x5578bc0b0e00_0 .var "data_s2val", 31 0;
v0x5578bc0b0ea0_0 .var/i "i", 31 0;
v0x5578bc0b0f80 .array "registers", 0 31, 4 0;
v0x5578bc0b1040_0 .net "write_enable", 0 0, v0x5578bc0aebc0_0;  alias, 1 drivers
S_0x5578bc0b11f0 .scope module, "pcBranchMux" "mux" 2 94, 3 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "output1"
v0x5578bc0b1520_0 .net "input1", 31 0, L_0x5578bc0c44b0;  alias, 1 drivers
v0x5578bc0b1620_0 .net "input2", 31 0, L_0x5578bc0c4650;  alias, 1 drivers
v0x5578bc0b1700_0 .var "output1", 31 0;
v0x5578bc0b17f0_0 .net "sel", 0 0, v0x5578bc0ae7d0_0;  alias, 1 drivers
E_0x5578bc0b14a0 .event edge, v0x5578bc0ae7d0_0, v0x5578bc0b1620_0, v0x5578bc0b1520_0;
S_0x5578bc0b1950 .scope module, "pcJumpMux" "mux" 2 98, 3 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "output1"
v0x5578bc0b1bc0_0 .net "input1", 31 0, v0x5578bc0b1700_0;  alias, 1 drivers
v0x5578bc0b1cd0_0 .net "input2", 31 0, L_0x5578bc0c4870;  alias, 1 drivers
v0x5578bc0b1d90_0 .var "output1", 31 0;
v0x5578bc0b1e90_0 .net "sel", 0 0, v0x5578bc0ae870_0;  alias, 1 drivers
E_0x5578bc0b1b40 .event edge, v0x5578bc0ae870_0, v0x5578bc0b1cd0_0, v0x5578bc0b1700_0;
S_0x5578bc0b1fd0 .scope module, "writebackInputMux" "mux" 2 127, 3 1 0, S_0x5578bc03b370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "output1"
v0x5578bc0b2290_0 .net "input1", 31 0, v0x5578bc0ae120_0;  alias, 1 drivers
v0x5578bc0b23c0_0 .net "input2", 31 0, v0x5578bc0ac320_0;  alias, 1 drivers
v0x5578bc0b2480_0 .var "output1", 31 0;
v0x5578bc0b2580_0 .net "sel", 0 0, v0x5578bc0aea10_0;  alias, 1 drivers
E_0x5578bc0b2210 .event edge, v0x5578bc0aea10_0, v0x5578bc0ac320_0, v0x5578bc0ac0c0_0;
    .scope S_0x5578bc0b11f0;
T_0 ;
    %wait E_0x5578bc0b14a0;
    %load/vec4 v0x5578bc0b17f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x5578bc0b1620_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x5578bc0b1520_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x5578bc0b1700_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5578bc0b1950;
T_1 ;
    %wait E_0x5578bc0b1b40;
    %load/vec4 v0x5578bc0b1e90_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x5578bc0b1cd0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x5578bc0b1bc0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x5578bc0b1d90_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5578bc0b0090;
T_2 ;
    %pushi/vec4 2147614720, 0, 32;
    %store/vec4 v0x5578bc0b03e0_0, 0, 32;
    %vpi_call 8 8 "$display", "Starting PC: %h", v0x5578bc0b03e0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5578bc0b0090;
T_3 ;
    %wait E_0x5578bc0033f0;
    %vpi_call 8 11 "$display", "nextPC: %h", v0x5578bc0b04f0_0 {0 0 0};
    %load/vec4 v0x5578bc0b03e0_0;
    %cmpi/e 2147614720, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5578bc0b03e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5578bc0b03e0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5578bc0b04f0_0;
    %store/vec4 v0x5578bc0b03e0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5578bc0ac8f0;
T_4 ;
    %pushi/vec4 2147614720, 0, 32;
    %store/vec4 v0x5578bc0acfe0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x5578bc0ac8f0;
T_5 ;
    %vpi_call 5 15 "$readmemh", "BubbleSort.x", v0x5578bc0acc80 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5578bc0acdf0_0, 0, 32;
T_5.0 ;
    %ix/getv/s 4, v0x5578bc0acdf0_0;
    %load/vec4a v0x5578bc0acc80, 4;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x5578bc0acdf0_0;
    %load/vec4a v0x5578bc0acc80, 4;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz T_5.1, 4;
    %load/vec4 v0x5578bc0acdf0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x5578bc0acc80, 4;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x5578bc0acdf0_0;
    %store/vec4a v0x5578bc0acf20, 4, 0;
    %load/vec4 v0x5578bc0acdf0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x5578bc0acc80, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5578bc0acdf0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5578bc0acf20, 4, 0;
    %load/vec4 v0x5578bc0acdf0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x5578bc0acc80, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5578bc0acdf0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5578bc0acf20, 4, 0;
    %load/vec4 v0x5578bc0acdf0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x5578bc0acc80, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5578bc0acdf0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x5578bc0acf20, 4, 0;
    %load/vec4 v0x5578bc0acdf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5578bc0acdf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 5 24 "$display", "Finish reading" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5578bc0ac8f0;
T_6 ;
    %wait E_0x5578bc0033f0;
    %load/vec4 v0x5578bc0acac0_0;
    %pad/u 33;
    %load/vec4 v0x5578bc0acfe0_0;
    %pad/u 33;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0acf20, 4;
    %load/vec4 v0x5578bc0acac0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0acfe0_0;
    %pad/u 34;
    %sub;
    %addi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0acf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5578bc0acac0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0acfe0_0;
    %pad/u 34;
    %sub;
    %addi 2, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0acf20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5578bc0acac0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0acfe0_0;
    %pad/u 34;
    %sub;
    %addi 3, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0acf20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5578bc0acd50_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5578bc0ae380;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0ae870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0ae7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0ae940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0aea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0aeb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0af550_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5578bc0ae380;
T_8 ;
    %wait E_0x5578bc08e990;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0ae870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0ae7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0ae940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0aea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0aeb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0af960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578bc0af550_0, 0, 1;
    %load/vec4 v0x5578bc0af6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %jmp T_8.20;
T_8.0 ;
    %load/vec4 v0x5578bc0afbd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %jmp T_8.45;
T_8.21 ;
    %vpi_call 7 58 "$display", "%h    %h    ADD R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.22 ;
    %vpi_call 7 66 "$display", "%h    %h    ADDU R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.23 ;
    %vpi_call 7 74 "$display", "%h    %h    SUB R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.24 ;
    %vpi_call 7 82 "$display", "%h    %h    SUBU R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.25 ;
    %vpi_call 7 90 "$display", "%h    %h    MULT R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.26 ;
    %vpi_call 7 100 "$display", "%h    %h    MULTU R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.27 ;
    %vpi_call 7 108 "$display", "%h    %h    DIV R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.28 ;
    %vpi_call 7 116 "$display", "%h    %h    DIVU R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.29 ;
    %vpi_call 7 124 "$display", "%h    %h    MFHI R%0d", v0x5578bc0af7b0_0, v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0af8a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.45;
T_8.30 ;
    %vpi_call 7 131 "$display", "%h    %h    MFLO R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0af8a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.45;
T_8.31 ;
    %vpi_call 7 137 "$display", "%h    %h    SLT R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.32 ;
    %vpi_call 7 146 "$display", "%h    %h    SLTU R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.33 ;
    %vpi_call 7 154 "$display", "%h    %h    SLL R%0d, R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0, v0x5578bc0afcb0_0 {0 0 0};
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afcb0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.45;
T_8.34 ;
    %vpi_call 7 163 "$display", "%h    %h    SLLV R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.35 ;
    %vpi_call 7 171 "$display", "%h    %h    SRL R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0, v0x5578bc0afcb0_0 {0 0 0};
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afcb0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.45;
T_8.36 ;
    %vpi_call 7 180 "$display", "%h    %h    SRLV R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.37 ;
    %vpi_call 7 188 "$display", "%h    %h    SRA R%0d, R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0, v0x5578bc0afcb0_0 {0 0 0};
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afcb0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.45;
T_8.38 ;
    %vpi_call 7 197 "$display", "%h    %h    SRAV R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0af8a0_0, v0x5578bc0afaf0_0, v0x5578bc0afa30_0 {0 0 0};
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.39 ;
    %vpi_call 7 205 "$display", "%h    %h    AND R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af8a0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.40 ;
    %load/vec4 v0x5578bc0afaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %vpi_call 7 222 "$display", "%h    %h    OR R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0af8a0_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.48;
T_8.46 ;
    %vpi_call 7 215 "$display", "%h    %h    MOVE R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0af8a0_0, v0x5578bc0afa30_0 {0 0 0};
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.48;
T_8.48 ;
    %pop/vec4 1;
    %jmp T_8.45;
T_8.41 ;
    %vpi_call 7 232 "$display", "%h    %h    XOR R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0af8a0_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.42 ;
    %vpi_call 7 240 "$display", "%h    %h    NOR R%0d, R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0af8a0_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %jmp T_8.45;
T_8.43 ;
    %vpi_call 7 248 "$display", "%h    %h    JALR R%0d, R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0af8a0_0, v0x5578bc0afa30_0 {0 0 0};
    %load/vec4 v0x5578bc0af8a0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aeb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %load/vec4 v0x5578bc0af7b0_0;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.45;
T_8.44 ;
    %vpi_call 7 259 "$display", "%h    %h    JR R%0d", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0 {0 0 0};
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aeb00_0, 0, 1;
    %jmp T_8.45;
T_8.45 ;
    %pop/vec4 1;
    %jmp T_8.20;
T_8.1 ;
    %vpi_call 7 268 "$display", "%h    %h    ADDIU R%0d, R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0afa30_0, v0x5578bc0af2f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0af2f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.20;
T_8.2 ;
    %vpi_call 7 277 "$display", "%h    %h    SLTI R%0d, R%0d , 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0afa30_0, v0x5578bc0af2f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0af2f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.20;
T_8.3 ;
    %vpi_call 7 287 "$display", "%h    %h    SLTIU R%0d, R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0afa30_0, v0x5578bc0af2f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0af2f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.20;
T_8.4 ;
    %vpi_call 7 296 "$display", "%h    %h    ORI R%0d, R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0afa30_0, v0x5578bc0af2f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0af2f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.20;
T_8.5 ;
    %vpi_call 7 305 "$display", "%h    %h    XORI R%0d, R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0afa30_0, v0x5578bc0af2f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0af2f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.20;
T_8.6 ;
    %vpi_call 7 314 "$display", "%h    %h    LW R%0d, %d(R%0d)", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af5f0_0, v0x5578bc0af230_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %load/vec4 v0x5578bc0af230_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.20;
T_8.7 ;
    %vpi_call 7 325 "$display", "%h    %h    SW R%0d, %d(R%0d)", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af5f0_0, v0x5578bc0af230_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0af960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %load/vec4 v0x5578bc0af230_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.20;
T_8.8 ;
    %vpi_call 7 335 "$display", "%h    %h    LUI R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af2f0_0 {0 0 0};
    %load/vec4 v0x5578bc0af2f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.20;
T_8.9 ;
    %vpi_call 7 343 "$display", "%h    %h    LB R%0d, %d(R%0d)", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af5f0_0, v0x5578bc0af230_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %load/vec4 v0x5578bc0af230_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0af550_0, 0, 1;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.20;
T_8.10 ;
    %vpi_call 7 356 "$display", "%h    %h    SB R%0d, %d(R%0d)", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af5f0_0, v0x5578bc0af230_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0af960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %load/vec4 v0x5578bc0af230_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0af550_0, 0, 1;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.20;
T_8.11 ;
    %vpi_call 7 367 "$display", "%h    %h    LBU R%0d, %d(R%0d)", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afaf0_0, v0x5578bc0af5f0_0, v0x5578bc0af230_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aea10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %load/vec4 v0x5578bc0af230_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0af550_0, 0, 1;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.20;
T_8.12 ;
    %vpi_call 7 380 "$display", "%h    %h    J 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afd90_0 {0 0 0};
    %load/vec4 v0x5578bc0afd90_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae870_0, 0, 1;
    %jmp T_8.20;
T_8.13 ;
    %vpi_call 7 388 "$display", "%h    %h    JAL 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afd90_0 {0 0 0};
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5578bc0aeed0_0, 0, 5;
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aeb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0aebc0_0, 0, 1;
    %load/vec4 v0x5578bc0af7b0_0;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0ae6e0_0, 0, 1;
    %jmp T_8.20;
T_8.14 ;
    %load/vec4 v0x5578bc0afaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %vpi_call 7 408 "$display", "%h    %h    BEQ R%0d, R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af5f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.51;
T_8.49 ;
    %vpi_call 7 402 "$display", "%h    %h    BEQZ R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0af5f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %jmp T_8.51;
T_8.51 ;
    %pop/vec4 1;
    %jmp T_8.20;
T_8.15 ;
    %load/vec4 v0x5578bc0afaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %vpi_call 7 425 "$display", "%h    %h    BNE R%0d, R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0afaf0_0, v0x5578bc0af5f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %load/vec4 v0x5578bc0afaf0_0;
    %store/vec4 v0x5578bc0af090_0, 0, 5;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %jmp T_8.54;
T_8.52 ;
    %vpi_call 7 419 "$display", "%h    %h    BNEZ R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0af5f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %jmp T_8.54;
T_8.54 ;
    %pop/vec4 1;
    %jmp T_8.20;
T_8.16 ;
    %load/vec4 v0x5578bc0afaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_8.56, 6;
    %jmp T_8.57;
T_8.55 ;
    %vpi_call 7 436 "$display", "%h    %h    BLTZ R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0af5f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %jmp T_8.57;
T_8.56 ;
    %vpi_call 7 442 "$display", "%h    %h    BGEZ R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0af5f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %jmp T_8.57;
T_8.57 ;
    %pop/vec4 1;
    %jmp T_8.20;
T_8.17 ;
    %vpi_call 7 450 "$display", "%h    %h    BGTZ R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0af5f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %jmp T_8.20;
T_8.18 ;
    %vpi_call 7 456 "$display", "%h    %h    BLEZ R%0d, 0x%h", v0x5578bc0af7b0_0, v0x5578bc0af490_0, v0x5578bc0afa30_0, v0x5578bc0af5f0_0 {0 0 0};
    %load/vec4 v0x5578bc0afa30_0;
    %store/vec4 v0x5578bc0aefb0_0, 0, 5;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x5578bc0af170_0, 0, 6;
    %load/vec4 v0x5578bc0af5f0_0;
    %pad/u 32;
    %store/vec4 v0x5578bc0af3d0_0, 0, 32;
    %jmp T_8.20;
T_8.19 ;
    %vpi_call 7 462 "$display", "%h    %h    NOP", v0x5578bc0af7b0_0, v0x5578bc0af490_0 {0 0 0};
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5578bc0b0630;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5578bc0b0ea0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x5578bc0b0ea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x5578bc0b0ea0_0;
    %pad/s 5;
    %ix/getv/s 4, v0x5578bc0b0ea0_0;
    %store/vec4a v0x5578bc0b0f80, 4, 0;
    %load/vec4 v0x5578bc0b0ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5578bc0b0ea0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x5578bc0b0630;
T_10 ;
    %wait E_0x5578bc0033f0;
    %load/vec4 v0x5578bc0b1040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5578bc0b0c50_0;
    %pad/u 5;
    %load/vec4 v0x5578bc0b0920_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0b0f80, 0, 4;
    %vpi_call 9 28 "$display", "Write\011Adress = %h, value = %h", v0x5578bc0b0920_0, v0x5578bc0b0c50_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5578bc0b0630;
T_11 ;
    %wait E_0x5578bc003c30;
    %load/vec4 v0x5578bc0b09e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0b0f80, 4;
    %pad/u 32;
    %store/vec4 v0x5578bc0b0d40_0, 0, 32;
    %load/vec4 v0x5578bc0b0ab0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0b0f80, 4;
    %pad/u 32;
    %store/vec4 v0x5578bc0b0e00_0, 0, 32;
    %vpi_call 9 38 "$display", "RegRead\011Adress1 = %h, value = %h\011Adress2 = %h, value = %h", v0x5578bc0b09e0_0, v0x5578bc0b0d40_0, v0x5578bc0b0ab0_0, v0x5578bc0b0e00_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x5578bc039290;
T_12 ;
    %wait E_0x5578bc0040e0;
    %load/vec4 v0x5578bc04c8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x5578bc078580_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x5578bc077b80_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x5578bc049450_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5578bc0ad140;
T_13 ;
    %wait E_0x5578bc003e70;
    %load/vec4 v0x5578bc0ad660_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x5578bc0ad4b0_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x5578bc0ad3a0_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x5578bc0ad5a0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5578bc0ad7d0;
T_14 ;
    %wait E_0x5578bc0ada90;
    %load/vec4 v0x5578bc0adbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %jmp T_14.28;
T_14.0 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %add;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.29, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.30, 8;
T_14.29 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.30, 8;
 ; End of false expr.
    %blend;
T_14.30;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 17 "$display", "Add : %h + %h = %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.1 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %sub;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.31, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.32, 8;
T_14.31 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.32, 8;
 ; End of false expr.
    %blend;
T_14.32;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 22 "$display", "Sub : %h , %h = %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.2 ;
    %load/vec4 v0x5578bc0add90_0;
    %pad/u 64;
    %load/vec4 v0x5578bc0ade70_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5578bc0ae040_0, 0, 64;
    %load/vec4 v0x5578bc0ae040_0;
    %cmpi/ne 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_14.33, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.34, 8;
T_14.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.34, 8;
 ; End of false expr.
    %blend;
T_14.34;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 27 "$display", "Mul : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae040_0 {0 0 0};
    %jmp T_14.28;
T_14.3 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %div;
    %store/vec4 v0x5578bc0adf80_0, 0, 32;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %mod;
    %store/vec4 v0x5578bc0adcd0_0, 0, 32;
    %vpi_call 6 32 "$display", "Div : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0adf80_0 {0 0 0};
    %jmp T_14.28;
T_14.4 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.35, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.36, 8;
T_14.35 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.36, 8;
 ; End of false expr.
    %blend;
T_14.36;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 37 "$display", "SLT : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.5 ;
    %load/vec4 v0x5578bc0add90_0;
    %ix/getv 4, v0x5578bc0ade70_0;
    %shiftl 4;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.37, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.38, 8;
T_14.37 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.38, 8;
 ; End of false expr.
    %blend;
T_14.38;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 42 "$display", "SLL : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.6 ;
    %load/vec4 v0x5578bc0add90_0;
    %ix/getv 4, v0x5578bc0ade70_0;
    %shiftr 4;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.39, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.40, 8;
T_14.39 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.40, 8;
 ; End of false expr.
    %blend;
T_14.40;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 47 "$display", "SRL : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.7 ;
    %load/vec4 v0x5578bc0add90_0;
    %ix/getv 4, v0x5578bc0ade70_0;
    %shiftr 4;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.41, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.42, 8;
T_14.41 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.42, 8;
 ; End of false expr.
    %blend;
T_14.42;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 52 "$display", "SRA : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.8 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %and;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.44, 8;
T_14.43 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.44, 8;
 ; End of false expr.
    %blend;
T_14.44;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 57 "$display", "AND : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.9 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %or;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.45, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.46, 8;
T_14.45 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.46, 8;
 ; End of false expr.
    %blend;
T_14.46;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 63 "$display", "OR : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.10 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %xor;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.47, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.48, 8;
T_14.47 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.48, 8;
 ; End of false expr.
    %blend;
T_14.48;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 69 "$display", "XOR : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.11 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %or;
    %nor/r;
    %pad/u 32;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.49, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.50, 8;
T_14.49 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.50, 8;
 ; End of false expr.
    %blend;
T_14.50;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 74 "$display", "NOR : %h : %h : %h", v0x5578bc0add90_0, v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.12 ;
    %load/vec4 v0x5578bc0ade70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.51, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.52, 8;
T_14.51 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.52, 8;
 ; End of false expr.
    %blend;
T_14.52;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 79 "$display", "LUI : %h : %h", " ", v0x5578bc0ade70_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.13 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.53, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.54, 8;
T_14.53 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.54, 8;
 ; End of false expr.
    %blend;
T_14.54;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %load/vec4 v0x5578bc0ae1e0_0;
    %store/vec4 v0x5578bc0adb10_0, 0, 1;
    %vpi_call 6 86 "$display", "BEQZ : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.14 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.55, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.56, 8;
T_14.55 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.56, 8;
 ; End of false expr.
    %blend;
T_14.56;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 92 "$display", " JUMP TO %h", v0x5578bc0add90_0 {0 0 0};
    %jmp T_14.28;
T_14.15 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %sub;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.57, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.58, 8;
T_14.57 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.58, 8;
 ; End of false expr.
    %blend;
T_14.58;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %load/vec4 v0x5578bc0ae1e0_0;
    %store/vec4 v0x5578bc0adb10_0, 0, 1;
    %vpi_call 6 99 "$display", " JUMP TO %h", v0x5578bc0add90_0 {0 0 0};
    %jmp T_14.28;
T_14.16 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.59, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.60, 8;
T_14.59 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.60, 8;
 ; End of false expr.
    %blend;
T_14.60;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %load/vec4 v0x5578bc0ae1e0_0;
    %store/vec4 v0x5578bc0adb10_0, 0, 1;
    %vpi_call 6 106 "$display", "BNQZ : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.17 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.61, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.62, 8;
T_14.61 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.62, 8;
 ; End of false expr.
    %blend;
T_14.62;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %load/vec4 v0x5578bc0ae1e0_0;
    %store/vec4 v0x5578bc0adb10_0, 0, 1;
    %vpi_call 6 113 "$display", "BNE : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.18 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.63, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.64, 8;
T_14.63 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.64, 8;
 ; End of false expr.
    %blend;
T_14.64;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %load/vec4 v0x5578bc0ae1e0_0;
    %store/vec4 v0x5578bc0adb10_0, 0, 1;
    %vpi_call 6 120 "$display", "BLTZ : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.19 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.65, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.66, 8;
T_14.65 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.66, 8;
 ; End of false expr.
    %blend;
T_14.66;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %load/vec4 v0x5578bc0ae1e0_0;
    %store/vec4 v0x5578bc0adb10_0, 0, 1;
    %vpi_call 6 127 "$display", "BGEZ : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.20 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.67, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.68, 8;
T_14.67 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.68, 8;
 ; End of false expr.
    %blend;
T_14.68;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %load/vec4 v0x5578bc0ae1e0_0;
    %store/vec4 v0x5578bc0adb10_0, 0, 1;
    %vpi_call 6 134 "$display", "BGTZ : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.21 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.69, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.70, 8;
T_14.69 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.70, 8;
 ; End of false expr.
    %blend;
T_14.70;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %load/vec4 v0x5578bc0ae1e0_0;
    %store/vec4 v0x5578bc0adb10_0, 0, 1;
    %vpi_call 6 141 "$display", "BLEZ : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.22 ;
    %load/vec4 v0x5578bc0adcd0_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.71, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.72, 8;
T_14.71 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.72, 8;
 ; End of false expr.
    %blend;
T_14.72;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 147 "$display", "MFHI : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.23 ;
    %load/vec4 v0x5578bc0adf80_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.73, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.74, 8;
T_14.73 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.74, 8;
 ; End of false expr.
    %blend;
T_14.74;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 153 "$display", "MFLO : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.24 ;
    %load/vec4 v0x5578bc0add90_0;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.75, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.76, 8;
T_14.75 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.76, 8;
 ; End of false expr.
    %blend;
T_14.76;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 159 "$display", "MOVE : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.25 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %add;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.77, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.78, 8;
T_14.77 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.78, 8;
 ; End of false expr.
    %blend;
T_14.78;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 165 "$display", "LW : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.26 ;
    %load/vec4 v0x5578bc0add90_0;
    %load/vec4 v0x5578bc0ade70_0;
    %add;
    %store/vec4 v0x5578bc0ae120_0, 0, 32;
    %load/vec4 v0x5578bc0ae120_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.79, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.80, 8;
T_14.79 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_14.80, 8;
 ; End of false expr.
    %blend;
T_14.80;
    %pad/s 1;
    %store/vec4 v0x5578bc0ae1e0_0, 0, 1;
    %vpi_call 6 171 "$display", "SW : %h ", v0x5578bc0add90_0, v0x5578bc0ae120_0 {0 0 0};
    %jmp T_14.28;
T_14.28 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5578bc0abe90;
T_15 ;
    %pushi/vec4 2147614720, 0, 32;
    %store/vec4 v0x5578bc0ac730_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x5578bc0abe90;
T_16 ;
    %wait E_0x5578bc0033f0;
    %load/vec4 v0x5578bc0ac670_0;
    %inv;
    %load/vec4 v0x5578bc0ac3e0_0;
    %and;
    %load/vec4 v0x5578bc0ac4f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5578bc0ac280_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 33;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 33;
    %sub;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0ac5b0, 0, 4;
    %load/vec4 v0x5578bc0ac280_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 1, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0ac5b0, 0, 4;
    %load/vec4 v0x5578bc0ac280_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 2, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0ac5b0, 0, 4;
    %load/vec4 v0x5578bc0ac280_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 3, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0ac5b0, 0, 4;
T_16.0 ;
    %load/vec4 v0x5578bc0ac670_0;
    %inv;
    %load/vec4 v0x5578bc0ac3e0_0;
    %and;
    %load/vec4 v0x5578bc0ac4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5578bc0ac280_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 33;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 33;
    %sub;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0ac5b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 1, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0ac5b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 2, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0ac5b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 3, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5578bc0ac5b0, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5578bc0abe90;
T_17 ;
    %wait E_0x5578bc003c30;
    %load/vec4 v0x5578bc0ac670_0;
    %load/vec4 v0x5578bc0ac3e0_0;
    %and;
    %load/vec4 v0x5578bc0ac4f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 33;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 33;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0ac5b0, 4;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 1, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0ac5b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 2, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0ac5b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 34;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 34;
    %sub;
    %addi 3, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0ac5b0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5578bc0ac320_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5578bc0ac670_0;
    %load/vec4 v0x5578bc0ac3e0_0;
    %and;
    %load/vec4 v0x5578bc0ac4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5578bc0ac0c0_0;
    %pad/u 33;
    %load/vec4 v0x5578bc0ac730_0;
    %pad/u 33;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x5578bc0ac5b0, 4;
    %pad/u 32;
    %store/vec4 v0x5578bc0ac320_0, 0, 32;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5578bc0b1fd0;
T_18 ;
    %wait E_0x5578bc0b2210;
    %load/vec4 v0x5578bc0b2580_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x5578bc0b23c0_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x5578bc0b2290_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x5578bc0b2480_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5578bc03b370;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578bc0b3600_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5578bc03b370;
T_20 ;
    %vpi_call 2 58 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5578bc0ae380 {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5578bc0b0630 {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5578bc0ad7d0 {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5578bc0b0090 {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5578bc0ac8f0 {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5578bc03b370 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5578bc0b3890_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x5578bc0b3890_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_20.1, 5;
    %delay 10, 0;
    %load/vec4 v0x5578bc0b3890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5578bc0b3890_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x5578bc03b370;
T_21 ;
    %delay 5, 0;
    %load/vec4 v0x5578bc0b3600_0;
    %inv;
    %store/vec4 v0x5578bc0b3600_0, 0, 1;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "mainmem.v";
    "./mux.v";
    "./memory.v";
    "./intruction_cache.v";
    "./alu.v";
    "./decoder.v";
    "./pc.v";
    "./registerfile.v";
