#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd9fff410 .scope module, "ALU_TestBench" "ALU_TestBench" 2 8;
 .timescale 0 0;
v0x7fffda02ce40_0 .net "CCR", 1 0, v0x7fffda02bfc0_0;  1 drivers
v0x7fffda02cf20_0 .var/i "i", 31 0;
v0x7fffda02cfe0_0 .var/i "j", 31 0;
v0x7fffda02d0d0_0 .var "n1", 3 0;
v0x7fffda02d2a0_0 .var "n2", 3 0;
v0x7fffda02d360_0 .var "operator", 2 0;
v0x7fffda02d420_0 .net "result", 3 0, v0x7fffda02cab0_0;  1 drivers
S_0x7fffd9fecda0 .scope module, "DUT" "ALU" 2 16, 3 18 0, S_0x7fffd9fff410;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /INPUT 3 "operator"
    .port_info 3 /OUTPUT 2 "CCR"
    .port_info 4 /OUTPUT 4 "X"
v0x7fffda02bfc0_0 .var "CCR", 1 0;
v0x7fffda02c0a0_0 .net "Carry", 0 0, L_0x7fffda03e970;  1 drivers
v0x7fffda02c160_0 .net "Carry1", 0 0, L_0x7fffda040fc0;  1 drivers
v0x7fffda02c260_0 .net "Overflow", 0 0, L_0x7fffda03e860;  1 drivers
v0x7fffda02c330_0 .net "Overflow1", 0 0, L_0x7fffda040eb0;  1 drivers
v0x7fffda02c3d0_0 .net "ResA", 3 0, L_0x7fffda0453f0;  1 drivers
v0x7fffda02c4a0_0 .net "ResC", 3 0, L_0x7fffda044180;  1 drivers
v0x7fffda02c540_0 .net "ResL", 3 0, v0x7fffda026b70_0;  1 drivers
v0x7fffda02c610_0 .net "ResN", 3 0, L_0x7fffda044690;  1 drivers
v0x7fffda02c770_0 .net "ResO", 3 0, L_0x7fffda0463f0;  1 drivers
v0x7fffda02c840_0 .net "ResR", 3 0, v0x7fffda0266c0_0;  1 drivers
v0x7fffda02c910_0 .net "ResS", 3 0, v0x7fffda02ad80_0;  1 drivers
v0x7fffda02c9e0_0 .net "ResX", 3 0, L_0x7fffda046fb0;  1 drivers
v0x7fffda02cab0_0 .var "X", 3 0;
v0x7fffda02cb50_0 .net "n1", 3 0, v0x7fffda02d0d0_0;  1 drivers
v0x7fffda02cbf0_0 .net "n2", 3 0, v0x7fffda02d2a0_0;  1 drivers
v0x7fffda02cc90_0 .net "operator", 2 0, v0x7fffda02d360_0;  1 drivers
E_0x7fffd9f4cd70/0 .event edge, v0x7fffda02cc90_0, v0x7fffda02ad80_0, v0x7fffda02a640_0, v0x7fffda02a700_0;
E_0x7fffd9f4cd70/1 .event edge, v0x7fffda0266c0_0, v0x7fffda025f30_0, v0x7fffda025ff0_0, v0x7fffda026b70_0;
E_0x7fffd9f4cd70/2 .event edge, v0x7fffda02c4a0_0, v0x7fffda01ff30_0, v0x7fffd9f802c0_0, v0x7fffda020a30_0;
E_0x7fffd9f4cd70/3 .event edge, v0x7fffda02b0f0_0;
E_0x7fffd9f4cd70 .event/or E_0x7fffd9f4cd70/0, E_0x7fffd9f4cd70/1, E_0x7fffd9f4cd70/2, E_0x7fffd9f4cd70/3;
L_0x7fffda043e70 .part v0x7fffda02d0d0_0, 3, 1;
L_0x7fffda043f10 .part v0x7fffda02d0d0_0, 2, 1;
L_0x7fffda044040 .part v0x7fffda02d0d0_0, 1, 1;
L_0x7fffda0440e0 .part v0x7fffda02d0d0_0, 0, 1;
L_0x7fffda044180 .concat8 [ 1 1 1 1], L_0x7fffda043d70, L_0x7fffda043960, L_0x7fffda043850, L_0x7fffda043540;
S_0x7fffd9feb540 .scope module, "A" "AND" 3 52, 4 1 0, S_0x7fffd9fecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "X"
L_0x7fffda044a80 .functor AND 1, L_0x7fffda044af0, L_0x7fffda044be0, C4<1>, C4<1>;
L_0x7fffda044cd0 .functor AND 1, L_0x7fffda044d40, L_0x7fffda044e30, C4<1>, C4<1>;
L_0x7fffda045160 .functor AND 1, L_0x7fffda0451d0, L_0x7fffda0452c0, C4<1>, C4<1>;
L_0x7fffda0455d0 .functor AND 1, L_0x7fffda0456c0, L_0x7fffda045c10, C4<1>, C4<1>;
v0x7fffd9f802c0_0 .net "X", 3 0, L_0x7fffda0453f0;  alias, 1 drivers
v0x7fffda003a40_0 .net *"_s1", 0 0, L_0x7fffda044a80;  1 drivers
v0x7fffda01ded0_0 .net *"_s11", 0 0, L_0x7fffda044d40;  1 drivers
v0x7fffda01df90_0 .net *"_s13", 0 0, L_0x7fffda044e30;  1 drivers
v0x7fffda01e070_0 .net *"_s15", 0 0, L_0x7fffda045160;  1 drivers
v0x7fffda01e1a0_0 .net *"_s18", 0 0, L_0x7fffda0451d0;  1 drivers
v0x7fffda01e280_0 .net *"_s20", 0 0, L_0x7fffda0452c0;  1 drivers
v0x7fffda01e360_0 .net *"_s22", 0 0, L_0x7fffda0455d0;  1 drivers
v0x7fffda01e440_0 .net *"_s26", 0 0, L_0x7fffda0456c0;  1 drivers
v0x7fffda01e520_0 .net *"_s28", 0 0, L_0x7fffda045c10;  1 drivers
v0x7fffda01e600_0 .net *"_s4", 0 0, L_0x7fffda044af0;  1 drivers
v0x7fffda01e6e0_0 .net *"_s6", 0 0, L_0x7fffda044be0;  1 drivers
v0x7fffda01e7c0_0 .net *"_s8", 0 0, L_0x7fffda044cd0;  1 drivers
v0x7fffda01e8a0_0 .net "n1", 3 0, v0x7fffda02d0d0_0;  alias, 1 drivers
v0x7fffda01e980_0 .net "n2", 3 0, v0x7fffda02d2a0_0;  alias, 1 drivers
L_0x7fffda044af0 .part v0x7fffda02d0d0_0, 0, 1;
L_0x7fffda044be0 .part v0x7fffda02d2a0_0, 0, 1;
L_0x7fffda044d40 .part v0x7fffda02d0d0_0, 1, 1;
L_0x7fffda044e30 .part v0x7fffda02d2a0_0, 1, 1;
L_0x7fffda0451d0 .part v0x7fffda02d0d0_0, 2, 1;
L_0x7fffda0452c0 .part v0x7fffda02d2a0_0, 2, 1;
L_0x7fffda0453f0 .concat8 [ 1 1 1 1], L_0x7fffda044a80, L_0x7fffda044cd0, L_0x7fffda045160, L_0x7fffda0455d0;
L_0x7fffda0456c0 .part v0x7fffda02d0d0_0, 3, 1;
L_0x7fffda045c10 .part v0x7fffda02d2a0_0, 3, 1;
S_0x7fffda01eae0 .scope module, "C2" "gate_level_module" 3 50, 5 2 0, S_0x7fffd9fecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X1"
    .port_info 1 /INPUT 1 "X2"
    .port_info 2 /INPUT 1 "X3"
    .port_info 3 /INPUT 1 "X4"
    .port_info 4 /OUTPUT 1 "F1"
    .port_info 5 /OUTPUT 1 "F2"
    .port_info 6 /OUTPUT 1 "F3"
    .port_info 7 /OUTPUT 1 "F4"
L_0x7fffda042e00 .functor NOT 1, L_0x7fffda043e70, C4<0>, C4<0>, C4<0>;
L_0x7fffda042e70 .functor NOT 1, L_0x7fffda043f10, C4<0>, C4<0>, C4<0>;
L_0x7fffda042ee0 .functor NOT 1, L_0x7fffda044040, C4<0>, C4<0>, C4<0>;
L_0x7fffda042f80 .functor NOT 1, L_0x7fffda0440e0, C4<0>, C4<0>, C4<0>;
L_0x7fffda043080 .functor AND 1, L_0x7fffda043e70, L_0x7fffda042e70, L_0x7fffda042ee0, L_0x7fffda042f80;
L_0x7fffda043290 .functor OR 1, L_0x7fffda043f10, L_0x7fffda044040, L_0x7fffda0440e0, C4<0>;
L_0x7fffda043430 .functor AND 1, L_0x7fffda042e00, L_0x7fffda043290, C4<1>, C4<1>;
L_0x7fffda043540 .functor OR 1, L_0x7fffda043080, L_0x7fffda043430, C4<0>, C4<0>;
L_0x7fffda0436a0 .functor AND 1, L_0x7fffda043f10, L_0x7fffda042ee0, L_0x7fffda042f80, C4<1>;
L_0x7fffda043710 .functor OR 1, L_0x7fffda044040, L_0x7fffda0440e0, C4<0>, C4<0>;
L_0x7fffda0437e0 .functor AND 1, L_0x7fffda042e70, L_0x7fffda043710, C4<1>, C4<1>;
L_0x7fffda043850 .functor OR 1, L_0x7fffda0436a0, L_0x7fffda0437e0, C4<0>, C4<0>;
L_0x7fffda0439d0 .functor AND 1, L_0x7fffda042ee0, L_0x7fffda0440e0, C4<1>, C4<1>;
L_0x7fffda043b60 .functor AND 1, L_0x7fffda044040, L_0x7fffda042f80, C4<1>, C4<1>;
L_0x7fffda043960 .functor OR 1, L_0x7fffda0439d0, L_0x7fffda043b60, C4<0>, C4<0>;
L_0x7fffda043d70 .functor BUFZ 1, L_0x7fffda0440e0, C4<0>, C4<0>, C4<0>;
v0x7fffda01ed80_0 .net "A", 0 0, L_0x7fffda043080;  1 drivers
v0x7fffda01ee40_0 .net "B", 0 0, L_0x7fffda043290;  1 drivers
v0x7fffda01ef00_0 .net "C", 0 0, L_0x7fffda043430;  1 drivers
v0x7fffda01efa0_0 .net "D", 0 0, L_0x7fffda0436a0;  1 drivers
v0x7fffda01f060_0 .net "E", 0 0, L_0x7fffda043710;  1 drivers
v0x7fffda01f170_0 .net "F1", 0 0, L_0x7fffda043540;  1 drivers
v0x7fffda01f230_0 .net "F2", 0 0, L_0x7fffda043850;  1 drivers
v0x7fffda01f2f0_0 .net "F3", 0 0, L_0x7fffda043960;  1 drivers
v0x7fffda01f3b0_0 .net "F4", 0 0, L_0x7fffda043d70;  1 drivers
v0x7fffda01f470_0 .net "G", 0 0, L_0x7fffda0437e0;  1 drivers
v0x7fffda01f530_0 .net "H", 0 0, L_0x7fffda0439d0;  1 drivers
v0x7fffda01f5f0_0 .net "I", 0 0, L_0x7fffda043b60;  1 drivers
v0x7fffda01f6b0_0 .net "NOTX1", 0 0, L_0x7fffda042e00;  1 drivers
v0x7fffda01f770_0 .net "NOTX2", 0 0, L_0x7fffda042e70;  1 drivers
v0x7fffda01f830_0 .net "NOTX3", 0 0, L_0x7fffda042ee0;  1 drivers
v0x7fffda01f8f0_0 .net "NOTX4", 0 0, L_0x7fffda042f80;  1 drivers
v0x7fffda01f9b0_0 .net "X1", 0 0, L_0x7fffda043e70;  1 drivers
v0x7fffda01fa70_0 .net "X2", 0 0, L_0x7fffda043f10;  1 drivers
v0x7fffda01fb30_0 .net "X3", 0 0, L_0x7fffda044040;  1 drivers
v0x7fffda01fbf0_0 .net "X4", 0 0, L_0x7fffda0440e0;  1 drivers
S_0x7fffda01fdb0 .scope module, "NO" "NOT" 3 51, 6 1 0, S_0x7fffd9fecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /OUTPUT 4 "X"
L_0x7fffda044270 .functor NOT 1, L_0x7fffda0442e0, C4<0>, C4<0>, C4<0>;
L_0x7fffda0443d0 .functor NOT 1, L_0x7fffda044440, C4<0>, C4<0>, C4<0>;
L_0x7fffda044530 .functor NOT 1, L_0x7fffda0445a0, C4<0>, C4<0>, C4<0>;
L_0x7fffda0448a0 .functor NOT 1, L_0x7fffda044990, C4<0>, C4<0>, C4<0>;
v0x7fffda01ff30_0 .net "X", 3 0, L_0x7fffda044690;  alias, 1 drivers
v0x7fffda020030_0 .net *"_s1", 0 0, L_0x7fffda044270;  1 drivers
v0x7fffda020110_0 .net *"_s11", 0 0, L_0x7fffda044530;  1 drivers
v0x7fffda0201d0_0 .net *"_s14", 0 0, L_0x7fffda0445a0;  1 drivers
v0x7fffda0202b0_0 .net *"_s16", 0 0, L_0x7fffda0448a0;  1 drivers
v0x7fffda0203e0_0 .net *"_s20", 0 0, L_0x7fffda044990;  1 drivers
v0x7fffda0204c0_0 .net *"_s4", 0 0, L_0x7fffda0442e0;  1 drivers
v0x7fffda0205a0_0 .net *"_s6", 0 0, L_0x7fffda0443d0;  1 drivers
v0x7fffda020680_0 .net *"_s9", 0 0, L_0x7fffda044440;  1 drivers
v0x7fffda020760_0 .net "n1", 3 0, v0x7fffda02d0d0_0;  alias, 1 drivers
L_0x7fffda0442e0 .part v0x7fffda02d0d0_0, 0, 1;
L_0x7fffda044440 .part v0x7fffda02d0d0_0, 1, 1;
L_0x7fffda0445a0 .part v0x7fffda02d0d0_0, 2, 1;
L_0x7fffda044690 .concat8 [ 1 1 1 1], L_0x7fffda044270, L_0x7fffda0443d0, L_0x7fffda044530, L_0x7fffda0448a0;
L_0x7fffda044990 .part v0x7fffda02d0d0_0, 3, 1;
S_0x7fffda020860 .scope module, "O" "OR" 3 53, 7 1 0, S_0x7fffd9fecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "X"
L_0x7fffda045d00 .functor OR 1, L_0x7fffda045d70, L_0x7fffda045e60, C4<0>, C4<0>;
L_0x7fffda045f50 .functor OR 1, L_0x7fffda045fc0, L_0x7fffda0460b0, C4<0>, C4<0>;
L_0x7fffda0461a0 .functor OR 1, L_0x7fffda046210, L_0x7fffda046300, C4<0>, C4<0>;
L_0x7fffda0465d0 .functor OR 1, L_0x7fffda046690, L_0x7fffda0467d0, C4<0>, C4<0>;
v0x7fffda020a30_0 .net "X", 3 0, L_0x7fffda0463f0;  alias, 1 drivers
v0x7fffda020b30_0 .net *"_s1", 0 0, L_0x7fffda045d00;  1 drivers
v0x7fffda020c10_0 .net *"_s11", 0 0, L_0x7fffda045fc0;  1 drivers
v0x7fffda020cd0_0 .net *"_s13", 0 0, L_0x7fffda0460b0;  1 drivers
v0x7fffda020db0_0 .net *"_s15", 0 0, L_0x7fffda0461a0;  1 drivers
v0x7fffda020ee0_0 .net *"_s18", 0 0, L_0x7fffda046210;  1 drivers
v0x7fffda020fc0_0 .net *"_s20", 0 0, L_0x7fffda046300;  1 drivers
v0x7fffda0210a0_0 .net *"_s22", 0 0, L_0x7fffda0465d0;  1 drivers
v0x7fffda021180_0 .net *"_s26", 0 0, L_0x7fffda046690;  1 drivers
v0x7fffda0212f0_0 .net *"_s28", 0 0, L_0x7fffda0467d0;  1 drivers
v0x7fffda0213d0_0 .net *"_s4", 0 0, L_0x7fffda045d70;  1 drivers
v0x7fffda0214b0_0 .net *"_s6", 0 0, L_0x7fffda045e60;  1 drivers
v0x7fffda021590_0 .net *"_s8", 0 0, L_0x7fffda045f50;  1 drivers
v0x7fffda021670_0 .net "n1", 3 0, v0x7fffda02d0d0_0;  alias, 1 drivers
v0x7fffda021730_0 .net "n2", 3 0, v0x7fffda02d2a0_0;  alias, 1 drivers
L_0x7fffda045d70 .part v0x7fffda02d0d0_0, 0, 1;
L_0x7fffda045e60 .part v0x7fffda02d2a0_0, 0, 1;
L_0x7fffda045fc0 .part v0x7fffda02d0d0_0, 1, 1;
L_0x7fffda0460b0 .part v0x7fffda02d2a0_0, 1, 1;
L_0x7fffda046210 .part v0x7fffda02d0d0_0, 2, 1;
L_0x7fffda046300 .part v0x7fffda02d2a0_0, 2, 1;
L_0x7fffda0463f0 .concat8 [ 1 1 1 1], L_0x7fffda045d00, L_0x7fffda045f50, L_0x7fffda0461a0, L_0x7fffda0465d0;
L_0x7fffda046690 .part v0x7fffda02d0d0_0, 3, 1;
L_0x7fffda0467d0 .part v0x7fffda02d2a0_0, 3, 1;
S_0x7fffda021850 .scope module, "RESTA" "Res4Bit" 3 48, 8 1 0, S_0x7fffd9fecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "r"
    .port_info 3 /OUTPUT 1 "Co"
    .port_info 4 /OUTPUT 1 "Overflow"
L_0x7fffda040eb0 .functor XOR 1, L_0x7fffda041130, L_0x7fffda041220, C4<0>, C4<0>;
v0x7fffda025e30_0 .net "CC", 4 0, L_0x7fffda0413a0;  1 drivers
v0x7fffda025f30_0 .net "Co", 0 0, L_0x7fffda040fc0;  alias, 1 drivers
v0x7fffda025ff0_0 .net "Overflow", 0 0, L_0x7fffda040eb0;  alias, 1 drivers
v0x7fffda026090_0 .net "Result", 3 0, L_0x7fffda040f20;  1 drivers
v0x7fffda026170_0 .net *"_s33", 0 0, L_0x7fffda041130;  1 drivers
v0x7fffda0262a0_0 .net *"_s35", 0 0, L_0x7fffda041220;  1 drivers
L_0x7f4d39da0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffda026380_0 .net/2s *"_s39", 0 0, L_0x7f4d39da0060;  1 drivers
v0x7fffda026460_0 .net "n1", 3 0, v0x7fffda02d0d0_0;  alias, 1 drivers
v0x7fffda026520_0 .net "n2", 3 0, v0x7fffda02d2a0_0;  alias, 1 drivers
v0x7fffda0265e0_0 .net "nc2", 3 0, L_0x7fffda0427f0;  1 drivers
v0x7fffda0266c0_0 .var "r", 3 0;
E_0x7fffd9f4a830 .event edge, v0x7fffda026090_0;
L_0x7fffda03f4f0 .part v0x7fffda02d0d0_0, 0, 1;
L_0x7fffda03f590 .part L_0x7fffda0427f0, 0, 1;
L_0x7fffda03f6c0 .part L_0x7fffda0413a0, 0, 1;
L_0x7fffda03fad0 .part v0x7fffda02d0d0_0, 1, 1;
L_0x7fffda03fc30 .part L_0x7fffda0427f0, 1, 1;
L_0x7fffda03fd60 .part L_0x7fffda0413a0, 1, 1;
L_0x7fffda0402b0 .part v0x7fffda02d0d0_0, 2, 1;
L_0x7fffda0403e0 .part L_0x7fffda0427f0, 2, 1;
L_0x7fffda040560 .part L_0x7fffda0413a0, 2, 1;
L_0x7fffda040a30 .part v0x7fffda02d0d0_0, 3, 1;
L_0x7fffda040bc0 .part L_0x7fffda0427f0, 3, 1;
L_0x7fffda040d80 .part L_0x7fffda0413a0, 3, 1;
L_0x7fffda040f20 .concat8 [ 1 1 1 1], L_0x7fffda03f0e0, L_0x7fffda03f760, L_0x7fffda03fe40, L_0x7fffda040600;
L_0x7fffda040fc0 .part L_0x7fffda0413a0, 4, 1;
L_0x7fffda041130 .part L_0x7fffda0413a0, 4, 1;
L_0x7fffda041220 .part L_0x7fffda0413a0, 3, 1;
LS_0x7fffda0413a0_0_0 .concat8 [ 1 1 1 1], L_0x7f4d39da0060, L_0x7fffda03f3e0, L_0x7fffda03f9c0, L_0x7fffda0401a0;
LS_0x7fffda0413a0_0_4 .concat8 [ 1 0 0 0], L_0x7fffda040920;
L_0x7fffda0413a0 .concat8 [ 4 1 0 0], LS_0x7fffda0413a0_0_0, LS_0x7fffda0413a0_0_4;
L_0x7fffda0424c0 .part v0x7fffda02d2a0_0, 3, 1;
L_0x7fffda042600 .part v0x7fffda02d2a0_0, 2, 1;
L_0x7fffda0426a0 .part v0x7fffda02d2a0_0, 1, 1;
L_0x7fffda042560 .part v0x7fffda02d2a0_0, 0, 1;
L_0x7fffda0427f0 .concat8 [ 1 1 1 1], L_0x7fffda0423c0, L_0x7fffda042040, L_0x7fffda041f30, L_0x7fffda041c20;
S_0x7fffda021a90 .scope module, "C2" "gate_level_module" 8 31, 5 2 0, S_0x7fffda021850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X1"
    .port_info 1 /INPUT 1 "X2"
    .port_info 2 /INPUT 1 "X3"
    .port_info 3 /INPUT 1 "X4"
    .port_info 4 /OUTPUT 1 "F1"
    .port_info 5 /OUTPUT 1 "F2"
    .port_info 6 /OUTPUT 1 "F3"
    .port_info 7 /OUTPUT 1 "F4"
L_0x7fffda0415d0 .functor NOT 1, L_0x7fffda0424c0, C4<0>, C4<0>, C4<0>;
L_0x7fffda041640 .functor NOT 1, L_0x7fffda042600, C4<0>, C4<0>, C4<0>;
L_0x7fffda0416b0 .functor NOT 1, L_0x7fffda0426a0, C4<0>, C4<0>, C4<0>;
L_0x7fffda041720 .functor NOT 1, L_0x7fffda042560, C4<0>, C4<0>, C4<0>;
L_0x7fffda0417c0 .functor AND 1, L_0x7fffda0424c0, L_0x7fffda041640, L_0x7fffda0416b0, L_0x7fffda041720;
L_0x7fffda041970 .functor OR 1, L_0x7fffda042600, L_0x7fffda0426a0, L_0x7fffda042560, C4<0>;
L_0x7fffda041b10 .functor AND 1, L_0x7fffda0415d0, L_0x7fffda041970, C4<1>, C4<1>;
L_0x7fffda041c20 .functor OR 1, L_0x7fffda0417c0, L_0x7fffda041b10, C4<0>, C4<0>;
L_0x7fffda041d80 .functor AND 1, L_0x7fffda042600, L_0x7fffda0416b0, L_0x7fffda041720, C4<1>;
L_0x7fffda041df0 .functor OR 1, L_0x7fffda0426a0, L_0x7fffda042560, C4<0>, C4<0>;
L_0x7fffda041ec0 .functor AND 1, L_0x7fffda041640, L_0x7fffda041df0, C4<1>, C4<1>;
L_0x7fffda041f30 .functor OR 1, L_0x7fffda041d80, L_0x7fffda041ec0, C4<0>, C4<0>;
L_0x7fffda0420b0 .functor AND 1, L_0x7fffda0416b0, L_0x7fffda042560, C4<1>, C4<1>;
L_0x7fffda0421b0 .functor AND 1, L_0x7fffda0426a0, L_0x7fffda041720, C4<1>, C4<1>;
L_0x7fffda042040 .functor OR 1, L_0x7fffda0420b0, L_0x7fffda0421b0, C4<0>, C4<0>;
L_0x7fffda0423c0 .functor BUFZ 1, L_0x7fffda042560, C4<0>, C4<0>, C4<0>;
v0x7fffda021da0_0 .net "A", 0 0, L_0x7fffda0417c0;  1 drivers
v0x7fffda021e80_0 .net "B", 0 0, L_0x7fffda041970;  1 drivers
v0x7fffda021f40_0 .net "C", 0 0, L_0x7fffda041b10;  1 drivers
v0x7fffda021fe0_0 .net "D", 0 0, L_0x7fffda041d80;  1 drivers
v0x7fffda0220a0_0 .net "E", 0 0, L_0x7fffda041df0;  1 drivers
v0x7fffda0221b0_0 .net "F1", 0 0, L_0x7fffda041c20;  1 drivers
v0x7fffda022270_0 .net "F2", 0 0, L_0x7fffda041f30;  1 drivers
v0x7fffda022330_0 .net "F3", 0 0, L_0x7fffda042040;  1 drivers
v0x7fffda0223f0_0 .net "F4", 0 0, L_0x7fffda0423c0;  1 drivers
v0x7fffda022540_0 .net "G", 0 0, L_0x7fffda041ec0;  1 drivers
v0x7fffda022600_0 .net "H", 0 0, L_0x7fffda0420b0;  1 drivers
v0x7fffda0226c0_0 .net "I", 0 0, L_0x7fffda0421b0;  1 drivers
v0x7fffda022780_0 .net "NOTX1", 0 0, L_0x7fffda0415d0;  1 drivers
v0x7fffda022840_0 .net "NOTX2", 0 0, L_0x7fffda041640;  1 drivers
v0x7fffda022900_0 .net "NOTX3", 0 0, L_0x7fffda0416b0;  1 drivers
v0x7fffda0229c0_0 .net "NOTX4", 0 0, L_0x7fffda041720;  1 drivers
v0x7fffda022a80_0 .net "X1", 0 0, L_0x7fffda0424c0;  1 drivers
v0x7fffda022b40_0 .net "X2", 0 0, L_0x7fffda042600;  1 drivers
v0x7fffda022c00_0 .net "X3", 0 0, L_0x7fffda0426a0;  1 drivers
v0x7fffda022cc0_0 .net "X4", 0 0, L_0x7fffda042560;  1 drivers
S_0x7fffda022e80 .scope generate, "genblk1[0]" "genblk1[0]" 8 32, 8 32 0, S_0x7fffda021850;
 .timescale 0 0;
P_0x7fffda023040 .param/l "i" 0 8 32, +C4<00>;
S_0x7fffda023100 .scope module, "U" "SimpleAdder" 8 33, 9 6 0, S_0x7fffda022e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda03f0e0 .functor XOR 1, L_0x7fffda03f4f0, L_0x7fffda03f590, L_0x7fffda03f6c0, C4<0>;
L_0x7fffda03f150 .functor AND 1, L_0x7fffda03f4f0, L_0x7fffda03f590, C4<1>, C4<1>;
L_0x7fffda03f260 .functor OR 1, L_0x7fffda03f4f0, L_0x7fffda03f590, C4<0>, C4<0>;
L_0x7fffda03f2d0 .functor AND 1, L_0x7fffda03f6c0, L_0x7fffda03f260, C4<1>, C4<1>;
L_0x7fffda03f3e0 .functor OR 1, L_0x7fffda03f150, L_0x7fffda03f2d0, C4<0>, C4<0>;
v0x7fffda0232d0_0 .net "a", 0 0, L_0x7fffda03f4f0;  1 drivers
v0x7fffda0233b0_0 .net "b", 0 0, L_0x7fffda03f590;  1 drivers
v0x7fffda023470_0 .net "ci", 0 0, L_0x7fffda03f6c0;  1 drivers
v0x7fffda023510_0 .net "co", 0 0, L_0x7fffda03f3e0;  1 drivers
v0x7fffda0235d0_0 .net "d", 0 0, L_0x7fffda03f150;  1 drivers
v0x7fffda0236e0_0 .net "e", 0 0, L_0x7fffda03f260;  1 drivers
v0x7fffda0237a0_0 .net "f", 0 0, L_0x7fffda03f2d0;  1 drivers
v0x7fffda023860_0 .net "result", 0 0, L_0x7fffda03f0e0;  1 drivers
S_0x7fffda0239c0 .scope generate, "genblk1[1]" "genblk1[1]" 8 32, 8 32 0, S_0x7fffda021850;
 .timescale 0 0;
P_0x7fffda023bb0 .param/l "i" 0 8 32, +C4<01>;
S_0x7fffda023c70 .scope module, "U" "SimpleAdder" 8 33, 9 6 0, S_0x7fffda0239c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda03f760 .functor XOR 1, L_0x7fffda03fad0, L_0x7fffda03fc30, L_0x7fffda03fd60, C4<0>;
L_0x7fffda03f7d0 .functor AND 1, L_0x7fffda03fad0, L_0x7fffda03fc30, C4<1>, C4<1>;
L_0x7fffda03f840 .functor OR 1, L_0x7fffda03fad0, L_0x7fffda03fc30, C4<0>, C4<0>;
L_0x7fffda03f8b0 .functor AND 1, L_0x7fffda03fd60, L_0x7fffda03f840, C4<1>, C4<1>;
L_0x7fffda03f9c0 .functor OR 1, L_0x7fffda03f7d0, L_0x7fffda03f8b0, C4<0>, C4<0>;
v0x7fffda023e70_0 .net "a", 0 0, L_0x7fffda03fad0;  1 drivers
v0x7fffda023f50_0 .net "b", 0 0, L_0x7fffda03fc30;  1 drivers
v0x7fffda024010_0 .net "ci", 0 0, L_0x7fffda03fd60;  1 drivers
v0x7fffda0240e0_0 .net "co", 0 0, L_0x7fffda03f9c0;  1 drivers
v0x7fffda0241a0_0 .net "d", 0 0, L_0x7fffda03f7d0;  1 drivers
v0x7fffda0242b0_0 .net "e", 0 0, L_0x7fffda03f840;  1 drivers
v0x7fffda024370_0 .net "f", 0 0, L_0x7fffda03f8b0;  1 drivers
v0x7fffda024430_0 .net "result", 0 0, L_0x7fffda03f760;  1 drivers
S_0x7fffda024590 .scope generate, "genblk1[2]" "genblk1[2]" 8 32, 8 32 0, S_0x7fffda021850;
 .timescale 0 0;
P_0x7fffda024780 .param/l "i" 0 8 32, +C4<010>;
S_0x7fffda024860 .scope module, "U" "SimpleAdder" 8 33, 9 6 0, S_0x7fffda024590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda03fe40 .functor XOR 1, L_0x7fffda0402b0, L_0x7fffda0403e0, L_0x7fffda040560, C4<0>;
L_0x7fffda03feb0 .functor AND 1, L_0x7fffda0402b0, L_0x7fffda0403e0, C4<1>, C4<1>;
L_0x7fffda03fff0 .functor OR 1, L_0x7fffda0402b0, L_0x7fffda0403e0, C4<0>, C4<0>;
L_0x7fffda040060 .functor AND 1, L_0x7fffda040560, L_0x7fffda03fff0, C4<1>, C4<1>;
L_0x7fffda0401a0 .functor OR 1, L_0x7fffda03feb0, L_0x7fffda040060, C4<0>, C4<0>;
v0x7fffda024ab0_0 .net "a", 0 0, L_0x7fffda0402b0;  1 drivers
v0x7fffda024b90_0 .net "b", 0 0, L_0x7fffda0403e0;  1 drivers
v0x7fffda024c50_0 .net "ci", 0 0, L_0x7fffda040560;  1 drivers
v0x7fffda024d20_0 .net "co", 0 0, L_0x7fffda0401a0;  1 drivers
v0x7fffda024de0_0 .net "d", 0 0, L_0x7fffda03feb0;  1 drivers
v0x7fffda024ef0_0 .net "e", 0 0, L_0x7fffda03fff0;  1 drivers
v0x7fffda024fb0_0 .net "f", 0 0, L_0x7fffda040060;  1 drivers
v0x7fffda025070_0 .net "result", 0 0, L_0x7fffda03fe40;  1 drivers
S_0x7fffda0251d0 .scope generate, "genblk1[3]" "genblk1[3]" 8 32, 8 32 0, S_0x7fffda021850;
 .timescale 0 0;
P_0x7fffda025410 .param/l "i" 0 8 32, +C4<011>;
S_0x7fffda0254f0 .scope module, "U" "SimpleAdder" 8 33, 9 6 0, S_0x7fffda0251d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda040600 .functor XOR 1, L_0x7fffda040a30, L_0x7fffda040bc0, L_0x7fffda040d80, C4<0>;
L_0x7fffda0406d0 .functor AND 1, L_0x7fffda040a30, L_0x7fffda040bc0, C4<1>, C4<1>;
L_0x7fffda040770 .functor OR 1, L_0x7fffda040a30, L_0x7fffda040bc0, C4<0>, C4<0>;
L_0x7fffda0407e0 .functor AND 1, L_0x7fffda040d80, L_0x7fffda040770, C4<1>, C4<1>;
L_0x7fffda040920 .functor OR 1, L_0x7fffda0406d0, L_0x7fffda0407e0, C4<0>, C4<0>;
v0x7fffda025740_0 .net "a", 0 0, L_0x7fffda040a30;  1 drivers
v0x7fffda025820_0 .net "b", 0 0, L_0x7fffda040bc0;  1 drivers
v0x7fffda0258e0_0 .net "ci", 0 0, L_0x7fffda040d80;  1 drivers
v0x7fffda025980_0 .net "co", 0 0, L_0x7fffda040920;  1 drivers
v0x7fffda025a40_0 .net "d", 0 0, L_0x7fffda0406d0;  1 drivers
v0x7fffda025b50_0 .net "e", 0 0, L_0x7fffda040770;  1 drivers
v0x7fffda025c10_0 .net "f", 0 0, L_0x7fffda0407e0;  1 drivers
v0x7fffda025cd0_0 .net "result", 0 0, L_0x7fffda040600;  1 drivers
S_0x7fffda026840 .scope module, "SHL" "ShiftLeft" 3 49, 10 1 0, S_0x7fffd9fecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n"
    .port_info 1 /OUTPUT 4 "Ln"
v0x7fffda026a70_0 .net "B", 3 0, L_0x7fffda042b80;  1 drivers
v0x7fffda026b70_0 .var "Ln", 3 0;
v0x7fffda026c50_0 .net *"_s11", 0 0, L_0x7fffda042ae0;  1 drivers
v0x7fffda026d10_0 .net *"_s16", 0 0, L_0x7fffda042d10;  1 drivers
v0x7fffda026df0_0 .net *"_s3", 0 0, L_0x7fffda0429a0;  1 drivers
v0x7fffda026f20_0 .net *"_s7", 0 0, L_0x7fffda042a40;  1 drivers
v0x7fffda027000_0 .net "n", 3 0, v0x7fffda02d0d0_0;  alias, 1 drivers
E_0x7fffda00bbf0 .event edge, v0x7fffda026a70_0;
L_0x7fffda0429a0 .part v0x7fffda02d0d0_0, 3, 1;
L_0x7fffda042a40 .part v0x7fffda02d0d0_0, 0, 1;
L_0x7fffda042ae0 .part v0x7fffda02d0d0_0, 1, 1;
L_0x7fffda042b80 .concat8 [ 1 1 1 1], L_0x7fffda0429a0, L_0x7fffda042a40, L_0x7fffda042ae0, L_0x7fffda042d10;
L_0x7fffda042d10 .part v0x7fffda02d0d0_0, 2, 1;
S_0x7fffda0271b0 .scope module, "SUMA" "Bit4Adder" 3 47, 11 2 0, S_0x7fffd9fecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "s"
    .port_info 3 /OUTPUT 1 "Co"
    .port_info 4 /OUTPUT 1 "Overflow"
L_0x7fffda03e860 .functor XOR 1, L_0x7fffda03eb30, L_0x7fffda03ec20, C4<0>, C4<0>;
v0x7fffda02a540_0 .net "CC", 4 0, L_0x7fffda03eda0;  1 drivers
v0x7fffda02a640_0 .net "Co", 0 0, L_0x7fffda03e970;  alias, 1 drivers
v0x7fffda02a700_0 .net "Overflow", 0 0, L_0x7fffda03e860;  alias, 1 drivers
v0x7fffda02a7a0_0 .net "Result", 3 0, L_0x7fffda03e8d0;  1 drivers
v0x7fffda02a880_0 .net *"_s33", 0 0, L_0x7fffda03eb30;  1 drivers
v0x7fffda02a9b0_0 .net *"_s35", 0 0, L_0x7fffda03ec20;  1 drivers
L_0x7f4d39da0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffda02aa90_0 .net/2s *"_s39", 0 0, L_0x7f4d39da0018;  1 drivers
v0x7fffda02ab70_0 .net "n1", 3 0, v0x7fffda02d0d0_0;  alias, 1 drivers
v0x7fffda02ac30_0 .net "n2", 3 0, v0x7fffda02d2a0_0;  alias, 1 drivers
v0x7fffda02ad80_0 .var "s", 3 0;
E_0x7fffda0273b0 .event edge, v0x7fffda02a7a0_0;
L_0x7fffda03ce60 .part v0x7fffda02d0d0_0, 0, 1;
L_0x7fffda03cf90 .part v0x7fffda02d2a0_0, 0, 1;
L_0x7fffda03d0c0 .part L_0x7fffda03eda0, 0, 1;
L_0x7fffda03d4e0 .part v0x7fffda02d0d0_0, 1, 1;
L_0x7fffda03d640 .part v0x7fffda02d2a0_0, 1, 1;
L_0x7fffda03d880 .part L_0x7fffda03eda0, 1, 1;
L_0x7fffda03dd80 .part v0x7fffda02d0d0_0, 2, 1;
L_0x7fffda03de20 .part v0x7fffda02d2a0_0, 2, 1;
L_0x7fffda03dfa0 .part L_0x7fffda03eda0, 2, 1;
L_0x7fffda03e470 .part v0x7fffda02d0d0_0, 3, 1;
L_0x7fffda03e600 .part v0x7fffda02d2a0_0, 3, 1;
L_0x7fffda03e730 .part L_0x7fffda03eda0, 3, 1;
L_0x7fffda03e8d0 .concat8 [ 1 1 1 1], L_0x7fffd9ffbfb0, L_0x7fffd9ffddf0, L_0x7fffda03d960, L_0x7fffda03e040;
L_0x7fffda03e970 .part L_0x7fffda03eda0, 4, 1;
L_0x7fffda03eb30 .part L_0x7fffda03eda0, 4, 1;
L_0x7fffda03ec20 .part L_0x7fffda03eda0, 3, 1;
LS_0x7fffda03eda0_0_0 .concat8 [ 1 1 1 1], L_0x7f4d39da0018, L_0x7fffd9ffc590, L_0x7fffda03d3d0, L_0x7fffda03dc70;
LS_0x7fffda03eda0_0_4 .concat8 [ 1 0 0 0], L_0x7fffda03e360;
L_0x7fffda03eda0 .concat8 [ 4 1 0 0], LS_0x7fffda03eda0_0_0, LS_0x7fffda03eda0_0_4;
S_0x7fffda027410 .scope generate, "genblk1[0]" "genblk1[0]" 11 31, 11 31 0, S_0x7fffda0271b0;
 .timescale 0 0;
P_0x7fffda027620 .param/l "i" 0 11 31, +C4<00>;
S_0x7fffda027700 .scope module, "U" "SimpleAdder" 11 32, 9 6 0, S_0x7fffda027410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffd9ffbfb0 .functor XOR 1, L_0x7fffda03ce60, L_0x7fffda03cf90, L_0x7fffda03d0c0, C4<0>;
L_0x7fffd9ffd810 .functor AND 1, L_0x7fffda03ce60, L_0x7fffda03cf90, C4<1>, C4<1>;
L_0x7fffd9fff070 .functor OR 1, L_0x7fffda03ce60, L_0x7fffda03cf90, C4<0>, C4<0>;
L_0x7fffd9ffad30 .functor AND 1, L_0x7fffda03d0c0, L_0x7fffd9fff070, C4<1>, C4<1>;
L_0x7fffd9ffc590 .functor OR 1, L_0x7fffd9ffd810, L_0x7fffd9ffad30, C4<0>, C4<0>;
v0x7fffda027950_0 .net "a", 0 0, L_0x7fffda03ce60;  1 drivers
v0x7fffda027a30_0 .net "b", 0 0, L_0x7fffda03cf90;  1 drivers
v0x7fffda027af0_0 .net "ci", 0 0, L_0x7fffda03d0c0;  1 drivers
v0x7fffda027bc0_0 .net "co", 0 0, L_0x7fffd9ffc590;  1 drivers
v0x7fffda027c80_0 .net "d", 0 0, L_0x7fffd9ffd810;  1 drivers
v0x7fffda027d90_0 .net "e", 0 0, L_0x7fffd9fff070;  1 drivers
v0x7fffda027e50_0 .net "f", 0 0, L_0x7fffd9ffad30;  1 drivers
v0x7fffda027f10_0 .net "result", 0 0, L_0x7fffd9ffbfb0;  1 drivers
S_0x7fffda028070 .scope generate, "genblk1[1]" "genblk1[1]" 11 31, 11 31 0, S_0x7fffda0271b0;
 .timescale 0 0;
P_0x7fffda028280 .param/l "i" 0 11 31, +C4<01>;
S_0x7fffda028340 .scope module, "U" "SimpleAdder" 11 32, 9 6 0, S_0x7fffda028070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffd9ffddf0 .functor XOR 1, L_0x7fffda03d4e0, L_0x7fffda03d640, L_0x7fffda03d880, C4<0>;
L_0x7fffda003230 .functor AND 1, L_0x7fffda03d4e0, L_0x7fffda03d640, C4<1>, C4<1>;
L_0x7fffda03d220 .functor OR 1, L_0x7fffda03d4e0, L_0x7fffda03d640, C4<0>, C4<0>;
L_0x7fffda03d290 .functor AND 1, L_0x7fffda03d880, L_0x7fffda03d220, C4<1>, C4<1>;
L_0x7fffda03d3d0 .functor OR 1, L_0x7fffda003230, L_0x7fffda03d290, C4<0>, C4<0>;
v0x7fffda028590_0 .net "a", 0 0, L_0x7fffda03d4e0;  1 drivers
v0x7fffda028670_0 .net "b", 0 0, L_0x7fffda03d640;  1 drivers
v0x7fffda028730_0 .net "ci", 0 0, L_0x7fffda03d880;  1 drivers
v0x7fffda028800_0 .net "co", 0 0, L_0x7fffda03d3d0;  1 drivers
v0x7fffda0288c0_0 .net "d", 0 0, L_0x7fffda003230;  1 drivers
v0x7fffda0289d0_0 .net "e", 0 0, L_0x7fffda03d220;  1 drivers
v0x7fffda028a90_0 .net "f", 0 0, L_0x7fffda03d290;  1 drivers
v0x7fffda028b50_0 .net "result", 0 0, L_0x7fffd9ffddf0;  1 drivers
S_0x7fffda028cb0 .scope generate, "genblk1[2]" "genblk1[2]" 11 31, 11 31 0, S_0x7fffda0271b0;
 .timescale 0 0;
P_0x7fffda028ea0 .param/l "i" 0 11 31, +C4<010>;
S_0x7fffda028f60 .scope module, "U" "SimpleAdder" 11 32, 9 6 0, S_0x7fffda028cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda03d960 .functor XOR 1, L_0x7fffda03dd80, L_0x7fffda03de20, L_0x7fffda03dfa0, C4<0>;
L_0x7fffda03d9d0 .functor AND 1, L_0x7fffda03dd80, L_0x7fffda03de20, C4<1>, C4<1>;
L_0x7fffda03dac0 .functor OR 1, L_0x7fffda03dd80, L_0x7fffda03de20, C4<0>, C4<0>;
L_0x7fffda03db30 .functor AND 1, L_0x7fffda03dfa0, L_0x7fffda03dac0, C4<1>, C4<1>;
L_0x7fffda03dc70 .functor OR 1, L_0x7fffda03d9d0, L_0x7fffda03db30, C4<0>, C4<0>;
v0x7fffda0291e0_0 .net "a", 0 0, L_0x7fffda03dd80;  1 drivers
v0x7fffda0292c0_0 .net "b", 0 0, L_0x7fffda03de20;  1 drivers
v0x7fffda029380_0 .net "ci", 0 0, L_0x7fffda03dfa0;  1 drivers
v0x7fffda029450_0 .net "co", 0 0, L_0x7fffda03dc70;  1 drivers
v0x7fffda029510_0 .net "d", 0 0, L_0x7fffda03d9d0;  1 drivers
v0x7fffda029620_0 .net "e", 0 0, L_0x7fffda03dac0;  1 drivers
v0x7fffda0296e0_0 .net "f", 0 0, L_0x7fffda03db30;  1 drivers
v0x7fffda0297a0_0 .net "result", 0 0, L_0x7fffda03d960;  1 drivers
S_0x7fffda029900 .scope generate, "genblk1[3]" "genblk1[3]" 11 31, 11 31 0, S_0x7fffda0271b0;
 .timescale 0 0;
P_0x7fffda029af0 .param/l "i" 0 11 31, +C4<011>;
S_0x7fffda029bd0 .scope module, "U" "SimpleAdder" 11 32, 9 6 0, S_0x7fffda029900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda03e040 .functor XOR 1, L_0x7fffda03e470, L_0x7fffda03e600, L_0x7fffda03e730, C4<0>;
L_0x7fffda03e110 .functor AND 1, L_0x7fffda03e470, L_0x7fffda03e600, C4<1>, C4<1>;
L_0x7fffda03e1b0 .functor OR 1, L_0x7fffda03e470, L_0x7fffda03e600, C4<0>, C4<0>;
L_0x7fffda03e220 .functor AND 1, L_0x7fffda03e730, L_0x7fffda03e1b0, C4<1>, C4<1>;
L_0x7fffda03e360 .functor OR 1, L_0x7fffda03e110, L_0x7fffda03e220, C4<0>, C4<0>;
v0x7fffda029e20_0 .net "a", 0 0, L_0x7fffda03e470;  1 drivers
v0x7fffda029f00_0 .net "b", 0 0, L_0x7fffda03e600;  1 drivers
v0x7fffda029fc0_0 .net "ci", 0 0, L_0x7fffda03e730;  1 drivers
v0x7fffda02a090_0 .net "co", 0 0, L_0x7fffda03e360;  1 drivers
v0x7fffda02a150_0 .net "d", 0 0, L_0x7fffda03e110;  1 drivers
v0x7fffda02a260_0 .net "e", 0 0, L_0x7fffda03e1b0;  1 drivers
v0x7fffda02a320_0 .net "f", 0 0, L_0x7fffda03e220;  1 drivers
v0x7fffda02a3e0_0 .net "result", 0 0, L_0x7fffda03e040;  1 drivers
S_0x7fffda02af00 .scope module, "Xo" "XOR" 3 54, 12 1 0, S_0x7fffd9fecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "X"
L_0x7fffda0468c0 .functor XOR 1, L_0x7fffda046930, L_0x7fffda046a20, C4<0>, C4<0>;
L_0x7fffda046b10 .functor XOR 1, L_0x7fffda046b80, L_0x7fffda046c70, C4<0>, C4<0>;
L_0x7fffda046d60 .functor XOR 1, L_0x7fffda046dd0, L_0x7fffda046ec0, C4<0>, C4<0>;
L_0x7fffda047190 .functor XOR 1, L_0x7fffda047250, L_0x7fffda047390, C4<0>, C4<0>;
v0x7fffda02b0f0_0 .net "X", 3 0, L_0x7fffda046fb0;  alias, 1 drivers
v0x7fffda02b1f0_0 .net *"_s1", 0 0, L_0x7fffda0468c0;  1 drivers
v0x7fffda02b2d0_0 .net *"_s11", 0 0, L_0x7fffda046b80;  1 drivers
v0x7fffda02b390_0 .net *"_s13", 0 0, L_0x7fffda046c70;  1 drivers
v0x7fffda02b470_0 .net *"_s15", 0 0, L_0x7fffda046d60;  1 drivers
v0x7fffda02b5a0_0 .net *"_s18", 0 0, L_0x7fffda046dd0;  1 drivers
v0x7fffda02b680_0 .net *"_s20", 0 0, L_0x7fffda046ec0;  1 drivers
v0x7fffda02b760_0 .net *"_s22", 0 0, L_0x7fffda047190;  1 drivers
v0x7fffda02b840_0 .net *"_s26", 0 0, L_0x7fffda047250;  1 drivers
v0x7fffda02b9b0_0 .net *"_s28", 0 0, L_0x7fffda047390;  1 drivers
v0x7fffda02ba90_0 .net *"_s4", 0 0, L_0x7fffda046930;  1 drivers
v0x7fffda02bb70_0 .net *"_s6", 0 0, L_0x7fffda046a20;  1 drivers
v0x7fffda02bc50_0 .net *"_s8", 0 0, L_0x7fffda046b10;  1 drivers
v0x7fffda02bd30_0 .net "n1", 3 0, v0x7fffda02d0d0_0;  alias, 1 drivers
v0x7fffda02bdf0_0 .net "n2", 3 0, v0x7fffda02d2a0_0;  alias, 1 drivers
L_0x7fffda046930 .part v0x7fffda02d0d0_0, 0, 1;
L_0x7fffda046a20 .part v0x7fffda02d2a0_0, 0, 1;
L_0x7fffda046b80 .part v0x7fffda02d0d0_0, 1, 1;
L_0x7fffda046c70 .part v0x7fffda02d2a0_0, 1, 1;
L_0x7fffda046dd0 .part v0x7fffda02d0d0_0, 2, 1;
L_0x7fffda046ec0 .part v0x7fffda02d2a0_0, 2, 1;
L_0x7fffda046fb0 .concat8 [ 1 1 1 1], L_0x7fffda0468c0, L_0x7fffda046b10, L_0x7fffda046d60, L_0x7fffda047190;
L_0x7fffda047250 .part v0x7fffda02d0d0_0, 3, 1;
L_0x7fffda047390 .part v0x7fffda02d2a0_0, 3, 1;
S_0x7fffd9fee7a0 .scope module, "AND_TB" "AND_TB" 13 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "n1"
    .port_info 1 /OUTPUT 4 "n2"
    .port_info 2 /INPUT 4 "x"
v0x7fffda02e500_0 .var/i "i", 31 0;
v0x7fffda02e5e0_0 .var/i "j", 31 0;
v0x7fffda02e6c0_0 .var "n1", 3 0;
v0x7fffda02e790_0 .var "n2", 3 0;
v0x7fffda02e860_0 .net "x", 3 0, L_0x7fffda047ce0;  1 drivers
S_0x7fffda02d4f0 .scope module, "ORR" "AND" 13 12, 4 1 0, S_0x7fffd9fee7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "X"
L_0x7fffda047480 .functor AND 1, L_0x7fffda0474f0, L_0x7fffda047630, C4<1>, C4<1>;
L_0x7fffda047770 .functor AND 1, L_0x7fffda0477e0, L_0x7fffda0478d0, C4<1>, C4<1>;
L_0x7fffda0479c0 .functor AND 1, L_0x7fffda047a30, L_0x7fffda047bb0, C4<1>, C4<1>;
L_0x7fffda047e70 .functor AND 1, L_0x7fffda047f30, L_0x7fffda048070, C4<1>, C4<1>;
v0x7fffda02d6e0_0 .net "X", 3 0, L_0x7fffda047ce0;  alias, 1 drivers
v0x7fffda02d7e0_0 .net *"_s1", 0 0, L_0x7fffda047480;  1 drivers
v0x7fffda02d8c0_0 .net *"_s11", 0 0, L_0x7fffda0477e0;  1 drivers
v0x7fffda02d9b0_0 .net *"_s13", 0 0, L_0x7fffda0478d0;  1 drivers
v0x7fffda02da90_0 .net *"_s15", 0 0, L_0x7fffda0479c0;  1 drivers
v0x7fffda02dbc0_0 .net *"_s18", 0 0, L_0x7fffda047a30;  1 drivers
v0x7fffda02dca0_0 .net *"_s20", 0 0, L_0x7fffda047bb0;  1 drivers
v0x7fffda02dd80_0 .net *"_s22", 0 0, L_0x7fffda047e70;  1 drivers
v0x7fffda02de60_0 .net *"_s26", 0 0, L_0x7fffda047f30;  1 drivers
v0x7fffda02df40_0 .net *"_s28", 0 0, L_0x7fffda048070;  1 drivers
v0x7fffda02e020_0 .net *"_s4", 0 0, L_0x7fffda0474f0;  1 drivers
v0x7fffda02e100_0 .net *"_s6", 0 0, L_0x7fffda047630;  1 drivers
v0x7fffda02e1e0_0 .net *"_s8", 0 0, L_0x7fffda047770;  1 drivers
v0x7fffda02e2c0_0 .net "n1", 3 0, v0x7fffda02e6c0_0;  1 drivers
v0x7fffda02e3a0_0 .net "n2", 3 0, v0x7fffda02e790_0;  1 drivers
L_0x7fffda0474f0 .part v0x7fffda02e6c0_0, 0, 1;
L_0x7fffda047630 .part v0x7fffda02e790_0, 0, 1;
L_0x7fffda0477e0 .part v0x7fffda02e6c0_0, 1, 1;
L_0x7fffda0478d0 .part v0x7fffda02e790_0, 1, 1;
L_0x7fffda047a30 .part v0x7fffda02e6c0_0, 2, 1;
L_0x7fffda047bb0 .part v0x7fffda02e790_0, 2, 1;
L_0x7fffda047ce0 .concat8 [ 1 1 1 1], L_0x7fffda047480, L_0x7fffda047770, L_0x7fffda0479c0, L_0x7fffda047e70;
L_0x7fffda047f30 .part v0x7fffda02e6c0_0, 3, 1;
L_0x7fffda048070 .part v0x7fffda02e790_0, 3, 1;
S_0x7fffd9fc3730 .scope module, "Bit4Adder_TestBench" "Bit4Adder_TestBench" 14 2;
 .timescale 0 0;
v0x7fffda032730_0 .net "co", 0 0, L_0x7fffda04a1a0;  1 drivers
v0x7fffda0327f0_0 .var/i "i", 31 0;
v0x7fffda0328b0_0 .var/i "j", 31 0;
v0x7fffda0329a0_0 .var "n1", 3 0;
v0x7fffda032a90_0 .var "n2", 3 0;
v0x7fffda032b30_0 .net "overflow", 0 0, L_0x7fffda04a090;  1 drivers
v0x7fffda032c00_0 .net "result", 3 0, v0x7fffda0325b0_0;  1 drivers
S_0x7fffda02e960 .scope module, "DUT" "Bit4Adder" 14 8, 11 2 0, S_0x7fffd9fc3730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "s"
    .port_info 3 /OUTPUT 1 "Co"
    .port_info 4 /OUTPUT 1 "Overflow"
L_0x7fffda04a090 .functor XOR 1, L_0x7fffda04a360, L_0x7fffda04a450, C4<0>, C4<0>;
v0x7fffda031dc0_0 .net "CC", 4 0, L_0x7fffda04a5d0;  1 drivers
v0x7fffda031ec0_0 .net "Co", 0 0, L_0x7fffda04a1a0;  alias, 1 drivers
v0x7fffda031f80_0 .net "Overflow", 0 0, L_0x7fffda04a090;  alias, 1 drivers
v0x7fffda032020_0 .net "Result", 3 0, L_0x7fffda04a100;  1 drivers
v0x7fffda032100_0 .net *"_s33", 0 0, L_0x7fffda04a360;  1 drivers
v0x7fffda032230_0 .net *"_s35", 0 0, L_0x7fffda04a450;  1 drivers
L_0x7f4d39da00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffda032310_0 .net/2s *"_s39", 0 0, L_0x7f4d39da00a8;  1 drivers
v0x7fffda0323f0_0 .net "n1", 3 0, v0x7fffda0329a0_0;  1 drivers
v0x7fffda0324d0_0 .net "n2", 3 0, v0x7fffda032a90_0;  1 drivers
v0x7fffda0325b0_0 .var "s", 3 0;
E_0x7fffda02ebe0 .event edge, v0x7fffda032020_0;
L_0x7fffda0485a0 .part v0x7fffda0329a0_0, 0, 1;
L_0x7fffda0486d0 .part v0x7fffda032a90_0, 0, 1;
L_0x7fffda048800 .part L_0x7fffda04a5d0, 0, 1;
L_0x7fffda048d10 .part v0x7fffda0329a0_0, 1, 1;
L_0x7fffda048e70 .part v0x7fffda032a90_0, 1, 1;
L_0x7fffda048fa0 .part L_0x7fffda04a5d0, 1, 1;
L_0x7fffda0494a0 .part v0x7fffda0329a0_0, 2, 1;
L_0x7fffda049660 .part v0x7fffda032a90_0, 2, 1;
L_0x7fffda049870 .part L_0x7fffda04a5d0, 2, 1;
L_0x7fffda049ca0 .part v0x7fffda0329a0_0, 3, 1;
L_0x7fffda049e30 .part v0x7fffda032a90_0, 3, 1;
L_0x7fffda049f60 .part L_0x7fffda04a5d0, 3, 1;
L_0x7fffda04a100 .concat8 [ 1 1 1 1], L_0x7fffda048160, L_0x7fffda0488a0, L_0x7fffda049080, L_0x7fffda049910;
L_0x7fffda04a1a0 .part L_0x7fffda04a5d0, 4, 1;
L_0x7fffda04a360 .part L_0x7fffda04a5d0, 4, 1;
L_0x7fffda04a450 .part L_0x7fffda04a5d0, 3, 1;
LS_0x7fffda04a5d0_0_0 .concat8 [ 1 1 1 1], L_0x7f4d39da00a8, L_0x7fffda048490, L_0x7fffda048c00, L_0x7fffda049390;
LS_0x7fffda04a5d0_0_4 .concat8 [ 1 0 0 0], L_0x7fffda049b90;
L_0x7fffda04a5d0 .concat8 [ 4 1 0 0], LS_0x7fffda04a5d0_0_0, LS_0x7fffda04a5d0_0_4;
S_0x7fffda02ec60 .scope generate, "genblk1[0]" "genblk1[0]" 11 31, 11 31 0, S_0x7fffda02e960;
 .timescale 0 0;
P_0x7fffda02ee70 .param/l "i" 0 11 31, +C4<00>;
S_0x7fffda02ef50 .scope module, "U" "SimpleAdder" 11 32, 9 6 0, S_0x7fffda02ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda048160 .functor XOR 1, L_0x7fffda0485a0, L_0x7fffda0486d0, L_0x7fffda048800, C4<0>;
L_0x7fffda0481d0 .functor AND 1, L_0x7fffda0485a0, L_0x7fffda0486d0, C4<1>, C4<1>;
L_0x7fffda0482e0 .functor OR 1, L_0x7fffda0485a0, L_0x7fffda0486d0, C4<0>, C4<0>;
L_0x7fffda048350 .functor AND 1, L_0x7fffda048800, L_0x7fffda0482e0, C4<1>, C4<1>;
L_0x7fffda048490 .functor OR 1, L_0x7fffda0481d0, L_0x7fffda048350, C4<0>, C4<0>;
v0x7fffda02f1d0_0 .net "a", 0 0, L_0x7fffda0485a0;  1 drivers
v0x7fffda02f2b0_0 .net "b", 0 0, L_0x7fffda0486d0;  1 drivers
v0x7fffda02f370_0 .net "ci", 0 0, L_0x7fffda048800;  1 drivers
v0x7fffda02f440_0 .net "co", 0 0, L_0x7fffda048490;  1 drivers
v0x7fffda02f500_0 .net "d", 0 0, L_0x7fffda0481d0;  1 drivers
v0x7fffda02f610_0 .net "e", 0 0, L_0x7fffda0482e0;  1 drivers
v0x7fffda02f6d0_0 .net "f", 0 0, L_0x7fffda048350;  1 drivers
v0x7fffda02f790_0 .net "result", 0 0, L_0x7fffda048160;  1 drivers
S_0x7fffda02f8f0 .scope generate, "genblk1[1]" "genblk1[1]" 11 31, 11 31 0, S_0x7fffda02e960;
 .timescale 0 0;
P_0x7fffda02fb00 .param/l "i" 0 11 31, +C4<01>;
S_0x7fffda02fbc0 .scope module, "U" "SimpleAdder" 11 32, 9 6 0, S_0x7fffda02f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda0488a0 .functor XOR 1, L_0x7fffda048d10, L_0x7fffda048e70, L_0x7fffda048fa0, C4<0>;
L_0x7fffda048910 .functor AND 1, L_0x7fffda048d10, L_0x7fffda048e70, C4<1>, C4<1>;
L_0x7fffda048a50 .functor OR 1, L_0x7fffda048d10, L_0x7fffda048e70, C4<0>, C4<0>;
L_0x7fffda048ac0 .functor AND 1, L_0x7fffda048fa0, L_0x7fffda048a50, C4<1>, C4<1>;
L_0x7fffda048c00 .functor OR 1, L_0x7fffda048910, L_0x7fffda048ac0, C4<0>, C4<0>;
v0x7fffda02fe10_0 .net "a", 0 0, L_0x7fffda048d10;  1 drivers
v0x7fffda02fef0_0 .net "b", 0 0, L_0x7fffda048e70;  1 drivers
v0x7fffda02ffb0_0 .net "ci", 0 0, L_0x7fffda048fa0;  1 drivers
v0x7fffda030080_0 .net "co", 0 0, L_0x7fffda048c00;  1 drivers
v0x7fffda030140_0 .net "d", 0 0, L_0x7fffda048910;  1 drivers
v0x7fffda030250_0 .net "e", 0 0, L_0x7fffda048a50;  1 drivers
v0x7fffda030310_0 .net "f", 0 0, L_0x7fffda048ac0;  1 drivers
v0x7fffda0303d0_0 .net "result", 0 0, L_0x7fffda0488a0;  1 drivers
S_0x7fffda030530 .scope generate, "genblk1[2]" "genblk1[2]" 11 31, 11 31 0, S_0x7fffda02e960;
 .timescale 0 0;
P_0x7fffda030720 .param/l "i" 0 11 31, +C4<010>;
S_0x7fffda0307e0 .scope module, "U" "SimpleAdder" 11 32, 9 6 0, S_0x7fffda030530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda049080 .functor XOR 1, L_0x7fffda0494a0, L_0x7fffda049660, L_0x7fffda049870, C4<0>;
L_0x7fffda0490f0 .functor AND 1, L_0x7fffda0494a0, L_0x7fffda049660, C4<1>, C4<1>;
L_0x7fffda0491e0 .functor OR 1, L_0x7fffda0494a0, L_0x7fffda049660, C4<0>, C4<0>;
L_0x7fffda049250 .functor AND 1, L_0x7fffda049870, L_0x7fffda0491e0, C4<1>, C4<1>;
L_0x7fffda049390 .functor OR 1, L_0x7fffda0490f0, L_0x7fffda049250, C4<0>, C4<0>;
v0x7fffda030a60_0 .net "a", 0 0, L_0x7fffda0494a0;  1 drivers
v0x7fffda030b40_0 .net "b", 0 0, L_0x7fffda049660;  1 drivers
v0x7fffda030c00_0 .net "ci", 0 0, L_0x7fffda049870;  1 drivers
v0x7fffda030cd0_0 .net "co", 0 0, L_0x7fffda049390;  1 drivers
v0x7fffda030d90_0 .net "d", 0 0, L_0x7fffda0490f0;  1 drivers
v0x7fffda030ea0_0 .net "e", 0 0, L_0x7fffda0491e0;  1 drivers
v0x7fffda030f60_0 .net "f", 0 0, L_0x7fffda049250;  1 drivers
v0x7fffda031020_0 .net "result", 0 0, L_0x7fffda049080;  1 drivers
S_0x7fffda031180 .scope generate, "genblk1[3]" "genblk1[3]" 11 31, 11 31 0, S_0x7fffda02e960;
 .timescale 0 0;
P_0x7fffda031370 .param/l "i" 0 11 31, +C4<011>;
S_0x7fffda031450 .scope module, "U" "SimpleAdder" 11 32, 9 6 0, S_0x7fffda031180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda049910 .functor XOR 1, L_0x7fffda049ca0, L_0x7fffda049e30, L_0x7fffda049f60, C4<0>;
L_0x7fffda0499e0 .functor AND 1, L_0x7fffda049ca0, L_0x7fffda049e30, C4<1>, C4<1>;
L_0x7fffda049a80 .functor OR 1, L_0x7fffda049ca0, L_0x7fffda049e30, C4<0>, C4<0>;
L_0x7fffda049af0 .functor AND 1, L_0x7fffda049f60, L_0x7fffda049a80, C4<1>, C4<1>;
L_0x7fffda049b90 .functor OR 1, L_0x7fffda0499e0, L_0x7fffda049af0, C4<0>, C4<0>;
v0x7fffda0316a0_0 .net "a", 0 0, L_0x7fffda049ca0;  1 drivers
v0x7fffda031780_0 .net "b", 0 0, L_0x7fffda049e30;  1 drivers
v0x7fffda031840_0 .net "ci", 0 0, L_0x7fffda049f60;  1 drivers
v0x7fffda031910_0 .net "co", 0 0, L_0x7fffda049b90;  1 drivers
v0x7fffda0319d0_0 .net "d", 0 0, L_0x7fffda0499e0;  1 drivers
v0x7fffda031ae0_0 .net "e", 0 0, L_0x7fffda049a80;  1 drivers
v0x7fffda031ba0_0 .net "f", 0 0, L_0x7fffda049af0;  1 drivers
v0x7fffda031c60_0 .net "result", 0 0, L_0x7fffda049910;  1 drivers
S_0x7fffd9fcab10 .scope module, "NOT_TB" "NOT_TB" 15 4;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "n1"
    .port_info 1 /INPUT 4 "x"
v0x7fffda033910_0 .var/i "i", 31 0;
v0x7fffda0339f0_0 .var "n1", 3 0;
v0x7fffda033ab0_0 .net "x", 3 0, L_0x7fffda04ac70;  1 drivers
S_0x7fffda032cd0 .scope module, "NOTT" "NOT" 15 13, 6 1 0, S_0x7fffd9fcab10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /OUTPUT 4 "X"
L_0x7fffda04a800 .functor NOT 1, L_0x7fffda04a870, C4<0>, C4<0>, C4<0>;
L_0x7fffda04a9b0 .functor NOT 1, L_0x7fffda04aa20, C4<0>, C4<0>, C4<0>;
L_0x7fffda04ab10 .functor NOT 1, L_0x7fffda04ab80, C4<0>, C4<0>, C4<0>;
L_0x7fffda04ae00 .functor NOT 1, L_0x7fffda04aec0, C4<0>, C4<0>, C4<0>;
v0x7fffda032ee0_0 .net "X", 3 0, L_0x7fffda04ac70;  alias, 1 drivers
v0x7fffda032fe0_0 .net *"_s1", 0 0, L_0x7fffda04a800;  1 drivers
v0x7fffda0330c0_0 .net *"_s11", 0 0, L_0x7fffda04ab10;  1 drivers
v0x7fffda0331b0_0 .net *"_s14", 0 0, L_0x7fffda04ab80;  1 drivers
v0x7fffda033290_0 .net *"_s16", 0 0, L_0x7fffda04ae00;  1 drivers
v0x7fffda0333c0_0 .net *"_s20", 0 0, L_0x7fffda04aec0;  1 drivers
v0x7fffda0334a0_0 .net *"_s4", 0 0, L_0x7fffda04a870;  1 drivers
v0x7fffda033580_0 .net *"_s6", 0 0, L_0x7fffda04a9b0;  1 drivers
v0x7fffda033660_0 .net *"_s9", 0 0, L_0x7fffda04aa20;  1 drivers
v0x7fffda0337d0_0 .net "n1", 3 0, v0x7fffda0339f0_0;  1 drivers
L_0x7fffda04a870 .part v0x7fffda0339f0_0, 0, 1;
L_0x7fffda04aa20 .part v0x7fffda0339f0_0, 1, 1;
L_0x7fffda04ab80 .part v0x7fffda0339f0_0, 2, 1;
L_0x7fffda04ac70 .concat8 [ 1 1 1 1], L_0x7fffda04a800, L_0x7fffda04a9b0, L_0x7fffda04ab10, L_0x7fffda04ae00;
L_0x7fffda04aec0 .part v0x7fffda0339f0_0, 3, 1;
S_0x7fffda0025b0 .scope module, "OR_TB" "OR_TB" 16 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "n1"
    .port_info 1 /OUTPUT 4 "n2"
    .port_info 2 /INPUT 4 "x"
v0x7fffda034c70_0 .var/i "i", 31 0;
v0x7fffda034d50_0 .var/i "j", 31 0;
v0x7fffda034e30_0 .var "n1", 3 0;
v0x7fffda034f00_0 .var "n2", 3 0;
v0x7fffda034fd0_0 .net "x", 3 0, L_0x7fffda04b810;  1 drivers
S_0x7fffda033bd0 .scope module, "ORR" "OR" 16 12, 7 1 0, S_0x7fffda0025b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "X"
L_0x7fffda04afb0 .functor OR 1, L_0x7fffda04b020, L_0x7fffda04b160, C4<0>, C4<0>;
L_0x7fffda04b2a0 .functor OR 1, L_0x7fffda04b310, L_0x7fffda04b400, C4<0>, C4<0>;
L_0x7fffda04b4f0 .functor OR 1, L_0x7fffda04b560, L_0x7fffda04b6e0, C4<0>, C4<0>;
L_0x7fffda04b9a0 .functor OR 1, L_0x7fffda04ba60, L_0x7fffda04bba0, C4<0>, C4<0>;
v0x7fffda033dc0_0 .net "X", 3 0, L_0x7fffda04b810;  alias, 1 drivers
v0x7fffda033ec0_0 .net *"_s1", 0 0, L_0x7fffda04afb0;  1 drivers
v0x7fffda033fa0_0 .net *"_s11", 0 0, L_0x7fffda04b310;  1 drivers
v0x7fffda034090_0 .net *"_s13", 0 0, L_0x7fffda04b400;  1 drivers
v0x7fffda034170_0 .net *"_s15", 0 0, L_0x7fffda04b4f0;  1 drivers
v0x7fffda0342a0_0 .net *"_s18", 0 0, L_0x7fffda04b560;  1 drivers
v0x7fffda034380_0 .net *"_s20", 0 0, L_0x7fffda04b6e0;  1 drivers
v0x7fffda034460_0 .net *"_s22", 0 0, L_0x7fffda04b9a0;  1 drivers
v0x7fffda034540_0 .net *"_s26", 0 0, L_0x7fffda04ba60;  1 drivers
v0x7fffda0346b0_0 .net *"_s28", 0 0, L_0x7fffda04bba0;  1 drivers
v0x7fffda034790_0 .net *"_s4", 0 0, L_0x7fffda04b020;  1 drivers
v0x7fffda034870_0 .net *"_s6", 0 0, L_0x7fffda04b160;  1 drivers
v0x7fffda034950_0 .net *"_s8", 0 0, L_0x7fffda04b2a0;  1 drivers
v0x7fffda034a30_0 .net "n1", 3 0, v0x7fffda034e30_0;  1 drivers
v0x7fffda034b10_0 .net "n2", 3 0, v0x7fffda034f00_0;  1 drivers
L_0x7fffda04b020 .part v0x7fffda034e30_0, 0, 1;
L_0x7fffda04b160 .part v0x7fffda034f00_0, 0, 1;
L_0x7fffda04b310 .part v0x7fffda034e30_0, 1, 1;
L_0x7fffda04b400 .part v0x7fffda034f00_0, 1, 1;
L_0x7fffda04b560 .part v0x7fffda034e30_0, 2, 1;
L_0x7fffda04b6e0 .part v0x7fffda034f00_0, 2, 1;
L_0x7fffda04b810 .concat8 [ 1 1 1 1], L_0x7fffda04afb0, L_0x7fffda04b2a0, L_0x7fffda04b4f0, L_0x7fffda04b9a0;
L_0x7fffda04ba60 .part v0x7fffda034e30_0, 3, 1;
L_0x7fffda04bba0 .part v0x7fffda034f00_0, 3, 1;
S_0x7fffda0021a0 .scope module, "Res4Bit_TestBench" "Res4Bit_TestBench" 17 2;
 .timescale 0 0;
v0x7fffda03a430_0 .net "Co", 0 0, L_0x7fffda04dcc0;  1 drivers
v0x7fffda03a4f0_0 .net "Overflow", 0 0, L_0x7fffda04dbb0;  1 drivers
v0x7fffda03a5c0_0 .var/i "i", 31 0;
v0x7fffda03a690_0 .var/i "j", 31 0;
v0x7fffda03a750_0 .var "n1", 3 0;
v0x7fffda03a810_0 .var "n2", 3 0;
v0x7fffda03a8e0_0 .net "result", 3 0, v0x7fffda03a2b0_0;  1 drivers
S_0x7fffda0350d0 .scope module, "DUT" "Res4Bit" 17 9, 8 1 0, S_0x7fffda0021a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "r"
    .port_info 3 /OUTPUT 1 "Co"
    .port_info 4 /OUTPUT 1 "Overflow"
L_0x7fffda04dbb0 .functor XOR 1, L_0x7fffda04de30, L_0x7fffda04df20, C4<0>, C4<0>;
v0x7fffda0399e0_0 .net "CC", 4 0, L_0x7fffda04e0a0;  1 drivers
v0x7fffda039ae0_0 .net "Co", 0 0, L_0x7fffda04dcc0;  alias, 1 drivers
v0x7fffda039ba0_0 .net "Overflow", 0 0, L_0x7fffda04dbb0;  alias, 1 drivers
v0x7fffda039c40_0 .net "Result", 3 0, L_0x7fffda04dc20;  1 drivers
v0x7fffda039d20_0 .net *"_s33", 0 0, L_0x7fffda04de30;  1 drivers
v0x7fffda039e50_0 .net *"_s35", 0 0, L_0x7fffda04df20;  1 drivers
L_0x7f4d39da00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffda039f30_0 .net/2s *"_s39", 0 0, L_0x7f4d39da00f0;  1 drivers
v0x7fffda03a010_0 .net "n1", 3 0, v0x7fffda03a750_0;  1 drivers
v0x7fffda03a0f0_0 .net "n2", 3 0, v0x7fffda03a810_0;  1 drivers
v0x7fffda03a1d0_0 .net "nc2", 3 0, L_0x7fffda04f650;  1 drivers
v0x7fffda03a2b0_0 .var "r", 3 0;
E_0x7fffda035350 .event edge, v0x7fffda039c40_0;
L_0x7fffda04c0a0 .part v0x7fffda03a750_0, 0, 1;
L_0x7fffda04c1d0 .part L_0x7fffda04f650, 0, 1;
L_0x7fffda04c300 .part L_0x7fffda04e0a0, 0, 1;
L_0x7fffda04c7c0 .part v0x7fffda03a750_0, 1, 1;
L_0x7fffda04c920 .part L_0x7fffda04f650, 1, 1;
L_0x7fffda04ca50 .part L_0x7fffda04e0a0, 1, 1;
L_0x7fffda04cf70 .part v0x7fffda03a750_0, 2, 1;
L_0x7fffda04d130 .part L_0x7fffda04f650, 2, 1;
L_0x7fffda04d2b0 .part L_0x7fffda04e0a0, 2, 1;
L_0x7fffda04d730 .part v0x7fffda03a750_0, 3, 1;
L_0x7fffda04d8c0 .part L_0x7fffda04f650, 3, 1;
L_0x7fffda04da80 .part L_0x7fffda04e0a0, 3, 1;
L_0x7fffda04dc20 .concat8 [ 1 1 1 1], L_0x7fffda04bc90, L_0x7fffda04c3a0, L_0x7fffda04cb30, L_0x7fffda04d350;
L_0x7fffda04dcc0 .part L_0x7fffda04e0a0, 4, 1;
L_0x7fffda04de30 .part L_0x7fffda04e0a0, 4, 1;
L_0x7fffda04df20 .part L_0x7fffda04e0a0, 3, 1;
LS_0x7fffda04e0a0_0_0 .concat8 [ 1 1 1 1], L_0x7f4d39da00f0, L_0x7fffda04bf90, L_0x7fffda04c6b0, L_0x7fffda04ce60;
LS_0x7fffda04e0a0_0_4 .concat8 [ 1 0 0 0], L_0x7fffda04d620;
L_0x7fffda04e0a0 .concat8 [ 4 1 0 0], LS_0x7fffda04e0a0_0_0, LS_0x7fffda04e0a0_0_4;
L_0x7fffda04f290 .part v0x7fffda03a810_0, 3, 1;
L_0x7fffda04f3d0 .part v0x7fffda03a810_0, 2, 1;
L_0x7fffda04f470 .part v0x7fffda03a810_0, 1, 1;
L_0x7fffda04f330 .part v0x7fffda03a810_0, 0, 1;
L_0x7fffda04f650 .concat8 [ 1 1 1 1], L_0x7fffda04f190, L_0x7fffda04ee10, L_0x7fffda04ed00, L_0x7fffda04e9f0;
S_0x7fffda0353d0 .scope module, "C2" "gate_level_module" 8 31, 5 2 0, S_0x7fffda0350d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X1"
    .port_info 1 /INPUT 1 "X2"
    .port_info 2 /INPUT 1 "X3"
    .port_info 3 /INPUT 1 "X4"
    .port_info 4 /OUTPUT 1 "F1"
    .port_info 5 /OUTPUT 1 "F2"
    .port_info 6 /OUTPUT 1 "F3"
    .port_info 7 /OUTPUT 1 "F4"
L_0x7fffda04e3e0 .functor NOT 1, L_0x7fffda04f290, C4<0>, C4<0>, C4<0>;
L_0x7fffda04e450 .functor NOT 1, L_0x7fffda04f3d0, C4<0>, C4<0>, C4<0>;
L_0x7fffda04e4c0 .functor NOT 1, L_0x7fffda04f470, C4<0>, C4<0>, C4<0>;
L_0x7fffda04e530 .functor NOT 1, L_0x7fffda04f330, C4<0>, C4<0>, C4<0>;
L_0x7fffda04e5d0 .functor AND 1, L_0x7fffda04f290, L_0x7fffda04e450, L_0x7fffda04e4c0, L_0x7fffda04e530;
L_0x7fffda04e780 .functor OR 1, L_0x7fffda04f3d0, L_0x7fffda04f470, L_0x7fffda04f330, C4<0>;
L_0x7fffda04e8e0 .functor AND 1, L_0x7fffda04e3e0, L_0x7fffda04e780, C4<1>, C4<1>;
L_0x7fffda04e9f0 .functor OR 1, L_0x7fffda04e5d0, L_0x7fffda04e8e0, C4<0>, C4<0>;
L_0x7fffda04eb50 .functor AND 1, L_0x7fffda04f3d0, L_0x7fffda04e4c0, L_0x7fffda04e530, C4<1>;
L_0x7fffda04ebc0 .functor OR 1, L_0x7fffda04f470, L_0x7fffda04f330, C4<0>, C4<0>;
L_0x7fffda04ec90 .functor AND 1, L_0x7fffda04e450, L_0x7fffda04ebc0, C4<1>, C4<1>;
L_0x7fffda04ed00 .functor OR 1, L_0x7fffda04eb50, L_0x7fffda04ec90, C4<0>, C4<0>;
L_0x7fffda04ee80 .functor AND 1, L_0x7fffda04e4c0, L_0x7fffda04f330, C4<1>, C4<1>;
L_0x7fffda04ef80 .functor AND 1, L_0x7fffda04f470, L_0x7fffda04e530, C4<1>, C4<1>;
L_0x7fffda04ee10 .functor OR 1, L_0x7fffda04ee80, L_0x7fffda04ef80, C4<0>, C4<0>;
L_0x7fffda04f190 .functor BUFZ 1, L_0x7fffda04f330, C4<0>, C4<0>, C4<0>;
v0x7fffda0356e0_0 .net "A", 0 0, L_0x7fffda04e5d0;  1 drivers
v0x7fffda0357c0_0 .net "B", 0 0, L_0x7fffda04e780;  1 drivers
v0x7fffda035880_0 .net "C", 0 0, L_0x7fffda04e8e0;  1 drivers
v0x7fffda035950_0 .net "D", 0 0, L_0x7fffda04eb50;  1 drivers
v0x7fffda035a10_0 .net "E", 0 0, L_0x7fffda04ebc0;  1 drivers
v0x7fffda035b20_0 .net "F1", 0 0, L_0x7fffda04e9f0;  1 drivers
v0x7fffda035be0_0 .net "F2", 0 0, L_0x7fffda04ed00;  1 drivers
v0x7fffda035ca0_0 .net "F3", 0 0, L_0x7fffda04ee10;  1 drivers
v0x7fffda035d60_0 .net "F4", 0 0, L_0x7fffda04f190;  1 drivers
v0x7fffda035eb0_0 .net "G", 0 0, L_0x7fffda04ec90;  1 drivers
v0x7fffda035f70_0 .net "H", 0 0, L_0x7fffda04ee80;  1 drivers
v0x7fffda036030_0 .net "I", 0 0, L_0x7fffda04ef80;  1 drivers
v0x7fffda0360f0_0 .net "NOTX1", 0 0, L_0x7fffda04e3e0;  1 drivers
v0x7fffda0361b0_0 .net "NOTX2", 0 0, L_0x7fffda04e450;  1 drivers
v0x7fffda036270_0 .net "NOTX3", 0 0, L_0x7fffda04e4c0;  1 drivers
v0x7fffda036330_0 .net "NOTX4", 0 0, L_0x7fffda04e530;  1 drivers
v0x7fffda0363f0_0 .net "X1", 0 0, L_0x7fffda04f290;  1 drivers
v0x7fffda0365c0_0 .net "X2", 0 0, L_0x7fffda04f3d0;  1 drivers
v0x7fffda036680_0 .net "X3", 0 0, L_0x7fffda04f470;  1 drivers
v0x7fffda036740_0 .net "X4", 0 0, L_0x7fffda04f330;  1 drivers
S_0x7fffda036900 .scope generate, "genblk1[0]" "genblk1[0]" 8 32, 8 32 0, S_0x7fffda0350d0;
 .timescale 0 0;
P_0x7fffda036ac0 .param/l "i" 0 8 32, +C4<00>;
S_0x7fffda036b80 .scope module, "U" "SimpleAdder" 8 33, 9 6 0, S_0x7fffda036900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda04bc90 .functor XOR 1, L_0x7fffda04c0a0, L_0x7fffda04c1d0, L_0x7fffda04c300, C4<0>;
L_0x7fffda04bd00 .functor AND 1, L_0x7fffda04c0a0, L_0x7fffda04c1d0, C4<1>, C4<1>;
L_0x7fffda04be10 .functor OR 1, L_0x7fffda04c0a0, L_0x7fffda04c1d0, C4<0>, C4<0>;
L_0x7fffda04be80 .functor AND 1, L_0x7fffda04c300, L_0x7fffda04be10, C4<1>, C4<1>;
L_0x7fffda04bf90 .functor OR 1, L_0x7fffda04bd00, L_0x7fffda04be80, C4<0>, C4<0>;
v0x7fffda036dd0_0 .net "a", 0 0, L_0x7fffda04c0a0;  1 drivers
v0x7fffda036eb0_0 .net "b", 0 0, L_0x7fffda04c1d0;  1 drivers
v0x7fffda036f70_0 .net "ci", 0 0, L_0x7fffda04c300;  1 drivers
v0x7fffda037040_0 .net "co", 0 0, L_0x7fffda04bf90;  1 drivers
v0x7fffda037100_0 .net "d", 0 0, L_0x7fffda04bd00;  1 drivers
v0x7fffda037210_0 .net "e", 0 0, L_0x7fffda04be10;  1 drivers
v0x7fffda0372d0_0 .net "f", 0 0, L_0x7fffda04be80;  1 drivers
v0x7fffda037390_0 .net "result", 0 0, L_0x7fffda04bc90;  1 drivers
S_0x7fffda0374f0 .scope generate, "genblk1[1]" "genblk1[1]" 8 32, 8 32 0, S_0x7fffda0350d0;
 .timescale 0 0;
P_0x7fffda0376e0 .param/l "i" 0 8 32, +C4<01>;
S_0x7fffda0377a0 .scope module, "U" "SimpleAdder" 8 33, 9 6 0, S_0x7fffda0374f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda04c3a0 .functor XOR 1, L_0x7fffda04c7c0, L_0x7fffda04c920, L_0x7fffda04ca50, C4<0>;
L_0x7fffda04c410 .functor AND 1, L_0x7fffda04c7c0, L_0x7fffda04c920, C4<1>, C4<1>;
L_0x7fffda04c500 .functor OR 1, L_0x7fffda04c7c0, L_0x7fffda04c920, C4<0>, C4<0>;
L_0x7fffda04c570 .functor AND 1, L_0x7fffda04ca50, L_0x7fffda04c500, C4<1>, C4<1>;
L_0x7fffda04c6b0 .functor OR 1, L_0x7fffda04c410, L_0x7fffda04c570, C4<0>, C4<0>;
v0x7fffda037a20_0 .net "a", 0 0, L_0x7fffda04c7c0;  1 drivers
v0x7fffda037b00_0 .net "b", 0 0, L_0x7fffda04c920;  1 drivers
v0x7fffda037bc0_0 .net "ci", 0 0, L_0x7fffda04ca50;  1 drivers
v0x7fffda037c90_0 .net "co", 0 0, L_0x7fffda04c6b0;  1 drivers
v0x7fffda037d50_0 .net "d", 0 0, L_0x7fffda04c410;  1 drivers
v0x7fffda037e60_0 .net "e", 0 0, L_0x7fffda04c500;  1 drivers
v0x7fffda037f20_0 .net "f", 0 0, L_0x7fffda04c570;  1 drivers
v0x7fffda037fe0_0 .net "result", 0 0, L_0x7fffda04c3a0;  1 drivers
S_0x7fffda038140 .scope generate, "genblk1[2]" "genblk1[2]" 8 32, 8 32 0, S_0x7fffda0350d0;
 .timescale 0 0;
P_0x7fffda038330 .param/l "i" 0 8 32, +C4<010>;
S_0x7fffda038410 .scope module, "U" "SimpleAdder" 8 33, 9 6 0, S_0x7fffda038140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda04cb30 .functor XOR 1, L_0x7fffda04cf70, L_0x7fffda04d130, L_0x7fffda04d2b0, C4<0>;
L_0x7fffda04cba0 .functor AND 1, L_0x7fffda04cf70, L_0x7fffda04d130, C4<1>, C4<1>;
L_0x7fffda04ccb0 .functor OR 1, L_0x7fffda04cf70, L_0x7fffda04d130, C4<0>, C4<0>;
L_0x7fffda04cd20 .functor AND 1, L_0x7fffda04d2b0, L_0x7fffda04ccb0, C4<1>, C4<1>;
L_0x7fffda04ce60 .functor OR 1, L_0x7fffda04cba0, L_0x7fffda04cd20, C4<0>, C4<0>;
v0x7fffda038660_0 .net "a", 0 0, L_0x7fffda04cf70;  1 drivers
v0x7fffda038740_0 .net "b", 0 0, L_0x7fffda04d130;  1 drivers
v0x7fffda038800_0 .net "ci", 0 0, L_0x7fffda04d2b0;  1 drivers
v0x7fffda0388d0_0 .net "co", 0 0, L_0x7fffda04ce60;  1 drivers
v0x7fffda038990_0 .net "d", 0 0, L_0x7fffda04cba0;  1 drivers
v0x7fffda038aa0_0 .net "e", 0 0, L_0x7fffda04ccb0;  1 drivers
v0x7fffda038b60_0 .net "f", 0 0, L_0x7fffda04cd20;  1 drivers
v0x7fffda038c20_0 .net "result", 0 0, L_0x7fffda04cb30;  1 drivers
S_0x7fffda038d80 .scope generate, "genblk1[3]" "genblk1[3]" 8 32, 8 32 0, S_0x7fffda0350d0;
 .timescale 0 0;
P_0x7fffda038fc0 .param/l "i" 0 8 32, +C4<011>;
S_0x7fffda0390a0 .scope module, "U" "SimpleAdder" 8 33, 9 6 0, S_0x7fffda038d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "result"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffda04d350 .functor XOR 1, L_0x7fffda04d730, L_0x7fffda04d8c0, L_0x7fffda04da80, C4<0>;
L_0x7fffda04d420 .functor AND 1, L_0x7fffda04d730, L_0x7fffda04d8c0, C4<1>, C4<1>;
L_0x7fffda04d4c0 .functor OR 1, L_0x7fffda04d730, L_0x7fffda04d8c0, C4<0>, C4<0>;
L_0x7fffda04d530 .functor AND 1, L_0x7fffda04da80, L_0x7fffda04d4c0, C4<1>, C4<1>;
L_0x7fffda04d620 .functor OR 1, L_0x7fffda04d420, L_0x7fffda04d530, C4<0>, C4<0>;
v0x7fffda0392f0_0 .net "a", 0 0, L_0x7fffda04d730;  1 drivers
v0x7fffda0393d0_0 .net "b", 0 0, L_0x7fffda04d8c0;  1 drivers
v0x7fffda039490_0 .net "ci", 0 0, L_0x7fffda04da80;  1 drivers
v0x7fffda039530_0 .net "co", 0 0, L_0x7fffda04d620;  1 drivers
v0x7fffda0395f0_0 .net "d", 0 0, L_0x7fffda04d420;  1 drivers
v0x7fffda039700_0 .net "e", 0 0, L_0x7fffda04d4c0;  1 drivers
v0x7fffda0397c0_0 .net "f", 0 0, L_0x7fffda04d530;  1 drivers
v0x7fffda039880_0 .net "result", 0 0, L_0x7fffda04d350;  1 drivers
S_0x7fffd9ffda10 .scope module, "ShiftLeft_TestBench" "ShiftLeft_TestBench" 18 2;
 .timescale 0 0;
v0x7fffda03b360_0 .var/i "i", 31 0;
v0x7fffda03b440_0 .var "n1", 3 0;
v0x7fffda03b500_0 .net "result", 3 0, v0x7fffda03ad60_0;  1 drivers
S_0x7fffda03a9b0 .scope module, "DUT" "ShiftLeft" 18 7, 10 1 0, S_0x7fffd9ffda10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n"
    .port_info 1 /OUTPUT 4 "Ln"
v0x7fffda03ac60_0 .net "B", 3 0, L_0x7fffda04fac0;  1 drivers
v0x7fffda03ad60_0 .var "Ln", 3 0;
v0x7fffda03ae40_0 .net *"_s11", 0 0, L_0x7fffda04f990;  1 drivers
v0x7fffda03af30_0 .net *"_s16", 0 0, L_0x7fffda04fc00;  1 drivers
v0x7fffda03b010_0 .net *"_s3", 0 0, L_0x7fffda04f800;  1 drivers
v0x7fffda03b140_0 .net *"_s7", 0 0, L_0x7fffda04f8f0;  1 drivers
v0x7fffda03b220_0 .net "n", 3 0, v0x7fffda03b440_0;  1 drivers
E_0x7fffda03abe0 .event edge, v0x7fffda03ac60_0;
L_0x7fffda04f800 .part v0x7fffda03b440_0, 3, 1;
L_0x7fffda04f8f0 .part v0x7fffda03b440_0, 0, 1;
L_0x7fffda04f990 .part v0x7fffda03b440_0, 1, 1;
L_0x7fffda04fac0 .concat8 [ 1 1 1 1], L_0x7fffda04f800, L_0x7fffda04f8f0, L_0x7fffda04f990, L_0x7fffda04fc00;
L_0x7fffda04fc00 .part v0x7fffda03b440_0, 2, 1;
S_0x7fffd9ffc1b0 .scope module, "Xor_TB" "Xor_TB" 19 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "n1"
    .port_info 1 /OUTPUT 4 "n2"
    .port_info 2 /INPUT 4 "x"
v0x7fffda03c6d0_0 .var/i "i", 31 0;
v0x7fffda03c7b0_0 .var/i "j", 31 0;
v0x7fffda03c890_0 .var "n1", 3 0;
v0x7fffda03c960_0 .var "n2", 3 0;
v0x7fffda03ca30_0 .net "x", 3 0, L_0x7fffda050590;  1 drivers
S_0x7fffda03b600 .scope module, "ORR" "XOR" 19 12, 12 1 0, S_0x7fffd9ffc1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "n1"
    .port_info 1 /INPUT 4 "n2"
    .port_info 2 /OUTPUT 4 "X"
L_0x7fffda04fcf0 .functor XOR 1, L_0x7fffda04fd60, L_0x7fffda04fea0, C4<0>, C4<0>;
L_0x7fffda04ffe0 .functor XOR 1, L_0x7fffda050050, L_0x7fffda050140, C4<0>, C4<0>;
L_0x7fffda050230 .functor XOR 1, L_0x7fffda0502a0, L_0x7fffda050420, C4<0>, C4<0>;
L_0x7fffda050720 .functor XOR 1, L_0x7fffda0507e0, L_0x7fffda050920, C4<0>, C4<0>;
v0x7fffda03b820_0 .net "X", 3 0, L_0x7fffda050590;  alias, 1 drivers
v0x7fffda03b920_0 .net *"_s1", 0 0, L_0x7fffda04fcf0;  1 drivers
v0x7fffda03ba00_0 .net *"_s11", 0 0, L_0x7fffda050050;  1 drivers
v0x7fffda03baf0_0 .net *"_s13", 0 0, L_0x7fffda050140;  1 drivers
v0x7fffda03bbd0_0 .net *"_s15", 0 0, L_0x7fffda050230;  1 drivers
v0x7fffda03bd00_0 .net *"_s18", 0 0, L_0x7fffda0502a0;  1 drivers
v0x7fffda03bde0_0 .net *"_s20", 0 0, L_0x7fffda050420;  1 drivers
v0x7fffda03bec0_0 .net *"_s22", 0 0, L_0x7fffda050720;  1 drivers
v0x7fffda03bfa0_0 .net *"_s26", 0 0, L_0x7fffda0507e0;  1 drivers
v0x7fffda03c110_0 .net *"_s28", 0 0, L_0x7fffda050920;  1 drivers
v0x7fffda03c1f0_0 .net *"_s4", 0 0, L_0x7fffda04fd60;  1 drivers
v0x7fffda03c2d0_0 .net *"_s6", 0 0, L_0x7fffda04fea0;  1 drivers
v0x7fffda03c3b0_0 .net *"_s8", 0 0, L_0x7fffda04ffe0;  1 drivers
v0x7fffda03c490_0 .net "n1", 3 0, v0x7fffda03c890_0;  1 drivers
v0x7fffda03c570_0 .net "n2", 3 0, v0x7fffda03c960_0;  1 drivers
L_0x7fffda04fd60 .part v0x7fffda03c890_0, 0, 1;
L_0x7fffda04fea0 .part v0x7fffda03c960_0, 0, 1;
L_0x7fffda050050 .part v0x7fffda03c890_0, 1, 1;
L_0x7fffda050140 .part v0x7fffda03c960_0, 1, 1;
L_0x7fffda0502a0 .part v0x7fffda03c890_0, 2, 1;
L_0x7fffda050420 .part v0x7fffda03c960_0, 2, 1;
L_0x7fffda050590 .concat8 [ 1 1 1 1], L_0x7fffda04fcf0, L_0x7fffda04ffe0, L_0x7fffda050230, L_0x7fffda050720;
L_0x7fffda0507e0 .part v0x7fffda03c890_0, 3, 1;
L_0x7fffda050920 .part v0x7fffda03c960_0, 3, 1;
    .scope S_0x7fffda0271b0;
T_0 ;
    %wait E_0x7fffda0273b0;
    %load/vec4 v0x7fffda02a7a0_0;
    %store/vec4 v0x7fffda02ad80_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffda021850;
T_1 ;
    %wait E_0x7fffd9f4a830;
    %load/vec4 v0x7fffda026090_0;
    %store/vec4 v0x7fffda0266c0_0, 0, 4;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffda026840;
T_2 ;
    %wait E_0x7fffda00bbf0;
    %load/vec4 v0x7fffda026a70_0;
    %store/vec4 v0x7fffda026b70_0, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffd9fecda0;
T_3 ;
    %wait E_0x7fffd9f4cd70;
    %load/vec4 v0x7fffda02cc90_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fffda02c910_0;
    %store/vec4 v0x7fffda02cab0_0, 0, 4;
    %load/vec4 v0x7fffda02c0a0_0;
    %load/vec4 v0x7fffda02c260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffda02bfc0_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffda02cc90_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fffda02c840_0;
    %store/vec4 v0x7fffda02cab0_0, 0, 4;
    %load/vec4 v0x7fffda02c160_0;
    %load/vec4 v0x7fffda02c330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffda02bfc0_0, 0, 2;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fffda02cc90_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fffda02c540_0;
    %store/vec4 v0x7fffda02cab0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffda02bfc0_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fffda02cc90_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fffda02c4a0_0;
    %store/vec4 v0x7fffda02cab0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffda02bfc0_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fffda02cc90_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x7fffda02c610_0;
    %store/vec4 v0x7fffda02cab0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffda02bfc0_0, 0, 2;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7fffda02cc90_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x7fffda02c3d0_0;
    %store/vec4 v0x7fffda02cab0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffda02bfc0_0, 0, 2;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x7fffda02cc90_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x7fffda02c770_0;
    %store/vec4 v0x7fffda02cab0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffda02bfc0_0, 0, 2;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x7fffda02cc90_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x7fffda02c9e0_0;
    %store/vec4 v0x7fffda02cab0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffda02bfc0_0, 0, 2;
    %jmp T_3.15;
T_3.14 ;
    %vpi_call 3 92 "$display", "Operaci\303\263n No Permitida" {0 0 0};
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffd9fff410;
T_4 ;
    %vpi_call 2 21 "$display", "N1   N2   OP  RESULT CCR:[carry overflow]" {0 0 0};
    %vpi_call 2 22 "$monitor", "%b %b %b %b %b", v0x7fffda02d0d0_0, v0x7fffda02d2a0_0, v0x7fffda02d360_0, v0x7fffda02d420_0, v0x7fffda02ce40_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffda02d360_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda02d0d0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda02d2a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda02cf20_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fffda02cf20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda02d0d0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda02d0d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda02d2a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda02cfe0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffda02cfe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda02d2a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda02d2a0_0, 0, 4;
    %load/vec4 v0x7fffda02cfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda02cfe0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v0x7fffda02cf20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda02cf20_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 10000000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fffd9fee7a0;
T_5 ;
    %vpi_call 13 16 "$display", "n1 n2 And" {0 0 0};
    %vpi_call 13 17 "$monitor", "%b %b %b", v0x7fffda02e6c0_0, v0x7fffda02e790_0, v0x7fffda02e860_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda02e6c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda02e790_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda02e500_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7fffda02e500_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda02e6c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda02e6c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda02e5e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fffda02e5e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda02e790_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda02e790_0, 0, 4;
    %load/vec4 v0x7fffda02e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda02e5e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v0x7fffda02e500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda02e500_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7fffda02e960;
T_6 ;
    %wait E_0x7fffda02ebe0;
    %load/vec4 v0x7fffda032020_0;
    %store/vec4 v0x7fffda0325b0_0, 0, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd9fc3730;
T_7 ;
    %vpi_call 14 13 "$display", "N1    N2    RESULT   " {0 0 0};
    %vpi_call 14 14 "$monitor", "%b %b %b %b %b", v0x7fffda0329a0_0, v0x7fffda032a90_0, v0x7fffda032c00_0, v0x7fffda032730_0, v0x7fffda032b30_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda0329a0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda032a90_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda0327f0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffda0327f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda0329a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda0329a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda032a90_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda0328b0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7fffda0328b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda032a90_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda032a90_0, 0, 4;
    %load/vec4 v0x7fffda0328b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda0328b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %load/vec4 v0x7fffda0327f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda0327f0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 10000000, 0;
    %vpi_call 14 27 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffd9fcab10;
T_8 ;
    %vpi_call 15 17 "$display", "n1 Not" {0 0 0};
    %vpi_call 15 18 "$monitor", "%b %b", v0x7fffda0339f0_0, v0x7fffda033ab0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda0339f0_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda033910_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffda033910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda0339f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda0339f0_0, 0, 4;
    %load/vec4 v0x7fffda033910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda033910_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fffda0025b0;
T_9 ;
    %vpi_call 16 16 "$display", "n1 n2 Or" {0 0 0};
    %vpi_call 16 17 "$monitor", "%b %b %b", v0x7fffda034e30_0, v0x7fffda034f00_0, v0x7fffda034fd0_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda034e30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda034f00_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda034c70_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fffda034c70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda034e30_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda034e30_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda034d50_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x7fffda034d50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.3, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda034f00_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda034f00_0, 0, 4;
    %load/vec4 v0x7fffda034d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda034d50_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %load/vec4 v0x7fffda034c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda034c70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x7fffda0350d0;
T_10 ;
    %wait E_0x7fffda035350;
    %load/vec4 v0x7fffda039c40_0;
    %store/vec4 v0x7fffda03a2b0_0, 0, 4;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffda0021a0;
T_11 ;
    %vpi_call 17 14 "$display", "N1    N2    RESULT   " {0 0 0};
    %vpi_call 17 15 "$monitor", "%b %b %b %b %b", v0x7fffda03a750_0, v0x7fffda03a810_0, v0x7fffda03a8e0_0, v0x7fffda03a430_0, v0x7fffda03a4f0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda03a750_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda03a810_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda03a5c0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fffda03a5c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda03a750_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda03a750_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda03a810_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda03a690_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x7fffda03a690_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda03a810_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda03a810_0, 0, 4;
    %load/vec4 v0x7fffda03a690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda03a690_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %load/vec4 v0x7fffda03a5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda03a5c0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %delay 10000000, 0;
    %vpi_call 17 28 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffda03a9b0;
T_12 ;
    %wait E_0x7fffda03abe0;
    %load/vec4 v0x7fffda03ac60_0;
    %store/vec4 v0x7fffda03ad60_0, 0, 4;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffd9ffda10;
T_13 ;
    %vpi_call 18 12 "$display", "N1   RESULT   " {0 0 0};
    %vpi_call 18 13 "$monitor", "%b %b", v0x7fffda03b440_0, v0x7fffda03b500_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda03b440_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda03b360_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fffda03b360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda03b440_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda03b440_0, 0, 4;
    %load/vec4 v0x7fffda03b360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda03b360_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %delay 10000000, 0;
    %vpi_call 18 20 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffd9ffc1b0;
T_14 ;
    %vpi_call 19 16 "$display", "n1 n2 Xor" {0 0 0};
    %vpi_call 19 17 "$monitor", "%b %b %b", v0x7fffda03c890_0, v0x7fffda03c960_0, v0x7fffda03ca30_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda03c890_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffda03c960_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda03c6d0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x7fffda03c6d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda03c890_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda03c890_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffda03c7b0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x7fffda03c7b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.3, 5;
    %delay 5, 0;
    %load/vec4 v0x7fffda03c960_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffda03c960_0, 0, 4;
    %load/vec4 v0x7fffda03c7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda03c7b0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %load/vec4 v0x7fffda03c6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffda03c6d0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "src/ALU_TB.v";
    "src/ALU.v";
    "src/And.v";
    "src/Comp2.v";
    "src/Not.v";
    "src/Or.v";
    "src/Res4Bit.v";
    "src/SimpleAdder.v";
    "src/ShiftLeft.v";
    "src/Bit4Adder.v";
    "src/Xor.v";
    "src/And_TB.v";
    "src/Bit4Adder_TB.v";
    "src/Not_TB.v";
    "src/Or_TB.v";
    "src/Res4Bit_TB.v";
    "src/ShiftLeft_TB.v";
    "src/Xor_TB.v";
