$date
	Mon Aug 28 13:28:54 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sc2_test $end
$var wire 1 ! cout $end
$var wire 1 " s $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module sc2 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 " s $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$scope module s1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 * c $end
$var wire 1 , not_a $end
$var wire 1 - not_b $end
$var wire 1 ) s $end
$var wire 1 . w1 $end
$var wire 1 / w2 $end
$upscope $end
$scope module s2 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 + c $end
$var wire 1 0 not_a $end
$var wire 1 1 not_b $end
$var wire 1 " s $end
$var wire 1 2 w1 $end
$var wire 1 3 w2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
11
10
0/
0.
1-
1,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
01
13
1%
1(
#20
0"
1!
03
1+
00
1)
0-
1/
1$
1'
#30
1"
13
0+
10
0)
0/
1*
0,
1#
1&
#40
0"
11
03
0%
0(
#50
1"
00
12
1)
0!
1.
0*
1-
0$
0'
#60
0"
1!
02
1+
01
1%
1(
#70
1"
0!
12
0+
11
0-
1/
1,
0.
0%
0(
1$
1'
0#
0&
#80
