

================================================================
== Vivado HLS Report for 'mpc_LowMC_2'
================================================================
* Date:           Thu May 14 18:41:07 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.502 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   289095|   289095| 2.891 ms | 2.891 ms |  289095|  289095|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1               |       24|       24|         1|          -|          -|    24|    no    |
        |- xor_array_label4     |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 3               |       33|       33|        11|          -|          -|     3|    no    |
        | + xor_array_label4    |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 4               |   282420|   282420|     14121|          -|          -|    20|    no    |
        | + Loop 4.1            |      950|      950|        95|          -|          -|    10|    no    |
        |  ++ Loop 4.1.1        |       24|       24|         8|          -|          -|     3|    no    |
        |  ++ Loop 4.1.2        |       27|       27|         9|          -|          -|     3|    no    |
        | + xor_array_label4    |        8|        8|         2|          -|          -|     4|    no    |
        | + Loop 4.3            |       33|       33|        11|          -|          -|     3|    no    |
        |  ++ xor_array_label4  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 5               |       42|       42|        14|          -|          -|     3|    no    |
        | + Loop 5.1            |       12|       12|         3|          -|          -|     4|    no    |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 10 
13 --> 12 
14 --> 15 54 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 43 21 
21 --> 29 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 21 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 20 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 34 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 50 
49 --> 48 
50 --> 51 14 
51 --> 52 
52 --> 53 50 
53 --> 52 
54 --> 55 
55 --> 56 54 
56 --> 57 
57 --> 55 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%views_inputShare_off = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %views_inputShare_offset)"   --->   Operation 58 'read' 'views_inputShare_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1514 = zext i8 %views_inputShare_off to i11" [picnic_impl.c:1514]   --->   Operation 59 'zext' 'zext_ln1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %views_inputShare_off, i2 0)" [picnic_impl.c:1514]   --->   Operation 60 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1514_1 = zext i10 %tmp to i11" [picnic_impl.c:1514]   --->   Operation 61 'zext' 'zext_ln1514_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.74ns)   --->   "%sub_ln1514 = sub i11 %zext_ln1514_1, %zext_ln1514" [picnic_impl.c:1514]   --->   Operation 62 'sub' 'sub_ln1514' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:1477]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%loop_0 = phi i5 [ 0, %0 ], [ %loop, %2 ]"   --->   Operation 64 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 0)"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.21ns)   --->   "%icmp_ln1477 = icmp eq i5 %loop_0, -8" [picnic_impl.c:1477]   --->   Operation 66 'icmp' 'icmp_ln1477' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.54ns)   --->   "%loop = add i5 %loop_0, 1" [picnic_impl.c:1477]   --->   Operation 67 'add' 'loop' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1477, label %.preheader5.preheader.preheader, label %2" [picnic_impl.c:1477]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1478 = zext i5 %loop_0 to i64" [picnic_impl.c:1478]   --->   Operation 69 'zext' 'zext_ln1478' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%slab_addr = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln1478" [picnic_impl.c:1478]   --->   Operation 70 'getelementptr' 'slab_addr' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %slab_addr, i32 0, i4 -1)" [picnic_impl.c:1478]   --->   Operation 71 'store' <Predicate = (!icmp_ln1477)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:1477]   --->   Operation 72 'br' <Predicate = (!icmp_ln1477)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.35ns)   --->   "br label %.preheader5.preheader" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 73 'br' <Predicate = (icmp_ln1477)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.88>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ %i_2, %3 ], [ 0, %.preheader5.preheader.preheader ]"   --->   Operation 74 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.00ns)   --->   "%icmp_ln108 = icmp eq i3 %i_0_i_i, -4" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 75 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 76 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.34ns)   --->   "%i_2 = add i3 %i_0_i_i, 1" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 77 'add' 'i_2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %mpc_xor_constant.1.exit, label %3" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i3 %i_0_i_i to i64" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 79 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.80ns)   --->   "%xor_ln109_2 = xor i3 %i_0_i_i, -4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 80 'xor' 'xor_ln109_2' <Predicate = (!icmp_ln108)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i3 %xor_ln109_2 to i4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 81 'sext' 'sext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i4 %sext_ln109 to i64" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 82 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%slab_addr_1 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_1" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 83 'getelementptr' 'slab_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.77ns)   --->   "%slab_load = load i32* %slab_addr_1, align 4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 84 'load' 'slab_load' <Predicate = (!icmp_ln108)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln109" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 85 'getelementptr' 'plaintext_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.75ns)   --->   "%plaintext_load = load i32* %plaintext_addr, align 4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 86 'load' 'plaintext_load' <Predicate = (!icmp_ln108)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_3 : Operation 87 [2/2] (4.88ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 0, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 0, i14 0)" [picnic_impl.c:1487]   --->   Operation 87 'call' <Predicate = (icmp_ln108)> <Delay = 4.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5120) nounwind" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (2.77ns)   --->   "%slab_load = load i32* %slab_addr_1, align 4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 89 'load' 'slab_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_4 : Operation 90 [1/2] (1.75ns)   --->   "%plaintext_load = load i32* %plaintext_addr, align 4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 90 'load' 'plaintext_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_4 : Operation 91 [1/1] (0.80ns)   --->   "%xor_ln109 = xor i32 %plaintext_load, %slab_load" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 91 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_1, i32 %xor_ln109, i4 -1)" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader5.preheader" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1484]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 0, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 0, i14 0)" [picnic_impl.c:1487]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 4.88>
ST_6 : Operation 95 [2/2] (4.88ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 4, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 1, i14 0)" [picnic_impl.c:1488]   --->   Operation 95 'call' <Predicate = true> <Delay = 4.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 4, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 1, i14 0)" [picnic_impl.c:1488]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 4.88>
ST_8 : Operation 97 [2/2] (4.88ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 8, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 2, i14 0)" [picnic_impl.c:1489]   --->   Operation 97 'call' <Predicate = true> <Delay = 4.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 1.35>
ST_9 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 8, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 2, i14 0)" [picnic_impl.c:1489]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 99 [1/1] (1.35ns)   --->   "br label %xor_array.2.exit.i" [picnic_impl.c:252->picnic_impl.c:1492]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 8> <Delay = 1.45>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ 0, %mpc_xor_constant.1.exit ], [ %i_4, %xor_array.2.exit.i.loopexit ]"   --->   Operation 100 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.79ns)   --->   "%icmp_ln252 = icmp eq i2 %i_0_i, -1" [picnic_impl.c:252->picnic_impl.c:1492]   --->   Operation 101 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 102 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.20ns)   --->   "%i_4 = add i2 %i_0_i, 1" [picnic_impl.c:252->picnic_impl.c:1492]   --->   Operation 103 'add' 'i_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %mpc_xor.exit.preheader, label %4" [picnic_impl.c:252->picnic_impl.c:1492]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (1.45ns)   --->   "switch i2 %i_0_i, label %branch2.i [
    i2 0, label %branch0.i
    i2 1, label %branch1.i
  ]" [picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 105 'switch' <Predicate = (!icmp_ln252)> <Delay = 1.45>
ST_10 : Operation 106 [1/1] (1.45ns)   --->   "br label %branch0.i" [picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 106 'br' <Predicate = (!icmp_ln252 & i_0_i == 1)> <Delay = 1.45>
ST_10 : Operation 107 [1/1] (1.45ns)   --->   "br label %branch0.i" [picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 107 'br' <Predicate = (!icmp_ln252 & i_0_i != 0 & i_0_i != 1)> <Delay = 1.45>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tapes_pos_0 = alloca i32"   --->   Operation 108 'alloca' 'tapes_pos_0' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.35ns)   --->   "store i32 0, i32* %tapes_pos_0"   --->   Operation 109 'store' <Predicate = (icmp_ln252)> <Delay = 1.35>
ST_10 : Operation 110 [1/1] (1.35ns)   --->   "br label %mpc_xor.exit"   --->   Operation 110 'br' <Predicate = (icmp_ln252)> <Delay = 1.35>

State 11 <SV = 9> <Delay = 1.42>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%phi_ln109 = phi i5 [ 1, %branch1.i ], [ 5, %branch2.i ], [ -3, %4 ]" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 111 'phi' 'phi_ln109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (1.42ns)   --->   "%mem_index_phi = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 -313231, i20 -313227, i20 -313223, i20 -313223, i2 %i_0_i)" [picnic_impl.c:252->picnic_impl.c:1492]   --->   Operation 112 'mux' 'mem_index_phi' <Predicate = true> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 113 'br' <Predicate = true> <Delay = 1.35>

State 12 <SV = 10> <Delay = 5.45>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%i_0_i_i3 = phi i3 [ 0, %branch0.i ], [ %i_5, %6 ]"   --->   Operation 114 'phi' 'i_0_i_i3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (1.00ns)   --->   "%icmp_ln108_2 = icmp eq i3 %i_0_i_i3, -4" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 115 'icmp' 'icmp_ln108_2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 116 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (1.34ns)   --->   "%i_5 = add i3 %i_0_i_i3, 1" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 117 'add' 'i_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_2, label %xor_array.2.exit.i.loopexit, label %6" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i3 %i_0_i_i3 to i5" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 119 'zext' 'zext_ln109_2' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_1 = add i5 %phi_ln109, %zext_ln109_2" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 120 'add' 'add_ln109_1' <Predicate = (!icmp_ln108_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 121 [1/1] (2.68ns) (root node of TernaryAdder)   --->   "%add_ln109_2 = add i5 15, %add_ln109_1" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 121 'add' 'add_ln109_2' <Predicate = (!icmp_ln108_2)> <Delay = 2.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln109_5 = zext i5 %add_ln109_2 to i64" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 122 'zext' 'zext_ln109_5' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%slab_addr_2 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_5" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 123 'getelementptr' 'slab_addr_2' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_12 : Operation 124 [2/2] (2.77ns)   --->   "%slab_load_1 = load i32* %slab_addr_2, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 124 'load' 'slab_load_1' <Predicate = (!icmp_ln108_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln109_6 = zext i3 %i_0_i_i3 to i4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 125 'zext' 'zext_ln109_6' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i20 %mem_index_phi to i4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 126 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_3 = add i4 %trunc_ln109, %zext_ln109_6" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 127 'add' 'add_ln109_3' <Predicate = (!icmp_ln108_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 128 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%add_ln109_4 = add i4 -1, %add_ln109_3" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 128 'add' 'add_ln109_4' <Predicate = (!icmp_ln108_2)> <Delay = 2.57> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln109_7 = zext i4 %add_ln109_4 to i64" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 129 'zext' 'zext_ln109_7' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%slab_addr_3 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_7" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 130 'getelementptr' 'slab_addr_3' <Predicate = (!icmp_ln108_2)> <Delay = 0.00>
ST_12 : Operation 131 [2/2] (2.77ns)   --->   "%slab_load_2 = load i32* %slab_addr_3, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 131 'load' 'slab_load_2' <Predicate = (!icmp_ln108_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "br label %xor_array.2.exit.i"   --->   Operation 132 'br' <Predicate = (icmp_ln108_2)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 6.35>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5120) nounwind" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 133 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/2] (2.77ns)   --->   "%slab_load_1 = load i32* %slab_addr_2, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 134 'load' 'slab_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_13 : Operation 135 [1/2] (2.77ns)   --->   "%slab_load_2 = load i32* %slab_addr_3, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 135 'load' 'slab_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_13 : Operation 136 [1/1] (0.80ns)   --->   "%xor_ln109_3 = xor i32 %slab_load_2, %slab_load_1" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 136 'xor' 'xor_ln109_3' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_2, i32 %xor_ln109_3, i4 -1)" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 137 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1492]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 4.88>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ %r, %mpc_xor.exit38 ], [ 1, %mpc_xor.exit.preheader ]"   --->   Operation 139 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 140 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.21ns)   --->   "%icmp_ln1494 = icmp eq i5 %r_0, -11" [picnic_impl.c:1494]   --->   Operation 141 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1494, label %.preheader4.preheader, label %7" [picnic_impl.c:1494]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%ab_0_1 = alloca i8"   --->   Operation 143 'alloca' 'ab_0_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%ab_1_1 = alloca i8"   --->   Operation 144 'alloca' 'ab_1_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%ab_2_1 = alloca i8"   --->   Operation 145 'alloca' 'ab_2_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%bc_0_1 = alloca i8"   --->   Operation 146 'alloca' 'bc_0_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%bc_1_1 = alloca i8"   --->   Operation 147 'alloca' 'bc_1_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%bc_2_1 = alloca i8"   --->   Operation 148 'alloca' 'bc_2_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%ca_0_1 = alloca i8"   --->   Operation 149 'alloca' 'ca_0_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%ca_1_1 = alloca i8"   --->   Operation 150 'alloca' 'ca_1_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%ca_2_1 = alloca i8"   --->   Operation 151 'alloca' 'ca_2_1' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %r_0, i9 0)" [picnic_impl.c:1497]   --->   Operation 152 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1494)> <Delay = 0.00>
ST_14 : Operation 153 [2/2] (4.88ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 0, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 0, i14 %shl_ln)" [picnic_impl.c:1497]   --->   Operation 153 'call' <Predicate = (!icmp_ln1494)> <Delay = 4.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 154 [1/1] (1.35ns)   --->   "br label %.preheader4" [picnic_impl.c:1511]   --->   Operation 154 'br' <Predicate = (icmp_ln1494)> <Delay = 1.35>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 155 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 0, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 0, i14 %shl_ln)" [picnic_impl.c:1497]   --->   Operation 155 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 4.88>
ST_16 : Operation 156 [2/2] (4.88ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 4, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 1, i14 %shl_ln)" [picnic_impl.c:1498]   --->   Operation 156 'call' <Predicate = true> <Delay = 4.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 4, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 1, i14 %shl_ln)" [picnic_impl.c:1498]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 4.88>
ST_18 : Operation 158 [2/2] (4.88ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 8, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 2, i14 %shl_ln)" [picnic_impl.c:1499]   --->   Operation 158 'call' <Predicate = true> <Delay = 4.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 1.35>
ST_19 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul([36 x i32]* %slab, i5 8, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 2, i14 %shl_ln)" [picnic_impl.c:1499]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 160 [1/1] (1.35ns)   --->   "br label %8" [picnic_impl.c:1398->picnic_impl.c:1500]   --->   Operation 160 'br' <Predicate = true> <Delay = 1.35>

State 20 <SV = 15> <Delay = 3.26>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%c_2_038_i = phi i8 [ undef, %7 ], [ %c_2_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 161 'phi' 'c_2_038_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%c_1_037_i = phi i8 [ undef, %7 ], [ %c_1_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 162 'phi' 'c_1_037_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%c_0_036_i = phi i8 [ undef, %7 ], [ %c_0_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 163 'phi' 'c_0_036_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%b_2_035_i = phi i8 [ undef, %7 ], [ %b_2_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 164 'phi' 'b_2_035_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%b_1_034_i = phi i8 [ undef, %7 ], [ %b_1_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 165 'phi' 'b_1_034_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%b_0_033_i = phi i8 [ undef, %7 ], [ %b_0_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 166 'phi' 'b_0_033_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%a_2_032_i = phi i8 [ undef, %7 ], [ %a_2_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 167 'phi' 'a_2_032_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%a_1_031_i = phi i8 [ undef, %7 ], [ %a_1_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 168 'phi' 'a_1_031_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%a_0_030_i = phi i8 [ undef, %7 ], [ %a_0_1_i, %13 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 169 'phi' 'a_0_030_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%bitNumber_assign_2_i = phi i5 [ 0, %7 ], [ %add_ln1398, %13 ]" [picnic_impl.c:1398->picnic_impl.c:1500]   --->   Operation 170 'phi' 'bitNumber_assign_2_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1398 = trunc i5 %bitNumber_assign_2_i to i3" [picnic_impl.c:1398->picnic_impl.c:1500]   --->   Operation 171 'trunc' 'trunc_ln1398' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (1.21ns)   --->   "%icmp_ln1398 = icmp ult i5 %bitNumber_assign_2_i, -2" [picnic_impl.c:1398->picnic_impl.c:1500]   --->   Operation 172 'icmp' 'icmp_ln1398' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 173 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1398, label %.preheader.preheader.i, label %mpc_substitution_2.exit" [picnic_impl.c:1398->picnic_impl.c:1500]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (1.54ns)   --->   "%add_ln1401 = add i5 %bitNumber_assign_2_i, 2" [picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 175 'add' 'add_ln1401' <Predicate = (icmp_ln1398)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (1.54ns)   --->   "%add_ln1402 = add i5 %bitNumber_assign_2_i, 1" [picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 176 'add' 'add_ln1402' <Predicate = (icmp_ln1398)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (1.34ns)   --->   "%sub_ln54 = sub i3 -3, %trunc_ln1398" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 177 'sub' 'sub_ln54' <Predicate = (icmp_ln1398)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %sub_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 178 'zext' 'zext_ln54' <Predicate = (icmp_ln1398)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (1.34ns)   --->   "%sub_ln54_1 = sub i3 -2, %trunc_ln1398" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 179 'sub' 'sub_ln54_1' <Predicate = (icmp_ln1398)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i3 %sub_ln54_1 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 180 'zext' 'zext_ln54_5' <Predicate = (icmp_ln1398)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.80ns)   --->   "%xor_ln54 = xor i3 %trunc_ln1398, -1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 181 'xor' 'xor_ln54' <Predicate = (icmp_ln1398)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 182 'zext' 'zext_ln54_6' <Predicate = (icmp_ln1398)> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (1.35ns)   --->   "br label %.preheader.i" [picnic_impl.c:1400->picnic_impl.c:1500]   --->   Operation 183 'br' <Predicate = (icmp_ln1398)> <Delay = 1.35>
ST_20 : Operation 184 [1/1] (1.80ns)   --->   "%add_ln1503 = add i14 %shl_ln, -512" [picnic_impl.c:1503]   --->   Operation 184 'add' 'add_ln1503' <Predicate = (!icmp_ln1398)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [2/2] (1.45ns)   --->   "call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 12, i14 %add_ln1503)" [picnic_impl.c:1503]   --->   Operation 185 'call' <Predicate = (!icmp_ln1398)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 16> <Delay = 4.22>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%c_2_1_i = phi i8 [ %c_2_038_i, %.preheader.preheader.i ], [ %c_2_1_i_be, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 186 'phi' 'c_2_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%c_1_1_i = phi i8 [ %c_1_037_i, %.preheader.preheader.i ], [ %c_1_1_i_be, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 187 'phi' 'c_1_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%c_0_1_i = phi i8 [ %c_0_036_i, %.preheader.preheader.i ], [ %c_0_1_i_be, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 188 'phi' 'c_0_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%b_2_1_i = phi i8 [ %b_2_035_i, %.preheader.preheader.i ], [ %b_2_2_i, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 189 'phi' 'b_2_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%b_1_1_i = phi i8 [ %b_1_034_i, %.preheader.preheader.i ], [ %b_1_2_i, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 190 'phi' 'b_1_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%b_0_1_i = phi i8 [ %b_0_033_i, %.preheader.preheader.i ], [ %b_0_2_i, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 191 'phi' 'b_0_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%a_2_1_i = phi i8 [ %a_2_032_i, %.preheader.preheader.i ], [ %a_2_2_i, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 192 'phi' 'a_2_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%a_1_1_i = phi i8 [ %a_1_031_i, %.preheader.preheader.i ], [ %a_1_2_i, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 193 'phi' 'a_1_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%a_0_1_i = phi i8 [ %a_0_030_i, %.preheader.preheader.i ], [ %a_0_2_i, %.preheader.i.backedge ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 194 'phi' 'a_0_1_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %.preheader.preheader.i ], [ %j_7, %.preheader.i.backedge ]"   --->   Operation 195 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.79ns)   --->   "%icmp_ln1400 = icmp eq i2 %j_0_i, -1" [picnic_impl.c:1400->picnic_impl.c:1500]   --->   Operation 196 'icmp' 'icmp_ln1400' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 197 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (1.20ns)   --->   "%j_7 = add i2 %j_0_i, 1" [picnic_impl.c:1400->picnic_impl.c:1500]   --->   Operation 198 'add' 'j_7' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1400, label %10, label %9" [picnic_impl.c:1400->picnic_impl.c:1500]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (1.45ns)   --->   "switch i2 %j_0_i, label %branch17.i [
    i2 0, label %branch15.i
    i2 1, label %branch16.i
  ]" [picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 200 'switch' <Predicate = (!icmp_ln1400)> <Delay = 1.45>
ST_21 : Operation 201 [1/1] (1.45ns)   --->   "br label %branch15.i" [picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 201 'br' <Predicate = (!icmp_ln1400 & j_0_i == 1)> <Delay = 1.45>
ST_21 : Operation 202 [1/1] (1.45ns)   --->   "br label %branch15.i" [picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 202 'br' <Predicate = (!icmp_ln1400 & j_0_i != 0 & j_0_i != 1)> <Delay = 1.45>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%ab_0_1_load = load i8* %ab_0_1" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 203 'load' 'ab_0_1_load' <Predicate = (icmp_ln1400)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%ab_1_1_load = load i8* %ab_1_1" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 204 'load' 'ab_1_1_load' <Predicate = (icmp_ln1400)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%ab_2_1_load = load i8* %ab_2_1" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 205 'load' 'ab_2_1_load' <Predicate = (icmp_ln1400)> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%tapes_pos_0_load = load i32* %tapes_pos_0" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 206 'load' 'tapes_pos_0_load' <Predicate = (icmp_ln1400)> <Delay = 0.00>
ST_21 : Operation 207 [2/2] (4.22ns)   --->   "%call_ret15_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i8 %ab_0_1_load, i8 %ab_1_1_load, i8 %ab_2_1_load, [498 x i8]* %tapes_tape, i32 %tapes_pos_0_load, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 207 'call' 'call_ret15_i' <Predicate = (icmp_ln1400)> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 2.77>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%phi_ln54 = phi i7 [ 16, %branch16.i ], [ 20, %branch17.i ], [ 12, %9 ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 208 'phi' 'phi_ln54' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i7 %phi_ln54 to i64" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 209 'zext' 'zext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%slab_addr_6 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln54_7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 210 'getelementptr' 'slab_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [2/2] (2.77ns)   --->   "%slab_load_5 = load i32* %slab_addr_6, align 4" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 211 'load' 'slab_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>

State 23 <SV = 18> <Delay = 8.50>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln1401, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 212 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%cast_offset = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_19, i3 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 213 'bitconcatenate' 'cast_offset' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/2] (2.77ns)   --->   "%slab_load_5 = load i32* %slab_addr_6, align 4" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 214 'load' 'slab_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln54 = or i5 %cast_offset, 7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 215 'or' 'or_ln54' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (1.21ns)   --->   "%icmp_ln54 = icmp ugt i5 %cast_offset, %or_ln54" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 216 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i5 %cast_offset to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 217 'zext' 'zext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i5 %or_ln54 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 218 'zext' 'zext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%tmp_20 = call i32 @llvm.part.select.i32(i32 %slab_load_5, i32 31, i32 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 219 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (1.54ns)   --->   "%sub_ln54_2 = sub i6 %zext_ln54_8, %zext_ln54_9" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 220 'sub' 'sub_ln54_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%xor_ln54_3 = xor i6 %zext_ln54_8, 31" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 221 'xor' 'xor_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (1.54ns)   --->   "%sub_ln54_3 = sub i6 %zext_ln54_9, %zext_ln54_8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 222 'sub' 'sub_ln54_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_4)   --->   "%select_ln54 = select i1 %icmp_ln54, i6 %sub_ln54_2, i6 %sub_ln54_3" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 223 'select' 'select_ln54' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%select_ln54_1 = select i1 %icmp_ln54, i32 %tmp_20, i32 %slab_load_5" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 224 'select' 'select_ln54_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%select_ln54_2 = select i1 %icmp_ln54, i6 %xor_ln54_3, i6 %zext_ln54_8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 225 'select' 'select_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln54_4 = sub i6 31, %select_ln54" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 226 'sub' 'sub_ln54_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_5)   --->   "%zext_ln54_13 = zext i6 %select_ln54_2 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 227 'zext' 'zext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%zext_ln54_14 = zext i6 %sub_ln54_4 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 228 'zext' 'zext_ln54_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln54_5 = lshr i32 %select_ln54_1, %zext_ln54_13" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 229 'lshr' 'lshr_ln54_5' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%lshr_ln54_6 = lshr i32 -1, %zext_ln54_14" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 230 'lshr' 'lshr_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%and_ln54 = and i32 %lshr_ln54_5, %lshr_ln54_6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 231 'and' 'and_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%trunc_ln54 = trunc i32 %and_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 232 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i8 %trunc_ln54, %zext_ln54" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 233 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%a_0 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 234 'trunc' 'a_0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 19> <Delay = 4.36>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i1 %a_0 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 235 'zext' 'zext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (1.35ns)   --->   "switch i2 %j_0_i, label %branch2.i8 [
    i2 0, label %branch12.i
    i2 1, label %branch1.i7
  ]" [picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 236 'switch' <Predicate = true> <Delay = 1.35>
ST_24 : Operation 237 [1/1] (1.35ns)   --->   "br label %branch12.i" [picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 237 'br' <Predicate = (j_0_i == 1)> <Delay = 1.35>
ST_24 : Operation 238 [1/1] (1.35ns)   --->   "br label %branch12.i" [picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 238 'br' <Predicate = (j_0_i != 0 & j_0_i != 1)> <Delay = 1.35>
ST_24 : Operation 239 [1/1] (0.79ns)   --->   "%icmp_ln1402 = icmp eq i2 %j_0_i, 0" [picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 239 'icmp' 'icmp_ln1402' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (0.79ns)   --->   "%icmp_ln1402_1 = icmp eq i2 %j_0_i, 1" [picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 240 'icmp' 'icmp_ln1402_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_4)   --->   "%or_ln1402 = or i1 %icmp_ln1402_1, %icmp_ln1402" [picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 241 'or' 'or_ln1402' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_4)   --->   "%select_ln54_3 = select i1 %icmp_ln1402_1, i7 16, i7 12" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 242 'select' 'select_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln54_4 = select i1 %or_ln1402, i7 %select_ln54_3, i7 20" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 243 'select' 'select_ln54_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i7 %select_ln54_4 to i64" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 244 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%slab_addr_10 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln54_15" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 245 'getelementptr' 'slab_addr_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [2/2] (2.77ns)   --->   "%slab_load_9 = load i32* %slab_addr_10, align 4" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 246 'load' 'slab_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>

State 25 <SV = 20> <Delay = 8.50>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%a_2_2_i = phi i8 [ %zext_ln54_10, %branch2.i8 ], [ %a_2_1_i, %branch1.i7 ], [ %a_2_1_i, %branch15.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 247 'phi' 'a_2_2_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%a_1_2_i = phi i8 [ %a_1_1_i, %branch2.i8 ], [ %zext_ln54_10, %branch1.i7 ], [ %a_1_1_i, %branch15.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 248 'phi' 'a_1_2_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%a_0_2_i = phi i8 [ %a_0_1_i, %branch2.i8 ], [ %a_0_1_i, %branch1.i7 ], [ %zext_ln54_10, %branch15.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500]   --->   Operation 249 'phi' 'a_0_2_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln1402, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 250 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%cast_offset4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_30, i3 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 251 'bitconcatenate' 'cast_offset4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 252 [1/2] (2.77ns)   --->   "%slab_load_9 = load i32* %slab_addr_10, align 4" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 252 'load' 'slab_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%or_ln54_1 = or i5 %cast_offset4, 7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 253 'or' 'or_ln54_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (1.21ns)   --->   "%icmp_ln54_1 = icmp ugt i5 %cast_offset4, %or_ln54_1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 254 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln54_16 = zext i5 %cast_offset4 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 255 'zext' 'zext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln54_17 = zext i5 %or_ln54_1 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 256 'zext' 'zext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_7)   --->   "%tmp_31 = call i32 @llvm.part.select.i32(i32 %slab_load_9, i32 31, i32 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 257 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (1.54ns)   --->   "%sub_ln54_5 = sub i6 %zext_ln54_16, %zext_ln54_17" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 258 'sub' 'sub_ln54_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_7)   --->   "%xor_ln54_4 = xor i6 %zext_ln54_16, 31" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 259 'xor' 'xor_ln54_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (1.54ns)   --->   "%sub_ln54_6 = sub i6 %zext_ln54_17, %zext_ln54_16" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 260 'sub' 'sub_ln54_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_7)   --->   "%select_ln54_5 = select i1 %icmp_ln54_1, i6 %sub_ln54_5, i6 %sub_ln54_6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 261 'select' 'select_ln54_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_7)   --->   "%select_ln54_6 = select i1 %icmp_ln54_1, i32 %tmp_31, i32 %slab_load_9" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 262 'select' 'select_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_7)   --->   "%select_ln54_7 = select i1 %icmp_ln54_1, i6 %xor_ln54_4, i6 %zext_ln54_16" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 263 'select' 'select_ln54_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 264 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln54_7 = sub i6 31, %select_ln54_5" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 264 'sub' 'sub_ln54_7' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_7)   --->   "%zext_ln54_18 = zext i6 %select_ln54_7 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 265 'zext' 'zext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_3)   --->   "%zext_ln54_19 = zext i6 %sub_ln54_7 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 266 'zext' 'zext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 267 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln54_7 = lshr i32 %select_ln54_6, %zext_ln54_18" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 267 'lshr' 'lshr_ln54_7' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_3)   --->   "%lshr_ln54_8 = lshr i32 -1, %zext_ln54_19" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 268 'lshr' 'lshr_ln54_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_3)   --->   "%and_ln54_1 = and i32 %lshr_ln54_7, %lshr_ln54_8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 269 'and' 'and_ln54_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_3)   --->   "%trunc_ln54_2 = trunc i32 %and_ln54_1 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 270 'trunc' 'trunc_ln54_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_3 = lshr i8 %trunc_ln54_2, %zext_ln54_5" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 271 'lshr' 'lshr_ln54_3' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%b_0 = trunc i8 %lshr_ln54_3 to i1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 272 'trunc' 'b_0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 21> <Delay = 6.94>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i1 %b_0 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 273 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (1.35ns)   --->   "switch i2 %j_0_i, label %branch5.i10 [
    i2 0, label %branch9.i
    i2 1, label %branch4.i9
  ]" [picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 274 'switch' <Predicate = true> <Delay = 1.35>
ST_26 : Operation 275 [1/1] (1.35ns)   --->   "br label %branch9.i" [picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 275 'br' <Predicate = (j_0_i == 1)> <Delay = 1.35>
ST_26 : Operation 276 [1/1] (1.35ns)   --->   "br label %branch9.i" [picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 276 'br' <Predicate = (j_0_i != 0 & j_0_i != 1)> <Delay = 1.35>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_32 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_2_i, i32 3, i32 4)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 277 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "%cast_offset5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_32, i3 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 278 'bitconcatenate' 'cast_offset5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln54_2 = or i5 %cast_offset5, 7" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 279 'or' 'or_ln54_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (1.21ns)   --->   "%icmp_ln54_2 = icmp ugt i5 %cast_offset5, %or_ln54_2" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 280 'icmp' 'icmp_ln54_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln54_20 = zext i5 %cast_offset5 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 281 'zext' 'zext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln54_21 = zext i5 %or_ln54_2 to i6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 282 'zext' 'zext_ln54_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_9)   --->   "%tmp_33 = call i32 @llvm.part.select.i32(i32 %slab_load_9, i32 31, i32 0)" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 283 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (1.54ns)   --->   "%sub_ln54_8 = sub i6 %zext_ln54_20, %zext_ln54_21" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 284 'sub' 'sub_ln54_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_9)   --->   "%xor_ln54_5 = xor i6 %zext_ln54_20, 31" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 285 'xor' 'xor_ln54_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 286 [1/1] (1.54ns)   --->   "%sub_ln54_9 = sub i6 %zext_ln54_21, %zext_ln54_20" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 286 'sub' 'sub_ln54_9' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_10)   --->   "%select_ln54_8 = select i1 %icmp_ln54_2, i6 %sub_ln54_8, i6 %sub_ln54_9" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 287 'select' 'select_ln54_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_9)   --->   "%select_ln54_9 = select i1 %icmp_ln54_2, i32 %tmp_33, i32 %slab_load_9" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 288 'select' 'select_ln54_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_9)   --->   "%select_ln54_10 = select i1 %icmp_ln54_2, i6 %xor_ln54_5, i6 %zext_ln54_20" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 289 'select' 'select_ln54_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 290 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln54_10 = sub i6 31, %select_ln54_8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 290 'sub' 'sub_ln54_10' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_9)   --->   "%zext_ln54_22 = zext i6 %select_ln54_10 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 291 'zext' 'zext_ln54_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_4)   --->   "%zext_ln54_23 = zext i6 %sub_ln54_10 to i32" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 292 'zext' 'zext_ln54_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 293 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln54_9 = lshr i32 %select_ln54_9, %zext_ln54_22" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 293 'lshr' 'lshr_ln54_9' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_4)   --->   "%lshr_ln54_10 = lshr i32 -1, %zext_ln54_23" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 294 'lshr' 'lshr_ln54_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_4)   --->   "%and_ln54_2 = and i32 %lshr_ln54_9, %lshr_ln54_10" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 295 'and' 'and_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_4)   --->   "%trunc_ln54_4 = trunc i32 %and_ln54_2 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 296 'trunc' 'trunc_ln54_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_4 = lshr i8 %trunc_ln54_4, %zext_ln54_6" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 297 'lshr' 'lshr_ln54_4' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%c_0 = trunc i8 %lshr_ln54_4 to i1" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 298 'trunc' 'c_0' <Predicate = true> <Delay = 0.00>

State 27 <SV = 22> <Delay = 1.35>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%b_2_2_i = phi i8 [ %zext_ln54_11, %branch5.i10 ], [ %b_2_1_i, %branch4.i9 ], [ %b_2_1_i, %branch12.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 299 'phi' 'b_2_2_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%b_1_2_i = phi i8 [ %b_1_1_i, %branch5.i10 ], [ %zext_ln54_11, %branch4.i9 ], [ %b_1_1_i, %branch12.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 300 'phi' 'b_1_2_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.00ns)   --->   "%b_0_2_i = phi i8 [ %b_0_1_i, %branch5.i10 ], [ %b_0_1_i, %branch4.i9 ], [ %zext_ln54_11, %branch12.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500]   --->   Operation 301 'phi' 'b_0_2_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i1 %c_0 to i8" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 302 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (1.35ns)   --->   "switch i2 %j_0_i, label %branch8.i [
    i2 0, label %.preheader.i.backedge
    i2 1, label %branch7.i
  ]" [picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 303 'switch' <Predicate = true> <Delay = 1.35>
ST_27 : Operation 304 [1/1] (1.35ns)   --->   "br label %.preheader.i.backedge" [picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 304 'br' <Predicate = (j_0_i == 1)> <Delay = 1.35>
ST_27 : Operation 305 [1/1] (1.35ns)   --->   "br label %.preheader.i.backedge" [picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 305 'br' <Predicate = (j_0_i != 0 & j_0_i != 1)> <Delay = 1.35>

State 28 <SV = 23> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%c_2_1_i_be = phi i8 [ %zext_ln54_12, %branch8.i ], [ %c_2_1_i, %branch7.i ], [ %c_2_1_i, %branch9.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 306 'phi' 'c_2_1_i_be' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (0.00ns)   --->   "%c_1_1_i_be = phi i8 [ %c_1_1_i, %branch8.i ], [ %zext_ln54_12, %branch7.i ], [ %c_1_1_i, %branch9.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 307 'phi' 'c_1_1_i_be' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%c_0_1_i_be = phi i8 [ %c_0_1_i, %branch8.i ], [ %c_0_1_i, %branch7.i ], [ %zext_ln54_12, %branch9.i ]" [picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500]   --->   Operation 308 'phi' 'c_0_1_i_be' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "br label %.preheader.i"   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 17> <Delay = 2.18>
ST_29 : Operation 310 [1/2] (2.18ns)   --->   "%call_ret15_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i8 %ab_0_1_load, i8 %ab_1_1_load, i8 %ab_2_1_load, [498 x i8]* %tapes_tape, i32 %tapes_pos_0_load, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 310 'call' 'call_ret15_i' <Predicate = true> <Delay = 2.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_i = extractvalue { i32, i8, i8, i8 } %call_ret15_i, 0" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 311 'extractvalue' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (0.00ns)   --->   "%ab_0 = extractvalue { i32, i8, i8, i8 } %call_ret15_i, 1" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 312 'extractvalue' 'ab_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 313 [1/1] (0.00ns)   --->   "%ab_1 = extractvalue { i32, i8, i8, i8 } %call_ret15_i, 2" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 313 'extractvalue' 'ab_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 314 [1/1] (0.00ns)   --->   "%ab_2 = extractvalue { i32, i8, i8, i8 } %call_ret15_i, 3" [picnic_impl.c:1406->picnic_impl.c:1500]   --->   Operation 314 'extractvalue' 'ab_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "store i8 %ab_2, i8* %ab_2_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 315 'store' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 316 [1/1] (0.00ns)   --->   "store i8 %ab_1, i8* %ab_1_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 316 'store' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "store i8 %ab_0, i8* %ab_0_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 317 'store' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 4.22>
ST_30 : Operation 318 [1/1] (0.00ns)   --->   "%bc_0_1_load = load i8* %bc_0_1" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 318 'load' 'bc_0_1_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%bc_1_1_load = load i8* %bc_1_1" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 319 'load' 'bc_1_1_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "%bc_2_1_load = load i8* %bc_2_1" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 320 'load' 'bc_2_1_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 321 [2/2] (4.22ns)   --->   "%call_ret24_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i8 %bc_0_1_load, i8 %bc_1_1_load, i8 %bc_2_1_load, [498 x i8]* %tapes_tape, i32 %tmp_i, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 321 'call' 'call_ret24_i' <Predicate = true> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 19> <Delay = 2.18>
ST_31 : Operation 322 [1/2] (2.18ns)   --->   "%call_ret24_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i8 %bc_0_1_load, i8 %bc_1_1_load, i8 %bc_2_1_load, [498 x i8]* %tapes_tape, i32 %tmp_i, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 322 'call' 'call_ret24_i' <Predicate = true> <Delay = 2.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_9_i = extractvalue { i32, i8, i8, i8 } %call_ret24_i, 0" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 323 'extractvalue' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 324 [1/1] (0.00ns)   --->   "%bc_0 = extractvalue { i32, i8, i8, i8 } %call_ret24_i, 1" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 324 'extractvalue' 'bc_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%bc_1 = extractvalue { i32, i8, i8, i8 } %call_ret24_i, 2" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 325 'extractvalue' 'bc_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%bc_2 = extractvalue { i32, i8, i8, i8 } %call_ret24_i, 3" [picnic_impl.c:1407->picnic_impl.c:1500]   --->   Operation 326 'extractvalue' 'bc_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "store i8 %bc_2, i8* %bc_2_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 327 'store' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "store i8 %bc_1, i8* %bc_1_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 328 'store' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "store i8 %bc_0, i8* %bc_0_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 329 'store' <Predicate = true> <Delay = 0.00>

State 32 <SV = 20> <Delay = 4.22>
ST_32 : Operation 330 [1/1] (0.00ns)   --->   "%ca_0_1_load = load i8* %ca_0_1" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 330 'load' 'ca_0_1_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%ca_1_1_load = load i8* %ca_1_1" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 331 'load' 'ca_1_1_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 332 [1/1] (0.00ns)   --->   "%ca_2_1_load = load i8* %ca_2_1" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 332 'load' 'ca_2_1_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 333 [2/2] (4.22ns)   --->   "%call_ret3_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i8 %ca_0_1_load, i8 %ca_1_1_load, i8 %ca_2_1_load, [498 x i8]* %tapes_tape, i32 %tmp_9_i, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 333 'call' 'call_ret3_i' <Predicate = true> <Delay = 4.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 21> <Delay = 2.18>
ST_33 : Operation 334 [1/2] (2.18ns)   --->   "%call_ret3_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i8 %ca_0_1_load, i8 %ca_1_1_load, i8 %ca_2_1_load, [498 x i8]* %tapes_tape, i32 %tmp_9_i, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 334 'call' 'call_ret3_i' <Predicate = true> <Delay = 2.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_1_i = extractvalue { i32, i8, i8, i8 } %call_ret3_i, 0" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 335 'extractvalue' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 336 [1/1] (0.00ns)   --->   "%ca_0 = extractvalue { i32, i8, i8, i8 } %call_ret3_i, 1" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 336 'extractvalue' 'ca_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 337 [1/1] (0.00ns)   --->   "%ca_1 = extractvalue { i32, i8, i8, i8 } %call_ret3_i, 2" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 337 'extractvalue' 'ca_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 338 [1/1] (0.00ns)   --->   "%ca_2 = extractvalue { i32, i8, i8, i8 } %call_ret3_i, 3" [picnic_impl.c:1408->picnic_impl.c:1500]   --->   Operation 338 'extractvalue' 'ca_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66)   --->   "%shl_ln66 = shl i8 1, %zext_ln54" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 339 'shl' 'shl_ln66' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 340 [1/1] (1.68ns) (out node of the LUT)   --->   "%xor_ln66 = xor i8 %shl_ln66, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 340 'xor' 'xor_ln66' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_1)   --->   "%shl_ln66_1 = shl i8 1, %zext_ln54_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 341 'shl' 'shl_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 342 [1/1] (1.68ns) (out node of the LUT)   --->   "%xor_ln66_1 = xor i8 %shl_ln66_1, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 342 'xor' 'xor_ln66_1' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_2)   --->   "%shl_ln66_2 = shl i8 1, %zext_ln54_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 343 'shl' 'shl_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 344 [1/1] (1.68ns) (out node of the LUT)   --->   "%xor_ln66_2 = xor i8 %shl_ln66_2, -1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 344 'xor' 'xor_ln66_2' <Predicate = true> <Delay = 1.68> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 345 [1/1] (0.00ns)   --->   "store i8 %ca_2, i8* %ca_2_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 345 'store' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 346 [1/1] (0.00ns)   --->   "store i8 %ca_1, i8* %ca_1_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 346 'store' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 347 [1/1] (0.00ns)   --->   "store i8 %ca_0, i8* %ca_0_1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 347 'store' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 348 [1/1] (1.35ns)   --->   "br label %11" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 348 'br' <Predicate = true> <Delay = 1.35>

State 34 <SV = 22> <Delay = 4.22>
ST_34 : Operation 349 [1/1] (0.00ns)   --->   "%j_1_i = phi i2 [ 0, %10 ], [ %j, %branch624.i ]"   --->   Operation 349 'phi' 'j_1_i' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 350 [1/1] (0.79ns)   --->   "%icmp_ln1410 = icmp eq i2 %j_1_i, -1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 350 'icmp' 'icmp_ln1410' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 351 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 351 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 352 [1/1] (1.20ns)   --->   "%j = add i2 %j_1_i, 1" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 352 'add' 'j' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 353 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1410, label %13, label %12" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 353 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 354 [1/1] (1.45ns)   --->   "switch i2 %j_1_i, label %branch828.i [
    i2 0, label %branch624.i
    i2 1, label %branch726.i
  ]" [picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 354 'switch' <Predicate = (!icmp_ln1410)> <Delay = 1.45>
ST_34 : Operation 355 [1/1] (1.45ns)   --->   "br label %branch624.i" [picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 355 'br' <Predicate = (!icmp_ln1410 & j_1_i == 1)> <Delay = 1.45>
ST_34 : Operation 356 [1/1] (1.45ns)   --->   "br label %branch624.i" [picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 356 'br' <Predicate = (!icmp_ln1410 & j_1_i != 0 & j_1_i != 1)> <Delay = 1.45>
ST_34 : Operation 357 [1/1] (0.00ns)   --->   "%phi_ln66 = phi i7 [ 16, %branch726.i ], [ 20, %branch828.i ], [ 12, %12 ]" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 357 'phi' 'phi_ln66' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_34 : Operation 358 [1/1] (1.37ns)   --->   "%tmp_5_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i2 %j_1_i)" [picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 358 'mux' 'tmp_5_i' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 359 [1/1] (1.37ns)   --->   "%tmp_6_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %bc_0, i8 %bc_1, i8 %bc_2, i2 %j_1_i)" [picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 359 'mux' 'tmp_6_i' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln1401, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 360 'partselect' 'tmp_21' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i7 %phi_ln66 to i64" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 361 'zext' 'zext_ln66' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%slab_addr_7 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln66" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 362 'getelementptr' 'slab_addr_7' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_34 : Operation 363 [2/2] (2.77ns)   --->   "%slab_load_6 = load i32* %slab_addr_7, align 4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 363 'load' 'slab_load_6' <Predicate = (!icmp_ln1410)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_34 : Operation 364 [1/1] (1.37ns)   --->   "%tmp_7_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i2 %j_1_i)" [picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 364 'mux' 'tmp_7_i' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 365 [1/1] (1.37ns)   --->   "%tmp_8_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i2 %j_1_i)" [picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 365 'mux' 'tmp_8_i' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 366 [1/1] (1.37ns)   --->   "%tmp_10_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %ca_0, i8 %ca_1, i8 %ca_2, i2 %j_1_i)" [picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 366 'mux' 'tmp_10_i' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_4)   --->   "%xor_ln1412 = xor i8 %tmp_7_i, %tmp_10_i" [picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 367 'xor' 'xor_ln1412' <Predicate = (!icmp_ln1410)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_4)   --->   "%xor_ln1412_1 = xor i8 %xor_ln1412, %tmp_8_i" [picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 368 'xor' 'xor_ln1412_1' <Predicate = (!icmp_ln1410)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln1402, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 369 'partselect' 'tmp_24' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_34 : Operation 370 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_4 = shl i8 %xor_ln1412_1, %zext_ln54_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 370 'shl' 'shl_ln66_4' <Predicate = (!icmp_ln1410)> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 371 [1/1] (1.37ns)   --->   "%tmp_i_68 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i2 %j_1_i)" [picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 371 'mux' 'tmp_i_68' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 372 [1/1] (1.37ns)   --->   "%tmp_11_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i2 %j_1_i)" [picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 372 'mux' 'tmp_11_i' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 373 [1/1] (1.37ns)   --->   "%tmp_12_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i2 %j_1_i)" [picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 373 'mux' 'tmp_12_i' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 374 [1/1] (1.37ns)   --->   "%tmp_13_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %ab_0, i8 %ab_1, i8 %ab_2, i2 %j_1_i)" [picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 374 'mux' 'tmp_13_i' <Predicate = (!icmp_ln1410)> <Delay = 1.37> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_5)   --->   "%xor_ln1413 = xor i8 %tmp_11_i, %tmp_i_68" [picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 375 'xor' 'xor_ln1413' <Predicate = (!icmp_ln1410)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_5)   --->   "%xor_ln1413_1 = xor i8 %tmp_12_i, %tmp_13_i" [picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 376 'xor' 'xor_ln1413_1' <Predicate = (!icmp_ln1410)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_5)   --->   "%xor_ln1413_2 = xor i8 %xor_ln1413_1, %xor_ln1413" [picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 377 'xor' 'xor_ln1413_2' <Predicate = (!icmp_ln1410)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_2_i, i32 3, i32 4)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 378 'partselect' 'tmp_27' <Predicate = (!icmp_ln1410)> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_5 = shl i8 %xor_ln1413_2, %zext_ln54_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 379 'shl' 'shl_ln66_5' <Predicate = (!icmp_ln1410)> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 380 [1/1] (1.54ns)   --->   "%add_ln1398 = add i5 %bitNumber_assign_2_i, 3" [picnic_impl.c:1398->picnic_impl.c:1500]   --->   Operation 380 'add' 'add_ln1398' <Predicate = (icmp_ln1410)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 381 [1/1] (1.35ns)   --->   "store i32 %tmp_1_i, i32* %tapes_pos_0" [picnic_impl.c:1398->picnic_impl.c:1500]   --->   Operation 381 'store' <Predicate = (icmp_ln1410)> <Delay = 1.35>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "br label %8" [picnic_impl.c:1398->picnic_impl.c:1500]   --->   Operation 382 'br' <Predicate = (icmp_ln1410)> <Delay = 0.00>

State 35 <SV = 23> <Delay = 8.50>
ST_35 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%xor_ln1411 = xor i8 %tmp_6_i, %tmp_5_i" [picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 383 'xor' 'xor_ln1411' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 384 [1/1] (0.00ns)   --->   "%cast_offset1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_21, i3 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 384 'bitconcatenate' 'cast_offset1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 385 [1/2] (2.77ns)   --->   "%slab_load_6 = load i32* %slab_addr_7, align 4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 385 'load' 'slab_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_35 : Operation 386 [1/1] (0.00ns)   --->   "%or_ln66_3 = or i5 %cast_offset1, 7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 386 'or' 'or_ln66_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 387 [1/1] (1.21ns)   --->   "%icmp_ln66 = icmp ugt i5 %cast_offset1, %or_ln66_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 387 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i5 %cast_offset1 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 388 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i5 %or_ln66_3 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 389 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%tmp_22 = call i32 @llvm.part.select.i32(i32 %slab_load_6, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 390 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 391 [1/1] (1.54ns)   --->   "%sub_ln66 = sub i6 %zext_ln66_1, %zext_ln66_2" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 391 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%xor_ln66_3 = xor i6 %zext_ln66_1, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 392 'xor' 'xor_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 393 [1/1] (1.54ns)   --->   "%sub_ln66_1 = sub i6 %zext_ln66_2, %zext_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 393 'sub' 'sub_ln66_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_2)   --->   "%select_ln66 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 394 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_1 = select i1 %icmp_ln66, i32 %tmp_22, i32 %slab_load_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 395 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%select_ln66_2 = select i1 %icmp_ln66, i6 %xor_ln66_3, i6 %zext_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 396 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 397 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_2 = sub i6 31, %select_ln66" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 397 'sub' 'sub_ln66_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66)   --->   "%zext_ln66_3 = zext i6 %select_ln66_2 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 398 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%zext_ln66_4 = zext i6 %sub_ln66_2 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 399 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 400 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66 = lshr i32 %select_ln66_1, %zext_ln66_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 400 'lshr' 'lshr_ln66' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%lshr_ln66_1 = lshr i32 -1, %zext_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 401 'lshr' 'lshr_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66_3 = and i32 %lshr_ln66, %lshr_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 402 'and' 'and_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%trunc_ln66 = trunc i32 %and_ln66_3 to i8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 403 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%shl_ln66_3 = shl i8 %xor_ln1411, %zext_ln54" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 404 'shl' 'shl_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln66)   --->   "%and_ln66 = and i8 %trunc_ln66, %xor_ln66" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 405 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 406 [1/1] (2.42ns) (out node of the LUT)   --->   "%or_ln66 = or i8 %and_ln66, %shl_ln66_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 406 'or' 'or_ln66' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 7.22>
ST_36 : Operation 407 [1/1] (1.21ns)   --->   "%icmp_ln66_1 = icmp ugt i5 %cast_offset1, %or_ln66_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 407 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln66_5 = zext i5 %cast_offset1 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 408 'zext' 'zext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln66_6 = zext i5 %or_ln66_3 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 409 'zext' 'zext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_6)   --->   "%zext_ln66_7 = zext i8 %or_ln66 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 410 'zext' 'zext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_6)   --->   "%xor_ln66_4 = xor i6 %zext_ln66_5, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 411 'xor' 'xor_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%select_ln66_3 = select i1 %icmp_ln66_1, i6 %zext_ln66_5, i6 %zext_ln66_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 412 'select' 'select_ln66_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%select_ln66_4 = select i1 %icmp_ln66_1, i6 %zext_ln66_6, i6 %zext_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 413 'select' 'select_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_6)   --->   "%select_ln66_5 = select i1 %icmp_ln66_1, i6 %xor_ln66_4, i6 %zext_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 414 'select' 'select_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%xor_ln66_5 = xor i6 %select_ln66_3, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 415 'xor' 'xor_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_6)   --->   "%zext_ln66_8 = zext i6 %select_ln66_5 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 416 'zext' 'zext_ln66_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%zext_ln66_9 = zext i6 %select_ln66_4 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 417 'zext' 'zext_ln66_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%zext_ln66_10 = zext i6 %xor_ln66_5 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 418 'zext' 'zext_ln66_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 419 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_6 = shl i32 %zext_ln66_7, %zext_ln66_8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 419 'shl' 'shl_ln66_6' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%tmp_23 = call i32 @llvm.part.select.i32(i32 %shl_ln66_6, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 420 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_5)   --->   "%select_ln66_6 = select i1 %icmp_ln66_1, i32 %tmp_23, i32 %shl_ln66_6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 421 'select' 'select_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%shl_ln66_7 = shl i32 -1, %zext_ln66_9" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 422 'shl' 'shl_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%lshr_ln66_2 = lshr i32 -1, %zext_ln66_10" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 423 'lshr' 'lshr_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 424 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_4 = and i32 %shl_ln66_7, %lshr_ln66_2" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 424 'and' 'and_ln66_4' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 425 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_5 = and i32 %select_ln66_6, %and_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 425 'and' 'and_ln66_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln66_11 = zext i2 %tmp_21 to i4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 426 'zext' 'zext_ln66_11' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 427 [1/1] (1.49ns)   --->   "%shl_ln66_8 = shl i4 1, %zext_ln66_11" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 427 'shl' 'shl_ln66_8' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 428 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_7, i32 %and_ln66_5, i4 %shl_ln66_8)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 428 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>

State 37 <SV = 25> <Delay = 4.43>
ST_37 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln66)   --->   "%mem_index_phi1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 -313219, i20 -313215, i20 -313211, i20 -313211, i2 %j_1_i)" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 429 'mux' 'mem_index_phi1' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln66)   --->   "%trunc_ln66_1 = trunc i20 %mem_index_phi1 to i7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 430 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 431 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln66 = add i7 15, %trunc_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 431 'add' 'add_ln66' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln66_12 = zext i7 %add_ln66 to i64" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 432 'zext' 'zext_ln66_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 433 [1/1] (0.00ns)   --->   "%slab_addr_8 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln66_12" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 433 'getelementptr' 'slab_addr_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 434 [2/2] (2.77ns)   --->   "%slab_load_7 = load i32* %slab_addr_8, align 4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 434 'load' 'slab_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>

State 38 <SV = 26> <Delay = 8.36>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "%cast_offset2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_24, i3 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 435 'bitconcatenate' 'cast_offset2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 436 [1/2] (2.77ns)   --->   "%slab_load_7 = load i32* %slab_addr_8, align 4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 436 'load' 'slab_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_38 : Operation 437 [1/1] (0.00ns)   --->   "%or_ln66_4 = or i5 %cast_offset2, 7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 437 'or' 'or_ln66_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 438 [1/1] (1.21ns)   --->   "%icmp_ln66_2 = icmp ugt i5 %cast_offset2, %or_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 438 'icmp' 'icmp_ln66_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln66_13 = zext i5 %cast_offset2 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 439 'zext' 'zext_ln66_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln66_14 = zext i5 %or_ln66_4 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 440 'zext' 'zext_ln66_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_3)   --->   "%tmp_25 = call i32 @llvm.part.select.i32(i32 %slab_load_7, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 441 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 442 [1/1] (1.54ns)   --->   "%sub_ln66_3 = sub i6 %zext_ln66_13, %zext_ln66_14" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 442 'sub' 'sub_ln66_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_3)   --->   "%xor_ln66_6 = xor i6 %zext_ln66_13, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 443 'xor' 'xor_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 444 [1/1] (1.54ns)   --->   "%sub_ln66_4 = sub i6 %zext_ln66_14, %zext_ln66_13" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 444 'sub' 'sub_ln66_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_5)   --->   "%select_ln66_7 = select i1 %icmp_ln66_2, i6 %sub_ln66_3, i6 %sub_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 445 'select' 'select_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_3)   --->   "%select_ln66_8 = select i1 %icmp_ln66_2, i32 %tmp_25, i32 %slab_load_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 446 'select' 'select_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_3)   --->   "%select_ln66_9 = select i1 %icmp_ln66_2, i6 %xor_ln66_6, i6 %zext_ln66_13" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 447 'select' 'select_ln66_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 448 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_5 = sub i6 31, %select_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 448 'sub' 'sub_ln66_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_3)   --->   "%zext_ln66_15 = zext i6 %select_ln66_9 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 449 'zext' 'zext_ln66_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%zext_ln66_16 = zext i6 %sub_ln66_5 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 450 'zext' 'zext_ln66_16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 451 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66_3 = lshr i32 %select_ln66_8, %zext_ln66_15" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 451 'lshr' 'lshr_ln66_3' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%lshr_ln66_4 = lshr i32 -1, %zext_ln66_16" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 452 'lshr' 'lshr_ln66_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%and_ln66_6 = and i32 %lshr_ln66_3, %lshr_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 453 'and' 'and_ln66_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%trunc_ln66_2 = trunc i32 %and_ln66_6 to i8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 454 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_1)   --->   "%and_ln66_1 = and i8 %trunc_ln66_2, %xor_ln66_1" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 455 'and' 'and_ln66_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 456 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln66_1 = or i8 %and_ln66_1, %shl_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 456 'or' 'or_ln66_1' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 7.22>
ST_39 : Operation 457 [1/1] (1.21ns)   --->   "%icmp_ln66_3 = icmp ugt i5 %cast_offset2, %or_ln66_4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 457 'icmp' 'icmp_ln66_3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln66_17 = zext i5 %cast_offset2 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 458 'zext' 'zext_ln66_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln66_18 = zext i5 %or_ln66_4 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 459 'zext' 'zext_ln66_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_9)   --->   "%zext_ln66_19 = zext i8 %or_ln66_1 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 460 'zext' 'zext_ln66_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_9)   --->   "%xor_ln66_7 = xor i6 %zext_ln66_17, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 461 'xor' 'xor_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%select_ln66_10 = select i1 %icmp_ln66_3, i6 %zext_ln66_17, i6 %zext_ln66_18" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 462 'select' 'select_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%select_ln66_11 = select i1 %icmp_ln66_3, i6 %zext_ln66_18, i6 %zext_ln66_17" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 463 'select' 'select_ln66_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_9)   --->   "%select_ln66_12 = select i1 %icmp_ln66_3, i6 %xor_ln66_7, i6 %zext_ln66_17" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 464 'select' 'select_ln66_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%xor_ln66_8 = xor i6 %select_ln66_10, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 465 'xor' 'xor_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_9)   --->   "%zext_ln66_20 = zext i6 %select_ln66_12 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 466 'zext' 'zext_ln66_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%zext_ln66_21 = zext i6 %select_ln66_11 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 467 'zext' 'zext_ln66_21' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%zext_ln66_22 = zext i6 %xor_ln66_8 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 468 'zext' 'zext_ln66_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 469 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_9 = shl i32 %zext_ln66_19, %zext_ln66_20" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 469 'shl' 'shl_ln66_9' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_8)   --->   "%tmp_26 = call i32 @llvm.part.select.i32(i32 %shl_ln66_9, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 470 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_8)   --->   "%select_ln66_13 = select i1 %icmp_ln66_3, i32 %tmp_26, i32 %shl_ln66_9" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 471 'select' 'select_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%shl_ln66_10 = shl i32 -1, %zext_ln66_21" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 472 'shl' 'shl_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%lshr_ln66_5 = lshr i32 -1, %zext_ln66_22" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 473 'lshr' 'lshr_ln66_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 474 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_7 = and i32 %shl_ln66_10, %lshr_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 474 'and' 'and_ln66_7' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 475 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_8 = and i32 %select_ln66_13, %and_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 475 'and' 'and_ln66_8' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln66_23 = zext i2 %tmp_24 to i4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 476 'zext' 'zext_ln66_23' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 477 [1/1] (1.49ns)   --->   "%shl_ln66_11 = shl i4 1, %zext_ln66_23" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 477 'shl' 'shl_ln66_11' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 478 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_8, i32 %and_ln66_8, i4 %shl_ln66_11)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 478 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>

State 40 <SV = 28> <Delay = 4.43>
ST_40 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_1)   --->   "%mem_index_phi2 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 -313219, i20 -313215, i20 -313211, i20 -313211, i2 %j_1_i)" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 479 'mux' 'mem_index_phi2' <Predicate = true> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_1)   --->   "%trunc_ln66_3 = trunc i20 %mem_index_phi2 to i7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 480 'trunc' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 481 [1/1] (1.66ns) (out node of the LUT)   --->   "%add_ln66_1 = add i7 15, %trunc_ln66_3" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 481 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln66_24 = zext i7 %add_ln66_1 to i64" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 482 'zext' 'zext_ln66_24' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 483 [1/1] (0.00ns)   --->   "%slab_addr_9 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln66_24" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 483 'getelementptr' 'slab_addr_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 484 [2/2] (2.77ns)   --->   "%slab_load_8 = load i32* %slab_addr_9, align 4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 484 'load' 'slab_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>

State 41 <SV = 29> <Delay = 8.36>
ST_41 : Operation 485 [1/1] (0.00ns)   --->   "%cast_offset3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_27, i3 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 485 'bitconcatenate' 'cast_offset3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 486 [1/2] (2.77ns)   --->   "%slab_load_8 = load i32* %slab_addr_9, align 4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 486 'load' 'slab_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_41 : Operation 487 [1/1] (0.00ns)   --->   "%or_ln66_5 = or i5 %cast_offset3, 7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 487 'or' 'or_ln66_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 488 [1/1] (1.21ns)   --->   "%icmp_ln66_4 = icmp ugt i5 %cast_offset3, %or_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 488 'icmp' 'icmp_ln66_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln66_25 = zext i5 %cast_offset3 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 489 'zext' 'zext_ln66_25' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln66_26 = zext i5 %or_ln66_5 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 490 'zext' 'zext_ln66_26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_6)   --->   "%tmp_28 = call i32 @llvm.part.select.i32(i32 %slab_load_8, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 491 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 492 [1/1] (1.54ns)   --->   "%sub_ln66_6 = sub i6 %zext_ln66_25, %zext_ln66_26" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 492 'sub' 'sub_ln66_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_6)   --->   "%xor_ln66_9 = xor i6 %zext_ln66_25, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 493 'xor' 'xor_ln66_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 494 [1/1] (1.54ns)   --->   "%sub_ln66_7 = sub i6 %zext_ln66_26, %zext_ln66_25" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 494 'sub' 'sub_ln66_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node sub_ln66_8)   --->   "%select_ln66_14 = select i1 %icmp_ln66_4, i6 %sub_ln66_6, i6 %sub_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 495 'select' 'select_ln66_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_6)   --->   "%select_ln66_15 = select i1 %icmp_ln66_4, i32 %tmp_28, i32 %slab_load_8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 496 'select' 'select_ln66_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_6)   --->   "%select_ln66_16 = select i1 %icmp_ln66_4, i6 %xor_ln66_9, i6 %zext_ln66_25" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 497 'select' 'select_ln66_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 498 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln66_8 = sub i6 31, %select_ln66_14" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 498 'sub' 'sub_ln66_8' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln66_6)   --->   "%zext_ln66_27 = zext i6 %select_ln66_16 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 499 'zext' 'zext_ln66_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%zext_ln66_28 = zext i6 %sub_ln66_8 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 500 'zext' 'zext_ln66_28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 501 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln66_6 = lshr i32 %select_ln66_15, %zext_ln66_27" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 501 'lshr' 'lshr_ln66_6' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%lshr_ln66_7 = lshr i32 -1, %zext_ln66_28" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 502 'lshr' 'lshr_ln66_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%and_ln66_9 = and i32 %lshr_ln66_6, %lshr_ln66_7" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 503 'and' 'and_ln66_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%trunc_ln66_4 = trunc i32 %and_ln66_9 to i8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 504 'trunc' 'trunc_ln66_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_2)   --->   "%and_ln66_2 = and i8 %trunc_ln66_4, %xor_ln66_2" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 505 'and' 'and_ln66_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 506 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln66_2 = or i8 %and_ln66_2, %shl_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 506 'or' 'or_ln66_2' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 7.22>
ST_42 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %slab)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500]   --->   Operation 507 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 508 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %slab)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500]   --->   Operation 508 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 509 [1/1] (1.21ns)   --->   "%icmp_ln66_5 = icmp ugt i5 %cast_offset3, %or_ln66_5" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 509 'icmp' 'icmp_ln66_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln66_29 = zext i5 %cast_offset3 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 510 'zext' 'zext_ln66_29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln66_30 = zext i5 %or_ln66_5 to i6" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 511 'zext' 'zext_ln66_30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_12)   --->   "%zext_ln66_31 = zext i8 %or_ln66_2 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 512 'zext' 'zext_ln66_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_12)   --->   "%xor_ln66_10 = xor i6 %zext_ln66_29, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 513 'xor' 'xor_ln66_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_10)   --->   "%select_ln66_17 = select i1 %icmp_ln66_5, i6 %zext_ln66_29, i6 %zext_ln66_30" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 514 'select' 'select_ln66_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_10)   --->   "%select_ln66_18 = select i1 %icmp_ln66_5, i6 %zext_ln66_30, i6 %zext_ln66_29" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 515 'select' 'select_ln66_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_12)   --->   "%select_ln66_19 = select i1 %icmp_ln66_5, i6 %xor_ln66_10, i6 %zext_ln66_29" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 516 'select' 'select_ln66_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_10)   --->   "%xor_ln66_11 = xor i6 %select_ln66_17, 31" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 517 'xor' 'xor_ln66_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node shl_ln66_12)   --->   "%zext_ln66_32 = zext i6 %select_ln66_19 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 518 'zext' 'zext_ln66_32' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_10)   --->   "%zext_ln66_33 = zext i6 %select_ln66_18 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 519 'zext' 'zext_ln66_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_10)   --->   "%zext_ln66_34 = zext i6 %xor_ln66_11 to i32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 520 'zext' 'zext_ln66_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 521 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln66_12 = shl i32 %zext_ln66_31, %zext_ln66_32" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 521 'shl' 'shl_ln66_12' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%tmp_29 = call i32 @llvm.part.select.i32(i32 %shl_ln66_12, i32 31, i32 0)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 522 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_11)   --->   "%select_ln66_20 = select i1 %icmp_ln66_5, i32 %tmp_29, i32 %shl_ln66_12" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 523 'select' 'select_ln66_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_10)   --->   "%shl_ln66_13 = shl i32 -1, %zext_ln66_33" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 524 'shl' 'shl_ln66_13' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_10)   --->   "%lshr_ln66_8 = lshr i32 -1, %zext_ln66_34" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 525 'lshr' 'lshr_ln66_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 526 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln66_10 = and i32 %shl_ln66_13, %lshr_ln66_8" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 526 'and' 'and_ln66_10' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 527 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln66_11 = and i32 %select_ln66_20, %and_ln66_10" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 527 'and' 'and_ln66_11' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %slab)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 528 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln66_35 = zext i2 %tmp_27 to i4" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 529 'zext' 'zext_ln66_35' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 530 [1/1] (1.49ns)   --->   "%shl_ln66_14 = shl i4 1, %zext_ln66_35" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 530 'shl' 'shl_ln66_14' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 531 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_9, i32 %and_ln66_11, i4 %shl_ln66_14)" [picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500]   --->   Operation 531 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_42 : Operation 532 [1/1] (0.00ns)   --->   "br label %11" [picnic_impl.c:1410->picnic_impl.c:1500]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 16> <Delay = 0.00>
ST_43 : Operation 533 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 12, i14 %add_ln1503)" [picnic_impl.c:1503]   --->   Operation 533 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 1.45>
ST_44 : Operation 534 [2/2] (1.45ns)   --->   "call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 16, i14 %add_ln1503)" [picnic_impl.c:1504]   --->   Operation 534 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 535 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 16, i14 %add_ln1503)" [picnic_impl.c:1504]   --->   Operation 535 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 19> <Delay = 1.45>
ST_46 : Operation 536 [2/2] (1.45ns)   --->   "call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 20, i14 %add_ln1503)" [picnic_impl.c:1505]   --->   Operation 536 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 20> <Delay = 1.66>
ST_47 : Operation 537 [1/2] (0.00ns)   --->   "call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 20, i14 %add_ln1503)" [picnic_impl.c:1505]   --->   Operation 537 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 538 [1/1] (0.00ns)   --->   "%shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [picnic_impl.c:1507]   --->   Operation 538 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 539 [1/1] (1.66ns)   --->   "%add_ln1507 = add i7 %shl_ln1, -4" [picnic_impl.c:1507]   --->   Operation 539 'add' 'add_ln1507' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 540 [1/1] (1.35ns)   --->   "br label %14" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 540 'br' <Predicate = true> <Delay = 1.35>

State 48 <SV = 21> <Delay = 4.43>
ST_48 : Operation 541 [1/1] (0.00ns)   --->   "%i_0_i_i2 = phi i3 [ 0, %mpc_substitution_2.exit ], [ %i_8, %15 ]"   --->   Operation 541 'phi' 'i_0_i_i2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 542 [1/1] (1.00ns)   --->   "%icmp_ln108_1 = icmp eq i3 %i_0_i_i2, -4" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 542 'icmp' 'icmp_ln108_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 543 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 543 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 544 [1/1] (1.34ns)   --->   "%i_8 = add i3 %i_0_i_i2, 1" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 544 'add' 'i_8' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_1, label %mpc_xor_constant.exit.preheader, label %15" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln109_3 = zext i3 %i_0_i_i2 to i7" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 546 'zext' 'zext_ln109_3' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_48 : Operation 547 [1/1] (0.80ns)   --->   "%xor_ln109_5 = xor i3 %i_0_i_i2, -4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 547 'xor' 'xor_ln109_5' <Predicate = (!icmp_ln108_1)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i3 %xor_ln109_5 to i4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 548 'sext' 'sext_ln109_1' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_48 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln109_8 = zext i4 %sext_ln109_1 to i64" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 549 'zext' 'zext_ln109_8' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_48 : Operation 550 [1/1] (0.00ns)   --->   "%slab_addr_4 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_8" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 550 'getelementptr' 'slab_addr_4' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_48 : Operation 551 [2/2] (2.77ns)   --->   "%slab_load_3 = load i32* %slab_addr_4, align 4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 551 'load' 'slab_load_3' <Predicate = (!icmp_ln108_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_48 : Operation 552 [1/1] (1.66ns)   --->   "%add_ln109 = add i7 %zext_ln109_3, %add_ln1507" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 552 'add' 'add_ln109' <Predicate = (!icmp_ln108_1)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln109_4 = zext i7 %add_ln109 to i64" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 553 'zext' 'zext_ln109_4' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_48 : Operation 554 [1/1] (0.00ns)   --->   "%temp_matrix3_addr = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln109_4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 554 'getelementptr' 'temp_matrix3_addr' <Predicate = (!icmp_ln108_1)> <Delay = 0.00>
ST_48 : Operation 555 [2/2] (2.77ns)   --->   "%temp_matrix3_load = load i32* %temp_matrix3_addr, align 4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 555 'load' 'temp_matrix3_load' <Predicate = (!icmp_ln108_1)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_48 : Operation 556 [1/1] (1.35ns)   --->   "br label %mpc_xor_constant.exit" [picnic_impl.c:252->picnic_impl.c:1508]   --->   Operation 556 'br' <Predicate = (icmp_ln108_1)> <Delay = 1.35>

State 49 <SV = 22> <Delay = 6.35>
ST_49 : Operation 557 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5120) nounwind" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 557 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 558 [1/2] (2.77ns)   --->   "%slab_load_3 = load i32* %slab_addr_4, align 4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 558 'load' 'slab_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_49 : Operation 559 [1/2] (2.77ns)   --->   "%temp_matrix3_load = load i32* %temp_matrix3_addr, align 4" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 559 'load' 'temp_matrix3_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 80> <ROM>
ST_49 : Operation 560 [1/1] (0.80ns)   --->   "%xor_ln109_1 = xor i32 %temp_matrix3_load, %slab_load_3" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 560 'xor' 'xor_ln109_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 561 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_4, i32 %xor_ln109_1, i4 -1)" [picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 561 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_49 : Operation 562 [1/1] (0.00ns)   --->   "br label %14" [picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1507]   --->   Operation 562 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 22> <Delay = 1.54>
ST_50 : Operation 563 [1/1] (0.00ns)   --->   "%i_0_i11 = phi i2 [ %i_9, %mpc_xor_constant.exit.loopexit ], [ 0, %mpc_xor_constant.exit.preheader ]"   --->   Operation 563 'phi' 'i_0_i11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 564 [1/1] (0.79ns)   --->   "%icmp_ln252_1 = icmp eq i2 %i_0_i11, -1" [picnic_impl.c:252->picnic_impl.c:1508]   --->   Operation 564 'icmp' 'icmp_ln252_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 565 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 565 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 566 [1/1] (1.20ns)   --->   "%i_9 = add i2 %i_0_i11, 1" [picnic_impl.c:252->picnic_impl.c:1508]   --->   Operation 566 'add' 'i_9' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 567 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252_1, label %mpc_xor.exit38, label %16" [picnic_impl.c:252->picnic_impl.c:1508]   --->   Operation 567 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 568 [1/1] (1.45ns)   --->   "switch i2 %i_0_i11, label %branch2.i31 [
    i2 0, label %branch0.i27
    i2 1, label %branch1.i29
  ]" [picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 568 'switch' <Predicate = (!icmp_ln252_1)> <Delay = 1.45>
ST_50 : Operation 569 [1/1] (1.45ns)   --->   "br label %branch0.i27" [picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 569 'br' <Predicate = (!icmp_ln252_1 & i_0_i11 == 1)> <Delay = 1.45>
ST_50 : Operation 570 [1/1] (1.45ns)   --->   "br label %branch0.i27" [picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 570 'br' <Predicate = (!icmp_ln252_1 & i_0_i11 != 0 & i_0_i11 != 1)> <Delay = 1.45>
ST_50 : Operation 571 [1/1] (1.54ns)   --->   "%r = add i5 %r_0, 1" [picnic_impl.c:1494]   --->   Operation 571 'add' 'r' <Predicate = (icmp_ln252_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 572 [1/1] (0.00ns)   --->   "br label %mpc_xor.exit" [picnic_impl.c:1494]   --->   Operation 572 'br' <Predicate = (icmp_ln252_1)> <Delay = 0.00>

State 51 <SV = 23> <Delay = 1.42>
ST_51 : Operation 573 [1/1] (0.00ns)   --->   "%phi_ln109_1 = phi i5 [ 1, %branch1.i29 ], [ 5, %branch2.i31 ], [ -3, %16 ]" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 573 'phi' 'phi_ln109_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 574 [1/1] (1.42ns)   --->   "%mem_index_phi3 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 -313231, i20 -313227, i20 -313223, i20 -313223, i2 %i_0_i11)" [picnic_impl.c:252->picnic_impl.c:1508]   --->   Operation 574 'mux' 'mem_index_phi3' <Predicate = true> <Delay = 1.42> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 575 [1/1] (1.35ns)   --->   "br label %17" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 575 'br' <Predicate = true> <Delay = 1.35>

State 52 <SV = 24> <Delay = 5.45>
ST_52 : Operation 576 [1/1] (0.00ns)   --->   "%i_0_i_i15 = phi i3 [ 0, %branch0.i27 ], [ %i_10, %18 ]"   --->   Operation 576 'phi' 'i_0_i_i15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 577 [1/1] (1.00ns)   --->   "%icmp_ln108_3 = icmp eq i3 %i_0_i_i15, -4" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 577 'icmp' 'icmp_ln108_3' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 578 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 578 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 579 [1/1] (1.34ns)   --->   "%i_10 = add i3 %i_0_i_i15, 1" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 579 'add' 'i_10' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 580 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108_3, label %mpc_xor_constant.exit.loopexit, label %18" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 580 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln109_9 = zext i3 %i_0_i_i15 to i5" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 581 'zext' 'zext_ln109_9' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_52 : Operation 582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_5 = add i5 %phi_ln109_1, %zext_ln109_9" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 582 'add' 'add_ln109_5' <Predicate = (!icmp_ln108_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 583 [1/1] (2.68ns) (root node of TernaryAdder)   --->   "%add_ln109_6 = add i5 15, %add_ln109_5" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 583 'add' 'add_ln109_6' <Predicate = (!icmp_ln108_3)> <Delay = 2.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln109_10 = zext i5 %add_ln109_6 to i64" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 584 'zext' 'zext_ln109_10' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_52 : Operation 585 [1/1] (0.00ns)   --->   "%slab_addr_11 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_10" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 585 'getelementptr' 'slab_addr_11' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_52 : Operation 586 [2/2] (2.77ns)   --->   "%slab_load_10 = load i32* %slab_addr_11, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 586 'load' 'slab_load_10' <Predicate = (!icmp_ln108_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_52 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln109_11 = zext i3 %i_0_i_i15 to i4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 587 'zext' 'zext_ln109_11' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_52 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = trunc i20 %mem_index_phi3 to i4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 588 'trunc' 'trunc_ln109_1' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_52 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_7 = add i4 %trunc_ln109_1, %zext_ln109_11" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 589 'add' 'add_ln109_7' <Predicate = (!icmp_ln108_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 590 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%add_ln109_8 = add i4 -1, %add_ln109_7" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 590 'add' 'add_ln109_8' <Predicate = (!icmp_ln108_3)> <Delay = 2.57> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln109_12 = zext i4 %add_ln109_8 to i64" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 591 'zext' 'zext_ln109_12' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_52 : Operation 592 [1/1] (0.00ns)   --->   "%slab_addr_12 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_12" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 592 'getelementptr' 'slab_addr_12' <Predicate = (!icmp_ln108_3)> <Delay = 0.00>
ST_52 : Operation 593 [2/2] (2.77ns)   --->   "%slab_load_11 = load i32* %slab_addr_12, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 593 'load' 'slab_load_11' <Predicate = (!icmp_ln108_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_52 : Operation 594 [1/1] (0.00ns)   --->   "br label %mpc_xor_constant.exit"   --->   Operation 594 'br' <Predicate = (icmp_ln108_3)> <Delay = 0.00>

State 53 <SV = 25> <Delay = 6.35>
ST_53 : Operation 595 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5120) nounwind" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 595 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 596 [1/2] (2.77ns)   --->   "%slab_load_10 = load i32* %slab_addr_11, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 596 'load' 'slab_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_53 : Operation 597 [1/2] (2.77ns)   --->   "%slab_load_11 = load i32* %slab_addr_12, align 4" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 597 'load' 'slab_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_53 : Operation 598 [1/1] (0.80ns)   --->   "%xor_ln109_4 = xor i32 %slab_load_11, %slab_load_10" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 598 'xor' 'xor_ln109_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 599 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_11, i32 %xor_ln109_4, i4 -1)" [picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 599 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_53 : Operation 600 [1/1] (0.00ns)   --->   "br label %17" [picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1508]   --->   Operation 600 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 10> <Delay = 1.76>
ST_54 : Operation 601 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 601 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 602 [1/1] (0.79ns)   --->   "%icmp_ln1511 = icmp eq i2 %i_1, -1" [picnic_impl.c:1511]   --->   Operation 602 'icmp' 'icmp_ln1511' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 603 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 603 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 604 [1/1] (1.20ns)   --->   "%i = add i2 %i_1, 1" [picnic_impl.c:1511]   --->   Operation 604 'add' 'i' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 605 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1511, label %20, label %.preheader.preheader" [picnic_impl.c:1511]   --->   Operation 605 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln1514_2 = zext i2 %i_1 to i11" [picnic_impl.c:1514]   --->   Operation 606 'zext' 'zext_ln1514_2' <Predicate = (!icmp_ln1511)> <Delay = 0.00>
ST_54 : Operation 607 [1/1] (1.76ns)   --->   "%add_ln1514 = add i11 %zext_ln1514_2, %sub_ln1514" [picnic_impl.c:1514]   --->   Operation 607 'add' 'add_ln1514' <Predicate = (!icmp_ln1511)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_38_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %add_ln1514, i2 0)" [picnic_impl.c:1513]   --->   Operation 608 'bitconcatenate' 'tmp_38_cast' <Predicate = (!icmp_ln1511)> <Delay = 0.00>
ST_54 : Operation 609 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:1513]   --->   Operation 609 'br' <Predicate = (!icmp_ln1511)> <Delay = 1.35>
ST_54 : Operation 610 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 610 'ret' <Predicate = (icmp_ln1511)> <Delay = 0.00>

State 55 <SV = 11> <Delay = 1.79>
ST_55 : Operation 611 [1/1] (0.00ns)   --->   "%loop_1 = phi i3 [ %loop_21, %branch0 ], [ 0, %.preheader.preheader ]"   --->   Operation 611 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 612 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 612 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 613 [1/1] (1.00ns)   --->   "%icmp_ln1513 = icmp eq i3 %loop_1, -4" [picnic_impl.c:1513]   --->   Operation 613 'icmp' 'icmp_ln1513' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 614 [1/1] (1.34ns)   --->   "%loop_21 = add i3 %loop_1, 1" [picnic_impl.c:1513]   --->   Operation 614 'add' 'loop_21' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 615 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1513, label %.preheader4.loopexit, label %19" [picnic_impl.c:1513]   --->   Operation 615 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln1514_3 = zext i3 %loop_1 to i13" [picnic_impl.c:1514]   --->   Operation 616 'zext' 'zext_ln1514_3' <Predicate = (!icmp_ln1513)> <Delay = 0.00>
ST_55 : Operation 617 [1/1] (1.79ns)   --->   "%add_ln1514_1 = add i13 %tmp_38_cast, %zext_ln1514_3" [picnic_impl.c:1514]   --->   Operation 617 'add' 'add_ln1514_1' <Predicate = (!icmp_ln1513)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln1514_4 = zext i13 %add_ln1514_1 to i64" [picnic_impl.c:1514]   --->   Operation 618 'zext' 'zext_ln1514_4' <Predicate = (!icmp_ln1513)> <Delay = 0.00>
ST_55 : Operation 619 [1/1] (0.00ns)   --->   "%views_outputShare_ad = getelementptr [2628 x i32]* %views_outputShare, i64 0, i64 %zext_ln1514_4" [picnic_impl.c:1514]   --->   Operation 619 'getelementptr' 'views_outputShare_ad' <Predicate = (!icmp_ln1513)> <Delay = 0.00>
ST_55 : Operation 620 [1/1] (1.45ns)   --->   "switch i2 %i_1, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [picnic_impl.c:1514]   --->   Operation 620 'switch' <Predicate = (!icmp_ln1513)> <Delay = 1.45>
ST_55 : Operation 621 [1/1] (1.45ns)   --->   "br label %branch0" [picnic_impl.c:1514]   --->   Operation 621 'br' <Predicate = (!icmp_ln1513 & i_1 == 1)> <Delay = 1.45>
ST_55 : Operation 622 [1/1] (1.45ns)   --->   "br label %branch0" [picnic_impl.c:1514]   --->   Operation 622 'br' <Predicate = (!icmp_ln1513 & i_1 != 0 & i_1 != 1)> <Delay = 1.45>
ST_55 : Operation 623 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 623 'br' <Predicate = (icmp_ln1513)> <Delay = 0.00>

State 56 <SV = 12> <Delay = 5.45>
ST_56 : Operation 624 [1/1] (0.00ns)   --->   "%phi_ln1514 = phi i5 [ 1, %branch1 ], [ 5, %branch2 ], [ -3, %19 ]" [picnic_impl.c:1514]   --->   Operation 624 'phi' 'phi_ln1514' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln1514_5 = zext i3 %loop_1 to i5" [picnic_impl.c:1514]   --->   Operation 625 'zext' 'zext_ln1514_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1514_2 = add i5 %zext_ln1514_5, %phi_ln1514" [picnic_impl.c:1514]   --->   Operation 626 'add' 'add_ln1514_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 627 [1/1] (2.68ns) (root node of TernaryAdder)   --->   "%add_ln1514_3 = add i5 %add_ln1514_2, 15" [picnic_impl.c:1514]   --->   Operation 627 'add' 'add_ln1514_3' <Predicate = true> <Delay = 2.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln1514_6 = zext i5 %add_ln1514_3 to i64" [picnic_impl.c:1514]   --->   Operation 628 'zext' 'zext_ln1514_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 629 [1/1] (0.00ns)   --->   "%slab_addr_5 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln1514_6" [picnic_impl.c:1514]   --->   Operation 629 'getelementptr' 'slab_addr_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 630 [2/2] (2.77ns)   --->   "%slab_load_4 = load i32* %slab_addr_5, align 4" [picnic_impl.c:1514]   --->   Operation 630 'load' 'slab_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>

State 57 <SV = 13> <Delay = 5.54>
ST_57 : Operation 631 [1/2] (2.77ns)   --->   "%slab_load_4 = load i32* %slab_addr_5, align 4" [picnic_impl.c:1514]   --->   Operation 631 'load' 'slab_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_57 : Operation 632 [1/1] (2.77ns)   --->   "store i32 %slab_load_4, i32* %views_outputShare_ad, align 4" [picnic_impl.c:1514]   --->   Operation 632 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2628> <RAM>
ST_57 : Operation 633 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:1513]   --->   Operation 633 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	wire read on port 'views_inputShare_offset' [14]  (0 ns)
	'sub' operation ('sub_ln1514', picnic_impl.c:1514) [18]  (1.75 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:1477) [21]  (0 ns)
	'getelementptr' operation ('slab_addr', picnic_impl.c:1478) [28]  (0 ns)
	'store' operation ('store_ln1478', picnic_impl.c:1478) of constant <constant:_ssdm_op_Write.bram.i32> on array 'slab' [29]  (2.77 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	'call' operation ('call_ln1487', picnic_impl.c:1487) to 'matrix_mul' [53]  (4.89 ns)

 <State 4>: 6.35ns
The critical path consists of the following:
	'load' operation ('slab_load', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484) on array 'slab' [46]  (2.77 ns)
	'xor' operation ('xor_ln109', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484) [49]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1484) of constant <constant:_ssdm_op_Write.bram.i32> on array 'slab' [50]  (2.77 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 4.89ns
The critical path consists of the following:
	'call' operation ('call_ln1488', picnic_impl.c:1488) to 'matrix_mul' [54]  (4.89 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 4.89ns
The critical path consists of the following:
	'call' operation ('call_ln1489', picnic_impl.c:1489) to 'matrix_mul' [55]  (4.89 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', picnic_impl.c:252->picnic_impl.c:1492) [58]  (1.35 ns)

 <State 10>: 1.45ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:252->picnic_impl.c:1492) [58]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln109', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492) [70]  (1.45 ns)

 <State 11>: 1.42ns
The critical path consists of the following:
	'mux' operation ('mem_index_phi', picnic_impl.c:252->picnic_impl.c:1492) [71]  (1.42 ns)

 <State 12>: 5.46ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1492) [74]  (0 ns)
	'add' operation ('add_ln109_1', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492) [82]  (0 ns)
	'add' operation ('add_ln109_2', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492) [83]  (2.69 ns)
	'getelementptr' operation ('slab_addr_2', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492) [85]  (0 ns)
	'load' operation ('slab_load_1', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492) on array 'slab' [86]  (2.77 ns)

 <State 13>: 6.35ns
The critical path consists of the following:
	'load' operation ('slab_load_1', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492) on array 'slab' [86]  (2.77 ns)
	'xor' operation ('xor_ln109_3', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492) [94]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1492) of constant <constant:_ssdm_op_Write.bram.i32> on array 'slab' [95]  (2.77 ns)

 <State 14>: 4.89ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', picnic_impl.c:1494) [104]  (0 ns)
	'call' operation ('call_ln1497', picnic_impl.c:1497) to 'matrix_mul' [119]  (4.89 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 4.89ns
The critical path consists of the following:
	'call' operation ('call_ln1498', picnic_impl.c:1498) to 'matrix_mul' [120]  (4.89 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 4.89ns
The critical path consists of the following:
	'call' operation ('call_ln1499', picnic_impl.c:1499) to 'matrix_mul' [121]  (4.89 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_2_038_i', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) with incoming values : ('zext_ln54_12', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) [124]  (1.35 ns)

 <State 20>: 3.26ns
The critical path consists of the following:
	'add' operation ('add_ln1503', picnic_impl.c:1503) [509]  (1.81 ns)
	'call' operation ('call_ln1503', picnic_impl.c:1503) to 'matrix_mul.1' [510]  (1.45 ns)

 <State 21>: 4.22ns
The critical path consists of the following:
	'phi' operation ('b_2_1_i', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) with incoming values : ('zext_ln54_11', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) [152]  (0 ns)
	'call' operation ('call_ret15_i', picnic_impl.c:1406->picnic_impl.c:1500) to 'mpc_AND_2' [290]  (4.22 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln54', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500) [170]  (0 ns)
	'getelementptr' operation ('slab_addr_6', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500) [174]  (0 ns)
	'load' operation ('slab_load_5', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500) on array 'slab' [175]  (2.77 ns)

 <State 23>: 8.5ns
The critical path consists of the following:
	'load' operation ('slab_load_5', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500) on array 'slab' [175]  (2.77 ns)
	'select' operation ('select_ln54_1', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500) [185]  (0 ns)
	'lshr' operation ('lshr_ln54_5', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500) [190]  (3.31 ns)
	'and' operation ('and_ln54', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500) [192]  (0 ns)
	'lshr' operation ('lshr_ln54', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1401->picnic_impl.c:1500) [194]  (2.42 ns)

 <State 24>: 4.37ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1402', picnic_impl.c:1402->picnic_impl.c:1500) [206]  (0.794 ns)
	'or' operation ('or_ln1402', picnic_impl.c:1402->picnic_impl.c:1500) [208]  (0 ns)
	'select' operation ('select_ln54_4', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) [212]  (0.8 ns)
	'getelementptr' operation ('slab_addr_10', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) [214]  (0 ns)
	'load' operation ('slab_load_9', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) on array 'slab' [215]  (2.77 ns)

 <State 25>: 8.5ns
The critical path consists of the following:
	'load' operation ('slab_load_9', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) on array 'slab' [215]  (2.77 ns)
	'select' operation ('select_ln54_6', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) [225]  (0 ns)
	'lshr' operation ('lshr_ln54_7', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) [230]  (3.31 ns)
	'and' operation ('and_ln54_1', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) [232]  (0 ns)
	'lshr' operation ('lshr_ln54_3', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1402->picnic_impl.c:1500) [234]  (2.42 ns)

 <State 26>: 6.95ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln54_2', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) [249]  (1.22 ns)
	'select' operation ('select_ln54_9', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) [257]  (0 ns)
	'lshr' operation ('lshr_ln54_9', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) [262]  (3.31 ns)
	'and' operation ('and_ln54_2', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) [264]  (0 ns)
	'lshr' operation ('lshr_ln54_4', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) [266]  (2.42 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_2_1_i_be', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) with incoming values : ('zext_ln54_12', picnic_impl.c:54->picnic_impl.c:60->picnic_impl.c:1403->picnic_impl.c:1500) [275]  (1.35 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 2.18ns
The critical path consists of the following:
	'call' operation ('call_ret15_i', picnic_impl.c:1406->picnic_impl.c:1500) to 'mpc_AND_2' [290]  (2.18 ns)

 <State 30>: 4.22ns
The critical path consists of the following:
	'load' operation ('bc_0_1_load', picnic_impl.c:1407->picnic_impl.c:1500) on local variable 'bc[0]' [283]  (0 ns)
	'call' operation ('call_ret24_i', picnic_impl.c:1407->picnic_impl.c:1500) to 'mpc_AND_2' [295]  (4.22 ns)

 <State 31>: 2.18ns
The critical path consists of the following:
	'call' operation ('call_ret24_i', picnic_impl.c:1407->picnic_impl.c:1500) to 'mpc_AND_2' [295]  (2.18 ns)

 <State 32>: 4.22ns
The critical path consists of the following:
	'load' operation ('ca_0_1_load', picnic_impl.c:1408->picnic_impl.c:1500) on local variable 'ca[0]' [286]  (0 ns)
	'call' operation ('call_ret3_i', picnic_impl.c:1408->picnic_impl.c:1500) to 'mpc_AND_2' [300]  (4.22 ns)

 <State 33>: 2.18ns
The critical path consists of the following:
	'call' operation ('call_ret3_i', picnic_impl.c:1408->picnic_impl.c:1500) to 'mpc_AND_2' [300]  (2.18 ns)

 <State 34>: 4.22ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', picnic_impl.c:1410->picnic_impl.c:1500) [322]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [334]  (1.45 ns)
	'phi' operation ('phi_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [334]  (0 ns)
	'getelementptr' operation ('slab_addr_7', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [341]  (0 ns)
	'load' operation ('slab_load_6', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) on array 'slab' [342]  (2.77 ns)

 <State 35>: 8.5ns
The critical path consists of the following:
	'load' operation ('slab_load_6', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) on array 'slab' [342]  (2.77 ns)
	'select' operation ('select_ln66_1', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [352]  (0 ns)
	'lshr' operation ('lshr_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [357]  (3.31 ns)
	'and' operation ('and_ln66_3', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [359]  (0 ns)
	'and' operation ('and_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [362]  (0 ns)
	'or' operation ('or_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [363]  (2.42 ns)

 <State 36>: 7.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln66_1', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [364]  (1.22 ns)
	'select' operation ('select_ln66_5', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [371]  (0 ns)
	'shl' operation ('shl_ln66_6', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [376]  (2.42 ns)
	'select' operation ('select_ln66_6', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [378]  (0 ns)
	'and' operation ('and_ln66_5', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) [382]  (0.809 ns)
	'store' operation ('store_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1411->picnic_impl.c:1500) of constant <constant:_ssdm_op_Write.bram.i32> on array 'slab' [386]  (2.77 ns)

 <State 37>: 4.43ns
The critical path consists of the following:
	'mux' operation ('mem_index_phi1', picnic_impl.c:1410->picnic_impl.c:1500) [387]  (0 ns)
	'add' operation ('add_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [396]  (1.66 ns)
	'getelementptr' operation ('slab_addr_8', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [398]  (0 ns)
	'load' operation ('slab_load_7', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) on array 'slab' [399]  (2.77 ns)

 <State 38>: 8.36ns
The critical path consists of the following:
	'load' operation ('slab_load_7', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) on array 'slab' [399]  (2.77 ns)
	'select' operation ('select_ln66_8', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [409]  (0 ns)
	'lshr' operation ('lshr_ln66_3', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [414]  (3.31 ns)
	'and' operation ('and_ln66_6', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [416]  (0 ns)
	'and' operation ('and_ln66_1', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [419]  (0 ns)
	'or' operation ('or_ln66_1', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [420]  (2.28 ns)

 <State 39>: 7.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln66_3', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [421]  (1.22 ns)
	'select' operation ('select_ln66_12', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [428]  (0 ns)
	'shl' operation ('shl_ln66_9', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [433]  (2.42 ns)
	'select' operation ('select_ln66_13', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [435]  (0 ns)
	'and' operation ('and_ln66_8', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) [439]  (0.809 ns)
	'store' operation ('store_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1412->picnic_impl.c:1500) of constant <constant:_ssdm_op_Write.bram.i32> on array 'slab' [443]  (2.77 ns)

 <State 40>: 4.43ns
The critical path consists of the following:
	'mux' operation ('mem_index_phi2', picnic_impl.c:1410->picnic_impl.c:1500) [444]  (0 ns)
	'add' operation ('add_ln66_1', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [455]  (1.66 ns)
	'getelementptr' operation ('slab_addr_9', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [457]  (0 ns)
	'load' operation ('slab_load_8', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) on array 'slab' [458]  (2.77 ns)

 <State 41>: 8.36ns
The critical path consists of the following:
	'load' operation ('slab_load_8', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) on array 'slab' [458]  (2.77 ns)
	'select' operation ('select_ln66_15', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [468]  (0 ns)
	'lshr' operation ('lshr_ln66_6', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [473]  (3.31 ns)
	'and' operation ('and_ln66_9', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [475]  (0 ns)
	'and' operation ('and_ln66_2', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [478]  (0 ns)
	'or' operation ('or_ln66_2', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [479]  (2.28 ns)

 <State 42>: 7.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln66_5', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [480]  (1.22 ns)
	'select' operation ('select_ln66_19', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [487]  (0 ns)
	'shl' operation ('shl_ln66_12', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [492]  (2.42 ns)
	'select' operation ('select_ln66_20', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [494]  (0 ns)
	'and' operation ('and_ln66_11', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) [498]  (0.809 ns)
	'store' operation ('store_ln66', picnic_impl.c:66->picnic_impl.c:73->picnic_impl.c:1413->picnic_impl.c:1500) of constant <constant:_ssdm_op_Write.bram.i32> on array 'slab' [502]  (2.77 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln1504', picnic_impl.c:1504) to 'matrix_mul.1' [511]  (1.45 ns)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln1505', picnic_impl.c:1505) to 'matrix_mul.1' [512]  (1.45 ns)

 <State 47>: 1.66ns
The critical path consists of the following:
	'add' operation ('add_ln1507', picnic_impl.c:1507) [514]  (1.66 ns)

 <State 48>: 4.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:108->picnic_impl.c:260->picnic_impl.c:1507) [517]  (0 ns)
	'add' operation ('add_ln109', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507) [530]  (1.66 ns)
	'getelementptr' operation ('temp_matrix3_addr', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507) [532]  (0 ns)
	'load' operation ('temp_matrix3_load', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507) on array 'temp_matrix3' [533]  (2.77 ns)

 <State 49>: 6.35ns
The critical path consists of the following:
	'load' operation ('slab_load_3', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507) on array 'slab' [529]  (2.77 ns)
	'xor' operation ('xor_ln109_1', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507) [534]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:260->picnic_impl.c:1507) of constant <constant:_ssdm_op_Write.bram.i32> on array 'slab' [535]  (2.77 ns)

 <State 50>: 1.55ns
The critical path consists of the following:
	'add' operation ('r', picnic_impl.c:1494) [582]  (1.55 ns)

 <State 51>: 1.42ns
The critical path consists of the following:
	'mux' operation ('mem_index_phi3', picnic_impl.c:252->picnic_impl.c:1508) [553]  (1.42 ns)

 <State 52>: 5.46ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:108->picnic_impl.c:253->picnic_impl.c:1508) [556]  (0 ns)
	'add' operation ('add_ln109_5', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508) [564]  (0 ns)
	'add' operation ('add_ln109_6', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508) [565]  (2.69 ns)
	'getelementptr' operation ('slab_addr_11', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508) [567]  (0 ns)
	'load' operation ('slab_load_10', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508) on array 'slab' [568]  (2.77 ns)

 <State 53>: 6.35ns
The critical path consists of the following:
	'load' operation ('slab_load_10', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508) on array 'slab' [568]  (2.77 ns)
	'xor' operation ('xor_ln109_4', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508) [576]  (0.809 ns)
	'store' operation ('store_ln109', picnic_impl.c:109->picnic_impl.c:253->picnic_impl.c:1508) of constant <constant:_ssdm_op_Write.bram.i32> on array 'slab' [577]  (2.77 ns)

 <State 54>: 1.76ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', picnic_impl.c:1511) [587]  (0 ns)
	'add' operation ('add_ln1514', picnic_impl.c:1514) [594]  (1.76 ns)

 <State 55>: 1.79ns
The critical path consists of the following:
	'phi' operation ('loop') with incoming values : ('loop', picnic_impl.c:1513) [598]  (0 ns)
	'add' operation ('add_ln1514_1', picnic_impl.c:1514) [605]  (1.79 ns)

 <State 56>: 5.46ns
The critical path consists of the following:
	'phi' operation ('phi_ln1514', picnic_impl.c:1514) [614]  (0 ns)
	'add' operation ('add_ln1514_2', picnic_impl.c:1514) [616]  (0 ns)
	'add' operation ('add_ln1514_3', picnic_impl.c:1514) [617]  (2.69 ns)
	'getelementptr' operation ('slab_addr_5', picnic_impl.c:1514) [619]  (0 ns)
	'load' operation ('slab_load_4', picnic_impl.c:1514) on array 'slab' [620]  (2.77 ns)

 <State 57>: 5.54ns
The critical path consists of the following:
	'load' operation ('slab_load_4', picnic_impl.c:1514) on array 'slab' [620]  (2.77 ns)
	'store' operation ('store_ln1514', picnic_impl.c:1514) of variable 'slab_load_4', picnic_impl.c:1514 on array 'views_outputShare' [621]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
