{:input (genetic.crossover/dumb-crossover 475927883 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1290520998 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_7_8_:missing , wire1_14, \\wire:missing_edge );\n  wire \\:missing_edge ;\n  input \\wire0_7_8_:missing ;\n  wire \\wire0_7_8_:missing ;\n  wire wire10_11_12_14;\n  wire wire10_16;\n  wire wire12_13;\n  input wire1_14;\n  wire wire1_14;\n  wire wire20;\n  wire \\wire25_40_44_:missing ;\n  wire \\wire26_41_:missing ;\n  wire wire27_33;\n  wire \\wire29_:missing ;\n  wire wire30_42;\n  wire wire30_6;\n  wire \\wire31_38_:missing ;\n  wire wire31_45;\n  wire wire35_36_37_38;\n  wire wire37_38;\n  wire wire39;\n  wire wire45_7;\n  wire \\wire45_:missing ;\n  wire \\wire45_:missing_19_20 ;\n  wire \\wire45_:missing_21 ;\n  wire \\wire45_:missing_32 ;\n  wire \\wire45_:missing_32_33 ;\n  wire \\wire45_:missing_33 ;\n  wire \\wire45_:missing_8 ;\n  wire wire4_8;\n  wire wire4_9;\n  wire wire5_15;\n  wire wire5_6;\n  wire wire6_17;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_13_15 ;\n  wire \\wire:missing_13_22 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_34_46 ;\n  wire \\wire:missing_38_27 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_6 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_9 = 2'h1 >> wire4_8;\n  assign \\wire:missing_13_22  = 4'h8 >> { \\wire:missing_13_15 , wire12_13 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire45_:missing_21 ;\n  assign wire5_15 = 2'h1 >> wire5_6;\n  assign \\wire:missing_38_27  = 2'h1 >> wire27_33;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire29_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire30_42 = 2'h1 >> wire30_6;\n  assign wire31_45 = 2'h1 >> \\wire31_38_:missing ;\n  assign \\wire:missing_32  = 4'h8 >> { \\wire45_:missing_32_33 , \\wire45_:missing_32  };\n  assign wire27_33 = 4'h8 >> { \\wire45_:missing_32_33 , \\wire45_:missing_33  };\n  assign \\wire:missing_34_46  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h4 >> { wire35_36_37_38, wire35_36_37_38 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire35_36_37_38, wire35_36_37_38 };\n  assign \\wire:missing_6  = 2'h1 >> \\wire:missing_edge ;\n  assign wire37_38 = 4'h8 >> { wire35_36_37_38, wire35_36_37_38 };\n  assign \\wire31_38_:missing  = 4'h8 >> { \\wire:missing_38_27 , wire37_38 };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire0_7_8_:missing , wire45_7 };\n  assign wire4_8 = 4'h8 >> { \\wire0_7_8_:missing , \\wire45_:missing_8  };\n  assign \\wire9_:missing  = 4'h8 >> { wire4_9, \\wire:missing_edge  };\n  assign wire10_16 = 4'h2 >> { wire10_11_12_14, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire10_11_12_14, \\wire:missing_edge  };\n  assign wire12_13 = 4'h8 >> { wire10_11_12_14, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire25_40_44_:missing  = 1'h1;\n  assign \\wire26_41_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_46  = \\wire:missing_34_46 ;\n  assign \\wire45_:missing  = wire31_45;\n  assign \\wire:missing_edge  = \\wire25_40_44_:missing ;\n  assign \\wire:missing_43  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire30_42;\n  assign \\wire:missing_edge  = \\wire26_41_:missing ;\n  assign \\wire:missing_edge  = \\wire25_40_44_:missing ;\n  assign wire39 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_13_22 ;\n  assign wire20 = \\wire45_:missing_19_20 ;\n  assign \\wire:missing_edge  = \\wire45_:missing_19_20 ;\n  assign \\wire:missing_18  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire6_17;\n  assign \\wire:missing_edge  = wire10_16;\n  assign \\wire:missing_13_15  = wire5_15;\n  assign wire10_11_12_14 = wire1_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:3.1-92.10\" *)\nmodule postsynth(\\wire0_7_8_:missing , wire1_14, \\wire:missing_edge );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:5.9-5.28\" *)\n  input \\wire0_7_8_:missing ;\n  wire \\wire0_7_8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:7.8-7.23\" *)\n  (* unused_bits = \"0\" *)\n  wire wire10_11_12_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:8.8-8.17\" *)\n  wire wire10_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:10.9-10.17\" *)\n  input wire1_14;\n  wire wire1_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:12.8-12.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:13.8-13.30\" *)\n  wire \\wire25_40_44_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:14.8-14.27\" *)\n  wire \\wire26_41_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:16.8-16.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:17.8-17.17\" *)\n  wire wire30_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:23.8-23.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:26.8-26.30\" *)\n  wire \\wire45_:missing_19_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:36.8-36.16\" *)\n  wire wire6_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:39.8-39.27\" *)\n  wire \\wire:missing_13_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:40.8-40.24\" *)\n  wire \\wire:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:42.8-42.27\" *)\n  wire \\wire:missing_34_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:44.8-44.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:45.8-45.24\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:46.8-46.23\" *)\n  wire \\wire:missing_6 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/D960A939.v:47.9-47.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_11_12_14 = wire1_14;\n  assign wire10_16 = 1'h0;\n  assign wire20 = 1'h0;\n  assign \\wire25_40_44_:missing  = 1'h1;\n  assign \\wire26_41_:missing  = 1'h1;\n  assign \\wire29_:missing  = 1'h1;\n  assign wire30_42 = 1'h0;\n  assign wire39 = 1'h0;\n  assign \\wire45_:missing_19_20  = 1'h0;\n  assign wire6_17 = 1'h0;\n  assign \\wire:missing_13_22  = 1'h0;\n  assign \\wire:missing_18  = 1'h0;\n  assign \\wire:missing_34_46  = 1'h0;\n  assign \\wire:missing_43  = 1'h0;\n  assign \\wire:missing_46  = 1'h0;\n  assign \\wire:missing_6  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:33:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k/src/top.v'.\nSBY  3:33:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] Copy '/tmp/fuzzmount2DDF5D8C/D960A939.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k/src/D960A939.v'.\nSBY  3:33:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] Copy '/tmp/fuzzmount2DDF5D8C/D960A939.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k/src/D960A939.post.v'.\nSBY  3:33:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] engine_0: abc pdr\nSBY  3:33:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:66$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:66$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:62$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:62$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:61$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:61$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:69$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:69$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:56$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:56$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:70$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:70$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:51$18_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:51$18.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:50$17_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/D960A939.v:50$17.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  3:33:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  3:33:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] base: finished (returncode=0)\nSBY  3:33:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:33:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  3:33:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] aig: finished (returncode=0)\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] engine_0: Warning: The network has no constraints.\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] engine_0: finished (returncode=0)\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] engine_0: Status returned by engine: FAIL\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k'.\nSBY  3:33:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpxn3ad78k] DONE (FAIL, rc=2)\n", :err ""}}}