{
  "Top": "inverse_top",
  "RtlTop": "inverse_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "A": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": [
          "3",
          "3"
        ],
        "multiInterfaceRef": [
          "A_address0",
          "A_address1",
          "A_d0",
          "A_d1",
          "A_q0",
          "A_q1"
        ]
      }
    },
    "A_inv": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": [
          "3",
          "3"
        ],
        "multiInterfaceRef": [
          "A_inv_address0",
          "A_inv_address1",
          "A_inv_d0",
          "A_inv_d1"
        ]
      }
    }
  },
  "Return": {
    "dataType": "bool",
    "dataWidth": "1",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "60",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "inverse_top",
    "Version": "1.0",
    "DisplayName": "Inverse_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/inverse.cpp"],
    "Vhdl": [
      "impl\/vhdl\/inverse_top_fadd_bkb.vhd",
      "impl\/vhdl\/inverse_top_faddffYi.vhd",
      "impl\/vhdl\/inverse_top_fcmp_hbi.vhd",
      "impl\/vhdl\/inverse_top_fdiv_dEe.vhd",
      "impl\/vhdl\/inverse_top_fmul_cud.vhd",
      "impl\/vhdl\/inverse_top_L.vhd",
      "impl\/vhdl\/inverse_top_mux_3eOg.vhd",
      "impl\/vhdl\/inverse_top_mux_4ibs.vhd",
      "impl\/vhdl\/inverse_top_sitofg8j.vhd",
      "impl\/vhdl\/inverse_top_U.vhd",
      "impl\/vhdl\/inverse_top_U_inv.vhd",
      "impl\/vhdl\/inverse_top_UL_inv.vhd",
      "impl\/vhdl\/Lower_inv.vhd",
      "impl\/vhdl\/Upper_inv.vhd",
      "impl\/vhdl\/inverse_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/inverse_top_fadd_bkb.v",
      "impl\/verilog\/inverse_top_faddffYi.v",
      "impl\/verilog\/inverse_top_fcmp_hbi.v",
      "impl\/verilog\/inverse_top_fdiv_dEe.v",
      "impl\/verilog\/inverse_top_fmul_cud.v",
      "impl\/verilog\/inverse_top_L.v",
      "impl\/verilog\/inverse_top_mux_3eOg.v",
      "impl\/verilog\/inverse_top_mux_4ibs.v",
      "impl\/verilog\/inverse_top_sitofg8j.v",
      "impl\/verilog\/inverse_top_U.v",
      "impl\/verilog\/inverse_top_U_inv.v",
      "impl\/verilog\/inverse_top_UL_inv.v",
      "impl\/verilog\/Lower_inv.v",
      "impl\/verilog\/Upper_inv.v",
      "impl\/verilog\/inverse_top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/inverse_top_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/inverse_top_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/inverse_top_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/inverse_top_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/inverse_top_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/inverse_top_ap_sitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/HLS_Projects\/Inversion_LUP1\/INLINE\/.autopilot\/db\/inverse_top.design.xml",
    "DebugDir": "D:\/HLS_Projects\/Inversion_LUP1\/INLINE\/.debug",
    "ProtoInst": ["D:\/HLS_Projects\/Inversion_LUP1\/INLINE\/.debug\/inverse_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "inverse_top_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name inverse_top_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "inverse_top_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name inverse_top_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "inverse_top_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name inverse_top_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "inverse_top_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name inverse_top_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "inverse_top_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name inverse_top_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "inverse_top_ap_sitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name inverse_top_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "A_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "A",
      "bundle_role": "address0"
    },
    "A_address1": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "A",
      "bundle_role": "address1"
    },
    "A_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "d0"
    },
    "A_d1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "d1"
    },
    "A_inv_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "A_inv",
      "bundle_role": "address0"
    },
    "A_inv_address1": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "A_inv",
      "bundle_role": "address1"
    },
    "A_inv_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "A_inv",
      "bundle_role": "d0"
    },
    "A_inv_d1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "A_inv",
      "bundle_role": "d1"
    },
    "A_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "q0"
    },
    "A_q1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "A",
      "bundle_role": "q1"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "A_address0": {
      "dir": "out",
      "width": "4"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_we0": {
      "dir": "out",
      "width": "1"
    },
    "A_d0": {
      "dir": "out",
      "width": "32"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "A_address1": {
      "dir": "out",
      "width": "4"
    },
    "A_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_we1": {
      "dir": "out",
      "width": "1"
    },
    "A_d1": {
      "dir": "out",
      "width": "32"
    },
    "A_q1": {
      "dir": "in",
      "width": "32"
    },
    "A_inv_address0": {
      "dir": "out",
      "width": "4"
    },
    "A_inv_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_inv_we0": {
      "dir": "out",
      "width": "1"
    },
    "A_inv_d0": {
      "dir": "out",
      "width": "32"
    },
    "A_inv_address1": {
      "dir": "out",
      "width": "4"
    },
    "A_inv_ce1": {
      "dir": "out",
      "width": "1"
    },
    "A_inv_we1": {
      "dir": "out",
      "width": "1"
    },
    "A_inv_d1": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "inverse_top",
      "Instances": [
        {
          "ModuleName": "Lower_inv",
          "InstanceName": "grp_Lower_inv_fu_683"
        },
        {
          "ModuleName": "Upper_inv",
          "InstanceName": "grp_Upper_inv_fu_688"
        }
      ]
    },
    "Info": {
      "Lower_inv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Upper_inv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "inverse_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Lower_inv": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "136",
          "LatencyWorst": "208",
          "PipelineIIMin": "19",
          "PipelineIIMax": "208",
          "PipelineII": "19 ~ 208",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.397"
        },
        "Loops": [{
            "Name": "linv_label0_linv_label1",
            "TripCount": "9",
            "LatencyMin": "18",
            "LatencyMax": "207",
            "Latency": "18 ~ 207",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "23",
            "PipelineDepth": "2 ~ 23",
            "Loops": [{
                "Name": "linv_label2",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "19",
                "Latency": "9 ~ 19",
                "PipelineII": "5",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "DSP48E": "5",
          "FF": "1579",
          "LUT": "2735",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "Upper_inv": {
        "Latency": {
          "LatencyBest": "119",
          "LatencyAvg": "233",
          "LatencyWorst": "263",
          "PipelineIIMin": "119",
          "PipelineIIMax": "263",
          "PipelineII": "119 ~ 263",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.397"
        },
        "Loops": [
          {
            "Name": "uinv_label10",
            "TripCount": "3",
            "Latency": "6",
            "PipelineII": "2",
            "PipelineDepth": "2"
          },
          {
            "Name": "uinv_label20",
            "TripCount": "3",
            "Latency": "18",
            "PipelineII": "1",
            "PipelineDepth": "17"
          },
          {
            "Name": "univ_label30",
            "TripCount": "3",
            "LatencyMin": "90",
            "LatencyMax": "234",
            "Latency": "90 ~ 234",
            "PipelineII": "",
            "PipelineDepthMin": "30",
            "PipelineDepthMax": "78",
            "PipelineDepth": "30 ~ 78",
            "Loops": [{
                "Name": "univ_label31",
                "TripCount": "",
                "LatencyMin": "28",
                "LatencyMax": "76",
                "Latency": "28 ~ 76",
                "PipelineII": "",
                "PipelineDepthMin": "28",
                "PipelineDepthMax": "38",
                "PipelineDepth": "28 ~ 38",
                "Loops": [{
                    "Name": "univ_label32",
                    "TripCount": "",
                    "LatencyMin": "9",
                    "LatencyMax": "19",
                    "Latency": "9 ~ 19",
                    "PipelineII": "5",
                    "PipelineDepth": "10"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "5",
          "FF": "1453",
          "LUT": "2367",
          "URAM": "0"
        }
      },
      "inverse_top": {
        "Latency": {
          "LatencyBest": "60",
          "LatencyAvg": "362",
          "LatencyWorst": "838",
          "PipelineIIMin": "61",
          "PipelineIIMax": "839",
          "PipelineII": "61 ~ 839",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.617"
        },
        "Loops": [
          {
            "Name": "PermutMat_Initialize",
            "TripCount": "3",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "6"
          },
          {
            "Name": "lup_label0",
            "TripCount": "",
            "LatencyMin": "40",
            "LatencyMax": "476",
            "Latency": "40 ~ 476",
            "PipelineII": "",
            "PipelineDepthMin": "40",
            "PipelineDepthMax": "157",
            "PipelineDepth": "40 ~ 157",
            "Loops": [
              {
                "Name": "find_max",
                "TripCount": "",
                "LatencyMin": "3",
                "LatencyMax": "7",
                "Latency": "3 ~ 7",
                "PipelineII": "2",
                "PipelineDepth": "4"
              },
              {
                "Name": "lup_label1",
                "TripCount": "",
                "LatencyMin": "29",
                "LatencyMax": "135",
                "Latency": "29 ~ 135",
                "PipelineII": "",
                "PipelineDepthMin": "29",
                "PipelineDepthMax": "45",
                "PipelineDepth": "29 ~ 45",
                "Loops": [{
                    "Name": "lup_label2",
                    "TripCount": "",
                    "LatencyMin": "10",
                    "LatencyMax": "26",
                    "Latency": "10 ~ 26",
                    "PipelineII": "8",
                    "PipelineDepth": "11"
                  }]
              }
            ]
          },
          {
            "Name": "Assign_L0",
            "TripCount": "3",
            "LatencyMin": "12",
            "LatencyMax": "18",
            "Latency": "12 ~ 18",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "6",
            "PipelineDepth": "4 ~ 6",
            "Loops": [{
                "Name": "Assign_L1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "3",
                "Latency": "1 ~ 3",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Assign_U0",
            "TripCount": "3",
            "LatencyMin": "12",
            "LatencyMax": "18",
            "Latency": "12 ~ 18",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "6",
            "PipelineDepth": "4 ~ 6",
            "Loops": [{
                "Name": "Assign_U1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "3",
                "Latency": "1 ~ 3",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 5",
            "TripCount": "3",
            "Latency": "6",
            "PipelineII": "2",
            "PipelineDepth": "2"
          },
          {
            "Name": "MM_L1_MM_L2",
            "TripCount": "9",
            "Latency": "36",
            "PipelineII": "2",
            "PipelineDepth": "21"
          },
          {
            "Name": "L1",
            "TripCount": "3",
            "Latency": "8",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "20",
          "FF": "8417",
          "LUT": "14103",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "inverse_top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-08-15 12:24:04 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
