Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 02ef8d27b4614b40bb915da0213a4358 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_cla64_fa_top_behav xil_defaultlib.sim_cla64_fa_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'b_in' [D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/RBBE4/RBBE4.srcs/sim_cla64_fa/new/sim_cla64_fa_top.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.cla4
Compiling module xil_defaultlib.cla4_fa
Compiling module xil_defaultlib.cla16_fa
Compiling module xil_defaultlib.cla64_fa
Compiling module xil_defaultlib.sim_cla64_fa_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_cla64_fa_top_behav
