// Seed: 120589551
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8,
    output id_9,
    input id_10,
    input logic id_11,
    output id_12
);
  assign id_2 = id_4;
endmodule
