Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Nov 14 10:38:09 2021
| Host         : nexyys running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1502 |
|    Minimum number of control sets                        |  1502 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4343 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1502 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |   129 |
| >= 6 to < 8        |    72 |
| >= 8 to < 10       |    91 |
| >= 10 to < 12      |    84 |
| >= 12 to < 14      |    45 |
| >= 14 to < 16      |   471 |
| >= 16              |   590 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8818 |         1625 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |            3188 |          593 |
| Yes          | No                    | No                     |           40869 |         8108 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |           11160 |         2706 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                                                    Enable Signal                                                                                                                                                                    |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/shiftReg_ce                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/select_ln213_reg_14530                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_CS_fsm_reg[4]_0[1]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/ap_CS_fsm_state6                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/select_ln603_1_reg_535[15]_i_1_n_1                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/Loop_2_proc_U0_is_last_0_i_loc_read                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_array_ap_fixed_5u_config20_U0/myproject_axi_mul_14s_12ns_24_2_1_U2122/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/E[0]                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_0_V_U/p_0_in                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                              |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_phi_mux_w_index30_phi_fu_769_p41                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/w_index30_reg_765                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_2_V_U/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0_data_V_data_6_V_read                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0/j3_0_reg_172[3]_i_1_n_1                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/do_init_reg_2170                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/w_index11_reg_233                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0/j_0_reg_1500                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0/j_0_reg_150                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562/line_buffer_Array_V_5_0_11_U/shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm_core_U/ap_CS_fsm_reg[1]                                                                  |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0/j6_0_reg_1830                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0/j6_0_reg_183                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/data_0_V_read16_rewind_reg_36571                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/w_index15_reg_9033[3]_i_1_n_1                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_7_V_reg_2413                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_6_V_reg_2408                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_10_V_reg_2428                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_11_V_reg_2433                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_phi_mux_w_index34_phi_fu_250_p41                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/w_index34_reg_246                                                                                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_5_V_reg_2403                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/do_init_reg_1520                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/w_index49_reg_183                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_4_V_reg_2398                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_8_V_reg_2418                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_8_V_reg_2040                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_9_V_reg_2423                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_5u_relu_config21_U0/tmp_data_1_V_reg_1018                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_5u_relu_config21_U0/tmp_data_0_V_reg_1013                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_5u_relu_config21_U0/tmp_data_2_V_reg_1023                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_2_V_reg_2388                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_5u_relu_config21_U0/tmp_data_3_V_reg_1028                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_5u_relu_config21_U0/tmp_data_4_V_reg_1033                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_0_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_1_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_2_V_reg_2010                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_8_V_reg_2040                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_7_V_reg_2035                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_6_V_reg_2030                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_5_V_reg_2025                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_4_V_reg_2020                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_3_V_reg_2015                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_1_V_reg_2005                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_2000                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_2_V_reg_2010                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_3_V_reg_2393                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_2000                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_1_V_reg_2005                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_3_V_reg_2015                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_4_V_reg_2020                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_5_V_reg_2025                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_6_V_reg_2030                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_7_V_reg_2035                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/tmp_data_9_V_reg_2045                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_0_V_reg_20000                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/tmp_data_9_V_reg_2045                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_0_V_reg_2378[4]_i_2_n_1                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/tmp_data_1_V_reg_2383                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_16200                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_5_V_reg_1645                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_6_V_reg_3122                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_5_V_reg_3117                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/j_0_reg_81[4]_i_2_n_1                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/j_0_reg_81[4]_i_1_n_1                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_4_V_reg_3112                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_3_V_reg_3107                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_13_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_16200                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_6_V_reg_1650                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_7_V_reg_3127                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/j6_0_reg_1140                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/j6_0_reg_114                                                                                                                                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_2_V_reg_3102                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_1_V_reg_3097                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_16200                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_4_V_reg_1640                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_16200                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_3_V_reg_1635                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_16200                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_2_V_reg_1630                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_16200                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_1_V_reg_1625                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/E[0]                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/ap_NS_fsm110_out                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_7_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_0_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_8_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_9_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_10_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_5_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_11_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_12_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_9_V_reg_3137                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_8_V_reg_3132                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_6_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_2_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_16200                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_1620                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_11_V_reg_3147                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_0_V_reg_3092                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_14_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_4_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_out_V_data_3_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_15_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_1_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_2_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_4_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_0_V_reg_16200                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/tmp_data_7_V_reg_1655                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_13_V_reg_3157                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_14_V_reg_3162                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_15_V_reg_3167                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_12_V_reg_3152                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_3_V_U/U_fifo_w6_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_16u_relu_config25_U0/tmp_data_10_V_reg_3142                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_5                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_4                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_3                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_2                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_1                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_0                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_10_V_U/mOutPtr[5]_i_1__0_n_1                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/ap_phi_mux_i_0_phi_fu_5983_p41                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/i_0_reg_5979                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/i_reg_82500                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_0_V_U/mOutPtr[5]_i_1__7_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_6                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_11_V_U/mOutPtr[5]_i_1_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_4_V_U/mOutPtr[5]_i_1__6_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_3_V_U/mOutPtr[5]_i_1__10_n_1                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_2_V_U/mOutPtr[5]_i_1__9_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_1_V_U/mOutPtr[5]_i_1__8_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_5_V_U/mOutPtr[5]_i_1__5_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_9_V_U/mOutPtr[5]_i_1__1_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_7                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pop_8                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_8_V_U/mOutPtr[5]_i_1__2_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_7_V_U/mOutPtr[5]_i_1__3_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_6_V_U/mOutPtr[5]_i_1__4_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/add_ln88_6_reg_8365_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                          | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                      |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/add_ln88_4_reg_8355_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/add_ln88_2_reg_8345_reg0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/add_ln88_reg_8335[2]_i_1_n_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/ap_NS_fsm17_out                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/i1_0_reg_181[7]_i_1_n_1                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/p_15_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/ap_NS_fsm17_out                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/ap_NS_fsm14_out                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/p_15_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_4_V_U/usedw[8]_i_1__18_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_4_V_U/usedw[8]_i_1__31_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_5_V_U/usedw[8]_i_1__19_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_3_V_U/usedw[8]_i_1__17_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_5[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_6_V_U/usedw[8]_i_1__20_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_2_V_U/usedw[8]_i_1__16_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_7_V_U/usedw[8]_i_1__21_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_1_V_U/usedw[8]_i_1__15_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_8_V_U/usedw[8]_i_1__22_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_9_V_U/usedw[8]_i_1__23_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_0_V_U/usedw[8]_i_1__14_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0/p_15_in                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_0_V_U/usedw[8]_i_1_n_1                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_0_V_U/usedw[8]_i_1__35_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_10_V_U/usedw[8]_i_1__25_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_9_V_U/usedw[8]_i_1__26_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_8_V_U/usedw[8]_i_1__27_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_11_V_U/usedw[8]_i_1__24_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_1_V_U/usedw[8]_i_1__34_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_7_V_U/usedw[8]_i_1__28_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_6_V_U/usedw[8]_i_1__29_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_2_V_U/usedw[8]_i_1__33_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_5_V_U/usedw[8]_i_1__30_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_3_V_U/usedw[8]_i_1__32_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/softmax_array_array_ap_fixed_3u_softmax_config28_U0/grp_softmax_latency_array_array_softmax_config28_s_fu_30/exp_table4_U/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_U/internal_full_n_reg_0                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg_2[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg_3[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg_4[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg_6[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg_7[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_1[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_6_V_U/usedw[8]_i_1__39_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/E[0]                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_9_V_U/usedw[8]_i_1__42_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0/ap_NS_fsm17_out                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_8u_config30_U0/ap_NS_fsm14_out                                                                                                                                                          |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_0_V_U/usedw[8]_i_1__11_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg_5[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.exp_op[10]_i_2_n_1                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/p_9_out                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_8_V_U/usedw[8]_i_1__41_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_4[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_1_V_U/usedw[8]_i_1__12_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_7_V_U/usedw[8]_i_1__40_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_5[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_4_V_U/usedw[8]_i_1__37_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_3_V_U/usedw[8]_i_1__36_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_3[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_0[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg_0[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_6[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_2[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/full_n_reg_1[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_8[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_5_V_U/usedw[8]_i_1__38_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_9[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_7[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_2_V_U/usedw[8]_i_1__13_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_6_V_U/usedw[9]_i_1__5_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_5_V_U/usedw[9]_i_1__4_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_2_V_U/usedw[9]_i_1__1_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_7_V_U/usedw[9]_i_1__6_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/i_0_reg_1680                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/i_0_reg_168                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_8_V_U/usedw[9]_i_1__7_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_9_V_U/usedw[9]_i_1__8_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/ap_NS_fsm16_out                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/ap_NS_fsm13_out                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_4_V_U/usedw[9]_i_1__3_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/softmax_array_array_ap_fixed_3u_softmax_config28_U0/grp_softmax_latency_array_array_softmax_config28_s_fu_30/exp_table4_U/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_U/internal_full_n_reg_0                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/softmax_array_array_ap_fixed_3u_softmax_config28_U0/grp_softmax_latency_array_array_softmax_config28_s_fu_30/y_V_3_reg_483[9]_i_1_n_1                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_3_V_U/usedw[9]_i_1__2_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/indvar_flatten31_reg_7530                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/indvar_flatten31_reg_753                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_7_V_U/usedw[9]_i_1__18_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/indvar_flatten_reg_5400                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/indvar_flatten_reg_540                                                                                                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/sub_ln944_reg_509[31]_i_1_n_1                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/add_ln233_reg_36370                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_phi_mux_w_index26_phi_fu_585_p41                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/w_index26_reg_581                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_0_V_U/usedw[9]_i_1__9_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_1_V_U/usedw[9]_i_1__10_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_2_V_U/usedw[9]_i_1__11_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_3_V_U/usedw[9]_i_1__12_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_4_V_U/usedw[9]_i_1__13_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_5_V_U/usedw[9]_i_1__14_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_6_V_U/usedw[9]_i_1__15_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/i_0_reg_1860                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/i_0_reg_186                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_8_V_U/usedw[9]_i_1__17_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_9_V_U/usedw[9]_i_1__16_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/indvar_flatten27_reg_6930                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/indvar_flatten27_reg_693                                                                                                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_0_V_U/usedw[9]_i_1_n_1                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/i_reg_1840                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_1_V_U/usedw[9]_i_1__0_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_2_V_U/U_fifo_w16_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_1_V_U/U_fifo_w16_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_0_V_U/U_fifo_w16_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_6_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/shiftReg_ce_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/shiftReg_ce                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_9[0]                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/shiftReg_ce_1                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_9_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_8_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_7_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_1_V_U/usedw[10]_i_1__8_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_2_V_U/usedw[10]_i_1__1_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_15[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_3_V_U/usedw[10]_i_1__2_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_4_V_U/usedw[10]_i_1__3_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_5_V_U/usedw[10]_i_1__4_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_6_V_U/usedw[10]_i_1__5_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_7_V_U/usedw[10]_i_1__6_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_0_V_U/usedw[10]_i_1__7_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_3[0]                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_2_V_U/usedw[10]_i_1__9_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_3_V_U/usedw[10]_i_1__10_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_4_V_U/usedw[10]_i_1__11_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_5_V_U/usedw[10]_i_1__12_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_0[0]                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_6_V_U/usedw[10]_i_1__13_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_7_V_U/usedw[10]_i_1__14_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_12[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_18[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_24[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_4_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_11_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_5_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_1_V_U/usedw[10]_i_1__0_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_10_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_27[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_21[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_0_V_U/U_fifo_w16_d32_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_8_V_U/usedw[10]_i_1__15_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer8_out_V_data_9_V_U/usedw[10]_i_1__16_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_6[0]                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_0_V_U/usedw[10]_i_1_n_1                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_5_V_U/usedw[0]_i_1__100_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_1_V_U/usedw[0]_i_1__104_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/i_0_reg_1680                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/i_0_reg_168                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_0_V_U/usedw[0]_i_1__105_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_7_V_U/usedw[0]_i_1__98_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_6_V_U/usedw[0]_i_1__99_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_2_V_U/usedw[0]_i_1__103_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_4_V_U/usedw[0]_i_1__101_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_3_V_U/usedw[0]_i_1__102_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/ap_phi_mux_indvar_flatten_phi_fu_224_p41                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/indvar_flatten_reg_220                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/p_15_in                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/indvar_flatten27_reg_5690                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/indvar_flatten27_reg_569                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_1_V_U/usedw[0]_i_1__123_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_3_V_U/usedw[0]_i_1__77_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_7_V_U/usedw[0]_i_1__117_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_0_V_U/usedw[0]_i_1__124_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_4_V_U/usedw[0]_i_1__76_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_5_V_U/usedw[0]_i_1__75_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_2_V_U/usedw[0]_i_1__78_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_1_V_U/usedw[0]_i_1__79_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_phi_mux_w_index26_phi_fu_709_p41                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/w_index26_reg_705                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_0_V_U/usedw[0]_i_1__80_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_2_V_U/usedw[0]_i_1__122_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_0_V_U/usedw[0]_i_1__126_n_1                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_6_V_U/usedw[0]_i_1__118_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_3_V_U/usedw[0]_i_1__121_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_4_V_U/usedw[0]_i_1__120_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_6_V_U/usedw[0]_i_1__74_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_7_V_U/usedw[0]_i_1__73_n_1                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_5_V_U/usedw[0]_i_1__119_n_1                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_210_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_197_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_224_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_223_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_222_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_221_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_20_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_209_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_208_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_207_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_319_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_200_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_313_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_204_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_312_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_311_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_203_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_205_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_202_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_201_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_314_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_315_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_31_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_1_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_19_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_199_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_198_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_316_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_193_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_317_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_318_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_206_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_277_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_266_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_267_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_268_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_269_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_26_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_270_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_271_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_272_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_273_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_274_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_275_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_276_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_265_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_278_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_279_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_27_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_280_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_281_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_282_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_283_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_284_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_285_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_286_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_287_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_254_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_244_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_245_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_246_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_247_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_248_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_249_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_24_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_250_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_251_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_252_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_253_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_288_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_255_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_256_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_257_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_258_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_259_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_25_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_260_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_261_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_262_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_263_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_264_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_236_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_307_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_308_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_309_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_30_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_310_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_241_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_240_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_23_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_239_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_238_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_237_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_306_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_235_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_234_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_233_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_232_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_231_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_230_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_22_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_229_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_228_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_227_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_226_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_289_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_28_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_290_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_291_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_292_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_293_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_294_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_295_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_296_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_297_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_243_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_225_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_242_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_298_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_299_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_29_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_2_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_300_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_301_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_302_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_303_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_304_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_305_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_8_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_7_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_80_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_81_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_82_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_83_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_84_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_85_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_86_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_87_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_88_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_89_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_79_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_90_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_91_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_92_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_93_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_94_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_95_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_96_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_97_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_98_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_99_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_69_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_59_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_5_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_60_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_61_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_62_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_63_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_64_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_65_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_66_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_67_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_68_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_9_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_6_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_70_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_71_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_72_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_73_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_74_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_75_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_76_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_77_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_78_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_19[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_7                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_6                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_5                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_4                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_0                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_1                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_3                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_2                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/E[0]                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_20[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/pop_8                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_18[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_17[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_16[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_15[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_14[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_13[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_12[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_10[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/full_n_reg_11[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/i_0_reg_1480                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/i_0_reg_148                                                                                                                                                                  |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_5                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/ap_phi_mux_indvar_flatten_phi_fu_194_p41                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/indvar_flatten_reg_190                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/p_15_in                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_6                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_7                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_8                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_4                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_0                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_1                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_3                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/pop_2                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_58_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/E[0]                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg_0[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg_3[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg_1[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg_2[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg_4[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg_5[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg_6[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/full_n_reg_7[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_352_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_342_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_343_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_344_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_345_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_346_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_347_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_348_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_349_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_34_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_350_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_351_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_341_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_353_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_354_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_355_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_356_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_357_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_358_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_359_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_35_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_360_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_361_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_331_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_321_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_322_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_323_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_324_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_325_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_326_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_327_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_328_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_329_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_32_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_330_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_362_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_332_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_333_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_334_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_335_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_336_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_337_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_338_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_339_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_33_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_340_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_48_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_38_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_39_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_3_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_40_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_41_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_42_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_43_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_44_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_45_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_46_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_47_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_383_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_49_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_4_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_50_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_51_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_52_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_53_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_54_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_55_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_56_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_57_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_373_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_363_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_364_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_365_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_366_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_367_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_368_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_369_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_36_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_370_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_371_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_372_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_320_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_374_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_375_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_376_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_377_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_378_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_379_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_37_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_380_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_381_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_382_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_120_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_112_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_113_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_114_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_115_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_116_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_117_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_118_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_119_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_11_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_121_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_122_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_123_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_124_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_125_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_126_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_127_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_128_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_106_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_134_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_133_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_132_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_131_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_130_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_109_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_108_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_107_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_129_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_105_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_104_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_103_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_102_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_101_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_100_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_0_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_111_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_10_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_4_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_3_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_2_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_1_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_15_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_14_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_13_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_12_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_11_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_5_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_0_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_4_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_3_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_2_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_1_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_0_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_3_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_218_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_12_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_211_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_212_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_213_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_214_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_215_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_216_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_217_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_10_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_219_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_21_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_220_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_0_V_U/usedw[0]_i_1__125_n_1                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_9_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_8_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_7_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_6_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_174_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/i_reg_4370                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_17_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_179_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_178_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_177_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_176_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/WEA[0]                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/i_0_i3_i_reg_124                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_175_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_180_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_173_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_172_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_171_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_135_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_16_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_169_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_168_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_167_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_195_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_194_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_196_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_192_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_191_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_190_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_18_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_189_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_170_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_188_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_187_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_186_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_185_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_184_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_183_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_182_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_181_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_145_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/indvar_flatten36_reg_2220                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/indvar_flatten36_reg_222                                                                                                                                                    |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_153_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_152_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_151_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_150_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_110_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_14_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_149_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_148_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_147_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_146_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_165_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_144_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_143_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_142_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_141_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_140_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_13_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_139_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_138_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_137_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_136_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_156_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_166_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_164_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_163_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_162_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_161_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_160_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_15_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_159_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_158_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_157_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_155_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_154_V_U/U_fifo_w14_d1_A_ram/shiftReg_ce                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg_7[0]                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/E[0]                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg[0]                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg_0[0]                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg_1[0]                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg_2[0]                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg_3[0]                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg_4[0]                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg_5[0]                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/full_n_reg_6[0]                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg_5[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg_2[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg_4[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg_1[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg_0[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg[0]                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/E[0]                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg_3[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/select_ln603_2_reg_5500                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/shl_ln958_reg_582[25]_i_2_n_1                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg_3[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg_6[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer29_out_V_data_0_V_U/dout_valid_reg_0[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/E[0]                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg_0[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg_1[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg_2[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Block_myproject_axi_exit38_proc715_U0/shiftReg_ce                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg_4[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg_5[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_0_V_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_1_V_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_2_V_U/U_fifo_w16_d3_A_ram/shiftReg_ce                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg_6[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config32_U0/full_n_reg_7[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/full_n_reg_7[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_enable_reg_pp0_iter2                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer5_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/w18_V_U/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom_U/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595_ap_start_reg_reg             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/w18_V_U/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom_U/q0[654]_i_1_n_1          |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/full_n_reg_5[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/w18_V_U/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom_U/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595_ap_start_reg_reg             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/w18_V_U/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom_U/q0[701]_i_1_n_1          |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/full_n_reg_4[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/E[0]                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/full_n_reg[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/full_n_reg_3[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/full_n_reg_0[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/full_n_reg_2[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/full_n_reg_1[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/full_n_reg_3[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/E[0]                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/full_n_reg_2[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/full_n_reg_0[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/full_n_reg_1[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/full_n_reg_4[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/full_n_reg_5[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/full_n_reg_6[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                    |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pop                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pop_5                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pop_4                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pop_3                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pop_2                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pop_1                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pop_6                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pop_0                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_7                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_2                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_3                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_6                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_5                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_4                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_0                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_8                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_1                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/w13_V_U/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom_U/E[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/w13_V_U/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom_U/q0[398]_i_1__0_n_1                                                                                     |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/pop_9                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/ce_r                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op[50]_i_1_n_1                                                                 |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/w10_V_U/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom_U/E[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/w10_V_U/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom_U/q0[341]_i_1__0_n_1                                                                                     |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg[0]                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/w10_V_U/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom_U/E[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/w10_V_U/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom_U/q0[309]_i_1__1_n_1                                                                                     |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_1[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_10[0]                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_2[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_3[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_4[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_5[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_6[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_7[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                3 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_8[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/E[0]                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_6[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_8[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_9[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_0[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_3[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_7[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_4[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_1[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/full_n_reg_2[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_9[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/m_5_reg_587[22]_i_1_n_1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/E[0]                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                             |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0_data_stream_V_data_4_V_read                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/ap_condition_217                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_7[0]                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_4[0]                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_25[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_22[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_19[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/data_0_V_read51_rewind_reg_197[4]_i_1_n_1                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_13[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                     | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_10[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_1[0]                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/and_ln271_4_reg_7883_reg[0]_16[0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg_6[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/E[0]                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg[0]                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/shl_ln958_reg_582[25]_i_2_n_1                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U2946/icmp_ln935_reg_486_reg[0]                                                                                                                                                      |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg_7[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg_5[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg_0[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg_1[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg_4[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg_2[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_10u_config31_U0/full_n_reg_3[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/pop_10                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/pop_9                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/pop_8                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/pop_7                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/pop_13                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/pop                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/pop_11                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/pop_12                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_4_V_U/push                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_5_V_U/push                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_6_V_U/push                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/w13_V_U/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom_U/E[0]                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/w13_V_U/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom_U/q0[430]_i_1_n_1                                                                                        |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_7_V_U/push                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_172_V_reg_92350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_216_V_reg_94550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_218_V_reg_94650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_182_V_reg_92850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_180_V_reg_92750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_178_V_reg_92650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_176_V_reg_92550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_174_V_reg_92450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_184_V_reg_92950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_220_V_reg_94750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_222_V_reg_94850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_224_V_reg_94950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_150_V_reg_91250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_226_V_reg_95050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_208_V_reg_94150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_196_V_reg_93550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_192_V_reg_93350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_198_V_reg_93650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_190_V_reg_93250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_200_V_reg_93750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_202_V_reg_93850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_204_V_reg_93950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_206_V_reg_94050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_214_V_reg_94450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_20_V_reg_84750                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_210_V_reg_94250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_18_V_reg_84650                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_188_V_reg_93150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_186_V_reg_93050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_212_V_reg_94350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_194_V_reg_93450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_104_V_reg_88950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_118_V_reg_89650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_116_V_reg_89550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_114_V_reg_89450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_112_V_reg_89350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_110_V_reg_89250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_10_V_reg_84250                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_108_V_reg_89150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_106_V_reg_89050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_120_V_reg_89750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_102_V_reg_88850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_100_V_reg_88750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_46_V_reg_86050                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_48_V_reg_86150                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_4_V_reg_83950                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_50_V_reg_86250                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_52_V_reg_86350                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_54_V_reg_86450                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_134_V_reg_90450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_14_V_reg_84450                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_148_V_reg_91150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_146_V_reg_91050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_144_V_reg_90950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_142_V_reg_90850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_140_V_reg_90750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_138_V_reg_90650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_136_V_reg_90550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_56_V_reg_86550                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_132_V_reg_90350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_130_V_reg_90250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_12_V_reg_84350                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_128_V_reg_90150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_126_V_reg_90050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_124_V_reg_89950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_122_V_reg_89850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_156_V_reg_91550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_8_V_reg_84150                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_90_V_reg_88250                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_92_V_reg_88350                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_94_V_reg_88450                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_96_V_reg_88550                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_98_V_reg_88650                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_152_V_reg_91350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_154_V_reg_91450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_88_V_reg_88150                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_158_V_reg_91650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_160_V_reg_91750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_162_V_reg_91850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_164_V_reg_91950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_166_V_reg_92050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_168_V_reg_92150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_16_V_reg_84550                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_72_V_reg_87350                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_58_V_reg_86650                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_60_V_reg_86750                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_62_V_reg_86850                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_64_V_reg_86950                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_66_V_reg_87050                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_68_V_reg_87150                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_6_V_reg_84050                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_70_V_reg_87250                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_170_V_reg_92250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_74_V_reg_87450                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_76_V_reg_87550                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_78_V_reg_87650                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_80_V_reg_87750                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_82_V_reg_87850                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_84_V_reg_87950                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_86_V_reg_88050                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_320_V_reg_99750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_40_V_reg_85750                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_42_V_reg_85850                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_44_V_reg_85950                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_0_V_reg_83750                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_338_V_reg_100650                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_336_V_reg_100550                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_334_V_reg_100450                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_332_V_reg_100350                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_330_V_reg_100250                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_32_V_reg_85350                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_328_V_reg_100150                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_326_V_reg_100050                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_324_V_reg_99950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_322_V_reg_99850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_38_V_reg_85650                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_318_V_reg_99650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_316_V_reg_99550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_314_V_reg_99450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_312_V_reg_99350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_310_V_reg_99250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_30_V_reg_85250                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_7_V_U/push                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_6_V_U/push                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_308_V_reg_99150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_306_V_reg_99050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_304_V_reg_98950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_302_V_reg_98850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_354_V_reg_101450                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_374_V_reg_102450                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_372_V_reg_102350                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_370_V_reg_102250                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_36_V_reg_85550                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_368_V_reg_102150                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_366_V_reg_102050                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_364_V_reg_101950                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_362_V_reg_101850                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_360_V_reg_101750                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_358_V_reg_101650                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_356_V_reg_101550                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_22_V_reg_84850                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_352_V_reg_101350                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_350_V_reg_101250                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_34_V_reg_85450                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_348_V_reg_101150                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_346_V_reg_101050                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_340_V_reg_100750                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_342_V_reg_100850                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_344_V_reg_100950                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_376_V_reg_102550                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_378_V_reg_102650                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_380_V_reg_102750                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_382_V_reg_102850                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_230_V_reg_95250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_266_V_reg_97050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_264_V_reg_96950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_262_V_reg_96850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_260_V_reg_96750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_258_V_reg_96650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_256_V_reg_96550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_254_V_reg_96450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_252_V_reg_96350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_250_V_reg_96250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_24_V_reg_84950                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_248_V_reg_96150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_246_V_reg_96050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_244_V_reg_95950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_242_V_reg_95850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_240_V_reg_95750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_238_V_reg_95650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_236_V_reg_95550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_234_V_reg_95450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_232_V_reg_95350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_26_V_reg_85050                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_5_V_U/push                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_300_V_reg_98750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_228_V_reg_95150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_4_V_U/push                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_2_V_reg_83850                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_298_V_reg_98650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_296_V_reg_98550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_294_V_reg_98450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_292_V_reg_98350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_290_V_reg_98250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_28_V_reg_85150                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_288_V_reg_98150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_286_V_reg_98050                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_284_V_reg_97950                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_282_V_reg_97850                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_280_V_reg_97750                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_278_V_reg_97650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_276_V_reg_97550                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_274_V_reg_97450                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_272_V_reg_97350                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_270_V_reg_97250                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/tmp_data_268_V_reg_97150                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/WEA[0]                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_1u_config29_U0/push                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/w2_V_U/conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V_rom_U/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/ap_return_0_preg_reg0                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_condition_2981                                                                                                                                                         |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/select_ln213_reg_14530                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/select_ln213_reg_1453                                                                                                                                                     |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_CS_fsm_reg[4]_0[1]                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_condition_2358                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                 |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_condition_2793                                                                                                                                                         |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/tmp_data_V_U/E[0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/pack_cnt_1_fu_16220                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/pack_cnt_1_fu_1622                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/in_index_0_i_i_i_i35_reg_234[31]_i_2_n_1                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/in_index_0_i_i_i_i35_reg_234[31]_i_1_n_1                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/out_data_1_load_A                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/out_data_1_payload_A[31]_i_1_n_1                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/ap_condition_1941                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/ap_condition_2107                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/sX_1                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/sX_1[31]_i_1_n_1                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/sY_10                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/sY_1                                                                                                                                                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/select_ln213_reg_36590                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/select_ln213_reg_3659                                                                                                                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/select_ln218_reg_36500                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/select_ln218_reg_3650                                                                                                                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/ap_condition_2793                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/pY_6                                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/ap_condition_2771                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/out_data_1_load_B                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/out_data_1_payload_B[31]_i_1_n_1                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/select_ln218_reg_17360                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/select_ln218_reg_1736                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/sX_2                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/sX_2[31]_i_1_n_1                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/sY_20                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/sY_2[31]_i_1_n_1                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/select_ln213_reg_17450                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/select_ln213_reg_1745                                                                                                                                                    |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/in_index_0_i_i50_reg_168[31]_i_2_n_1                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/in_index_0_i_i50_reg_168[31]_i_1_n_1                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/select_ln218_reg_14440                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/select_ln218_reg_1444                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/sY0                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/sY[31]_i_1_n_1                                                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/in_data_0_load_B                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/in_data_0_load_A                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/sX                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/sX[31]_i_1_n_1                                                                                                                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/grp_fu_135_ce                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/p_17_in                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/p_17_in                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/ap_condition_2009                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/select_ln307_reg_158350                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/select_ln307_reg_15835                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/storemerge_i_i_reg_2927[31]_i_1_n_1                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/pY_6                                                                                                                                                                      |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/sX_60                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/sX_6                                                                                                                                                                      |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/sY_60                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/select_ln302_reg_158440                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/select_ln302_reg_15844                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/select_ln307_reg_184410                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/select_ln307_reg_18441                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/storemerge_i_i_reg_2343[31]_i_1_n_1                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/pY_4                                                                                                                                                                       |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/storemerge_i_i_reg_345[31]_i_1_n_1                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/pY_5                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/select_ln307_reg_13260                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/select_ln307_reg_1326                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/sX_30                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/sX_3                                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/sY_30                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/select_ln302_reg_184500                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/select_ln302_reg_18450                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_condition_294                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/pY_5                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/select_ln307_reg_123230                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/select_ln307_reg_12323                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/storemerge_i_i_reg_3429[31]_i_1_n_1                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/pY_3                                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/select_ln302_reg_13350                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/select_ln302_reg_1335                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_condition_2981                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/pY_3                                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/sX_50                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/sX_5                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/sY_50                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/sX_40                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/sX_4                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_condition_2358                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/pY_4                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/select_ln302_reg_123320                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/select_ln302_reg_12332                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/sY_40                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer2_out_V_data_3_V_U/ap_CS_fsm_reg[4][0]                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_condition_294                                                                                                                                                            |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                         |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/D[0]                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                                                  |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/myproject_axi_fpext_32ns_64_3_1_U1/ce_r                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                            |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/p_0_1_reg_46390                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/p_0_10_reg_46740                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_condition_520                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc714_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                    |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/p_Val2_108_reg_6780__0                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/p_Val2_108_reg_678                                                                                  |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |               13 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                  |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                6 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                             |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                             |                7 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                6 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/Q[1]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                   |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               16 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/w22_V_U/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V_rom_U/E[0]                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |               12 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                     |               11 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               11 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               12 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer32_out_V_data_8_V_U/dout_valid_reg_0[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               15 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/Q[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_794/ap_ce_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/res_4_V_write_assign13_reg_14039[13]_i_2_n_1                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/res_0_V_write_assign5_reg_14095                                                                    |               10 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/ap_return_0_preg1                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |               20 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_out_V_data_2_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               11 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_814/ap_ce_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_894/ap_ce_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_834/ap_ce_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_874/ap_ce_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               13 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_reduce_ap_fixed_16_Op_max_ap_fixed_6_1_0_0_0_s_fu_854/ap_ce_reg                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               15 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562/line_buffer_Array_V_5_0_11_U/shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm_core_U/ap_CS_fsm_reg[2]                                                                  |                                                                                                                                                                                                                                                                               |               12 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0_data_stream_V_data_0_V_read                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/data_0_V_read12_rewind_reg_248[4]_i_1_n_1                                                                                                                                 |                                                                                                                                                                                                                                                                               |               25 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/w26_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V_rom_U/ap_CS_fsm_reg[1]                                                                                |                                                                                                                                                                                                                                                                               |               22 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/normalize_array_array_ap_fixed_5u_config20_U0/myproject_axi_mul_14s_12ns_24_2_1_U2122/myproject_axi_mul_14s_12ns_24_2_1_MulnS_3_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               13 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/w6_V_U/conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V_rom_U/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               16 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0_data_V_data_0_V_read                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               16 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212/line_buffer_Array_V_6_0_7_U/shift_line_buffer_array_ap_fixed_8u_config5_s_line_bufferdEe_core_U/call_ret_shift_line_buffer_array_ap_fixed_8u_config5_s_fu_212_ap_start_reg_reg    |                                                                                                                                                                                                                                                                               |                8 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/lsb_index_reg_526[0]_i_1_n_1                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/icmp_ln1496_16_reg_13300                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               16 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               32 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_8u_relu_config4_U0/icmp_ln768_1_reg_14590                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               17 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/tmp_data_7_V_2619_reg_334                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               29 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0_data_V_data_0_V_read                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               28 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242/line_buffer_Array_V_4_0_9_U/shift_line_buffer_array_ap_fixed_10u_config9_s_line_buffeBew_core_U/call_ret_shift_line_buffer_array_ap_fixed_10u_config9_s_fu_242_ap_start_reg_reg |                                                                                                                                                                                                                                                                               |               10 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113/w26_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V_rom_U/E[0]                                                                                            |                                                                                                                                                                                                                                                                               |               24 |            121 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               25 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/w6_V_U/conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V_rom_U/E[0]                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/w6_V_U/conv_2d_cl_array_array_ap_fixed_10u_config6_s_w6_V_rom_U/q0[230]_i_1__1_n_1                                                                                         |               20 |            129 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/icmp_ln1496_39_reg_15920                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               23 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/p_0_in[1]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               35 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/repack_stream_array_array_ap_fixed_384u_384_U0/icmp_ln91_reg_83310                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               39 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config12_U0/icmp_ln768_47_reg_17870                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               34 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/tmp_data_0_V_4024_reg_2817[13]_i_2_n_1                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/tmp_data_0_V_4024_reg_2817                                                                                                                                                |               33 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/tmp_data_0_V_3924_reg_2233[13]_i_2_n_1                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/tmp_data_0_V_3924_reg_2233                                                                                                                                                 |               24 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_10u_relu_config8_U0/icmp_ln768_38_reg_17870                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               40 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/ap_enable_reg_pp0_iter6                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               32 |            140 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/softmax_array_array_ap_fixed_3u_softmax_config28_U0/grp_softmax_latency_array_array_softmax_config28_s_fu_30/exp_table4_U/softmax_latency_array_array_softmax_config28_s_exp_table4_rom_U/internal_full_n_reg_0                                                                                 |                                                                                                                                                                                                                                                                               |               27 |            143 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_enable_reg_pp0_iter4                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               44 |            154 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/tmp_data_0_V_3828_reg_3297[13]_i_2_n_1                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/tmp_data_0_V_3828_reg_3297                                                                                                                                                |               35 |            154 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_8_V_U/dout_valid_reg_0[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               39 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_array_ap_fixed_12u_relu_config15_U0/icmp_ln768_27_reg_21130                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               41 |            168 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_8u_config5_U0/pool_window_0_V_1_reg_12140                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_12_V_U/ap_enable_reg_pp0_iter2_reg                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               49 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/ap_return_0_preg1__0                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |               48 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               57 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/res_9_V_write_assign36_reg_417                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/res_0_V_write_assign18_reg_549[13]_i_1_n_1                                                         |               51 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/w10_V_U/conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_rom_U/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               35 |            235 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_10u_config9_U0/pool_window_0_V_12_reg_13980                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               51 |            240 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/w13_V_U/conv_2d_cl_array_array_ap_fixed_12u_config13_s_w13_V_rom_U/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               37 |            255 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562/line_buffer_Array_V_5_2_11_U/shift_line_buffer_array_ap_fixed_12u_config16_s_line_buffbpm_core_U/ap_enable_reg_pp0_iter1_reg                                                       |                                                                                                                                                                                                                                                                               |               24 |            288 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               69 |            301 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_8u_config2_U0/call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_356_ap_start                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               48 |            321 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_12u_config13_U0/call_ret_shift_line_buffer_array_ap_fixed_10u_config13_s_fu_3440_ap_start                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              150 |            801 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/indvar_flatten_reg_5400                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              178 |            864 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/p_9_in                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |              239 |           1152 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/data_0_V_read16_rewind_reg_36571                                                                                                                                         |                                                                                                                                                                                                                                                                               |              234 |           1414 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config6_U0/call_ret_shift_line_buffer_array_ap_fixed_8u_config6_s_fu_2354_ap_start                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |              260 |           1551 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_array_ap_fixed_12u_config16_U0/grp_shift_line_buffer_array_ap_fixed_12u_config16_s_fu_562/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |              264 |           1584 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_array_ap_fixed_10u_config10_U0/call_ret_shift_line_buffer_array_ap_fixed_10u_config10_s_fu_2938_ap_start                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              334 |           1901 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/grp_fu_18673_ce                                                                                                                                                          |                                                                                                                                                                                                                                                                               |              829 |           2080 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_16u_config22_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_fu_136/SR[0]                                                                                              |              497 |           2806 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer33_out_V_data_31_V_U/E[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |              747 |           5376 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_array_ap_fixed_14_6_5_3_0_5u_config18_U0/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595/w18_V_U/dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_w18_V_rom_U/grp_dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config18_s_fu_1595_ap_start_reg_reg             |                                                                                                                                                                                                                                                                               |              868 |           5788 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |             1626 |           8825 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


