// Seed: 3140463836
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3
);
  assign module_2.id_5 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2
);
  assign id_2 = id_1.id_1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_2 (
    output uwire id_0,
    input  tri1  id_1
);
  assign id_0 = id_1 ^ id_1;
  wor id_3;
  assign id_3 = id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
  tri id_5 = 1;
  assign id_5 = id_5;
endmodule
