
SerialLab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005258  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080054f0  080054f0  000064f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005584  08005584  00006584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800558c  0800558c  0000658c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005590  08005590  00006590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000001c  24000000  08005594  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000c0  2400001c  080055b0  0000701c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240000dc  080055b0  000070dc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000701c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000109a8  00000000  00000000  0000704a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002159  00000000  00000000  000179f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b00  00000000  00000000  00019b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000086e  00000000  00000000  0001a650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000365b8  00000000  00000000  0001aebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f08e  00000000  00000000  00051476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159486  00000000  00000000  00060504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b998a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002cb8  00000000  00000000  001b99d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001bc688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080054d8 	.word	0x080054d8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	080054d8 	.word	0x080054d8

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b5b0      	push	{r4, r5, r7, lr}
 8000616:	b08e      	sub	sp, #56	@ 0x38
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061a:	f000 fbdb 	bl	8000dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061e:	f000 f86b 	bl	80006f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000622:	f000 f91f 	bl	8000864 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000626:	f000 f8d1 	bl	80007cc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800062a:	2000      	movs	r0, #0
 800062c:	f000 faf6 	bl	8000c1c <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000630:	2001      	movs	r0, #1
 8000632:	f000 faf3 	bl	8000c1c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000636:	2002      	movs	r0, #2
 8000638:	f000 faf0 	bl	8000c1c <BSP_LED_Init>

  /* USER CODE END BSP */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t Test[] = "Hello World !!!\n\n"; //Data to send
 800063c:	4b29      	ldr	r3, [pc, #164]	@ (80006e4 <main+0xd0>)
 800063e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000642:	461d      	mov	r5, r3
 8000644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000648:	682b      	ldr	r3, [r5, #0]
 800064a:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,Test,strlen((char*)Test),10);// Sending in normal mode
 800064c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff fe41 	bl	80002d8 <strlen>
 8000656:	4603      	mov	r3, r0
 8000658:	b29a      	uxth	r2, r3
 800065a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800065e:	230a      	movs	r3, #10
 8000660:	4821      	ldr	r0, [pc, #132]	@ (80006e8 <main+0xd4>)
 8000662:	f003 fdf3 	bl	800424c <HAL_UART_Transmit>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (LED_STATUS) {
 8000666:	4b21      	ldr	r3, [pc, #132]	@ (80006ec <main+0xd8>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d01a      	beq.n	80006a4 <main+0x90>
		  uint8_t Test[] = "Green LED is ON, Turning OFF.\n\n"; //Data to send
 800066e:	4b20      	ldr	r3, [pc, #128]	@ (80006f0 <main+0xdc>)
 8000670:	1d3c      	adds	r4, r7, #4
 8000672:	461d      	mov	r5, r3
 8000674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000678:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800067c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  HAL_UART_Transmit(&huart3,Test,strlen((char*)Test),10);// Sending in normal mode
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff fe28 	bl	80002d8 <strlen>
 8000688:	4603      	mov	r3, r0
 800068a:	b29a      	uxth	r2, r3
 800068c:	1d39      	adds	r1, r7, #4
 800068e:	230a      	movs	r3, #10
 8000690:	4815      	ldr	r0, [pc, #84]	@ (80006e8 <main+0xd4>)
 8000692:	f003 fddb 	bl	800424c <HAL_UART_Transmit>
		  BSP_LED_Off(LED_GREEN);
 8000696:	2000      	movs	r0, #0
 8000698:	f000 fb60 	bl	8000d5c <BSP_LED_Off>
		  LED_STATUS = 0;
 800069c:	4b13      	ldr	r3, [pc, #76]	@ (80006ec <main+0xd8>)
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	e019      	b.n	80006d8 <main+0xc4>
	  } else {
		  uint8_t Test[] = "Green LED is OFF, Turning ON.\n\n"; //Data to send
 80006a4:	4b13      	ldr	r3, [pc, #76]	@ (80006f4 <main+0xe0>)
 80006a6:	1d3c      	adds	r4, r7, #4
 80006a8:	461d      	mov	r5, r3
 80006aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ae:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  HAL_UART_Transmit(&huart3,Test,strlen((char*)Test),10);// Sending in normal mode
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff fe0d 	bl	80002d8 <strlen>
 80006be:	4603      	mov	r3, r0
 80006c0:	b29a      	uxth	r2, r3
 80006c2:	1d39      	adds	r1, r7, #4
 80006c4:	230a      	movs	r3, #10
 80006c6:	4808      	ldr	r0, [pc, #32]	@ (80006e8 <main+0xd4>)
 80006c8:	f003 fdc0 	bl	800424c <HAL_UART_Transmit>
		  BSP_LED_On(LED_GREEN);
 80006cc:	2000      	movs	r0, #0
 80006ce:	f000 fb1b 	bl	8000d08 <BSP_LED_On>
		  LED_STATUS = 1;
 80006d2:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <main+0xd8>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	601a      	str	r2, [r3, #0]
	  }
	  HAL_Delay(1000);
 80006d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006dc:	f000 fc0c 	bl	8000ef8 <HAL_Delay>
	  if (LED_STATUS) {
 80006e0:	e7c1      	b.n	8000666 <main+0x52>
 80006e2:	bf00      	nop
 80006e4:	080054f0 	.word	0x080054f0
 80006e8:	24000038 	.word	0x24000038
 80006ec:	240000cc 	.word	0x240000cc
 80006f0:	08005504 	.word	0x08005504
 80006f4:	08005524 	.word	0x08005524

080006f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b09c      	sub	sp, #112	@ 0x70
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000702:	224c      	movs	r2, #76	@ 0x4c
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f004 feba 	bl	8005480 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	2220      	movs	r2, #32
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f004 feb4 	bl	8005480 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000718:	2002      	movs	r0, #2
 800071a:	f000 fefb 	bl	8001514 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800071e:	2300      	movs	r3, #0
 8000720:	603b      	str	r3, [r7, #0]
 8000722:	4b28      	ldr	r3, [pc, #160]	@ (80007c4 <SystemClock_Config+0xcc>)
 8000724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000726:	4a27      	ldr	r2, [pc, #156]	@ (80007c4 <SystemClock_Config+0xcc>)
 8000728:	f023 0301 	bic.w	r3, r3, #1
 800072c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800072e:	4b25      	ldr	r3, [pc, #148]	@ (80007c4 <SystemClock_Config+0xcc>)
 8000730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	603b      	str	r3, [r7, #0]
 8000738:	4b23      	ldr	r3, [pc, #140]	@ (80007c8 <SystemClock_Config+0xd0>)
 800073a:	699b      	ldr	r3, [r3, #24]
 800073c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000740:	4a21      	ldr	r2, [pc, #132]	@ (80007c8 <SystemClock_Config+0xd0>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000746:	6193      	str	r3, [r2, #24]
 8000748:	4b1f      	ldr	r3, [pc, #124]	@ (80007c8 <SystemClock_Config+0xd0>)
 800074a:	699b      	ldr	r3, [r3, #24]
 800074c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000750:	603b      	str	r3, [r7, #0]
 8000752:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000754:	bf00      	nop
 8000756:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <SystemClock_Config+0xd0>)
 8000758:	699b      	ldr	r3, [r3, #24]
 800075a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800075e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000762:	d1f8      	bne.n	8000756 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000764:	2302      	movs	r3, #2
 8000766:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000768:	2301      	movs	r3, #1
 800076a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800076c:	2340      	movs	r3, #64	@ 0x40
 800076e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000770:	2300      	movs	r3, #0
 8000772:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000778:	4618      	mov	r0, r3
 800077a:	f000 ff05 	bl	8001588 <HAL_RCC_OscConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000784:	f000 f8a6 	bl	80008d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000788:	233f      	movs	r3, #63	@ 0x3f
 800078a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800078c:	2300      	movs	r3, #0
 800078e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800079c:	2340      	movs	r3, #64	@ 0x40
 800079e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007a8:	1d3b      	adds	r3, r7, #4
 80007aa:	2101      	movs	r1, #1
 80007ac:	4618      	mov	r0, r3
 80007ae:	f001 fb45 	bl	8001e3c <HAL_RCC_ClockConfig>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80007b8:	f000 f88c 	bl	80008d4 <Error_Handler>
  }
}
 80007bc:	bf00      	nop
 80007be:	3770      	adds	r7, #112	@ 0x70
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	58000400 	.word	0x58000400
 80007c8:	58024800 	.word	0x58024800

080007cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007d0:	4b22      	ldr	r3, [pc, #136]	@ (800085c <MX_USART3_UART_Init+0x90>)
 80007d2:	4a23      	ldr	r2, [pc, #140]	@ (8000860 <MX_USART3_UART_Init+0x94>)
 80007d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007d6:	4b21      	ldr	r3, [pc, #132]	@ (800085c <MX_USART3_UART_Init+0x90>)
 80007d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007de:	4b1f      	ldr	r3, [pc, #124]	@ (800085c <MX_USART3_UART_Init+0x90>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007e4:	4b1d      	ldr	r3, [pc, #116]	@ (800085c <MX_USART3_UART_Init+0x90>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007ea:	4b1c      	ldr	r3, [pc, #112]	@ (800085c <MX_USART3_UART_Init+0x90>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007f0:	4b1a      	ldr	r3, [pc, #104]	@ (800085c <MX_USART3_UART_Init+0x90>)
 80007f2:	220c      	movs	r2, #12
 80007f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f6:	4b19      	ldr	r3, [pc, #100]	@ (800085c <MX_USART3_UART_Init+0x90>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007fc:	4b17      	ldr	r3, [pc, #92]	@ (800085c <MX_USART3_UART_Init+0x90>)
 80007fe:	2200      	movs	r2, #0
 8000800:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000802:	4b16      	ldr	r3, [pc, #88]	@ (800085c <MX_USART3_UART_Init+0x90>)
 8000804:	2200      	movs	r2, #0
 8000806:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000808:	4b14      	ldr	r3, [pc, #80]	@ (800085c <MX_USART3_UART_Init+0x90>)
 800080a:	2200      	movs	r2, #0
 800080c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800080e:	4b13      	ldr	r3, [pc, #76]	@ (800085c <MX_USART3_UART_Init+0x90>)
 8000810:	2200      	movs	r2, #0
 8000812:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000814:	4811      	ldr	r0, [pc, #68]	@ (800085c <MX_USART3_UART_Init+0x90>)
 8000816:	f003 fcc9 	bl	80041ac <HAL_UART_Init>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000820:	f000 f858 	bl	80008d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000824:	2100      	movs	r1, #0
 8000826:	480d      	ldr	r0, [pc, #52]	@ (800085c <MX_USART3_UART_Init+0x90>)
 8000828:	f004 fd5f 	bl	80052ea <HAL_UARTEx_SetTxFifoThreshold>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000832:	f000 f84f 	bl	80008d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000836:	2100      	movs	r1, #0
 8000838:	4808      	ldr	r0, [pc, #32]	@ (800085c <MX_USART3_UART_Init+0x90>)
 800083a:	f004 fd94 	bl	8005366 <HAL_UARTEx_SetRxFifoThreshold>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000844:	f000 f846 	bl	80008d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000848:	4804      	ldr	r0, [pc, #16]	@ (800085c <MX_USART3_UART_Init+0x90>)
 800084a:	f004 fd15 	bl	8005278 <HAL_UARTEx_DisableFifoMode>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000854:	f000 f83e 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000858:	bf00      	nop
 800085a:	bd80      	pop	{r7, pc}
 800085c:	24000038 	.word	0x24000038
 8000860:	40004800 	.word	0x40004800

08000864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000864:	b480      	push	{r7}
 8000866:	b085      	sub	sp, #20
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086a:	4b19      	ldr	r3, [pc, #100]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 800086c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000870:	4a17      	ldr	r2, [pc, #92]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 8000872:	f043 0304 	orr.w	r3, r3, #4
 8000876:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800087a:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 800087c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000880:	f003 0304 	and.w	r3, r3, #4
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000888:	4b11      	ldr	r3, [pc, #68]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 800088a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800088e:	4a10      	ldr	r2, [pc, #64]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 8000890:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000894:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000898:	4b0d      	ldr	r3, [pc, #52]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 800089a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800089e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008a6:	4b0a      	ldr	r3, [pc, #40]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 80008a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ac:	4a08      	ldr	r2, [pc, #32]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 80008ae:	f043 0308 	orr.w	r3, r3, #8
 80008b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008b6:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <MX_GPIO_Init+0x6c>)
 80008b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008bc:	f003 0308 	and.w	r3, r3, #8
 80008c0:	607b      	str	r3, [r7, #4]
 80008c2:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008c4:	bf00      	nop
 80008c6:	3714      	adds	r7, #20
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr
 80008d0:	58024400 	.word	0x58024400

080008d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d8:	b672      	cpsid	i
}
 80008da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008dc:	bf00      	nop
 80008de:	e7fd      	b.n	80008dc <Error_Handler+0x8>

080008e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000910 <HAL_MspInit+0x30>)
 80008e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008ec:	4a08      	ldr	r2, [pc, #32]	@ (8000910 <HAL_MspInit+0x30>)
 80008ee:	f043 0302 	orr.w	r3, r3, #2
 80008f2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80008f6:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <HAL_MspInit+0x30>)
 80008f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008fc:	f003 0302 	and.w	r3, r3, #2
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	58024400 	.word	0x58024400

08000914 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b0ba      	sub	sp, #232	@ 0xe8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]
 8000928:	60da      	str	r2, [r3, #12]
 800092a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800092c:	f107 0310 	add.w	r3, r7, #16
 8000930:	22c0      	movs	r2, #192	@ 0xc0
 8000932:	2100      	movs	r1, #0
 8000934:	4618      	mov	r0, r3
 8000936:	f004 fda3 	bl	8005480 <memset>
  if(huart->Instance==USART3)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a27      	ldr	r2, [pc, #156]	@ (80009dc <HAL_UART_MspInit+0xc8>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d146      	bne.n	80009d2 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000944:	f04f 0202 	mov.w	r2, #2
 8000948:	f04f 0300 	mov.w	r3, #0
 800094c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000950:	2300      	movs	r3, #0
 8000952:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000956:	f107 0310 	add.w	r3, r7, #16
 800095a:	4618      	mov	r0, r3
 800095c:	f001 fdfa 	bl	8002554 <HAL_RCCEx_PeriphCLKConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000966:	f7ff ffb5 	bl	80008d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800096a:	4b1d      	ldr	r3, [pc, #116]	@ (80009e0 <HAL_UART_MspInit+0xcc>)
 800096c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000970:	4a1b      	ldr	r2, [pc, #108]	@ (80009e0 <HAL_UART_MspInit+0xcc>)
 8000972:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000976:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800097a:	4b19      	ldr	r3, [pc, #100]	@ (80009e0 <HAL_UART_MspInit+0xcc>)
 800097c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000980:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000988:	4b15      	ldr	r3, [pc, #84]	@ (80009e0 <HAL_UART_MspInit+0xcc>)
 800098a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800098e:	4a14      	ldr	r2, [pc, #80]	@ (80009e0 <HAL_UART_MspInit+0xcc>)
 8000990:	f043 0308 	orr.w	r3, r3, #8
 8000994:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000998:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <HAL_UART_MspInit+0xcc>)
 800099a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800099e:	f003 0308 	and.w	r3, r3, #8
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ae:	2302      	movs	r3, #2
 80009b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80009c0:	2307      	movs	r3, #7
 80009c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009c6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009ca:	4619      	mov	r1, r3
 80009cc:	4805      	ldr	r0, [pc, #20]	@ (80009e4 <HAL_UART_MspInit+0xd0>)
 80009ce:	f000 fbd7 	bl	8001180 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80009d2:	bf00      	nop
 80009d4:	37e8      	adds	r7, #232	@ 0xe8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40004800 	.word	0x40004800
 80009e0:	58024400 	.word	0x58024400
 80009e4:	58020c00 	.word	0x58020c00

080009e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009ec:	bf00      	nop
 80009ee:	e7fd      	b.n	80009ec <NMI_Handler+0x4>

080009f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <HardFault_Handler+0x4>

080009f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <MemManage_Handler+0x4>

08000a00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <BusFault_Handler+0x4>

08000a08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <UsageFault_Handler+0x4>

08000a10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr

08000a1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a22:	bf00      	nop
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a30:	bf00      	nop
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr

08000a3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a3e:	f000 fa3b 	bl	8000eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	f000 f9b0 	bl	8000db0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a50:	bf00      	nop
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a58:	4b43      	ldr	r3, [pc, #268]	@ (8000b68 <SystemInit+0x114>)
 8000a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a5e:	4a42      	ldr	r2, [pc, #264]	@ (8000b68 <SystemInit+0x114>)
 8000a60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a68:	4b40      	ldr	r3, [pc, #256]	@ (8000b6c <SystemInit+0x118>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f003 030f 	and.w	r3, r3, #15
 8000a70:	2b06      	cmp	r3, #6
 8000a72:	d807      	bhi.n	8000a84 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a74:	4b3d      	ldr	r3, [pc, #244]	@ (8000b6c <SystemInit+0x118>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f023 030f 	bic.w	r3, r3, #15
 8000a7c:	4a3b      	ldr	r2, [pc, #236]	@ (8000b6c <SystemInit+0x118>)
 8000a7e:	f043 0307 	orr.w	r3, r3, #7
 8000a82:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000a84:	4b3a      	ldr	r3, [pc, #232]	@ (8000b70 <SystemInit+0x11c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a39      	ldr	r2, [pc, #228]	@ (8000b70 <SystemInit+0x11c>)
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a90:	4b37      	ldr	r3, [pc, #220]	@ (8000b70 <SystemInit+0x11c>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000a96:	4b36      	ldr	r3, [pc, #216]	@ (8000b70 <SystemInit+0x11c>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	4935      	ldr	r1, [pc, #212]	@ (8000b70 <SystemInit+0x11c>)
 8000a9c:	4b35      	ldr	r3, [pc, #212]	@ (8000b74 <SystemInit+0x120>)
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000aa2:	4b32      	ldr	r3, [pc, #200]	@ (8000b6c <SystemInit+0x118>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f003 0308 	and.w	r3, r3, #8
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d007      	beq.n	8000abe <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000aae:	4b2f      	ldr	r3, [pc, #188]	@ (8000b6c <SystemInit+0x118>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f023 030f 	bic.w	r3, r3, #15
 8000ab6:	4a2d      	ldr	r2, [pc, #180]	@ (8000b6c <SystemInit+0x118>)
 8000ab8:	f043 0307 	orr.w	r3, r3, #7
 8000abc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000abe:	4b2c      	ldr	r3, [pc, #176]	@ (8000b70 <SystemInit+0x11c>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8000b70 <SystemInit+0x11c>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000aca:	4b29      	ldr	r3, [pc, #164]	@ (8000b70 <SystemInit+0x11c>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000ad0:	4b27      	ldr	r3, [pc, #156]	@ (8000b70 <SystemInit+0x11c>)
 8000ad2:	4a29      	ldr	r2, [pc, #164]	@ (8000b78 <SystemInit+0x124>)
 8000ad4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000ad6:	4b26      	ldr	r3, [pc, #152]	@ (8000b70 <SystemInit+0x11c>)
 8000ad8:	4a28      	ldr	r2, [pc, #160]	@ (8000b7c <SystemInit+0x128>)
 8000ada:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000adc:	4b24      	ldr	r3, [pc, #144]	@ (8000b70 <SystemInit+0x11c>)
 8000ade:	4a28      	ldr	r2, [pc, #160]	@ (8000b80 <SystemInit+0x12c>)
 8000ae0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000ae2:	4b23      	ldr	r3, [pc, #140]	@ (8000b70 <SystemInit+0x11c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ae8:	4b21      	ldr	r3, [pc, #132]	@ (8000b70 <SystemInit+0x11c>)
 8000aea:	4a25      	ldr	r2, [pc, #148]	@ (8000b80 <SystemInit+0x12c>)
 8000aec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000aee:	4b20      	ldr	r3, [pc, #128]	@ (8000b70 <SystemInit+0x11c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000af4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b70 <SystemInit+0x11c>)
 8000af6:	4a22      	ldr	r2, [pc, #136]	@ (8000b80 <SystemInit+0x12c>)
 8000af8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000afa:	4b1d      	ldr	r3, [pc, #116]	@ (8000b70 <SystemInit+0x11c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b00:	4b1b      	ldr	r3, [pc, #108]	@ (8000b70 <SystemInit+0x11c>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a1a      	ldr	r2, [pc, #104]	@ (8000b70 <SystemInit+0x11c>)
 8000b06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b0a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b0c:	4b18      	ldr	r3, [pc, #96]	@ (8000b70 <SystemInit+0x11c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b12:	4b1c      	ldr	r3, [pc, #112]	@ (8000b84 <SystemInit+0x130>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <SystemInit+0x134>)
 8000b18:	4013      	ands	r3, r2
 8000b1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b1e:	d202      	bcs.n	8000b26 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b20:	4b1a      	ldr	r3, [pc, #104]	@ (8000b8c <SystemInit+0x138>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000b26:	4b12      	ldr	r3, [pc, #72]	@ (8000b70 <SystemInit+0x11c>)
 8000b28:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b2c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d113      	bne.n	8000b5c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b34:	4b0e      	ldr	r3, [pc, #56]	@ (8000b70 <SystemInit+0x11c>)
 8000b36:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b3a:	4a0d      	ldr	r2, [pc, #52]	@ (8000b70 <SystemInit+0x11c>)
 8000b3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b40:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b44:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <SystemInit+0x13c>)
 8000b46:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000b4a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b4c:	4b08      	ldr	r3, [pc, #32]	@ (8000b70 <SystemInit+0x11c>)
 8000b4e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b52:	4a07      	ldr	r2, [pc, #28]	@ (8000b70 <SystemInit+0x11c>)
 8000b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000b58:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	e000ed00 	.word	0xe000ed00
 8000b6c:	52002000 	.word	0x52002000
 8000b70:	58024400 	.word	0x58024400
 8000b74:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b78:	02020200 	.word	0x02020200
 8000b7c:	01ff0000 	.word	0x01ff0000
 8000b80:	01010280 	.word	0x01010280
 8000b84:	5c001000 	.word	0x5c001000
 8000b88:	ffff0000 	.word	0xffff0000
 8000b8c:	51008108 	.word	0x51008108
 8000b90:	52004000 	.word	0x52004000

08000b94 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000b98:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <ExitRun0Mode+0x2c>)
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	4a08      	ldr	r2, [pc, #32]	@ (8000bc0 <ExitRun0Mode+0x2c>)
 8000b9e:	f043 0302 	orr.w	r3, r3, #2
 8000ba2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ba4:	bf00      	nop
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <ExitRun0Mode+0x2c>)
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d0f9      	beq.n	8000ba6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000bb2:	bf00      	nop
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	58024800 	.word	0x58024800

08000bc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000bc4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000c00 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000bc8:	f7ff ffe4 	bl	8000b94 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bcc:	f7ff ff42 	bl	8000a54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bd0:	480c      	ldr	r0, [pc, #48]	@ (8000c04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bd2:	490d      	ldr	r1, [pc, #52]	@ (8000c08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000c0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd8:	e002      	b.n	8000be0 <LoopCopyDataInit>

08000bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bde:	3304      	adds	r3, #4

08000be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000be4:	d3f9      	bcc.n	8000bda <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000be6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000be8:	4c0a      	ldr	r4, [pc, #40]	@ (8000c14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bec:	e001      	b.n	8000bf2 <LoopFillZerobss>

08000bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf0:	3204      	adds	r2, #4

08000bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bf4:	d3fb      	bcc.n	8000bee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bf6:	f004 fc4b 	bl	8005490 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bfa:	f7ff fd0b 	bl	8000614 <main>
  bx  lr
 8000bfe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c00:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000c04:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000c08:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 8000c0c:	08005594 	.word	0x08005594
  ldr r2, =_sbss
 8000c10:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 8000c14:	240000dc 	.word	0x240000dc

08000c18 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c18:	e7fe      	b.n	8000c18 <ADC3_IRQHandler>
	...

08000c1c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08c      	sub	sp, #48	@ 0x30
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d009      	beq.n	8000c44 <BSP_LED_Init+0x28>
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d006      	beq.n	8000c44 <BSP_LED_Init+0x28>
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d003      	beq.n	8000c44 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000c3c:	f06f 0301 	mvn.w	r3, #1
 8000c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c42:	e055      	b.n	8000cf0 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d10f      	bne.n	8000c6a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000c4a:	4b2c      	ldr	r3, [pc, #176]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000c4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c50:	4a2a      	ldr	r2, [pc, #168]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000c52:	f043 0302 	orr.w	r3, r3, #2
 8000c56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c5a:	4b28      	ldr	r3, [pc, #160]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000c5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c60:	f003 0302 	and.w	r3, r3, #2
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	e021      	b.n	8000cae <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d10f      	bne.n	8000c90 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000c70:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c76:	4a21      	ldr	r2, [pc, #132]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000c78:	f043 0302 	orr.w	r3, r3, #2
 8000c7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c80:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	693b      	ldr	r3, [r7, #16]
 8000c8e:	e00e      	b.n	8000cae <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000c90:	4b1a      	ldr	r3, [pc, #104]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c96:	4a19      	ldr	r2, [pc, #100]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000c98:	f043 0302 	orr.w	r3, r3, #2
 8000c9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ca0:	4b16      	ldr	r3, [pc, #88]	@ (8000cfc <BSP_LED_Init+0xe0>)
 8000ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	4a13      	ldr	r2, [pc, #76]	@ (8000d00 <BSP_LED_Init+0xe4>)
 8000cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cb6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	4a0f      	ldr	r2, [pc, #60]	@ (8000d04 <BSP_LED_Init+0xe8>)
 8000cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ccc:	f107 0218 	add.w	r2, r7, #24
 8000cd0:	4611      	mov	r1, r2
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 fa54 	bl	8001180 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <BSP_LED_Init+0xe8>)
 8000cdc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	4a07      	ldr	r2, [pc, #28]	@ (8000d00 <BSP_LED_Init+0xe4>)
 8000ce4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	4619      	mov	r1, r3
 8000cec:	f000 fbf8 	bl	80014e0 <HAL_GPIO_WritePin>
  }

  return ret;
 8000cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3730      	adds	r7, #48	@ 0x30
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	58024400 	.word	0x58024400
 8000d00:	08005554 	.word	0x08005554
 8000d04:	24000008 	.word	0x24000008

08000d08 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d009      	beq.n	8000d30 <BSP_LED_On+0x28>
 8000d1c:	79fb      	ldrb	r3, [r7, #7]
 8000d1e:	2b01      	cmp	r3, #1
 8000d20:	d006      	beq.n	8000d30 <BSP_LED_On+0x28>
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	2b02      	cmp	r3, #2
 8000d26:	d003      	beq.n	8000d30 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d28:	f06f 0301 	mvn.w	r3, #1
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	e00b      	b.n	8000d48 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	4a08      	ldr	r2, [pc, #32]	@ (8000d54 <BSP_LED_On+0x4c>)
 8000d34:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	4a07      	ldr	r2, [pc, #28]	@ (8000d58 <BSP_LED_On+0x50>)
 8000d3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d40:	2201      	movs	r2, #1
 8000d42:	4619      	mov	r1, r3
 8000d44:	f000 fbcc 	bl	80014e0 <HAL_GPIO_WritePin>
  }

  return ret;
 8000d48:	68fb      	ldr	r3, [r7, #12]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3710      	adds	r7, #16
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	24000008 	.word	0x24000008
 8000d58:	08005554 	.word	0x08005554

08000d5c <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d009      	beq.n	8000d84 <BSP_LED_Off+0x28>
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d006      	beq.n	8000d84 <BSP_LED_Off+0x28>
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d003      	beq.n	8000d84 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d7c:	f06f 0301 	mvn.w	r3, #1
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	e00b      	b.n	8000d9c <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	4a08      	ldr	r2, [pc, #32]	@ (8000da8 <BSP_LED_Off+0x4c>)
 8000d88:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	4a07      	ldr	r2, [pc, #28]	@ (8000dac <BSP_LED_Off+0x50>)
 8000d90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d94:	2200      	movs	r2, #0
 8000d96:	4619      	mov	r1, r3
 8000d98:	f000 fba2 	bl	80014e0 <HAL_GPIO_WritePin>
  }

  return ret;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3710      	adds	r7, #16
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	24000008 	.word	0x24000008
 8000dac:	08005554 	.word	0x08005554

08000db0 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	4a04      	ldr	r2, [pc, #16]	@ (8000dd0 <BSP_PB_IRQHandler+0x20>)
 8000dc0:	4413      	add	r3, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 f9ac 	bl	8001120 <HAL_EXTI_IRQHandler>
}
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	240000d0 	.word	0x240000d0

08000dd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dda:	2003      	movs	r0, #3
 8000ddc:	f000 f96e 	bl	80010bc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000de0:	f001 f9e2 	bl	80021a8 <HAL_RCC_GetSysClockFreq>
 8000de4:	4602      	mov	r2, r0
 8000de6:	4b15      	ldr	r3, [pc, #84]	@ (8000e3c <HAL_Init+0x68>)
 8000de8:	699b      	ldr	r3, [r3, #24]
 8000dea:	0a1b      	lsrs	r3, r3, #8
 8000dec:	f003 030f 	and.w	r3, r3, #15
 8000df0:	4913      	ldr	r1, [pc, #76]	@ (8000e40 <HAL_Init+0x6c>)
 8000df2:	5ccb      	ldrb	r3, [r1, r3]
 8000df4:	f003 031f 	and.w	r3, r3, #31
 8000df8:	fa22 f303 	lsr.w	r3, r2, r3
 8000dfc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8000e3c <HAL_Init+0x68>)
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	4a0e      	ldr	r2, [pc, #56]	@ (8000e40 <HAL_Init+0x6c>)
 8000e08:	5cd3      	ldrb	r3, [r2, r3]
 8000e0a:	f003 031f 	and.w	r3, r3, #31
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	fa22 f303 	lsr.w	r3, r2, r3
 8000e14:	4a0b      	ldr	r2, [pc, #44]	@ (8000e44 <HAL_Init+0x70>)
 8000e16:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000e18:	4a0b      	ldr	r2, [pc, #44]	@ (8000e48 <HAL_Init+0x74>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f000 f814 	bl	8000e4c <HAL_InitTick>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e002      	b.n	8000e34 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000e2e:	f7ff fd57 	bl	80008e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e32:	2300      	movs	r3, #0
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	58024400 	.word	0x58024400
 8000e40:	08005544 	.word	0x08005544
 8000e44:	24000004 	.word	0x24000004
 8000e48:	24000000 	.word	0x24000000

08000e4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000e54:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <HAL_InitTick+0x60>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d101      	bne.n	8000e60 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	e021      	b.n	8000ea4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000e60:	4b13      	ldr	r3, [pc, #76]	@ (8000eb0 <HAL_InitTick+0x64>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <HAL_InitTick+0x60>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 f945 	bl	8001106 <HAL_SYSTICK_Config>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e00e      	b.n	8000ea4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2b0f      	cmp	r3, #15
 8000e8a:	d80a      	bhi.n	8000ea2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	6879      	ldr	r1, [r7, #4]
 8000e90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e94:	f000 f91d 	bl	80010d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e98:	4a06      	ldr	r2, [pc, #24]	@ (8000eb4 <HAL_InitTick+0x68>)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e000      	b.n	8000ea4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	24000018 	.word	0x24000018
 8000eb0:	24000000 	.word	0x24000000
 8000eb4:	24000014 	.word	0x24000014

08000eb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <HAL_IncTick+0x20>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <HAL_IncTick+0x24>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	4a04      	ldr	r2, [pc, #16]	@ (8000edc <HAL_IncTick+0x24>)
 8000eca:	6013      	str	r3, [r2, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	24000018 	.word	0x24000018
 8000edc:	240000d8 	.word	0x240000d8

08000ee0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee4:	4b03      	ldr	r3, [pc, #12]	@ (8000ef4 <HAL_GetTick+0x14>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	240000d8 	.word	0x240000d8

08000ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f00:	f7ff ffee 	bl	8000ee0 <HAL_GetTick>
 8000f04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f10:	d005      	beq.n	8000f1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f12:	4b0a      	ldr	r3, [pc, #40]	@ (8000f3c <HAL_Delay+0x44>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	461a      	mov	r2, r3
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f1e:	bf00      	nop
 8000f20:	f7ff ffde 	bl	8000ee0 <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d8f7      	bhi.n	8000f20 <HAL_Delay+0x28>
  {
  }
}
 8000f30:	bf00      	nop
 8000f32:	bf00      	nop
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	24000018 	.word	0x24000018

08000f40 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000f44:	4b03      	ldr	r3, [pc, #12]	@ (8000f54 <HAL_GetREVID+0x14>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	0c1b      	lsrs	r3, r3, #16
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	5c001000 	.word	0x5c001000

08000f58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f68:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <__NVIC_SetPriorityGrouping+0x40>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f6e:	68ba      	ldr	r2, [r7, #8]
 8000f70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f74:	4013      	ands	r3, r2
 8000f76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f80:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <__NVIC_SetPriorityGrouping+0x44>)
 8000f82:	4313      	orrs	r3, r2
 8000f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f86:	4a04      	ldr	r2, [pc, #16]	@ (8000f98 <__NVIC_SetPriorityGrouping+0x40>)
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	60d3      	str	r3, [r2, #12]
}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	e000ed00 	.word	0xe000ed00
 8000f9c:	05fa0000 	.word	0x05fa0000

08000fa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fa4:	4b04      	ldr	r3, [pc, #16]	@ (8000fb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	0a1b      	lsrs	r3, r3, #8
 8000faa:	f003 0307 	and.w	r3, r3, #7
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	e000ed00 	.word	0xe000ed00

08000fbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	6039      	str	r1, [r7, #0]
 8000fc6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	db0a      	blt.n	8000fe6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	490c      	ldr	r1, [pc, #48]	@ (8001008 <__NVIC_SetPriority+0x4c>)
 8000fd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fda:	0112      	lsls	r2, r2, #4
 8000fdc:	b2d2      	uxtb	r2, r2
 8000fde:	440b      	add	r3, r1
 8000fe0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fe4:	e00a      	b.n	8000ffc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	4908      	ldr	r1, [pc, #32]	@ (800100c <__NVIC_SetPriority+0x50>)
 8000fec:	88fb      	ldrh	r3, [r7, #6]
 8000fee:	f003 030f 	and.w	r3, r3, #15
 8000ff2:	3b04      	subs	r3, #4
 8000ff4:	0112      	lsls	r2, r2, #4
 8000ff6:	b2d2      	uxtb	r2, r2
 8000ff8:	440b      	add	r3, r1
 8000ffa:	761a      	strb	r2, [r3, #24]
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	e000e100 	.word	0xe000e100
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001010:	b480      	push	{r7}
 8001012:	b089      	sub	sp, #36	@ 0x24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f003 0307 	and.w	r3, r3, #7
 8001022:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	f1c3 0307 	rsb	r3, r3, #7
 800102a:	2b04      	cmp	r3, #4
 800102c:	bf28      	it	cs
 800102e:	2304      	movcs	r3, #4
 8001030:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	3304      	adds	r3, #4
 8001036:	2b06      	cmp	r3, #6
 8001038:	d902      	bls.n	8001040 <NVIC_EncodePriority+0x30>
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	3b03      	subs	r3, #3
 800103e:	e000      	b.n	8001042 <NVIC_EncodePriority+0x32>
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001044:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	fa02 f303 	lsl.w	r3, r2, r3
 800104e:	43da      	mvns	r2, r3
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	401a      	ands	r2, r3
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001058:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	fa01 f303 	lsl.w	r3, r1, r3
 8001062:	43d9      	mvns	r1, r3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001068:	4313      	orrs	r3, r2
         );
}
 800106a:	4618      	mov	r0, r3
 800106c:	3724      	adds	r7, #36	@ 0x24
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
	...

08001078 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3b01      	subs	r3, #1
 8001084:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001088:	d301      	bcc.n	800108e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800108a:	2301      	movs	r3, #1
 800108c:	e00f      	b.n	80010ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800108e:	4a0a      	ldr	r2, [pc, #40]	@ (80010b8 <SysTick_Config+0x40>)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3b01      	subs	r3, #1
 8001094:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001096:	210f      	movs	r1, #15
 8001098:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800109c:	f7ff ff8e 	bl	8000fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010a0:	4b05      	ldr	r3, [pc, #20]	@ (80010b8 <SysTick_Config+0x40>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010a6:	4b04      	ldr	r3, [pc, #16]	@ (80010b8 <SysTick_Config+0x40>)
 80010a8:	2207      	movs	r2, #7
 80010aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	e000e010 	.word	0xe000e010

080010bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ff47 	bl	8000f58 <__NVIC_SetPriorityGrouping>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b086      	sub	sp, #24
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	4603      	mov	r3, r0
 80010da:	60b9      	str	r1, [r7, #8]
 80010dc:	607a      	str	r2, [r7, #4]
 80010de:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010e0:	f7ff ff5e 	bl	8000fa0 <__NVIC_GetPriorityGrouping>
 80010e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	68b9      	ldr	r1, [r7, #8]
 80010ea:	6978      	ldr	r0, [r7, #20]
 80010ec:	f7ff ff90 	bl	8001010 <NVIC_EncodePriority>
 80010f0:	4602      	mov	r2, r0
 80010f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010f6:	4611      	mov	r1, r2
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff5f 	bl	8000fbc <__NVIC_SetPriority>
}
 80010fe:	bf00      	nop
 8001100:	3718      	adds	r7, #24
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b082      	sub	sp, #8
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff ffb2 	bl	8001078 <SysTick_Config>
 8001114:	4603      	mov	r3, r0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	0c1b      	lsrs	r3, r3, #16
 800112e:	f003 0303 	and.w	r3, r3, #3
 8001132:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f003 031f 	and.w	r3, r3, #31
 800113c:	2201      	movs	r2, #1
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	011a      	lsls	r2, r3, #4
 8001148:	4b0c      	ldr	r3, [pc, #48]	@ (800117c <HAL_EXTI_IRQHandler+0x5c>)
 800114a:	4413      	add	r3, r2
 800114c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d009      	beq.n	8001172 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d002      	beq.n	8001172 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	4798      	blx	r3
    }
  }
}
 8001172:	bf00      	nop
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	58000088 	.word	0x58000088

08001180 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001180:	b480      	push	{r7}
 8001182:	b089      	sub	sp, #36	@ 0x24
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800118e:	4b89      	ldr	r3, [pc, #548]	@ (80013b4 <HAL_GPIO_Init+0x234>)
 8001190:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001192:	e194      	b.n	80014be <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	2101      	movs	r1, #1
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	fa01 f303 	lsl.w	r3, r1, r3
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	f000 8186 	beq.w	80014b8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f003 0303 	and.w	r3, r3, #3
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d005      	beq.n	80011c4 <HAL_GPIO_Init+0x44>
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f003 0303 	and.w	r3, r3, #3
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d130      	bne.n	8001226 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	2203      	movs	r2, #3
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	68da      	ldr	r2, [r3, #12]
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011fa:	2201      	movs	r2, #1
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	091b      	lsrs	r3, r3, #4
 8001210:	f003 0201 	and.w	r2, r3, #1
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4313      	orrs	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f003 0303 	and.w	r3, r3, #3
 800122e:	2b03      	cmp	r3, #3
 8001230:	d017      	beq.n	8001262 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	2203      	movs	r2, #3
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	43db      	mvns	r3, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4013      	ands	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	689a      	ldr	r2, [r3, #8]
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4313      	orrs	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f003 0303 	and.w	r3, r3, #3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d123      	bne.n	80012b6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	08da      	lsrs	r2, r3, #3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3208      	adds	r2, #8
 8001276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800127a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	f003 0307 	and.w	r3, r3, #7
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	220f      	movs	r2, #15
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4013      	ands	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	691a      	ldr	r2, [r3, #16]
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	f003 0307 	and.w	r3, r3, #7
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	08da      	lsrs	r2, r3, #3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	3208      	adds	r2, #8
 80012b0:	69b9      	ldr	r1, [r7, #24]
 80012b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	2203      	movs	r2, #3
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	43db      	mvns	r3, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4013      	ands	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f003 0203 	and.w	r2, r3, #3
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f000 80e0 	beq.w	80014b8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f8:	4b2f      	ldr	r3, [pc, #188]	@ (80013b8 <HAL_GPIO_Init+0x238>)
 80012fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012fe:	4a2e      	ldr	r2, [pc, #184]	@ (80013b8 <HAL_GPIO_Init+0x238>)
 8001300:	f043 0302 	orr.w	r3, r3, #2
 8001304:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001308:	4b2b      	ldr	r3, [pc, #172]	@ (80013b8 <HAL_GPIO_Init+0x238>)
 800130a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001316:	4a29      	ldr	r2, [pc, #164]	@ (80013bc <HAL_GPIO_Init+0x23c>)
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	089b      	lsrs	r3, r3, #2
 800131c:	3302      	adds	r3, #2
 800131e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001322:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	f003 0303 	and.w	r3, r3, #3
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	220f      	movs	r2, #15
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	43db      	mvns	r3, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4013      	ands	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a20      	ldr	r2, [pc, #128]	@ (80013c0 <HAL_GPIO_Init+0x240>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d052      	beq.n	80013e8 <HAL_GPIO_Init+0x268>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a1f      	ldr	r2, [pc, #124]	@ (80013c4 <HAL_GPIO_Init+0x244>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d031      	beq.n	80013ae <HAL_GPIO_Init+0x22e>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a1e      	ldr	r2, [pc, #120]	@ (80013c8 <HAL_GPIO_Init+0x248>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d02b      	beq.n	80013aa <HAL_GPIO_Init+0x22a>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a1d      	ldr	r2, [pc, #116]	@ (80013cc <HAL_GPIO_Init+0x24c>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d025      	beq.n	80013a6 <HAL_GPIO_Init+0x226>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a1c      	ldr	r2, [pc, #112]	@ (80013d0 <HAL_GPIO_Init+0x250>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d01f      	beq.n	80013a2 <HAL_GPIO_Init+0x222>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a1b      	ldr	r2, [pc, #108]	@ (80013d4 <HAL_GPIO_Init+0x254>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d019      	beq.n	800139e <HAL_GPIO_Init+0x21e>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a1a      	ldr	r2, [pc, #104]	@ (80013d8 <HAL_GPIO_Init+0x258>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d013      	beq.n	800139a <HAL_GPIO_Init+0x21a>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a19      	ldr	r2, [pc, #100]	@ (80013dc <HAL_GPIO_Init+0x25c>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d00d      	beq.n	8001396 <HAL_GPIO_Init+0x216>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a18      	ldr	r2, [pc, #96]	@ (80013e0 <HAL_GPIO_Init+0x260>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d007      	beq.n	8001392 <HAL_GPIO_Init+0x212>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a17      	ldr	r2, [pc, #92]	@ (80013e4 <HAL_GPIO_Init+0x264>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d101      	bne.n	800138e <HAL_GPIO_Init+0x20e>
 800138a:	2309      	movs	r3, #9
 800138c:	e02d      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 800138e:	230a      	movs	r3, #10
 8001390:	e02b      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 8001392:	2308      	movs	r3, #8
 8001394:	e029      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 8001396:	2307      	movs	r3, #7
 8001398:	e027      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 800139a:	2306      	movs	r3, #6
 800139c:	e025      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 800139e:	2305      	movs	r3, #5
 80013a0:	e023      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 80013a2:	2304      	movs	r3, #4
 80013a4:	e021      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 80013a6:	2303      	movs	r3, #3
 80013a8:	e01f      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 80013aa:	2302      	movs	r3, #2
 80013ac:	e01d      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 80013ae:	2301      	movs	r3, #1
 80013b0:	e01b      	b.n	80013ea <HAL_GPIO_Init+0x26a>
 80013b2:	bf00      	nop
 80013b4:	58000080 	.word	0x58000080
 80013b8:	58024400 	.word	0x58024400
 80013bc:	58000400 	.word	0x58000400
 80013c0:	58020000 	.word	0x58020000
 80013c4:	58020400 	.word	0x58020400
 80013c8:	58020800 	.word	0x58020800
 80013cc:	58020c00 	.word	0x58020c00
 80013d0:	58021000 	.word	0x58021000
 80013d4:	58021400 	.word	0x58021400
 80013d8:	58021800 	.word	0x58021800
 80013dc:	58021c00 	.word	0x58021c00
 80013e0:	58022000 	.word	0x58022000
 80013e4:	58022400 	.word	0x58022400
 80013e8:	2300      	movs	r3, #0
 80013ea:	69fa      	ldr	r2, [r7, #28]
 80013ec:	f002 0203 	and.w	r2, r2, #3
 80013f0:	0092      	lsls	r2, r2, #2
 80013f2:	4093      	lsls	r3, r2
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013fa:	4938      	ldr	r1, [pc, #224]	@ (80014dc <HAL_GPIO_Init+0x35c>)
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	089b      	lsrs	r3, r3, #2
 8001400:	3302      	adds	r3, #2
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001408:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	43db      	mvns	r3, r3
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	4013      	ands	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d003      	beq.n	800142e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800142e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001436:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001450:	2b00      	cmp	r3, #0
 8001452:	d003      	beq.n	800145c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4313      	orrs	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800145c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	43db      	mvns	r3, r3
 800146e:	69ba      	ldr	r2, [r7, #24]
 8001470:	4013      	ands	r3, r2
 8001472:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d003      	beq.n	8001488 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	4313      	orrs	r3, r2
 8001486:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	43db      	mvns	r3, r3
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	4013      	ands	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	3301      	adds	r3, #1
 80014bc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	fa22 f303 	lsr.w	r3, r2, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f47f ae63 	bne.w	8001194 <HAL_GPIO_Init+0x14>
  }
}
 80014ce:	bf00      	nop
 80014d0:	bf00      	nop
 80014d2:	3724      	adds	r7, #36	@ 0x24
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	58000400 	.word	0x58000400

080014e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	807b      	strh	r3, [r7, #2]
 80014ec:	4613      	mov	r3, r2
 80014ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014f0:	787b      	ldrb	r3, [r7, #1]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d003      	beq.n	80014fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014f6:	887a      	ldrh	r2, [r7, #2]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80014fc:	e003      	b.n	8001506 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80014fe:	887b      	ldrh	r3, [r7, #2]
 8001500:	041a      	lsls	r2, r3, #16
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	619a      	str	r2, [r3, #24]
}
 8001506:	bf00      	nop
 8001508:	370c      	adds	r7, #12
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
	...

08001514 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800151c:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <HAL_PWREx_ConfigSupply+0x70>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	2b04      	cmp	r3, #4
 8001526:	d00a      	beq.n	800153e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001528:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <HAL_PWREx_ConfigSupply+0x70>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	f003 0307 	and.w	r3, r3, #7
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	429a      	cmp	r2, r3
 8001534:	d001      	beq.n	800153a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e01f      	b.n	800157a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800153a:	2300      	movs	r3, #0
 800153c:	e01d      	b.n	800157a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800153e:	4b11      	ldr	r3, [pc, #68]	@ (8001584 <HAL_PWREx_ConfigSupply+0x70>)
 8001540:	68db      	ldr	r3, [r3, #12]
 8001542:	f023 0207 	bic.w	r2, r3, #7
 8001546:	490f      	ldr	r1, [pc, #60]	@ (8001584 <HAL_PWREx_ConfigSupply+0x70>)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4313      	orrs	r3, r2
 800154c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800154e:	f7ff fcc7 	bl	8000ee0 <HAL_GetTick>
 8001552:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001554:	e009      	b.n	800156a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001556:	f7ff fcc3 	bl	8000ee0 <HAL_GetTick>
 800155a:	4602      	mov	r2, r0
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001564:	d901      	bls.n	800156a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e007      	b.n	800157a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800156a:	4b06      	ldr	r3, [pc, #24]	@ (8001584 <HAL_PWREx_ConfigSupply+0x70>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001576:	d1ee      	bne.n	8001556 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	58024800 	.word	0x58024800

08001588 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08c      	sub	sp, #48	@ 0x30
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d102      	bne.n	800159c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	f000 bc48 	b.w	8001e2c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f000 8088 	beq.w	80016ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015aa:	4b99      	ldr	r3, [pc, #612]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80015b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80015b4:	4b96      	ldr	r3, [pc, #600]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80015ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015bc:	2b10      	cmp	r3, #16
 80015be:	d007      	beq.n	80015d0 <HAL_RCC_OscConfig+0x48>
 80015c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015c2:	2b18      	cmp	r3, #24
 80015c4:	d111      	bne.n	80015ea <HAL_RCC_OscConfig+0x62>
 80015c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d10c      	bne.n	80015ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d0:	4b8f      	ldr	r3, [pc, #572]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d06d      	beq.n	80016b8 <HAL_RCC_OscConfig+0x130>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d169      	bne.n	80016b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	f000 bc21 	b.w	8001e2c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015f2:	d106      	bne.n	8001602 <HAL_RCC_OscConfig+0x7a>
 80015f4:	4b86      	ldr	r3, [pc, #536]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a85      	ldr	r2, [pc, #532]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80015fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015fe:	6013      	str	r3, [r2, #0]
 8001600:	e02e      	b.n	8001660 <HAL_RCC_OscConfig+0xd8>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10c      	bne.n	8001624 <HAL_RCC_OscConfig+0x9c>
 800160a:	4b81      	ldr	r3, [pc, #516]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a80      	ldr	r2, [pc, #512]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001610:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	4b7e      	ldr	r3, [pc, #504]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a7d      	ldr	r2, [pc, #500]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800161c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	e01d      	b.n	8001660 <HAL_RCC_OscConfig+0xd8>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800162c:	d10c      	bne.n	8001648 <HAL_RCC_OscConfig+0xc0>
 800162e:	4b78      	ldr	r3, [pc, #480]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a77      	ldr	r2, [pc, #476]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001638:	6013      	str	r3, [r2, #0]
 800163a:	4b75      	ldr	r3, [pc, #468]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a74      	ldr	r2, [pc, #464]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001644:	6013      	str	r3, [r2, #0]
 8001646:	e00b      	b.n	8001660 <HAL_RCC_OscConfig+0xd8>
 8001648:	4b71      	ldr	r3, [pc, #452]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a70      	ldr	r2, [pc, #448]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800164e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	4b6e      	ldr	r3, [pc, #440]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a6d      	ldr	r2, [pc, #436]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800165a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800165e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d013      	beq.n	8001690 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001668:	f7ff fc3a 	bl	8000ee0 <HAL_GetTick>
 800166c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001670:	f7ff fc36 	bl	8000ee0 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b64      	cmp	r3, #100	@ 0x64
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e3d4      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001682:	4b63      	ldr	r3, [pc, #396]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d0f0      	beq.n	8001670 <HAL_RCC_OscConfig+0xe8>
 800168e:	e014      	b.n	80016ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001690:	f7ff fc26 	bl	8000ee0 <HAL_GetTick>
 8001694:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001698:	f7ff fc22 	bl	8000ee0 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b64      	cmp	r3, #100	@ 0x64
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e3c0      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016aa:	4b59      	ldr	r3, [pc, #356]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1f0      	bne.n	8001698 <HAL_RCC_OscConfig+0x110>
 80016b6:	e000      	b.n	80016ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 80ca 	beq.w	800185c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016c8:	4b51      	ldr	r3, [pc, #324]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80016d2:	4b4f      	ldr	r3, [pc, #316]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80016d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80016d8:	6a3b      	ldr	r3, [r7, #32]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d007      	beq.n	80016ee <HAL_RCC_OscConfig+0x166>
 80016de:	6a3b      	ldr	r3, [r7, #32]
 80016e0:	2b18      	cmp	r3, #24
 80016e2:	d156      	bne.n	8001792 <HAL_RCC_OscConfig+0x20a>
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	f003 0303 	and.w	r3, r3, #3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d151      	bne.n	8001792 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016ee:	4b48      	ldr	r3, [pc, #288]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0304 	and.w	r3, r3, #4
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d005      	beq.n	8001706 <HAL_RCC_OscConfig+0x17e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e392      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001706:	4b42      	ldr	r3, [pc, #264]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f023 0219 	bic.w	r2, r3, #25
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	493f      	ldr	r1, [pc, #252]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001714:	4313      	orrs	r3, r2
 8001716:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001718:	f7ff fbe2 	bl	8000ee0 <HAL_GetTick>
 800171c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001720:	f7ff fbde 	bl	8000ee0 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e37c      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001732:	4b37      	ldr	r3, [pc, #220]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	2b00      	cmp	r3, #0
 800173c:	d0f0      	beq.n	8001720 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173e:	f7ff fbff 	bl	8000f40 <HAL_GetREVID>
 8001742:	4603      	mov	r3, r0
 8001744:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001748:	4293      	cmp	r3, r2
 800174a:	d817      	bhi.n	800177c <HAL_RCC_OscConfig+0x1f4>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	691b      	ldr	r3, [r3, #16]
 8001750:	2b40      	cmp	r3, #64	@ 0x40
 8001752:	d108      	bne.n	8001766 <HAL_RCC_OscConfig+0x1de>
 8001754:	4b2e      	ldr	r3, [pc, #184]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800175c:	4a2c      	ldr	r2, [pc, #176]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800175e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001762:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001764:	e07a      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001766:	4b2a      	ldr	r3, [pc, #168]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	031b      	lsls	r3, r3, #12
 8001774:	4926      	ldr	r1, [pc, #152]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 8001776:	4313      	orrs	r3, r2
 8001778:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800177a:	e06f      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800177c:	4b24      	ldr	r3, [pc, #144]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	691b      	ldr	r3, [r3, #16]
 8001788:	061b      	lsls	r3, r3, #24
 800178a:	4921      	ldr	r1, [pc, #132]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800178c:	4313      	orrs	r3, r2
 800178e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001790:	e064      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d047      	beq.n	800182a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f023 0219 	bic.w	r2, r3, #25
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	491a      	ldr	r1, [pc, #104]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017a8:	4313      	orrs	r3, r2
 80017aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ac:	f7ff fb98 	bl	8000ee0 <HAL_GetTick>
 80017b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017b4:	f7ff fb94 	bl	8000ee0 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e332      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017c6:	4b12      	ldr	r3, [pc, #72]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0304 	and.w	r3, r3, #4
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0f0      	beq.n	80017b4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d2:	f7ff fbb5 	bl	8000f40 <HAL_GetREVID>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80017dc:	4293      	cmp	r3, r2
 80017de:	d819      	bhi.n	8001814 <HAL_RCC_OscConfig+0x28c>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	2b40      	cmp	r3, #64	@ 0x40
 80017e6:	d108      	bne.n	80017fa <HAL_RCC_OscConfig+0x272>
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80017f0:	4a07      	ldr	r2, [pc, #28]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017f6:	6053      	str	r3, [r2, #4]
 80017f8:	e030      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
 80017fa:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	031b      	lsls	r3, r3, #12
 8001808:	4901      	ldr	r1, [pc, #4]	@ (8001810 <HAL_RCC_OscConfig+0x288>)
 800180a:	4313      	orrs	r3, r2
 800180c:	604b      	str	r3, [r1, #4]
 800180e:	e025      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
 8001810:	58024400 	.word	0x58024400
 8001814:	4b9a      	ldr	r3, [pc, #616]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	061b      	lsls	r3, r3, #24
 8001822:	4997      	ldr	r1, [pc, #604]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001824:	4313      	orrs	r3, r2
 8001826:	604b      	str	r3, [r1, #4]
 8001828:	e018      	b.n	800185c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800182a:	4b95      	ldr	r3, [pc, #596]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a94      	ldr	r2, [pc, #592]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001830:	f023 0301 	bic.w	r3, r3, #1
 8001834:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001836:	f7ff fb53 	bl	8000ee0 <HAL_GetTick>
 800183a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800183e:	f7ff fb4f 	bl	8000ee0 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e2ed      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001850:	4b8b      	ldr	r3, [pc, #556]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d1f0      	bne.n	800183e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0310 	and.w	r3, r3, #16
 8001864:	2b00      	cmp	r3, #0
 8001866:	f000 80a9 	beq.w	80019bc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800186a:	4b85      	ldr	r3, [pc, #532]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800186c:	691b      	ldr	r3, [r3, #16]
 800186e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001872:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001874:	4b82      	ldr	r3, [pc, #520]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001878:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	2b08      	cmp	r3, #8
 800187e:	d007      	beq.n	8001890 <HAL_RCC_OscConfig+0x308>
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	2b18      	cmp	r3, #24
 8001884:	d13a      	bne.n	80018fc <HAL_RCC_OscConfig+0x374>
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f003 0303 	and.w	r3, r3, #3
 800188c:	2b01      	cmp	r3, #1
 800188e:	d135      	bne.n	80018fc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001890:	4b7b      	ldr	r3, [pc, #492]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001898:	2b00      	cmp	r3, #0
 800189a:	d005      	beq.n	80018a8 <HAL_RCC_OscConfig+0x320>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	69db      	ldr	r3, [r3, #28]
 80018a0:	2b80      	cmp	r3, #128	@ 0x80
 80018a2:	d001      	beq.n	80018a8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e2c1      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018a8:	f7ff fb4a 	bl	8000f40 <HAL_GetREVID>
 80018ac:	4603      	mov	r3, r0
 80018ae:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d817      	bhi.n	80018e6 <HAL_RCC_OscConfig+0x35e>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a1b      	ldr	r3, [r3, #32]
 80018ba:	2b20      	cmp	r3, #32
 80018bc:	d108      	bne.n	80018d0 <HAL_RCC_OscConfig+0x348>
 80018be:	4b70      	ldr	r3, [pc, #448]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80018c6:	4a6e      	ldr	r2, [pc, #440]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80018cc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018ce:	e075      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6a1b      	ldr	r3, [r3, #32]
 80018dc:	069b      	lsls	r3, r3, #26
 80018de:	4968      	ldr	r1, [pc, #416]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018e4:	e06a      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018e6:	4b66      	ldr	r3, [pc, #408]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	061b      	lsls	r3, r3, #24
 80018f4:	4962      	ldr	r1, [pc, #392]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018fa:	e05f      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	69db      	ldr	r3, [r3, #28]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d042      	beq.n	800198a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001904:	4b5e      	ldr	r3, [pc, #376]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a5d      	ldr	r2, [pc, #372]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800190a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800190e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001910:	f7ff fae6 	bl	8000ee0 <HAL_GetTick>
 8001914:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001918:	f7ff fae2 	bl	8000ee0 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e280      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800192a:	4b55      	ldr	r3, [pc, #340]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001932:	2b00      	cmp	r3, #0
 8001934:	d0f0      	beq.n	8001918 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001936:	f7ff fb03 	bl	8000f40 <HAL_GetREVID>
 800193a:	4603      	mov	r3, r0
 800193c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001940:	4293      	cmp	r3, r2
 8001942:	d817      	bhi.n	8001974 <HAL_RCC_OscConfig+0x3ec>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6a1b      	ldr	r3, [r3, #32]
 8001948:	2b20      	cmp	r3, #32
 800194a:	d108      	bne.n	800195e <HAL_RCC_OscConfig+0x3d6>
 800194c:	4b4c      	ldr	r3, [pc, #304]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001954:	4a4a      	ldr	r2, [pc, #296]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001956:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800195a:	6053      	str	r3, [r2, #4]
 800195c:	e02e      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
 800195e:	4b48      	ldr	r3, [pc, #288]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	069b      	lsls	r3, r3, #26
 800196c:	4944      	ldr	r1, [pc, #272]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800196e:	4313      	orrs	r3, r2
 8001970:	604b      	str	r3, [r1, #4]
 8001972:	e023      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
 8001974:	4b42      	ldr	r3, [pc, #264]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a1b      	ldr	r3, [r3, #32]
 8001980:	061b      	lsls	r3, r3, #24
 8001982:	493f      	ldr	r1, [pc, #252]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001984:	4313      	orrs	r3, r2
 8001986:	60cb      	str	r3, [r1, #12]
 8001988:	e018      	b.n	80019bc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800198a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a3c      	ldr	r2, [pc, #240]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001990:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001994:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001996:	f7ff faa3 	bl	8000ee0 <HAL_GetTick>
 800199a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800199e:	f7ff fa9f 	bl	8000ee0 <HAL_GetTick>
 80019a2:	4602      	mov	r2, r0
 80019a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e23d      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80019b0:	4b33      	ldr	r3, [pc, #204]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1f0      	bne.n	800199e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0308 	and.w	r3, r3, #8
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d036      	beq.n	8001a36 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	695b      	ldr	r3, [r3, #20]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d019      	beq.n	8001a04 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80019d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019d4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019dc:	f7ff fa80 	bl	8000ee0 <HAL_GetTick>
 80019e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e4:	f7ff fa7c 	bl	8000ee0 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e21a      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019f6:	4b22      	ldr	r3, [pc, #136]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 80019f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0x45c>
 8001a02:	e018      	b.n	8001a36 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a04:	4b1e      	ldr	r3, [pc, #120]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a08:	4a1d      	ldr	r2, [pc, #116]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a0a:	f023 0301 	bic.w	r3, r3, #1
 8001a0e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a10:	f7ff fa66 	bl	8000ee0 <HAL_GetTick>
 8001a14:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a18:	f7ff fa62 	bl	8000ee0 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e200      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a2a:	4b15      	ldr	r3, [pc, #84]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0320 	and.w	r3, r3, #32
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d039      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	699b      	ldr	r3, [r3, #24]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d01c      	beq.n	8001a84 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a54:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001a56:	f7ff fa43 	bl	8000ee0 <HAL_GetTick>
 8001a5a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a5e:	f7ff fa3f 	bl	8000ee0 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e1dd      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <HAL_RCC_OscConfig+0x4f8>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f0      	beq.n	8001a5e <HAL_RCC_OscConfig+0x4d6>
 8001a7c:	e01b      	b.n	8001ab6 <HAL_RCC_OscConfig+0x52e>
 8001a7e:	bf00      	nop
 8001a80:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a84:	4b9b      	ldr	r3, [pc, #620]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a9a      	ldr	r2, [pc, #616]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001a8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a8e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001a90:	f7ff fa26 	bl	8000ee0 <HAL_GetTick>
 8001a94:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a98:	f7ff fa22 	bl	8000ee0 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e1c0      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001aaa:	4b92      	ldr	r3, [pc, #584]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f0      	bne.n	8001a98 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0304 	and.w	r3, r3, #4
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f000 8081 	beq.w	8001bc6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001ac4:	4b8c      	ldr	r3, [pc, #560]	@ (8001cf8 <HAL_RCC_OscConfig+0x770>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a8b      	ldr	r2, [pc, #556]	@ (8001cf8 <HAL_RCC_OscConfig+0x770>)
 8001aca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ace:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ad0:	f7ff fa06 	bl	8000ee0 <HAL_GetTick>
 8001ad4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad8:	f7ff fa02 	bl	8000ee0 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b64      	cmp	r3, #100	@ 0x64
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e1a0      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001aea:	4b83      	ldr	r3, [pc, #524]	@ (8001cf8 <HAL_RCC_OscConfig+0x770>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d106      	bne.n	8001b0c <HAL_RCC_OscConfig+0x584>
 8001afe:	4b7d      	ldr	r3, [pc, #500]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b02:	4a7c      	ldr	r2, [pc, #496]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b0a:	e02d      	b.n	8001b68 <HAL_RCC_OscConfig+0x5e0>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10c      	bne.n	8001b2e <HAL_RCC_OscConfig+0x5a6>
 8001b14:	4b77      	ldr	r3, [pc, #476]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b18:	4a76      	ldr	r2, [pc, #472]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b1a:	f023 0301 	bic.w	r3, r3, #1
 8001b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b20:	4b74      	ldr	r3, [pc, #464]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b24:	4a73      	ldr	r2, [pc, #460]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b26:	f023 0304 	bic.w	r3, r3, #4
 8001b2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b2c:	e01c      	b.n	8001b68 <HAL_RCC_OscConfig+0x5e0>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b05      	cmp	r3, #5
 8001b34:	d10c      	bne.n	8001b50 <HAL_RCC_OscConfig+0x5c8>
 8001b36:	4b6f      	ldr	r3, [pc, #444]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b3a:	4a6e      	ldr	r2, [pc, #440]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b3c:	f043 0304 	orr.w	r3, r3, #4
 8001b40:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b42:	4b6c      	ldr	r3, [pc, #432]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b46:	4a6b      	ldr	r2, [pc, #428]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b4e:	e00b      	b.n	8001b68 <HAL_RCC_OscConfig+0x5e0>
 8001b50:	4b68      	ldr	r3, [pc, #416]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b54:	4a67      	ldr	r2, [pc, #412]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b56:	f023 0301 	bic.w	r3, r3, #1
 8001b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b5c:	4b65      	ldr	r3, [pc, #404]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b60:	4a64      	ldr	r2, [pc, #400]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b62:	f023 0304 	bic.w	r3, r3, #4
 8001b66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d015      	beq.n	8001b9c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b70:	f7ff f9b6 	bl	8000ee0 <HAL_GetTick>
 8001b74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b76:	e00a      	b.n	8001b8e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b78:	f7ff f9b2 	bl	8000ee0 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e14e      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b8e:	4b59      	ldr	r3, [pc, #356]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b92:	f003 0302 	and.w	r3, r3, #2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d0ee      	beq.n	8001b78 <HAL_RCC_OscConfig+0x5f0>
 8001b9a:	e014      	b.n	8001bc6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9c:	f7ff f9a0 	bl	8000ee0 <HAL_GetTick>
 8001ba0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ba2:	e00a      	b.n	8001bba <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba4:	f7ff f99c 	bl	8000ee0 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e138      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001bba:	4b4e      	ldr	r3, [pc, #312]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1ee      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f000 812d 	beq.w	8001e2a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001bd0:	4b48      	ldr	r3, [pc, #288]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001bd8:	2b18      	cmp	r3, #24
 8001bda:	f000 80bd 	beq.w	8001d58 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	f040 809e 	bne.w	8001d24 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001be8:	4b42      	ldr	r3, [pc, #264]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a41      	ldr	r2, [pc, #260]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001bee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001bf2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf4:	f7ff f974 	bl	8000ee0 <HAL_GetTick>
 8001bf8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bfc:	f7ff f970 	bl	8000ee0 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e10e      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001c0e:	4b39      	ldr	r3, [pc, #228]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c1a:	4b36      	ldr	r3, [pc, #216]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c1c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c1e:	4b37      	ldr	r3, [pc, #220]	@ (8001cfc <HAL_RCC_OscConfig+0x774>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c2a:	0112      	lsls	r2, r2, #4
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	4931      	ldr	r1, [pc, #196]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	628b      	str	r3, [r1, #40]	@ 0x28
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c42:	3b01      	subs	r3, #1
 8001c44:	025b      	lsls	r3, r3, #9
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	041b      	lsls	r3, r3, #16
 8001c52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001c56:	431a      	orrs	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	061b      	lsls	r3, r3, #24
 8001c60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001c64:	4923      	ldr	r1, [pc, #140]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001c6a:	4b22      	ldr	r3, [pc, #136]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c6e:	4a21      	ldr	r2, [pc, #132]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c70:	f023 0301 	bic.w	r3, r3, #1
 8001c74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001c76:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001c7a:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <HAL_RCC_OscConfig+0x778>)
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001c82:	00d2      	lsls	r2, r2, #3
 8001c84:	491b      	ldr	r1, [pc, #108]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c8e:	f023 020c 	bic.w	r2, r3, #12
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	4917      	ldr	r1, [pc, #92]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001c9c:	4b15      	ldr	r3, [pc, #84]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	f023 0202 	bic.w	r2, r3, #2
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca8:	4912      	ldr	r1, [pc, #72]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001cae:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb2:	4a10      	ldr	r2, [pc, #64]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001cba:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cbe:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cca:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001cd2:	4b08      	ldr	r3, [pc, #32]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd6:	4a07      	ldr	r2, [pc, #28]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cde:	4b05      	ldr	r3, [pc, #20]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a04      	ldr	r2, [pc, #16]	@ (8001cf4 <HAL_RCC_OscConfig+0x76c>)
 8001ce4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cea:	f7ff f8f9 	bl	8000ee0 <HAL_GetTick>
 8001cee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001cf0:	e011      	b.n	8001d16 <HAL_RCC_OscConfig+0x78e>
 8001cf2:	bf00      	nop
 8001cf4:	58024400 	.word	0x58024400
 8001cf8:	58024800 	.word	0x58024800
 8001cfc:	fffffc0c 	.word	0xfffffc0c
 8001d00:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d04:	f7ff f8ec 	bl	8000ee0 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e08a      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d16:	4b47      	ldr	r3, [pc, #284]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d0f0      	beq.n	8001d04 <HAL_RCC_OscConfig+0x77c>
 8001d22:	e082      	b.n	8001e2a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d24:	4b43      	ldr	r3, [pc, #268]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a42      	ldr	r2, [pc, #264]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d30:	f7ff f8d6 	bl	8000ee0 <HAL_GetTick>
 8001d34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d38:	f7ff f8d2 	bl	8000ee0 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e070      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0x7b0>
 8001d56:	e068      	b.n	8001e2a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001d58:	4b36      	ldr	r3, [pc, #216]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001d5e:	4b35      	ldr	r3, [pc, #212]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d62:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d031      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	f003 0203 	and.w	r2, r3, #3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d12a      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d122      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d94:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d11a      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	0a5b      	lsrs	r3, r3, #9
 8001d9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001da6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d111      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	0c1b      	lsrs	r3, r3, #16
 8001db0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001db8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d108      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	0e1b      	lsrs	r3, r3, #24
 8001dc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d001      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e02b      	b.n	8001e2c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001dd4:	4b17      	ldr	r3, [pc, #92]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dd8:	08db      	lsrs	r3, r3, #3
 8001dda:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001dde:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d01f      	beq.n	8001e2a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001dea:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dee:	4a11      	ldr	r2, [pc, #68]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001df0:	f023 0301 	bic.w	r3, r3, #1
 8001df4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001df6:	f7ff f873 	bl	8000ee0 <HAL_GetTick>
 8001dfa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001dfc:	bf00      	nop
 8001dfe:	f7ff f86f 	bl	8000ee0 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d0f9      	beq.n	8001dfe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001e0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e38 <HAL_RCC_OscConfig+0x8b0>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e16:	00d2      	lsls	r2, r2, #3
 8001e18:	4906      	ldr	r1, [pc, #24]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001e1e:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e22:	4a04      	ldr	r2, [pc, #16]	@ (8001e34 <HAL_RCC_OscConfig+0x8ac>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3730      	adds	r7, #48	@ 0x30
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	58024400 	.word	0x58024400
 8001e38:	ffff0007 	.word	0xffff0007

08001e3c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e19c      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e50:	4b8a      	ldr	r3, [pc, #552]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 030f 	and.w	r3, r3, #15
 8001e58:	683a      	ldr	r2, [r7, #0]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d910      	bls.n	8001e80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e5e:	4b87      	ldr	r3, [pc, #540]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f023 020f 	bic.w	r2, r3, #15
 8001e66:	4985      	ldr	r1, [pc, #532]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e6e:	4b83      	ldr	r3, [pc, #524]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d001      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e184      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0304 	and.w	r3, r3, #4
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d010      	beq.n	8001eae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	691a      	ldr	r2, [r3, #16]
 8001e90:	4b7b      	ldr	r3, [pc, #492]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d908      	bls.n	8001eae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001e9c:	4b78      	ldr	r3, [pc, #480]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	4975      	ldr	r1, [pc, #468]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d010      	beq.n	8001edc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	695a      	ldr	r2, [r3, #20]
 8001ebe:	4b70      	ldr	r3, [pc, #448]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d908      	bls.n	8001edc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001eca:	4b6d      	ldr	r3, [pc, #436]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	496a      	ldr	r1, [pc, #424]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0310 	and.w	r3, r3, #16
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d010      	beq.n	8001f0a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	699a      	ldr	r2, [r3, #24]
 8001eec:	4b64      	ldr	r3, [pc, #400]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d908      	bls.n	8001f0a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001ef8:	4b61      	ldr	r3, [pc, #388]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001efa:	69db      	ldr	r3, [r3, #28]
 8001efc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	495e      	ldr	r1, [pc, #376]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0320 	and.w	r3, r3, #32
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d010      	beq.n	8001f38 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69da      	ldr	r2, [r3, #28]
 8001f1a:	4b59      	ldr	r3, [pc, #356]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d908      	bls.n	8001f38 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001f26:	4b56      	ldr	r3, [pc, #344]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f28:	6a1b      	ldr	r3, [r3, #32]
 8001f2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	4953      	ldr	r1, [pc, #332]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d010      	beq.n	8001f66 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68da      	ldr	r2, [r3, #12]
 8001f48:	4b4d      	ldr	r3, [pc, #308]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	f003 030f 	and.w	r3, r3, #15
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d908      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f54:	4b4a      	ldr	r3, [pc, #296]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f023 020f 	bic.w	r2, r3, #15
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	4947      	ldr	r1, [pc, #284]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f62:	4313      	orrs	r3, r2
 8001f64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d055      	beq.n	800201e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001f72:	4b43      	ldr	r3, [pc, #268]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	4940      	ldr	r1, [pc, #256]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d107      	bne.n	8001f9c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f8c:	4b3c      	ldr	r3, [pc, #240]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d121      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e0f6      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b03      	cmp	r3, #3
 8001fa2:	d107      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fa4:	4b36      	ldr	r3, [pc, #216]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d115      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e0ea      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d107      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001fbc:	4b30      	ldr	r3, [pc, #192]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d109      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e0de      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001fcc:	4b2c      	ldr	r3, [pc, #176]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d101      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e0d6      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001fdc:	4b28      	ldr	r3, [pc, #160]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	f023 0207 	bic.w	r2, r3, #7
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	4925      	ldr	r1, [pc, #148]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fee:	f7fe ff77 	bl	8000ee0 <HAL_GetTick>
 8001ff2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff4:	e00a      	b.n	800200c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff6:	f7fe ff73 	bl	8000ee0 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002004:	4293      	cmp	r3, r2
 8002006:	d901      	bls.n	800200c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e0be      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800200c:	4b1c      	ldr	r3, [pc, #112]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	429a      	cmp	r2, r3
 800201c:	d1eb      	bne.n	8001ff6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d010      	beq.n	800204c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	4b14      	ldr	r3, [pc, #80]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	429a      	cmp	r2, r3
 8002038:	d208      	bcs.n	800204c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203a:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	f023 020f 	bic.w	r2, r3, #15
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	490e      	ldr	r1, [pc, #56]	@ (8002080 <HAL_RCC_ClockConfig+0x244>)
 8002048:	4313      	orrs	r3, r2
 800204a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800204c:	4b0b      	ldr	r3, [pc, #44]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	429a      	cmp	r2, r3
 8002058:	d214      	bcs.n	8002084 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800205a:	4b08      	ldr	r3, [pc, #32]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f023 020f 	bic.w	r2, r3, #15
 8002062:	4906      	ldr	r1, [pc, #24]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	4313      	orrs	r3, r2
 8002068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800206a:	4b04      	ldr	r3, [pc, #16]	@ (800207c <HAL_RCC_ClockConfig+0x240>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	683a      	ldr	r2, [r7, #0]
 8002074:	429a      	cmp	r2, r3
 8002076:	d005      	beq.n	8002084 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e086      	b.n	800218a <HAL_RCC_ClockConfig+0x34e>
 800207c:	52002000 	.word	0x52002000
 8002080:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d010      	beq.n	80020b2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	691a      	ldr	r2, [r3, #16]
 8002094:	4b3f      	ldr	r3, [pc, #252]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800209c:	429a      	cmp	r2, r3
 800209e:	d208      	bcs.n	80020b2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80020a0:	4b3c      	ldr	r3, [pc, #240]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	4939      	ldr	r1, [pc, #228]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0308 	and.w	r3, r3, #8
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d010      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	695a      	ldr	r2, [r3, #20]
 80020c2:	4b34      	ldr	r3, [pc, #208]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d208      	bcs.n	80020e0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80020ce:	4b31      	ldr	r3, [pc, #196]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	695b      	ldr	r3, [r3, #20]
 80020da:	492e      	ldr	r1, [pc, #184]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0310 	and.w	r3, r3, #16
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d010      	beq.n	800210e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699a      	ldr	r2, [r3, #24]
 80020f0:	4b28      	ldr	r3, [pc, #160]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020f2:	69db      	ldr	r3, [r3, #28]
 80020f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d208      	bcs.n	800210e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80020fc:	4b25      	ldr	r3, [pc, #148]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	4922      	ldr	r1, [pc, #136]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 800210a:	4313      	orrs	r3, r2
 800210c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0320 	and.w	r3, r3, #32
 8002116:	2b00      	cmp	r3, #0
 8002118:	d010      	beq.n	800213c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	69da      	ldr	r2, [r3, #28]
 800211e:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 8002120:	6a1b      	ldr	r3, [r3, #32]
 8002122:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002126:	429a      	cmp	r2, r3
 8002128:	d208      	bcs.n	800213c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800212a:	4b1a      	ldr	r3, [pc, #104]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69db      	ldr	r3, [r3, #28]
 8002136:	4917      	ldr	r1, [pc, #92]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 8002138:	4313      	orrs	r3, r2
 800213a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800213c:	f000 f834 	bl	80021a8 <HAL_RCC_GetSysClockFreq>
 8002140:	4602      	mov	r2, r0
 8002142:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	0a1b      	lsrs	r3, r3, #8
 8002148:	f003 030f 	and.w	r3, r3, #15
 800214c:	4912      	ldr	r1, [pc, #72]	@ (8002198 <HAL_RCC_ClockConfig+0x35c>)
 800214e:	5ccb      	ldrb	r3, [r1, r3]
 8002150:	f003 031f 	and.w	r3, r3, #31
 8002154:	fa22 f303 	lsr.w	r3, r2, r3
 8002158:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <HAL_RCC_ClockConfig+0x358>)
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	f003 030f 	and.w	r3, r3, #15
 8002162:	4a0d      	ldr	r2, [pc, #52]	@ (8002198 <HAL_RCC_ClockConfig+0x35c>)
 8002164:	5cd3      	ldrb	r3, [r2, r3]
 8002166:	f003 031f 	and.w	r3, r3, #31
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
 8002170:	4a0a      	ldr	r2, [pc, #40]	@ (800219c <HAL_RCC_ClockConfig+0x360>)
 8002172:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002174:	4a0a      	ldr	r2, [pc, #40]	@ (80021a0 <HAL_RCC_ClockConfig+0x364>)
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800217a:	4b0a      	ldr	r3, [pc, #40]	@ (80021a4 <HAL_RCC_ClockConfig+0x368>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe fe64 	bl	8000e4c <HAL_InitTick>
 8002184:	4603      	mov	r3, r0
 8002186:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3718      	adds	r7, #24
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	58024400 	.word	0x58024400
 8002198:	08005544 	.word	0x08005544
 800219c:	24000004 	.word	0x24000004
 80021a0:	24000000 	.word	0x24000000
 80021a4:	24000014 	.word	0x24000014

080021a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b089      	sub	sp, #36	@ 0x24
 80021ac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021ae:	4bb3      	ldr	r3, [pc, #716]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021b6:	2b18      	cmp	r3, #24
 80021b8:	f200 8155 	bhi.w	8002466 <HAL_RCC_GetSysClockFreq+0x2be>
 80021bc:	a201      	add	r2, pc, #4	@ (adr r2, 80021c4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80021be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021c2:	bf00      	nop
 80021c4:	08002229 	.word	0x08002229
 80021c8:	08002467 	.word	0x08002467
 80021cc:	08002467 	.word	0x08002467
 80021d0:	08002467 	.word	0x08002467
 80021d4:	08002467 	.word	0x08002467
 80021d8:	08002467 	.word	0x08002467
 80021dc:	08002467 	.word	0x08002467
 80021e0:	08002467 	.word	0x08002467
 80021e4:	0800224f 	.word	0x0800224f
 80021e8:	08002467 	.word	0x08002467
 80021ec:	08002467 	.word	0x08002467
 80021f0:	08002467 	.word	0x08002467
 80021f4:	08002467 	.word	0x08002467
 80021f8:	08002467 	.word	0x08002467
 80021fc:	08002467 	.word	0x08002467
 8002200:	08002467 	.word	0x08002467
 8002204:	08002255 	.word	0x08002255
 8002208:	08002467 	.word	0x08002467
 800220c:	08002467 	.word	0x08002467
 8002210:	08002467 	.word	0x08002467
 8002214:	08002467 	.word	0x08002467
 8002218:	08002467 	.word	0x08002467
 800221c:	08002467 	.word	0x08002467
 8002220:	08002467 	.word	0x08002467
 8002224:	0800225b 	.word	0x0800225b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002228:	4b94      	ldr	r3, [pc, #592]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0320 	and.w	r3, r3, #32
 8002230:	2b00      	cmp	r3, #0
 8002232:	d009      	beq.n	8002248 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002234:	4b91      	ldr	r3, [pc, #580]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	08db      	lsrs	r3, r3, #3
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	4a90      	ldr	r2, [pc, #576]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002240:	fa22 f303 	lsr.w	r3, r2, r3
 8002244:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002246:	e111      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002248:	4b8d      	ldr	r3, [pc, #564]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800224a:	61bb      	str	r3, [r7, #24]
      break;
 800224c:	e10e      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800224e:	4b8d      	ldr	r3, [pc, #564]	@ (8002484 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002250:	61bb      	str	r3, [r7, #24]
      break;
 8002252:	e10b      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002254:	4b8c      	ldr	r3, [pc, #560]	@ (8002488 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002256:	61bb      	str	r3, [r7, #24]
      break;
 8002258:	e108      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800225a:	4b88      	ldr	r3, [pc, #544]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800225c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002264:	4b85      	ldr	r3, [pc, #532]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002268:	091b      	lsrs	r3, r3, #4
 800226a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800226e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002270:	4b82      	ldr	r3, [pc, #520]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800227a:	4b80      	ldr	r3, [pc, #512]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800227c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800227e:	08db      	lsrs	r3, r3, #3
 8002280:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	fb02 f303 	mul.w	r3, r2, r3
 800228a:	ee07 3a90 	vmov	s15, r3
 800228e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002292:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 80e1 	beq.w	8002460 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	f000 8083 	beq.w	80023ac <HAL_RCC_GetSysClockFreq+0x204>
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	f200 80a1 	bhi.w	80023f0 <HAL_RCC_GetSysClockFreq+0x248>
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d003      	beq.n	80022bc <HAL_RCC_GetSysClockFreq+0x114>
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d056      	beq.n	8002368 <HAL_RCC_GetSysClockFreq+0x1c0>
 80022ba:	e099      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80022bc:	4b6f      	ldr	r3, [pc, #444]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0320 	and.w	r3, r3, #32
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d02d      	beq.n	8002324 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80022c8:	4b6c      	ldr	r3, [pc, #432]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	08db      	lsrs	r3, r3, #3
 80022ce:	f003 0303 	and.w	r3, r3, #3
 80022d2:	4a6b      	ldr	r2, [pc, #428]	@ (8002480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80022d4:	fa22 f303 	lsr.w	r3, r2, r3
 80022d8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	ee07 3a90 	vmov	s15, r3
 80022e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	ee07 3a90 	vmov	s15, r3
 80022ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022f2:	4b62      	ldr	r3, [pc, #392]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022fa:	ee07 3a90 	vmov	s15, r3
 80022fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002302:	ed97 6a02 	vldr	s12, [r7, #8]
 8002306:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 800230a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800230e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800231a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800231e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002322:	e087      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	ee07 3a90 	vmov	s15, r3
 800232a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800232e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002490 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002336:	4b51      	ldr	r3, [pc, #324]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800233e:	ee07 3a90 	vmov	s15, r3
 8002342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002346:	ed97 6a02 	vldr	s12, [r7, #8]
 800234a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 800234e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800235a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800235e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002362:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002366:	e065      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	ee07 3a90 	vmov	s15, r3
 800236e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002372:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002494 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800237a:	4b40      	ldr	r3, [pc, #256]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002382:	ee07 3a90 	vmov	s15, r3
 8002386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800238a:	ed97 6a02 	vldr	s12, [r7, #8]
 800238e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 8002392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800239a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800239e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80023aa:	e043      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	ee07 3a90 	vmov	s15, r3
 80023b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023b6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002498 <HAL_RCC_GetSysClockFreq+0x2f0>
 80023ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023be:	4b2f      	ldr	r3, [pc, #188]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023c6:	ee07 3a90 	vmov	s15, r3
 80023ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80023d2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 80023d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80023da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80023de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80023e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80023ee:	e021      	b.n	8002434 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	ee07 3a90 	vmov	s15, r3
 80023f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023fa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002494 <HAL_RCC_GetSysClockFreq+0x2ec>
 80023fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002402:	4b1e      	ldr	r3, [pc, #120]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800240a:	ee07 3a90 	vmov	s15, r3
 800240e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002412:	ed97 6a02 	vldr	s12, [r7, #8]
 8002416:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800248c <HAL_RCC_GetSysClockFreq+0x2e4>
 800241a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800241e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002422:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002426:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800242a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800242e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002432:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002434:	4b11      	ldr	r3, [pc, #68]	@ (800247c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002438:	0a5b      	lsrs	r3, r3, #9
 800243a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800243e:	3301      	adds	r3, #1
 8002440:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	ee07 3a90 	vmov	s15, r3
 8002448:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800244c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002458:	ee17 3a90 	vmov	r3, s15
 800245c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800245e:	e005      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	61bb      	str	r3, [r7, #24]
      break;
 8002464:	e002      	b.n	800246c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002466:	4b07      	ldr	r3, [pc, #28]	@ (8002484 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002468:	61bb      	str	r3, [r7, #24]
      break;
 800246a:	bf00      	nop
  }

  return sysclockfreq;
 800246c:	69bb      	ldr	r3, [r7, #24]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3724      	adds	r7, #36	@ 0x24
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	58024400 	.word	0x58024400
 8002480:	03d09000 	.word	0x03d09000
 8002484:	003d0900 	.word	0x003d0900
 8002488:	007a1200 	.word	0x007a1200
 800248c:	46000000 	.word	0x46000000
 8002490:	4c742400 	.word	0x4c742400
 8002494:	4a742400 	.word	0x4a742400
 8002498:	4af42400 	.word	0x4af42400

0800249c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80024a2:	f7ff fe81 	bl	80021a8 <HAL_RCC_GetSysClockFreq>
 80024a6:	4602      	mov	r2, r0
 80024a8:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <HAL_RCC_GetHCLKFreq+0x50>)
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	0a1b      	lsrs	r3, r3, #8
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	490f      	ldr	r1, [pc, #60]	@ (80024f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80024b4:	5ccb      	ldrb	r3, [r1, r3]
 80024b6:	f003 031f 	and.w	r3, r3, #31
 80024ba:	fa22 f303 	lsr.w	r3, r2, r3
 80024be:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024c0:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <HAL_RCC_GetHCLKFreq+0x50>)
 80024c2:	699b      	ldr	r3, [r3, #24]
 80024c4:	f003 030f 	and.w	r3, r3, #15
 80024c8:	4a09      	ldr	r2, [pc, #36]	@ (80024f0 <HAL_RCC_GetHCLKFreq+0x54>)
 80024ca:	5cd3      	ldrb	r3, [r2, r3]
 80024cc:	f003 031f 	and.w	r3, r3, #31
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	fa22 f303 	lsr.w	r3, r2, r3
 80024d6:	4a07      	ldr	r2, [pc, #28]	@ (80024f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80024d8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024da:	4a07      	ldr	r2, [pc, #28]	@ (80024f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80024e0:	4b04      	ldr	r3, [pc, #16]	@ (80024f4 <HAL_RCC_GetHCLKFreq+0x58>)
 80024e2:	681b      	ldr	r3, [r3, #0]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	58024400 	.word	0x58024400
 80024f0:	08005544 	.word	0x08005544
 80024f4:	24000004 	.word	0x24000004
 80024f8:	24000000 	.word	0x24000000

080024fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002500:	f7ff ffcc 	bl	800249c <HAL_RCC_GetHCLKFreq>
 8002504:	4602      	mov	r2, r0
 8002506:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	091b      	lsrs	r3, r3, #4
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	4904      	ldr	r1, [pc, #16]	@ (8002524 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002512:	5ccb      	ldrb	r3, [r1, r3]
 8002514:	f003 031f 	and.w	r3, r3, #31
 8002518:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800251c:	4618      	mov	r0, r3
 800251e:	bd80      	pop	{r7, pc}
 8002520:	58024400 	.word	0x58024400
 8002524:	08005544 	.word	0x08005544

08002528 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800252c:	f7ff ffb6 	bl	800249c <HAL_RCC_GetHCLKFreq>
 8002530:	4602      	mov	r2, r0
 8002532:	4b06      	ldr	r3, [pc, #24]	@ (800254c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	0a1b      	lsrs	r3, r3, #8
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	4904      	ldr	r1, [pc, #16]	@ (8002550 <HAL_RCC_GetPCLK2Freq+0x28>)
 800253e:	5ccb      	ldrb	r3, [r1, r3]
 8002540:	f003 031f 	and.w	r3, r3, #31
 8002544:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002548:	4618      	mov	r0, r3
 800254a:	bd80      	pop	{r7, pc}
 800254c:	58024400 	.word	0x58024400
 8002550:	08005544 	.word	0x08005544

08002554 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002554:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002558:	b0ca      	sub	sp, #296	@ 0x128
 800255a:	af00      	add	r7, sp, #0
 800255c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002560:	2300      	movs	r3, #0
 8002562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002566:	2300      	movs	r3, #0
 8002568:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800256c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002574:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002578:	2500      	movs	r5, #0
 800257a:	ea54 0305 	orrs.w	r3, r4, r5
 800257e:	d049      	beq.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002584:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002586:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800258a:	d02f      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x98>
 800258c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002590:	d828      	bhi.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002592:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002596:	d01a      	beq.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002598:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800259c:	d822      	bhi.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80025a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025a6:	d007      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80025a8:	e01c      	b.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025aa:	4bb8      	ldr	r3, [pc, #736]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ae:	4ab7      	ldr	r2, [pc, #732]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80025b6:	e01a      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80025b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025bc:	3308      	adds	r3, #8
 80025be:	2102      	movs	r1, #2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f001 fc8f 	bl	8003ee4 <RCCEx_PLL2_Config>
 80025c6:	4603      	mov	r3, r0
 80025c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80025cc:	e00f      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80025ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80025d2:	3328      	adds	r3, #40	@ 0x28
 80025d4:	2102      	movs	r1, #2
 80025d6:	4618      	mov	r0, r3
 80025d8:	f001 fd36 	bl	8004048 <RCCEx_PLL3_Config>
 80025dc:	4603      	mov	r3, r0
 80025de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80025e2:	e004      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80025ea:	e000      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80025ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10a      	bne.n	800260c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80025f6:	4ba5      	ldr	r3, [pc, #660]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80025fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002602:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002604:	4aa1      	ldr	r2, [pc, #644]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002606:	430b      	orrs	r3, r1
 8002608:	6513      	str	r3, [r2, #80]	@ 0x50
 800260a:	e003      	b.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800260c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002610:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002620:	f04f 0900 	mov.w	r9, #0
 8002624:	ea58 0309 	orrs.w	r3, r8, r9
 8002628:	d047      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800262a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800262e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002630:	2b04      	cmp	r3, #4
 8002632:	d82a      	bhi.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002634:	a201      	add	r2, pc, #4	@ (adr r2, 800263c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800263a:	bf00      	nop
 800263c:	08002651 	.word	0x08002651
 8002640:	0800265f 	.word	0x0800265f
 8002644:	08002675 	.word	0x08002675
 8002648:	08002693 	.word	0x08002693
 800264c:	08002693 	.word	0x08002693
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002650:	4b8e      	ldr	r3, [pc, #568]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002654:	4a8d      	ldr	r2, [pc, #564]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800265a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800265c:	e01a      	b.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800265e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002662:	3308      	adds	r3, #8
 8002664:	2100      	movs	r1, #0
 8002666:	4618      	mov	r0, r3
 8002668:	f001 fc3c 	bl	8003ee4 <RCCEx_PLL2_Config>
 800266c:	4603      	mov	r3, r0
 800266e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002672:	e00f      	b.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002678:	3328      	adds	r3, #40	@ 0x28
 800267a:	2100      	movs	r1, #0
 800267c:	4618      	mov	r0, r3
 800267e:	f001 fce3 	bl	8004048 <RCCEx_PLL3_Config>
 8002682:	4603      	mov	r3, r0
 8002684:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002688:	e004      	b.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002690:	e000      	b.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002692:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10a      	bne.n	80026b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800269c:	4b7b      	ldr	r3, [pc, #492]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800269e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026a0:	f023 0107 	bic.w	r1, r3, #7
 80026a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026aa:	4a78      	ldr	r2, [pc, #480]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026ac:	430b      	orrs	r3, r1
 80026ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80026b0:	e003      	b.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80026b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80026ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80026c6:	f04f 0b00 	mov.w	fp, #0
 80026ca:	ea5a 030b 	orrs.w	r3, sl, fp
 80026ce:	d04c      	beq.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80026d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80026d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026da:	d030      	beq.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80026dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026e0:	d829      	bhi.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80026e4:	d02d      	beq.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80026e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80026e8:	d825      	bhi.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026ea:	2b80      	cmp	r3, #128	@ 0x80
 80026ec:	d018      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80026ee:	2b80      	cmp	r3, #128	@ 0x80
 80026f0:	d821      	bhi.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d002      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80026f6:	2b40      	cmp	r3, #64	@ 0x40
 80026f8:	d007      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80026fa:	e01c      	b.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026fc:	4b63      	ldr	r3, [pc, #396]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002700:	4a62      	ldr	r2, [pc, #392]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002702:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002706:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002708:	e01c      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800270a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800270e:	3308      	adds	r3, #8
 8002710:	2100      	movs	r1, #0
 8002712:	4618      	mov	r0, r3
 8002714:	f001 fbe6 	bl	8003ee4 <RCCEx_PLL2_Config>
 8002718:	4603      	mov	r3, r0
 800271a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800271e:	e011      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002720:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002724:	3328      	adds	r3, #40	@ 0x28
 8002726:	2100      	movs	r1, #0
 8002728:	4618      	mov	r0, r3
 800272a:	f001 fc8d 	bl	8004048 <RCCEx_PLL3_Config>
 800272e:	4603      	mov	r3, r0
 8002730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002734:	e006      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800273c:	e002      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800273e:	bf00      	nop
 8002740:	e000      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002742:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002744:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002748:	2b00      	cmp	r3, #0
 800274a:	d10a      	bne.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800274c:	4b4f      	ldr	r3, [pc, #316]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800274e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002750:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800275a:	4a4c      	ldr	r2, [pc, #304]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800275c:	430b      	orrs	r3, r1
 800275e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002760:	e003      	b.n	800276a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002762:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002766:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800276a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800276e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002772:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002776:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800277a:	2300      	movs	r3, #0
 800277c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002780:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002784:	460b      	mov	r3, r1
 8002786:	4313      	orrs	r3, r2
 8002788:	d053      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800278a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800278e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002792:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002796:	d035      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002798:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800279c:	d82e      	bhi.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800279e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80027a2:	d031      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80027a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80027a8:	d828      	bhi.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80027aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027ae:	d01a      	beq.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80027b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027b4:	d822      	bhi.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80027ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80027be:	d007      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80027c0:	e01c      	b.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027c2:	4b32      	ldr	r3, [pc, #200]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c6:	4a31      	ldr	r2, [pc, #196]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80027ce:	e01c      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80027d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027d4:	3308      	adds	r3, #8
 80027d6:	2100      	movs	r1, #0
 80027d8:	4618      	mov	r0, r3
 80027da:	f001 fb83 	bl	8003ee4 <RCCEx_PLL2_Config>
 80027de:	4603      	mov	r3, r0
 80027e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80027e4:	e011      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80027e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80027ea:	3328      	adds	r3, #40	@ 0x28
 80027ec:	2100      	movs	r1, #0
 80027ee:	4618      	mov	r0, r3
 80027f0:	f001 fc2a 	bl	8004048 <RCCEx_PLL3_Config>
 80027f4:	4603      	mov	r3, r0
 80027f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80027fa:	e006      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002802:	e002      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002804:	bf00      	nop
 8002806:	e000      	b.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002808:	bf00      	nop
    }

    if (ret == HAL_OK)
 800280a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10b      	bne.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002812:	4b1e      	ldr	r3, [pc, #120]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002816:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800281a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800281e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002822:	4a1a      	ldr	r2, [pc, #104]	@ (800288c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002824:	430b      	orrs	r3, r1
 8002826:	6593      	str	r3, [r2, #88]	@ 0x58
 8002828:	e003      	b.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800282a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800282e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800283e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002842:	2300      	movs	r3, #0
 8002844:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002848:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800284c:	460b      	mov	r3, r1
 800284e:	4313      	orrs	r3, r2
 8002850:	d056      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002856:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800285a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800285e:	d038      	beq.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002860:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002864:	d831      	bhi.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002866:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800286a:	d034      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800286c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002870:	d82b      	bhi.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002872:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002876:	d01d      	beq.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002878:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800287c:	d825      	bhi.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800287e:	2b00      	cmp	r3, #0
 8002880:	d006      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002882:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002886:	d00a      	beq.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002888:	e01f      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800288a:	bf00      	nop
 800288c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002890:	4ba2      	ldr	r3, [pc, #648]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002894:	4aa1      	ldr	r2, [pc, #644]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002896:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800289a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800289c:	e01c      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800289e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028a2:	3308      	adds	r3, #8
 80028a4:	2100      	movs	r1, #0
 80028a6:	4618      	mov	r0, r3
 80028a8:	f001 fb1c 	bl	8003ee4 <RCCEx_PLL2_Config>
 80028ac:	4603      	mov	r3, r0
 80028ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80028b2:	e011      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028b8:	3328      	adds	r3, #40	@ 0x28
 80028ba:	2100      	movs	r1, #0
 80028bc:	4618      	mov	r0, r3
 80028be:	f001 fbc3 	bl	8004048 <RCCEx_PLL3_Config>
 80028c2:	4603      	mov	r3, r0
 80028c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80028c8:	e006      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80028d0:	e002      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80028d2:	bf00      	nop
 80028d4:	e000      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80028d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d10b      	bne.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80028e0:	4b8e      	ldr	r3, [pc, #568]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80028e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80028f0:	4a8a      	ldr	r2, [pc, #552]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028f2:	430b      	orrs	r3, r1
 80028f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80028f6:	e003      	b.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80028fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002908:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800290c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002910:	2300      	movs	r3, #0
 8002912:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002916:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800291a:	460b      	mov	r3, r1
 800291c:	4313      	orrs	r3, r2
 800291e:	d03a      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002926:	2b30      	cmp	r3, #48	@ 0x30
 8002928:	d01f      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800292a:	2b30      	cmp	r3, #48	@ 0x30
 800292c:	d819      	bhi.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800292e:	2b20      	cmp	r3, #32
 8002930:	d00c      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002932:	2b20      	cmp	r3, #32
 8002934:	d815      	bhi.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002936:	2b00      	cmp	r3, #0
 8002938:	d019      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800293a:	2b10      	cmp	r3, #16
 800293c:	d111      	bne.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800293e:	4b77      	ldr	r3, [pc, #476]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002942:	4a76      	ldr	r2, [pc, #472]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002948:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800294a:	e011      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800294c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002950:	3308      	adds	r3, #8
 8002952:	2102      	movs	r1, #2
 8002954:	4618      	mov	r0, r3
 8002956:	f001 fac5 	bl	8003ee4 <RCCEx_PLL2_Config>
 800295a:	4603      	mov	r3, r0
 800295c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002960:	e006      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002968:	e002      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800296a:	bf00      	nop
 800296c:	e000      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800296e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10a      	bne.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002978:	4b68      	ldr	r3, [pc, #416]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800297a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002986:	4a65      	ldr	r2, [pc, #404]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002988:	430b      	orrs	r3, r1
 800298a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800298c:	e003      	b.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800298e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002992:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800299a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80029a2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80029a6:	2300      	movs	r3, #0
 80029a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80029ac:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80029b0:	460b      	mov	r3, r1
 80029b2:	4313      	orrs	r3, r2
 80029b4:	d051      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80029b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029c0:	d035      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80029c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029c6:	d82e      	bhi.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80029c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029cc:	d031      	beq.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80029ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029d2:	d828      	bhi.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80029d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029d8:	d01a      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80029da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029de:	d822      	bhi.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x498>
 80029e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029e8:	d007      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80029ea:	e01c      	b.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029ec:	4b4b      	ldr	r3, [pc, #300]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f0:	4a4a      	ldr	r2, [pc, #296]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80029f8:	e01c      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80029fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80029fe:	3308      	adds	r3, #8
 8002a00:	2100      	movs	r1, #0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f001 fa6e 	bl	8003ee4 <RCCEx_PLL2_Config>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002a0e:	e011      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a14:	3328      	adds	r3, #40	@ 0x28
 8002a16:	2100      	movs	r1, #0
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f001 fb15 	bl	8004048 <RCCEx_PLL3_Config>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002a24:	e006      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002a2c:	e002      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002a2e:	bf00      	nop
 8002a30:	e000      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002a32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10a      	bne.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002a3c:	4b37      	ldr	r3, [pc, #220]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a40:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a4a:	4a34      	ldr	r2, [pc, #208]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002a50:	e003      	b.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002a56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a62:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002a66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002a70:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002a74:	460b      	mov	r3, r1
 8002a76:	4313      	orrs	r3, r2
 8002a78:	d056      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a84:	d033      	beq.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002a86:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a8a:	d82c      	bhi.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002a8c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a90:	d02f      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002a92:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a96:	d826      	bhi.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002a98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a9c:	d02b      	beq.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002a9e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002aa2:	d820      	bhi.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002aa4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002aa8:	d012      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002aaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002aae:	d81a      	bhi.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d022      	beq.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002ab4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ab8:	d115      	bne.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002abe:	3308      	adds	r3, #8
 8002ac0:	2101      	movs	r1, #1
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f001 fa0e 	bl	8003ee4 <RCCEx_PLL2_Config>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002ace:	e015      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ad4:	3328      	adds	r3, #40	@ 0x28
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f001 fab5 	bl	8004048 <RCCEx_PLL3_Config>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002ae4:	e00a      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002aec:	e006      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002aee:	bf00      	nop
 8002af0:	e004      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002af2:	bf00      	nop
 8002af4:	e002      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002af6:	bf00      	nop
 8002af8:	e000      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002afa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002afc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10d      	bne.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002b04:	4b05      	ldr	r3, [pc, #20]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b08:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b12:	4a02      	ldr	r2, [pc, #8]	@ (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b14:	430b      	orrs	r3, r1
 8002b16:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b18:	e006      	b.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002b1a:	bf00      	nop
 8002b1c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b30:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002b34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002b38:	2300      	movs	r3, #0
 8002b3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002b3e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4313      	orrs	r3, r2
 8002b46:	d055      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002b50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b54:	d033      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002b56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b5a:	d82c      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b60:	d02f      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002b62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b66:	d826      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b68:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002b6c:	d02b      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002b6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002b72:	d820      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b78:	d012      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002b7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b7e:	d81a      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d022      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002b84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b88:	d115      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002b8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b8e:	3308      	adds	r3, #8
 8002b90:	2101      	movs	r1, #1
 8002b92:	4618      	mov	r0, r3
 8002b94:	f001 f9a6 	bl	8003ee4 <RCCEx_PLL2_Config>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002b9e:	e015      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ba4:	3328      	adds	r3, #40	@ 0x28
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f001 fa4d 	bl	8004048 <RCCEx_PLL3_Config>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002bb4:	e00a      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002bbc:	e006      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002bbe:	bf00      	nop
 8002bc0:	e004      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002bc2:	bf00      	nop
 8002bc4:	e002      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002bc6:	bf00      	nop
 8002bc8:	e000      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002bca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10b      	bne.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002bd4:	4ba3      	ldr	r3, [pc, #652]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002be0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002be4:	4a9f      	ldr	r2, [pc, #636]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002be6:	430b      	orrs	r3, r1
 8002be8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bea:	e003      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002bf0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002c00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002c04:	2300      	movs	r3, #0
 8002c06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002c0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4313      	orrs	r3, r2
 8002c12:	d037      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c1e:	d00e      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8002c20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c24:	d816      	bhi.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d018      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8002c2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c2e:	d111      	bne.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c30:	4b8c      	ldr	r3, [pc, #560]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c34:	4a8b      	ldr	r2, [pc, #556]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002c36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002c3c:	e00f      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c42:	3308      	adds	r3, #8
 8002c44:	2101      	movs	r1, #1
 8002c46:	4618      	mov	r0, r3
 8002c48:	f001 f94c 	bl	8003ee4 <RCCEx_PLL2_Config>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002c52:	e004      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c5a:	e000      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8002c5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10a      	bne.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002c66:	4b7f      	ldr	r3, [pc, #508]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002c68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c6a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c74:	4a7b      	ldr	r2, [pc, #492]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002c76:	430b      	orrs	r3, r1
 8002c78:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c7a:	e003      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002c84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002c90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c94:	2300      	movs	r3, #0
 8002c96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002c9a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	d039      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ca8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	d81c      	bhi.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8002cae:	a201      	add	r2, pc, #4	@ (adr r2, 8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8002cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb4:	08002cf1 	.word	0x08002cf1
 8002cb8:	08002cc5 	.word	0x08002cc5
 8002cbc:	08002cd3 	.word	0x08002cd3
 8002cc0:	08002cf1 	.word	0x08002cf1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cc4:	4b67      	ldr	r3, [pc, #412]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc8:	4a66      	ldr	r2, [pc, #408]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002cd0:	e00f      	b.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cd6:	3308      	adds	r3, #8
 8002cd8:	2102      	movs	r1, #2
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f001 f902 	bl	8003ee4 <RCCEx_PLL2_Config>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002ce6:	e004      	b.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002cee:	e000      	b.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8002cf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10a      	bne.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002cfa:	4b5a      	ldr	r3, [pc, #360]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cfe:	f023 0103 	bic.w	r1, r3, #3
 8002d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d08:	4a56      	ldr	r2, [pc, #344]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d0a:	430b      	orrs	r3, r1
 8002d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d0e:	e003      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d20:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002d24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d2e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002d32:	460b      	mov	r3, r1
 8002d34:	4313      	orrs	r3, r2
 8002d36:	f000 809f 	beq.w	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d3a:	4b4b      	ldr	r3, [pc, #300]	@ (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a4a      	ldr	r2, [pc, #296]	@ (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002d40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d44:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d46:	f7fe f8cb 	bl	8000ee0 <HAL_GetTick>
 8002d4a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d4e:	e00b      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d50:	f7fe f8c6 	bl	8000ee0 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b64      	cmp	r3, #100	@ 0x64
 8002d5e:	d903      	bls.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d66:	e005      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d68:	4b3f      	ldr	r3, [pc, #252]	@ (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0ed      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8002d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d179      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002d7c:	4b39      	ldr	r3, [pc, #228]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d7e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002d88:	4053      	eors	r3, r2
 8002d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d015      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d92:	4b34      	ldr	r3, [pc, #208]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d9a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d9e:	4b31      	ldr	r3, [pc, #196]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da2:	4a30      	ldr	r2, [pc, #192]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002da4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002da8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002daa:	4b2e      	ldr	r3, [pc, #184]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dae:	4a2d      	ldr	r2, [pc, #180]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002db0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002db4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002db6:	4a2b      	ldr	r2, [pc, #172]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002db8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dbc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dc2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002dc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dca:	d118      	bne.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dcc:	f7fe f888 	bl	8000ee0 <HAL_GetTick>
 8002dd0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dd4:	e00d      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd6:	f7fe f883 	bl	8000ee0 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002de0:	1ad2      	subs	r2, r2, r3
 8002de2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d903      	bls.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8002df0:	e005      	b.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002df2:	4b1c      	ldr	r3, [pc, #112]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0eb      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8002dfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d129      	bne.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002e0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e16:	d10e      	bne.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8002e18:	4b12      	ldr	r3, [pc, #72]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e24:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002e28:	091a      	lsrs	r2, r3, #4
 8002e2a:	4b10      	ldr	r3, [pc, #64]	@ (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e30:	430b      	orrs	r3, r1
 8002e32:	6113      	str	r3, [r2, #16]
 8002e34:	e005      	b.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8002e36:	4b0b      	ldr	r3, [pc, #44]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e3c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e40:	6113      	str	r3, [r2, #16]
 8002e42:	4b08      	ldr	r3, [pc, #32]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e44:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002e4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e52:	4a04      	ldr	r2, [pc, #16]	@ (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8002e54:	430b      	orrs	r3, r1
 8002e56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e58:	e00e      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8002e62:	e009      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002e64:	58024400 	.word	0x58024400
 8002e68:	58024800 	.word	0x58024800
 8002e6c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e80:	f002 0301 	and.w	r3, r2, #1
 8002e84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e88:	2300      	movs	r3, #0
 8002e8a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002e8e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4313      	orrs	r3, r2
 8002e96:	f000 8089 	beq.w	8002fac <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ea0:	2b28      	cmp	r3, #40	@ 0x28
 8002ea2:	d86b      	bhi.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8002ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8002eac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8002ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eaa:	bf00      	nop
 8002eac:	08002f85 	.word	0x08002f85
 8002eb0:	08002f7d 	.word	0x08002f7d
 8002eb4:	08002f7d 	.word	0x08002f7d
 8002eb8:	08002f7d 	.word	0x08002f7d
 8002ebc:	08002f7d 	.word	0x08002f7d
 8002ec0:	08002f7d 	.word	0x08002f7d
 8002ec4:	08002f7d 	.word	0x08002f7d
 8002ec8:	08002f7d 	.word	0x08002f7d
 8002ecc:	08002f51 	.word	0x08002f51
 8002ed0:	08002f7d 	.word	0x08002f7d
 8002ed4:	08002f7d 	.word	0x08002f7d
 8002ed8:	08002f7d 	.word	0x08002f7d
 8002edc:	08002f7d 	.word	0x08002f7d
 8002ee0:	08002f7d 	.word	0x08002f7d
 8002ee4:	08002f7d 	.word	0x08002f7d
 8002ee8:	08002f7d 	.word	0x08002f7d
 8002eec:	08002f67 	.word	0x08002f67
 8002ef0:	08002f7d 	.word	0x08002f7d
 8002ef4:	08002f7d 	.word	0x08002f7d
 8002ef8:	08002f7d 	.word	0x08002f7d
 8002efc:	08002f7d 	.word	0x08002f7d
 8002f00:	08002f7d 	.word	0x08002f7d
 8002f04:	08002f7d 	.word	0x08002f7d
 8002f08:	08002f7d 	.word	0x08002f7d
 8002f0c:	08002f85 	.word	0x08002f85
 8002f10:	08002f7d 	.word	0x08002f7d
 8002f14:	08002f7d 	.word	0x08002f7d
 8002f18:	08002f7d 	.word	0x08002f7d
 8002f1c:	08002f7d 	.word	0x08002f7d
 8002f20:	08002f7d 	.word	0x08002f7d
 8002f24:	08002f7d 	.word	0x08002f7d
 8002f28:	08002f7d 	.word	0x08002f7d
 8002f2c:	08002f85 	.word	0x08002f85
 8002f30:	08002f7d 	.word	0x08002f7d
 8002f34:	08002f7d 	.word	0x08002f7d
 8002f38:	08002f7d 	.word	0x08002f7d
 8002f3c:	08002f7d 	.word	0x08002f7d
 8002f40:	08002f7d 	.word	0x08002f7d
 8002f44:	08002f7d 	.word	0x08002f7d
 8002f48:	08002f7d 	.word	0x08002f7d
 8002f4c:	08002f85 	.word	0x08002f85
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f54:	3308      	adds	r3, #8
 8002f56:	2101      	movs	r1, #1
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f000 ffc3 	bl	8003ee4 <RCCEx_PLL2_Config>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002f64:	e00f      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f6a:	3328      	adds	r3, #40	@ 0x28
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f001 f86a 	bl	8004048 <RCCEx_PLL3_Config>
 8002f74:	4603      	mov	r3, r0
 8002f76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002f7a:	e004      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f82:	e000      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8002f84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10a      	bne.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002f8e:	4bbf      	ldr	r3, [pc, #764]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f92:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f9c:	4abb      	ldr	r2, [pc, #748]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8002f9e:	430b      	orrs	r3, r1
 8002fa0:	6553      	str	r3, [r2, #84]	@ 0x54
 8002fa2:	e003      	b.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb4:	f002 0302 	and.w	r3, r2, #2
 8002fb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002fc2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	d041      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8002fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fd0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002fd2:	2b05      	cmp	r3, #5
 8002fd4:	d824      	bhi.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8002fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8002fdc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8002fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fdc:	08003029 	.word	0x08003029
 8002fe0:	08002ff5 	.word	0x08002ff5
 8002fe4:	0800300b 	.word	0x0800300b
 8002fe8:	08003029 	.word	0x08003029
 8002fec:	08003029 	.word	0x08003029
 8002ff0:	08003029 	.word	0x08003029
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ff8:	3308      	adds	r3, #8
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 ff71 	bl	8003ee4 <RCCEx_PLL2_Config>
 8003002:	4603      	mov	r3, r0
 8003004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003008:	e00f      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800300a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800300e:	3328      	adds	r3, #40	@ 0x28
 8003010:	2101      	movs	r1, #1
 8003012:	4618      	mov	r0, r3
 8003014:	f001 f818 	bl	8004048 <RCCEx_PLL3_Config>
 8003018:	4603      	mov	r3, r0
 800301a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800301e:	e004      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003026:	e000      	b.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800302a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10a      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003032:	4b96      	ldr	r3, [pc, #600]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003036:	f023 0107 	bic.w	r1, r3, #7
 800303a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800303e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003040:	4a92      	ldr	r2, [pc, #584]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003042:	430b      	orrs	r3, r1
 8003044:	6553      	str	r3, [r2, #84]	@ 0x54
 8003046:	e003      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003048:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800304c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003058:	f002 0304 	and.w	r3, r2, #4
 800305c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003060:	2300      	movs	r3, #0
 8003062:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003066:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800306a:	460b      	mov	r3, r1
 800306c:	4313      	orrs	r3, r2
 800306e:	d044      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003074:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003078:	2b05      	cmp	r3, #5
 800307a:	d825      	bhi.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800307c:	a201      	add	r2, pc, #4	@ (adr r2, 8003084 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800307e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003082:	bf00      	nop
 8003084:	080030d1 	.word	0x080030d1
 8003088:	0800309d 	.word	0x0800309d
 800308c:	080030b3 	.word	0x080030b3
 8003090:	080030d1 	.word	0x080030d1
 8003094:	080030d1 	.word	0x080030d1
 8003098:	080030d1 	.word	0x080030d1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800309c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030a0:	3308      	adds	r3, #8
 80030a2:	2101      	movs	r1, #1
 80030a4:	4618      	mov	r0, r3
 80030a6:	f000 ff1d 	bl	8003ee4 <RCCEx_PLL2_Config>
 80030aa:	4603      	mov	r3, r0
 80030ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80030b0:	e00f      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030b6:	3328      	adds	r3, #40	@ 0x28
 80030b8:	2101      	movs	r1, #1
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 ffc4 	bl	8004048 <RCCEx_PLL3_Config>
 80030c0:	4603      	mov	r3, r0
 80030c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80030c6:	e004      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030ce:	e000      	b.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80030d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10b      	bne.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030da:	4b6c      	ldr	r3, [pc, #432]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80030dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030de:	f023 0107 	bic.w	r1, r3, #7
 80030e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030ea:	4a68      	ldr	r2, [pc, #416]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80030ec:	430b      	orrs	r3, r1
 80030ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80030f0:	e003      	b.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80030fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003102:	f002 0320 	and.w	r3, r2, #32
 8003106:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800310a:	2300      	movs	r3, #0
 800310c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003110:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003114:	460b      	mov	r3, r1
 8003116:	4313      	orrs	r3, r2
 8003118:	d055      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800311a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003122:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003126:	d033      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003128:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800312c:	d82c      	bhi.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800312e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003132:	d02f      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003134:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003138:	d826      	bhi.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800313a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800313e:	d02b      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003140:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003144:	d820      	bhi.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003146:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800314a:	d012      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800314c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003150:	d81a      	bhi.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003152:	2b00      	cmp	r3, #0
 8003154:	d022      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003156:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800315a:	d115      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800315c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003160:	3308      	adds	r3, #8
 8003162:	2100      	movs	r1, #0
 8003164:	4618      	mov	r0, r3
 8003166:	f000 febd 	bl	8003ee4 <RCCEx_PLL2_Config>
 800316a:	4603      	mov	r3, r0
 800316c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003170:	e015      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003176:	3328      	adds	r3, #40	@ 0x28
 8003178:	2102      	movs	r1, #2
 800317a:	4618      	mov	r0, r3
 800317c:	f000 ff64 	bl	8004048 <RCCEx_PLL3_Config>
 8003180:	4603      	mov	r3, r0
 8003182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003186:	e00a      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800318e:	e006      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003190:	bf00      	nop
 8003192:	e004      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003194:	bf00      	nop
 8003196:	e002      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003198:	bf00      	nop
 800319a:	e000      	b.n	800319e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800319c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800319e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10b      	bne.n	80031be <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031a6:	4b39      	ldr	r3, [pc, #228]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031aa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80031ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b6:	4a35      	ldr	r2, [pc, #212]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80031b8:	430b      	orrs	r3, r1
 80031ba:	6553      	str	r3, [r2, #84]	@ 0x54
 80031bc:	e003      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80031c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ce:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80031d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80031d6:	2300      	movs	r3, #0
 80031d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80031dc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80031e0:	460b      	mov	r3, r1
 80031e2:	4313      	orrs	r3, r2
 80031e4:	d058      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80031e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031ee:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80031f2:	d033      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80031f4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80031f8:	d82c      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80031fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031fe:	d02f      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003204:	d826      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003206:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800320a:	d02b      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800320c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003210:	d820      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003212:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003216:	d012      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800321c:	d81a      	bhi.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800321e:	2b00      	cmp	r3, #0
 8003220:	d022      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003226:	d115      	bne.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800322c:	3308      	adds	r3, #8
 800322e:	2100      	movs	r1, #0
 8003230:	4618      	mov	r0, r3
 8003232:	f000 fe57 	bl	8003ee4 <RCCEx_PLL2_Config>
 8003236:	4603      	mov	r3, r0
 8003238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800323c:	e015      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800323e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003242:	3328      	adds	r3, #40	@ 0x28
 8003244:	2102      	movs	r1, #2
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fefe 	bl	8004048 <RCCEx_PLL3_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003252:	e00a      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800325a:	e006      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800325c:	bf00      	nop
 800325e:	e004      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003260:	bf00      	nop
 8003262:	e002      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003264:	bf00      	nop
 8003266:	e000      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003268:	bf00      	nop
    }

    if (ret == HAL_OK)
 800326a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10e      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003272:	4b06      	ldr	r3, [pc, #24]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003276:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800327a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800327e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003282:	4a02      	ldr	r2, [pc, #8]	@ (800328c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003284:	430b      	orrs	r3, r1
 8003286:	6593      	str	r3, [r2, #88]	@ 0x58
 8003288:	e006      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800328a:	bf00      	nop
 800328c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003294:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800329c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80032a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80032a8:	2300      	movs	r3, #0
 80032aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80032ae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80032b2:	460b      	mov	r3, r1
 80032b4:	4313      	orrs	r3, r2
 80032b6:	d055      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80032b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032c0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80032c4:	d033      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80032c6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80032ca:	d82c      	bhi.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80032cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032d0:	d02f      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80032d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032d6:	d826      	bhi.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80032d8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80032dc:	d02b      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80032de:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80032e2:	d820      	bhi.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80032e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032e8:	d012      	beq.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80032ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032ee:	d81a      	bhi.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d022      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80032f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032f8:	d115      	bne.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032fe:	3308      	adds	r3, #8
 8003300:	2100      	movs	r1, #0
 8003302:	4618      	mov	r0, r3
 8003304:	f000 fdee 	bl	8003ee4 <RCCEx_PLL2_Config>
 8003308:	4603      	mov	r3, r0
 800330a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800330e:	e015      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003314:	3328      	adds	r3, #40	@ 0x28
 8003316:	2102      	movs	r1, #2
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fe95 	bl	8004048 <RCCEx_PLL3_Config>
 800331e:	4603      	mov	r3, r0
 8003320:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003324:	e00a      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800332c:	e006      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800332e:	bf00      	nop
 8003330:	e004      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003332:	bf00      	nop
 8003334:	e002      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003336:	bf00      	nop
 8003338:	e000      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800333a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800333c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003340:	2b00      	cmp	r3, #0
 8003342:	d10b      	bne.n	800335c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003344:	4ba1      	ldr	r3, [pc, #644]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003348:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800334c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003350:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003354:	4a9d      	ldr	r2, [pc, #628]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003356:	430b      	orrs	r3, r1
 8003358:	6593      	str	r3, [r2, #88]	@ 0x58
 800335a:	e003      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800335c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003360:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800336c:	f002 0308 	and.w	r3, r2, #8
 8003370:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003374:	2300      	movs	r3, #0
 8003376:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800337a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800337e:	460b      	mov	r3, r1
 8003380:	4313      	orrs	r3, r2
 8003382:	d01e      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003388:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800338c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003390:	d10c      	bne.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003396:	3328      	adds	r3, #40	@ 0x28
 8003398:	2102      	movs	r1, #2
 800339a:	4618      	mov	r0, r3
 800339c:	f000 fe54 	bl	8004048 <RCCEx_PLL3_Config>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80033ac:	4b87      	ldr	r3, [pc, #540]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80033ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80033b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033bc:	4a83      	ldr	r2, [pc, #524]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80033be:	430b      	orrs	r3, r1
 80033c0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80033c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ca:	f002 0310 	and.w	r3, r2, #16
 80033ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033d2:	2300      	movs	r3, #0
 80033d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80033d8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80033dc:	460b      	mov	r3, r1
 80033de:	4313      	orrs	r3, r2
 80033e0:	d01e      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80033e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033ee:	d10c      	bne.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80033f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f4:	3328      	adds	r3, #40	@ 0x28
 80033f6:	2102      	movs	r1, #2
 80033f8:	4618      	mov	r0, r3
 80033fa:	f000 fe25 	bl	8004048 <RCCEx_PLL3_Config>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800340a:	4b70      	ldr	r3, [pc, #448]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800340c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003416:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800341a:	4a6c      	ldr	r2, [pc, #432]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800341c:	430b      	orrs	r3, r1
 800341e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003428:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800342c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003430:	2300      	movs	r3, #0
 8003432:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003436:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800343a:	460b      	mov	r3, r1
 800343c:	4313      	orrs	r3, r2
 800343e:	d03e      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003444:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003448:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800344c:	d022      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800344e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003452:	d81b      	bhi.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003454:	2b00      	cmp	r3, #0
 8003456:	d003      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800345c:	d00b      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800345e:	e015      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003464:	3308      	adds	r3, #8
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f000 fd3b 	bl	8003ee4 <RCCEx_PLL2_Config>
 800346e:	4603      	mov	r3, r0
 8003470:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003474:	e00f      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347a:	3328      	adds	r3, #40	@ 0x28
 800347c:	2102      	movs	r1, #2
 800347e:	4618      	mov	r0, r3
 8003480:	f000 fde2 	bl	8004048 <RCCEx_PLL3_Config>
 8003484:	4603      	mov	r3, r0
 8003486:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800348a:	e004      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003492:	e000      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003494:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10b      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800349e:	4b4b      	ldr	r3, [pc, #300]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80034a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80034ae:	4a47      	ldr	r2, [pc, #284]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80034b4:	e003      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80034be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80034ca:	67bb      	str	r3, [r7, #120]	@ 0x78
 80034cc:	2300      	movs	r3, #0
 80034ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80034d0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80034d4:	460b      	mov	r3, r1
 80034d6:	4313      	orrs	r3, r2
 80034d8:	d03b      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80034da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80034e6:	d01f      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80034e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80034ec:	d818      	bhi.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80034ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034f2:	d003      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80034f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034f8:	d007      	beq.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80034fa:	e011      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034fc:	4b33      	ldr	r3, [pc, #204]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80034fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003500:	4a32      	ldr	r2, [pc, #200]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003502:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003506:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003508:	e00f      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800350a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800350e:	3328      	adds	r3, #40	@ 0x28
 8003510:	2101      	movs	r1, #1
 8003512:	4618      	mov	r0, r3
 8003514:	f000 fd98 	bl	8004048 <RCCEx_PLL3_Config>
 8003518:	4603      	mov	r3, r0
 800351a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800351e:	e004      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003526:	e000      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003528:	bf00      	nop
    }

    if (ret == HAL_OK)
 800352a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800352e:	2b00      	cmp	r3, #0
 8003530:	d10b      	bne.n	800354a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003532:	4b26      	ldr	r3, [pc, #152]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003536:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800353a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800353e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003542:	4a22      	ldr	r2, [pc, #136]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003544:	430b      	orrs	r3, r1
 8003546:	6553      	str	r3, [r2, #84]	@ 0x54
 8003548:	e003      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800354a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800354e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800355a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800355e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003560:	2300      	movs	r3, #0
 8003562:	677b      	str	r3, [r7, #116]	@ 0x74
 8003564:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003568:	460b      	mov	r3, r1
 800356a:	4313      	orrs	r3, r2
 800356c:	d034      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800356e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003572:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003574:	2b00      	cmp	r3, #0
 8003576:	d003      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800357c:	d007      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800357e:	e011      	b.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003580:	4b12      	ldr	r3, [pc, #72]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003584:	4a11      	ldr	r2, [pc, #68]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800358a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800358c:	e00e      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800358e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003592:	3308      	adds	r3, #8
 8003594:	2102      	movs	r1, #2
 8003596:	4618      	mov	r0, r3
 8003598:	f000 fca4 	bl	8003ee4 <RCCEx_PLL2_Config>
 800359c:	4603      	mov	r3, r0
 800359e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80035a2:	e003      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10d      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80035b4:	4b05      	ldr	r3, [pc, #20]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80035bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035c2:	4a02      	ldr	r2, [pc, #8]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80035c4:	430b      	orrs	r3, r1
 80035c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035c8:	e006      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80035ca:	bf00      	nop
 80035cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80035d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80035e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80035e6:	2300      	movs	r3, #0
 80035e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80035ea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80035ee:	460b      	mov	r3, r1
 80035f0:	4313      	orrs	r3, r2
 80035f2:	d00c      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80035f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f8:	3328      	adds	r3, #40	@ 0x28
 80035fa:	2102      	movs	r1, #2
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 fd23 	bl	8004048 <RCCEx_PLL3_Config>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d002      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800360e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003616:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800361a:	663b      	str	r3, [r7, #96]	@ 0x60
 800361c:	2300      	movs	r3, #0
 800361e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003620:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003624:	460b      	mov	r3, r1
 8003626:	4313      	orrs	r3, r2
 8003628:	d038      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800362a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003632:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003636:	d018      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003638:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800363c:	d811      	bhi.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800363e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003642:	d014      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003644:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003648:	d80b      	bhi.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800364a:	2b00      	cmp	r3, #0
 800364c:	d011      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800364e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003652:	d106      	bne.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003654:	4bc3      	ldr	r3, [pc, #780]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003658:	4ac2      	ldr	r2, [pc, #776]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800365a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800365e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003660:	e008      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003668:	e004      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800366a:	bf00      	nop
 800366c:	e002      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800366e:	bf00      	nop
 8003670:	e000      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003672:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003674:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003678:	2b00      	cmp	r3, #0
 800367a:	d10b      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800367c:	4bb9      	ldr	r3, [pc, #740]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800367e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003680:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800368c:	4ab5      	ldr	r2, [pc, #724]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800368e:	430b      	orrs	r3, r1
 8003690:	6553      	str	r3, [r2, #84]	@ 0x54
 8003692:	e003      	b.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003694:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003698:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800369c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80036a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80036aa:	2300      	movs	r3, #0
 80036ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80036ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80036b2:	460b      	mov	r3, r1
 80036b4:	4313      	orrs	r3, r2
 80036b6:	d009      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80036b8:	4baa      	ldr	r3, [pc, #680]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80036ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80036c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036c6:	4aa7      	ldr	r2, [pc, #668]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80036c8:	430b      	orrs	r3, r1
 80036ca:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80036cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80036d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80036da:	2300      	movs	r3, #0
 80036dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80036de:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80036e2:	460b      	mov	r3, r1
 80036e4:	4313      	orrs	r3, r2
 80036e6:	d00a      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80036e8:	4b9e      	ldr	r3, [pc, #632]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80036f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80036f8:	4a9a      	ldr	r2, [pc, #616]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80036fa:	430b      	orrs	r3, r1
 80036fc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80036fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003706:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800370a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800370c:	2300      	movs	r3, #0
 800370e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003710:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003714:	460b      	mov	r3, r1
 8003716:	4313      	orrs	r3, r2
 8003718:	d009      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800371a:	4b92      	ldr	r3, [pc, #584]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800371c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800371e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003726:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003728:	4a8e      	ldr	r2, [pc, #568]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800372a:	430b      	orrs	r3, r1
 800372c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800372e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003736:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800373a:	643b      	str	r3, [r7, #64]	@ 0x40
 800373c:	2300      	movs	r3, #0
 800373e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003740:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003744:	460b      	mov	r3, r1
 8003746:	4313      	orrs	r3, r2
 8003748:	d00e      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800374a:	4b86      	ldr	r3, [pc, #536]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	4a85      	ldr	r2, [pc, #532]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003750:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003754:	6113      	str	r3, [r2, #16]
 8003756:	4b83      	ldr	r3, [pc, #524]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003758:	6919      	ldr	r1, [r3, #16]
 800375a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800375e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003762:	4a80      	ldr	r2, [pc, #512]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003764:	430b      	orrs	r3, r1
 8003766:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800376c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003770:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003774:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003776:	2300      	movs	r3, #0
 8003778:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800377a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800377e:	460b      	mov	r3, r1
 8003780:	4313      	orrs	r3, r2
 8003782:	d009      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003784:	4b77      	ldr	r3, [pc, #476]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003788:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800378c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003792:	4a74      	ldr	r2, [pc, #464]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003794:	430b      	orrs	r3, r1
 8003796:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80037a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80037a6:	2300      	movs	r3, #0
 80037a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80037aa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80037ae:	460b      	mov	r3, r1
 80037b0:	4313      	orrs	r3, r2
 80037b2:	d00a      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037b4:	4b6b      	ldr	r3, [pc, #428]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80037bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037c4:	4a67      	ldr	r2, [pc, #412]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80037c6:	430b      	orrs	r3, r1
 80037c8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80037ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d2:	2100      	movs	r1, #0
 80037d4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037dc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80037e0:	460b      	mov	r3, r1
 80037e2:	4313      	orrs	r3, r2
 80037e4:	d011      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ea:	3308      	adds	r3, #8
 80037ec:	2100      	movs	r1, #0
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 fb78 	bl	8003ee4 <RCCEx_PLL2_Config>
 80037f4:	4603      	mov	r3, r0
 80037f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80037fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d003      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800380a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003812:	2100      	movs	r1, #0
 8003814:	6239      	str	r1, [r7, #32]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	627b      	str	r3, [r7, #36]	@ 0x24
 800381c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003820:	460b      	mov	r3, r1
 8003822:	4313      	orrs	r3, r2
 8003824:	d011      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800382a:	3308      	adds	r3, #8
 800382c:	2101      	movs	r1, #1
 800382e:	4618      	mov	r0, r3
 8003830:	f000 fb58 	bl	8003ee4 <RCCEx_PLL2_Config>
 8003834:	4603      	mov	r3, r0
 8003836:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800383a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003846:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003852:	2100      	movs	r1, #0
 8003854:	61b9      	str	r1, [r7, #24]
 8003856:	f003 0304 	and.w	r3, r3, #4
 800385a:	61fb      	str	r3, [r7, #28]
 800385c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003860:	460b      	mov	r3, r1
 8003862:	4313      	orrs	r3, r2
 8003864:	d011      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386a:	3308      	adds	r3, #8
 800386c:	2102      	movs	r1, #2
 800386e:	4618      	mov	r0, r3
 8003870:	f000 fb38 	bl	8003ee4 <RCCEx_PLL2_Config>
 8003874:	4603      	mov	r3, r0
 8003876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800387a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003882:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003886:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800388a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003892:	2100      	movs	r1, #0
 8003894:	6139      	str	r1, [r7, #16]
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80038a0:	460b      	mov	r3, r1
 80038a2:	4313      	orrs	r3, r2
 80038a4:	d011      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038aa:	3328      	adds	r3, #40	@ 0x28
 80038ac:	2100      	movs	r1, #0
 80038ae:	4618      	mov	r0, r3
 80038b0:	f000 fbca 	bl	8004048 <RCCEx_PLL3_Config>
 80038b4:	4603      	mov	r3, r0
 80038b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80038ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80038ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d2:	2100      	movs	r1, #0
 80038d4:	60b9      	str	r1, [r7, #8]
 80038d6:	f003 0310 	and.w	r3, r3, #16
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80038e0:	460b      	mov	r3, r1
 80038e2:	4313      	orrs	r3, r2
 80038e4:	d011      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ea:	3328      	adds	r3, #40	@ 0x28
 80038ec:	2101      	movs	r1, #1
 80038ee:	4618      	mov	r0, r3
 80038f0:	f000 fbaa 	bl	8004048 <RCCEx_PLL3_Config>
 80038f4:	4603      	mov	r3, r0
 80038f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80038fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d003      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003906:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003912:	2100      	movs	r1, #0
 8003914:	6039      	str	r1, [r7, #0]
 8003916:	f003 0320 	and.w	r3, r3, #32
 800391a:	607b      	str	r3, [r7, #4]
 800391c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003920:	460b      	mov	r3, r1
 8003922:	4313      	orrs	r3, r2
 8003924:	d011      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800392a:	3328      	adds	r3, #40	@ 0x28
 800392c:	2102      	movs	r1, #2
 800392e:	4618      	mov	r0, r3
 8003930:	f000 fb8a 	bl	8004048 <RCCEx_PLL3_Config>
 8003934:	4603      	mov	r3, r0
 8003936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800393a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003946:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800394a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003952:	2300      	movs	r3, #0
 8003954:	e000      	b.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
}
 8003958:	4618      	mov	r0, r3
 800395a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800395e:	46bd      	mov	sp, r7
 8003960:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003964:	58024400 	.word	0x58024400

08003968 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800396c:	f7fe fd96 	bl	800249c <HAL_RCC_GetHCLKFreq>
 8003970:	4602      	mov	r2, r0
 8003972:	4b06      	ldr	r3, [pc, #24]	@ (800398c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	091b      	lsrs	r3, r3, #4
 8003978:	f003 0307 	and.w	r3, r3, #7
 800397c:	4904      	ldr	r1, [pc, #16]	@ (8003990 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800397e:	5ccb      	ldrb	r3, [r1, r3]
 8003980:	f003 031f 	and.w	r3, r3, #31
 8003984:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003988:	4618      	mov	r0, r3
 800398a:	bd80      	pop	{r7, pc}
 800398c:	58024400 	.word	0x58024400
 8003990:	08005544 	.word	0x08005544

08003994 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003994:	b480      	push	{r7}
 8003996:	b089      	sub	sp, #36	@ 0x24
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800399c:	4ba1      	ldr	r3, [pc, #644]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800399e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80039a6:	4b9f      	ldr	r3, [pc, #636]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039aa:	0b1b      	lsrs	r3, r3, #12
 80039ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80039b2:	4b9c      	ldr	r3, [pc, #624]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b6:	091b      	lsrs	r3, r3, #4
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80039be:	4b99      	ldr	r3, [pc, #612]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c2:	08db      	lsrs	r3, r3, #3
 80039c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	fb02 f303 	mul.w	r3, r2, r3
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f000 8111 	beq.w	8003c04 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	f000 8083 	beq.w	8003af0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	f200 80a1 	bhi.w	8003b34 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d056      	beq.n	8003aac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80039fe:	e099      	b.n	8003b34 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a00:	4b88      	ldr	r3, [pc, #544]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0320 	and.w	r3, r3, #32
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d02d      	beq.n	8003a68 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003a0c:	4b85      	ldr	r3, [pc, #532]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	08db      	lsrs	r3, r3, #3
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	4a84      	ldr	r2, [pc, #528]	@ (8003c28 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003a18:	fa22 f303 	lsr.w	r3, r2, r3
 8003a1c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	ee07 3a90 	vmov	s15, r3
 8003a24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	ee07 3a90 	vmov	s15, r3
 8003a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a36:	4b7b      	ldr	r3, [pc, #492]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a3e:	ee07 3a90 	vmov	s15, r3
 8003a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a4a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003c2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a62:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003a66:	e087      	b.n	8003b78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	ee07 3a90 	vmov	s15, r3
 8003a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a72:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003c30 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a7a:	4b6a      	ldr	r3, [pc, #424]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a82:	ee07 3a90 	vmov	s15, r3
 8003a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a8e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003c2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003aaa:	e065      	b.n	8003b78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	ee07 3a90 	vmov	s15, r3
 8003ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ab6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003c34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003aba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003abe:	4b59      	ldr	r3, [pc, #356]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ac6:	ee07 3a90 	vmov	s15, r3
 8003aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ace:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ad2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003c2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003ad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ade:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003aee:	e043      	b.n	8003b78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	ee07 3a90 	vmov	s15, r3
 8003af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003afa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003c38 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b02:	4b48      	ldr	r3, [pc, #288]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b0a:	ee07 3a90 	vmov	s15, r3
 8003b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b12:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b16:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003c2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b32:	e021      	b.n	8003b78 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	ee07 3a90 	vmov	s15, r3
 8003b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b3e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003c34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003b42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b46:	4b37      	ldr	r3, [pc, #220]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b4e:	ee07 3a90 	vmov	s15, r3
 8003b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b56:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b5a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003c2c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b76:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003b78:	4b2a      	ldr	r3, [pc, #168]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7c:	0a5b      	lsrs	r3, r3, #9
 8003b7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b82:	ee07 3a90 	vmov	s15, r3
 8003b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b92:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b9e:	ee17 2a90 	vmov	r2, s15
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003baa:	0c1b      	lsrs	r3, r3, #16
 8003bac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bb0:	ee07 3a90 	vmov	s15, r3
 8003bb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bb8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003bbc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003bc0:	edd7 6a07 	vldr	s13, [r7, #28]
 8003bc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bcc:	ee17 2a90 	vmov	r2, s15
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003bd4:	4b13      	ldr	r3, [pc, #76]	@ (8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd8:	0e1b      	lsrs	r3, r3, #24
 8003bda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bde:	ee07 3a90 	vmov	s15, r3
 8003be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003be6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003bea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003bee:	edd7 6a07 	vldr	s13, [r7, #28]
 8003bf2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bfa:	ee17 2a90 	vmov	r2, s15
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003c02:	e008      	b.n	8003c16 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	609a      	str	r2, [r3, #8]
}
 8003c16:	bf00      	nop
 8003c18:	3724      	adds	r7, #36	@ 0x24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	58024400 	.word	0x58024400
 8003c28:	03d09000 	.word	0x03d09000
 8003c2c:	46000000 	.word	0x46000000
 8003c30:	4c742400 	.word	0x4c742400
 8003c34:	4a742400 	.word	0x4a742400
 8003c38:	4af42400 	.word	0x4af42400

08003c3c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b089      	sub	sp, #36	@ 0x24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003c44:	4ba1      	ldr	r3, [pc, #644]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c48:	f003 0303 	and.w	r3, r3, #3
 8003c4c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003c4e:	4b9f      	ldr	r3, [pc, #636]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c52:	0d1b      	lsrs	r3, r3, #20
 8003c54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c58:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003c5a:	4b9c      	ldr	r3, [pc, #624]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5e:	0a1b      	lsrs	r3, r3, #8
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003c66:	4b99      	ldr	r3, [pc, #612]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c6a:	08db      	lsrs	r3, r3, #3
 8003c6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c70:	693a      	ldr	r2, [r7, #16]
 8003c72:	fb02 f303 	mul.w	r3, r2, r3
 8003c76:	ee07 3a90 	vmov	s15, r3
 8003c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 8111 	beq.w	8003eac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	f000 8083 	beq.w	8003d98 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	f200 80a1 	bhi.w	8003ddc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d056      	beq.n	8003d54 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003ca6:	e099      	b.n	8003ddc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ca8:	4b88      	ldr	r3, [pc, #544]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0320 	and.w	r3, r3, #32
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d02d      	beq.n	8003d10 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003cb4:	4b85      	ldr	r3, [pc, #532]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	08db      	lsrs	r3, r3, #3
 8003cba:	f003 0303 	and.w	r3, r3, #3
 8003cbe:	4a84      	ldr	r2, [pc, #528]	@ (8003ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	ee07 3a90 	vmov	s15, r3
 8003ccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	ee07 3a90 	vmov	s15, r3
 8003cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cde:	4b7b      	ldr	r3, [pc, #492]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ce6:	ee07 3a90 	vmov	s15, r3
 8003cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cee:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cf2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003d0e:	e087      	b.n	8003e20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	ee07 3a90 	vmov	s15, r3
 8003d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d1a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003ed8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d22:	4b6a      	ldr	r3, [pc, #424]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d2a:	ee07 3a90 	vmov	s15, r3
 8003d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d32:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d36:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d52:	e065      	b.n	8003e20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	ee07 3a90 	vmov	s15, r3
 8003d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d5e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003edc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003d62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d66:	4b59      	ldr	r3, [pc, #356]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d6e:	ee07 3a90 	vmov	s15, r3
 8003d72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d76:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d7a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d96:	e043      	b.n	8003e20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	ee07 3a90 	vmov	s15, r3
 8003d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003da2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003ee0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003da6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003daa:	4b48      	ldr	r3, [pc, #288]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003db2:	ee07 3a90 	vmov	s15, r3
 8003db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dba:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dbe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003dda:	e021      	b.n	8003e20 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	ee07 3a90 	vmov	s15, r3
 8003de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003de6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003edc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003dea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dee:	4b37      	ldr	r3, [pc, #220]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003df6:	ee07 3a90 	vmov	s15, r3
 8003dfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e1e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003e20:	4b2a      	ldr	r3, [pc, #168]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e24:	0a5b      	lsrs	r3, r3, #9
 8003e26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e2a:	ee07 3a90 	vmov	s15, r3
 8003e2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e46:	ee17 2a90 	vmov	r2, s15
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003e4e:	4b1f      	ldr	r3, [pc, #124]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e52:	0c1b      	lsrs	r3, r3, #16
 8003e54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e58:	ee07 3a90 	vmov	s15, r3
 8003e5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e68:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e74:	ee17 2a90 	vmov	r2, s15
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003e7c:	4b13      	ldr	r3, [pc, #76]	@ (8003ecc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e80:	0e1b      	lsrs	r3, r3, #24
 8003e82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e86:	ee07 3a90 	vmov	s15, r3
 8003e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003e96:	edd7 6a07 	vldr	s13, [r7, #28]
 8003e9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ea2:	ee17 2a90 	vmov	r2, s15
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003eaa:	e008      	b.n	8003ebe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	609a      	str	r2, [r3, #8]
}
 8003ebe:	bf00      	nop
 8003ec0:	3724      	adds	r7, #36	@ 0x24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	58024400 	.word	0x58024400
 8003ed0:	03d09000 	.word	0x03d09000
 8003ed4:	46000000 	.word	0x46000000
 8003ed8:	4c742400 	.word	0x4c742400
 8003edc:	4a742400 	.word	0x4a742400
 8003ee0:	4af42400 	.word	0x4af42400

08003ee4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003ef2:	4b53      	ldr	r3, [pc, #332]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef6:	f003 0303 	and.w	r3, r3, #3
 8003efa:	2b03      	cmp	r3, #3
 8003efc:	d101      	bne.n	8003f02 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e099      	b.n	8004036 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003f02:	4b4f      	ldr	r3, [pc, #316]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a4e      	ldr	r2, [pc, #312]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f0e:	f7fc ffe7 	bl	8000ee0 <HAL_GetTick>
 8003f12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003f14:	e008      	b.n	8003f28 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003f16:	f7fc ffe3 	bl	8000ee0 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d901      	bls.n	8003f28 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e086      	b.n	8004036 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003f28:	4b45      	ldr	r3, [pc, #276]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1f0      	bne.n	8003f16 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003f34:	4b42      	ldr	r3, [pc, #264]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f38:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	031b      	lsls	r3, r3, #12
 8003f42:	493f      	ldr	r1, [pc, #252]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	628b      	str	r3, [r1, #40]	@ 0x28
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	3b01      	subs	r3, #1
 8003f58:	025b      	lsls	r3, r3, #9
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	431a      	orrs	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	041b      	lsls	r3, r3, #16
 8003f66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003f6a:	431a      	orrs	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	3b01      	subs	r3, #1
 8003f72:	061b      	lsls	r3, r3, #24
 8003f74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003f78:	4931      	ldr	r1, [pc, #196]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003f7e:	4b30      	ldr	r3, [pc, #192]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	492d      	ldr	r1, [pc, #180]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003f90:	4b2b      	ldr	r3, [pc, #172]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f94:	f023 0220 	bic.w	r2, r3, #32
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	4928      	ldr	r1, [pc, #160]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003fa2:	4b27      	ldr	r3, [pc, #156]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa6:	4a26      	ldr	r2, [pc, #152]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fa8:	f023 0310 	bic.w	r3, r3, #16
 8003fac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003fae:	4b24      	ldr	r3, [pc, #144]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fb2:	4b24      	ldr	r3, [pc, #144]	@ (8004044 <RCCEx_PLL2_Config+0x160>)
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	69d2      	ldr	r2, [r2, #28]
 8003fba:	00d2      	lsls	r2, r2, #3
 8003fbc:	4920      	ldr	r1, [pc, #128]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003fc2:	4b1f      	ldr	r3, [pc, #124]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc6:	4a1e      	ldr	r2, [pc, #120]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fc8:	f043 0310 	orr.w	r3, r3, #16
 8003fcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d106      	bne.n	8003fe2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003fd4:	4b1a      	ldr	r3, [pc, #104]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd8:	4a19      	ldr	r2, [pc, #100]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fda:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003fde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003fe0:	e00f      	b.n	8004002 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d106      	bne.n	8003ff6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003fe8:	4b15      	ldr	r3, [pc, #84]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fec:	4a14      	ldr	r2, [pc, #80]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003fee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ff2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003ff4:	e005      	b.n	8004002 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003ff6:	4b12      	ldr	r3, [pc, #72]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ffa:	4a11      	ldr	r2, [pc, #68]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8003ffc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004000:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004002:	4b0f      	ldr	r3, [pc, #60]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a0e      	ldr	r2, [pc, #56]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 8004008:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800400c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800400e:	f7fc ff67 	bl	8000ee0 <HAL_GetTick>
 8004012:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004014:	e008      	b.n	8004028 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004016:	f7fc ff63 	bl	8000ee0 <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	2b02      	cmp	r3, #2
 8004022:	d901      	bls.n	8004028 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e006      	b.n	8004036 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004028:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <RCCEx_PLL2_Config+0x15c>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0f0      	beq.n	8004016 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004034:	7bfb      	ldrb	r3, [r7, #15]
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	58024400 	.word	0x58024400
 8004044:	ffff0007 	.word	0xffff0007

08004048 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004052:	2300      	movs	r3, #0
 8004054:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004056:	4b53      	ldr	r3, [pc, #332]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405a:	f003 0303 	and.w	r3, r3, #3
 800405e:	2b03      	cmp	r3, #3
 8004060:	d101      	bne.n	8004066 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e099      	b.n	800419a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004066:	4b4f      	ldr	r3, [pc, #316]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a4e      	ldr	r2, [pc, #312]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800406c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004070:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004072:	f7fc ff35 	bl	8000ee0 <HAL_GetTick>
 8004076:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004078:	e008      	b.n	800408c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800407a:	f7fc ff31 	bl	8000ee0 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d901      	bls.n	800408c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e086      	b.n	800419a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800408c:	4b45      	ldr	r3, [pc, #276]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1f0      	bne.n	800407a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004098:	4b42      	ldr	r3, [pc, #264]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800409a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800409c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	051b      	lsls	r3, r3, #20
 80040a6:	493f      	ldr	r1, [pc, #252]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	628b      	str	r3, [r1, #40]	@ 0x28
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	3b01      	subs	r3, #1
 80040b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	3b01      	subs	r3, #1
 80040bc:	025b      	lsls	r3, r3, #9
 80040be:	b29b      	uxth	r3, r3
 80040c0:	431a      	orrs	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	3b01      	subs	r3, #1
 80040c8:	041b      	lsls	r3, r3, #16
 80040ca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	691b      	ldr	r3, [r3, #16]
 80040d4:	3b01      	subs	r3, #1
 80040d6:	061b      	lsls	r3, r3, #24
 80040d8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80040dc:	4931      	ldr	r1, [pc, #196]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80040e2:	4b30      	ldr	r3, [pc, #192]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 80040e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	492d      	ldr	r1, [pc, #180]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80040f4:	4b2b      	ldr	r3, [pc, #172]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 80040f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	4928      	ldr	r1, [pc, #160]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004102:	4313      	orrs	r3, r2
 8004104:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004106:	4b27      	ldr	r3, [pc, #156]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410a:	4a26      	ldr	r2, [pc, #152]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800410c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004110:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004112:	4b24      	ldr	r3, [pc, #144]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004114:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004116:	4b24      	ldr	r3, [pc, #144]	@ (80041a8 <RCCEx_PLL3_Config+0x160>)
 8004118:	4013      	ands	r3, r2
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	69d2      	ldr	r2, [r2, #28]
 800411e:	00d2      	lsls	r2, r2, #3
 8004120:	4920      	ldr	r1, [pc, #128]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004122:	4313      	orrs	r3, r2
 8004124:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004126:	4b1f      	ldr	r3, [pc, #124]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412a:	4a1e      	ldr	r2, [pc, #120]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800412c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004130:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d106      	bne.n	8004146 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004138:	4b1a      	ldr	r3, [pc, #104]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800413a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413c:	4a19      	ldr	r2, [pc, #100]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800413e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004142:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004144:	e00f      	b.n	8004166 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d106      	bne.n	800415a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800414c:	4b15      	ldr	r3, [pc, #84]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800414e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004150:	4a14      	ldr	r2, [pc, #80]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004152:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004156:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004158:	e005      	b.n	8004166 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800415a:	4b12      	ldr	r3, [pc, #72]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800415c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415e:	4a11      	ldr	r2, [pc, #68]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004160:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004164:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004166:	4b0f      	ldr	r3, [pc, #60]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a0e      	ldr	r2, [pc, #56]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800416c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004170:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004172:	f7fc feb5 	bl	8000ee0 <HAL_GetTick>
 8004176:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004178:	e008      	b.n	800418c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800417a:	f7fc feb1 	bl	8000ee0 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e006      	b.n	800419a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800418c:	4b05      	ldr	r3, [pc, #20]	@ (80041a4 <RCCEx_PLL3_Config+0x15c>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d0f0      	beq.n	800417a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004198:	7bfb      	ldrb	r3, [r7, #15]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	58024400 	.word	0x58024400
 80041a8:	ffff0007 	.word	0xffff0007

080041ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e042      	b.n	8004244 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d106      	bne.n	80041d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f7fc fb9f 	bl	8000914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2224      	movs	r2, #36	@ 0x24
 80041da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f022 0201 	bic.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d002      	beq.n	80041fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 fe1e 	bl	8004e38 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f8b3 	bl	8004368 <UART_SetConfig>
 8004202:	4603      	mov	r3, r0
 8004204:	2b01      	cmp	r3, #1
 8004206:	d101      	bne.n	800420c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e01b      	b.n	8004244 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800421a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689a      	ldr	r2, [r3, #8]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800422a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0201 	orr.w	r2, r2, #1
 800423a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f000 fe9d 	bl	8004f7c <UART_CheckIdleState>
 8004242:	4603      	mov	r3, r0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3708      	adds	r7, #8
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08a      	sub	sp, #40	@ 0x28
 8004250:	af02      	add	r7, sp, #8
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	603b      	str	r3, [r7, #0]
 8004258:	4613      	mov	r3, r2
 800425a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004262:	2b20      	cmp	r3, #32
 8004264:	d17b      	bne.n	800435e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d002      	beq.n	8004272 <HAL_UART_Transmit+0x26>
 800426c:	88fb      	ldrh	r3, [r7, #6]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e074      	b.n	8004360 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2221      	movs	r2, #33	@ 0x21
 8004282:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004286:	f7fc fe2b 	bl	8000ee0 <HAL_GetTick>
 800428a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	88fa      	ldrh	r2, [r7, #6]
 8004290:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	88fa      	ldrh	r2, [r7, #6]
 8004298:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042a4:	d108      	bne.n	80042b8 <HAL_UART_Transmit+0x6c>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d104      	bne.n	80042b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	61bb      	str	r3, [r7, #24]
 80042b6:	e003      	b.n	80042c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042bc:	2300      	movs	r3, #0
 80042be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042c0:	e030      	b.n	8004324 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	2200      	movs	r2, #0
 80042ca:	2180      	movs	r1, #128	@ 0x80
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 feff 	bl	80050d0 <UART_WaitOnFlagUntilTimeout>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d005      	beq.n	80042e4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2220      	movs	r2, #32
 80042dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e03d      	b.n	8004360 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10b      	bne.n	8004302 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	881b      	ldrh	r3, [r3, #0]
 80042ee:	461a      	mov	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	3302      	adds	r3, #2
 80042fe:	61bb      	str	r3, [r7, #24]
 8004300:	e007      	b.n	8004312 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	781a      	ldrb	r2, [r3, #0]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	3301      	adds	r3, #1
 8004310:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004318:	b29b      	uxth	r3, r3
 800431a:	3b01      	subs	r3, #1
 800431c:	b29a      	uxth	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800432a:	b29b      	uxth	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1c8      	bne.n	80042c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	2200      	movs	r2, #0
 8004338:	2140      	movs	r1, #64	@ 0x40
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f000 fec8 	bl	80050d0 <UART_WaitOnFlagUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d005      	beq.n	8004352 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2220      	movs	r2, #32
 800434a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e006      	b.n	8004360 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2220      	movs	r2, #32
 8004356:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800435a:	2300      	movs	r3, #0
 800435c:	e000      	b.n	8004360 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800435e:	2302      	movs	r3, #2
  }
}
 8004360:	4618      	mov	r0, r3
 8004362:	3720      	adds	r7, #32
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004368:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800436c:	b092      	sub	sp, #72	@ 0x48
 800436e:	af00      	add	r7, sp, #0
 8004370:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004372:	2300      	movs	r3, #0
 8004374:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	689a      	ldr	r2, [r3, #8]
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	431a      	orrs	r2, r3
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	431a      	orrs	r2, r3
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	69db      	ldr	r3, [r3, #28]
 800438c:	4313      	orrs	r3, r2
 800438e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	4bbe      	ldr	r3, [pc, #760]	@ (8004690 <UART_SetConfig+0x328>)
 8004398:	4013      	ands	r3, r2
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	6812      	ldr	r2, [r2, #0]
 800439e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80043a0:	430b      	orrs	r3, r1
 80043a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	68da      	ldr	r2, [r3, #12]
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4ab3      	ldr	r2, [pc, #716]	@ (8004694 <UART_SetConfig+0x32c>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d004      	beq.n	80043d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043d0:	4313      	orrs	r3, r2
 80043d2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689a      	ldr	r2, [r3, #8]
 80043da:	4baf      	ldr	r3, [pc, #700]	@ (8004698 <UART_SetConfig+0x330>)
 80043dc:	4013      	ands	r3, r2
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	6812      	ldr	r2, [r2, #0]
 80043e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80043e4:	430b      	orrs	r3, r1
 80043e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ee:	f023 010f 	bic.w	r1, r3, #15
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4aa6      	ldr	r2, [pc, #664]	@ (800469c <UART_SetConfig+0x334>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d177      	bne.n	80044f8 <UART_SetConfig+0x190>
 8004408:	4ba5      	ldr	r3, [pc, #660]	@ (80046a0 <UART_SetConfig+0x338>)
 800440a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800440c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004410:	2b28      	cmp	r3, #40	@ 0x28
 8004412:	d86d      	bhi.n	80044f0 <UART_SetConfig+0x188>
 8004414:	a201      	add	r2, pc, #4	@ (adr r2, 800441c <UART_SetConfig+0xb4>)
 8004416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800441a:	bf00      	nop
 800441c:	080044c1 	.word	0x080044c1
 8004420:	080044f1 	.word	0x080044f1
 8004424:	080044f1 	.word	0x080044f1
 8004428:	080044f1 	.word	0x080044f1
 800442c:	080044f1 	.word	0x080044f1
 8004430:	080044f1 	.word	0x080044f1
 8004434:	080044f1 	.word	0x080044f1
 8004438:	080044f1 	.word	0x080044f1
 800443c:	080044c9 	.word	0x080044c9
 8004440:	080044f1 	.word	0x080044f1
 8004444:	080044f1 	.word	0x080044f1
 8004448:	080044f1 	.word	0x080044f1
 800444c:	080044f1 	.word	0x080044f1
 8004450:	080044f1 	.word	0x080044f1
 8004454:	080044f1 	.word	0x080044f1
 8004458:	080044f1 	.word	0x080044f1
 800445c:	080044d1 	.word	0x080044d1
 8004460:	080044f1 	.word	0x080044f1
 8004464:	080044f1 	.word	0x080044f1
 8004468:	080044f1 	.word	0x080044f1
 800446c:	080044f1 	.word	0x080044f1
 8004470:	080044f1 	.word	0x080044f1
 8004474:	080044f1 	.word	0x080044f1
 8004478:	080044f1 	.word	0x080044f1
 800447c:	080044d9 	.word	0x080044d9
 8004480:	080044f1 	.word	0x080044f1
 8004484:	080044f1 	.word	0x080044f1
 8004488:	080044f1 	.word	0x080044f1
 800448c:	080044f1 	.word	0x080044f1
 8004490:	080044f1 	.word	0x080044f1
 8004494:	080044f1 	.word	0x080044f1
 8004498:	080044f1 	.word	0x080044f1
 800449c:	080044e1 	.word	0x080044e1
 80044a0:	080044f1 	.word	0x080044f1
 80044a4:	080044f1 	.word	0x080044f1
 80044a8:	080044f1 	.word	0x080044f1
 80044ac:	080044f1 	.word	0x080044f1
 80044b0:	080044f1 	.word	0x080044f1
 80044b4:	080044f1 	.word	0x080044f1
 80044b8:	080044f1 	.word	0x080044f1
 80044bc:	080044e9 	.word	0x080044e9
 80044c0:	2301      	movs	r3, #1
 80044c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044c6:	e222      	b.n	800490e <UART_SetConfig+0x5a6>
 80044c8:	2304      	movs	r3, #4
 80044ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044ce:	e21e      	b.n	800490e <UART_SetConfig+0x5a6>
 80044d0:	2308      	movs	r3, #8
 80044d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044d6:	e21a      	b.n	800490e <UART_SetConfig+0x5a6>
 80044d8:	2310      	movs	r3, #16
 80044da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044de:	e216      	b.n	800490e <UART_SetConfig+0x5a6>
 80044e0:	2320      	movs	r3, #32
 80044e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044e6:	e212      	b.n	800490e <UART_SetConfig+0x5a6>
 80044e8:	2340      	movs	r3, #64	@ 0x40
 80044ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044ee:	e20e      	b.n	800490e <UART_SetConfig+0x5a6>
 80044f0:	2380      	movs	r3, #128	@ 0x80
 80044f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044f6:	e20a      	b.n	800490e <UART_SetConfig+0x5a6>
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a69      	ldr	r2, [pc, #420]	@ (80046a4 <UART_SetConfig+0x33c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d130      	bne.n	8004564 <UART_SetConfig+0x1fc>
 8004502:	4b67      	ldr	r3, [pc, #412]	@ (80046a0 <UART_SetConfig+0x338>)
 8004504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004506:	f003 0307 	and.w	r3, r3, #7
 800450a:	2b05      	cmp	r3, #5
 800450c:	d826      	bhi.n	800455c <UART_SetConfig+0x1f4>
 800450e:	a201      	add	r2, pc, #4	@ (adr r2, 8004514 <UART_SetConfig+0x1ac>)
 8004510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004514:	0800452d 	.word	0x0800452d
 8004518:	08004535 	.word	0x08004535
 800451c:	0800453d 	.word	0x0800453d
 8004520:	08004545 	.word	0x08004545
 8004524:	0800454d 	.word	0x0800454d
 8004528:	08004555 	.word	0x08004555
 800452c:	2300      	movs	r3, #0
 800452e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004532:	e1ec      	b.n	800490e <UART_SetConfig+0x5a6>
 8004534:	2304      	movs	r3, #4
 8004536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800453a:	e1e8      	b.n	800490e <UART_SetConfig+0x5a6>
 800453c:	2308      	movs	r3, #8
 800453e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004542:	e1e4      	b.n	800490e <UART_SetConfig+0x5a6>
 8004544:	2310      	movs	r3, #16
 8004546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800454a:	e1e0      	b.n	800490e <UART_SetConfig+0x5a6>
 800454c:	2320      	movs	r3, #32
 800454e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004552:	e1dc      	b.n	800490e <UART_SetConfig+0x5a6>
 8004554:	2340      	movs	r3, #64	@ 0x40
 8004556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800455a:	e1d8      	b.n	800490e <UART_SetConfig+0x5a6>
 800455c:	2380      	movs	r3, #128	@ 0x80
 800455e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004562:	e1d4      	b.n	800490e <UART_SetConfig+0x5a6>
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a4f      	ldr	r2, [pc, #316]	@ (80046a8 <UART_SetConfig+0x340>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d130      	bne.n	80045d0 <UART_SetConfig+0x268>
 800456e:	4b4c      	ldr	r3, [pc, #304]	@ (80046a0 <UART_SetConfig+0x338>)
 8004570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004572:	f003 0307 	and.w	r3, r3, #7
 8004576:	2b05      	cmp	r3, #5
 8004578:	d826      	bhi.n	80045c8 <UART_SetConfig+0x260>
 800457a:	a201      	add	r2, pc, #4	@ (adr r2, 8004580 <UART_SetConfig+0x218>)
 800457c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004580:	08004599 	.word	0x08004599
 8004584:	080045a1 	.word	0x080045a1
 8004588:	080045a9 	.word	0x080045a9
 800458c:	080045b1 	.word	0x080045b1
 8004590:	080045b9 	.word	0x080045b9
 8004594:	080045c1 	.word	0x080045c1
 8004598:	2300      	movs	r3, #0
 800459a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800459e:	e1b6      	b.n	800490e <UART_SetConfig+0x5a6>
 80045a0:	2304      	movs	r3, #4
 80045a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045a6:	e1b2      	b.n	800490e <UART_SetConfig+0x5a6>
 80045a8:	2308      	movs	r3, #8
 80045aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045ae:	e1ae      	b.n	800490e <UART_SetConfig+0x5a6>
 80045b0:	2310      	movs	r3, #16
 80045b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045b6:	e1aa      	b.n	800490e <UART_SetConfig+0x5a6>
 80045b8:	2320      	movs	r3, #32
 80045ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045be:	e1a6      	b.n	800490e <UART_SetConfig+0x5a6>
 80045c0:	2340      	movs	r3, #64	@ 0x40
 80045c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045c6:	e1a2      	b.n	800490e <UART_SetConfig+0x5a6>
 80045c8:	2380      	movs	r3, #128	@ 0x80
 80045ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045ce:	e19e      	b.n	800490e <UART_SetConfig+0x5a6>
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a35      	ldr	r2, [pc, #212]	@ (80046ac <UART_SetConfig+0x344>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d130      	bne.n	800463c <UART_SetConfig+0x2d4>
 80045da:	4b31      	ldr	r3, [pc, #196]	@ (80046a0 <UART_SetConfig+0x338>)
 80045dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045de:	f003 0307 	and.w	r3, r3, #7
 80045e2:	2b05      	cmp	r3, #5
 80045e4:	d826      	bhi.n	8004634 <UART_SetConfig+0x2cc>
 80045e6:	a201      	add	r2, pc, #4	@ (adr r2, 80045ec <UART_SetConfig+0x284>)
 80045e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ec:	08004605 	.word	0x08004605
 80045f0:	0800460d 	.word	0x0800460d
 80045f4:	08004615 	.word	0x08004615
 80045f8:	0800461d 	.word	0x0800461d
 80045fc:	08004625 	.word	0x08004625
 8004600:	0800462d 	.word	0x0800462d
 8004604:	2300      	movs	r3, #0
 8004606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800460a:	e180      	b.n	800490e <UART_SetConfig+0x5a6>
 800460c:	2304      	movs	r3, #4
 800460e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004612:	e17c      	b.n	800490e <UART_SetConfig+0x5a6>
 8004614:	2308      	movs	r3, #8
 8004616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800461a:	e178      	b.n	800490e <UART_SetConfig+0x5a6>
 800461c:	2310      	movs	r3, #16
 800461e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004622:	e174      	b.n	800490e <UART_SetConfig+0x5a6>
 8004624:	2320      	movs	r3, #32
 8004626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800462a:	e170      	b.n	800490e <UART_SetConfig+0x5a6>
 800462c:	2340      	movs	r3, #64	@ 0x40
 800462e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004632:	e16c      	b.n	800490e <UART_SetConfig+0x5a6>
 8004634:	2380      	movs	r3, #128	@ 0x80
 8004636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800463a:	e168      	b.n	800490e <UART_SetConfig+0x5a6>
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a1b      	ldr	r2, [pc, #108]	@ (80046b0 <UART_SetConfig+0x348>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d142      	bne.n	80046cc <UART_SetConfig+0x364>
 8004646:	4b16      	ldr	r3, [pc, #88]	@ (80046a0 <UART_SetConfig+0x338>)
 8004648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800464a:	f003 0307 	and.w	r3, r3, #7
 800464e:	2b05      	cmp	r3, #5
 8004650:	d838      	bhi.n	80046c4 <UART_SetConfig+0x35c>
 8004652:	a201      	add	r2, pc, #4	@ (adr r2, 8004658 <UART_SetConfig+0x2f0>)
 8004654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004658:	08004671 	.word	0x08004671
 800465c:	08004679 	.word	0x08004679
 8004660:	08004681 	.word	0x08004681
 8004664:	08004689 	.word	0x08004689
 8004668:	080046b5 	.word	0x080046b5
 800466c:	080046bd 	.word	0x080046bd
 8004670:	2300      	movs	r3, #0
 8004672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004676:	e14a      	b.n	800490e <UART_SetConfig+0x5a6>
 8004678:	2304      	movs	r3, #4
 800467a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800467e:	e146      	b.n	800490e <UART_SetConfig+0x5a6>
 8004680:	2308      	movs	r3, #8
 8004682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004686:	e142      	b.n	800490e <UART_SetConfig+0x5a6>
 8004688:	2310      	movs	r3, #16
 800468a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800468e:	e13e      	b.n	800490e <UART_SetConfig+0x5a6>
 8004690:	cfff69f3 	.word	0xcfff69f3
 8004694:	58000c00 	.word	0x58000c00
 8004698:	11fff4ff 	.word	0x11fff4ff
 800469c:	40011000 	.word	0x40011000
 80046a0:	58024400 	.word	0x58024400
 80046a4:	40004400 	.word	0x40004400
 80046a8:	40004800 	.word	0x40004800
 80046ac:	40004c00 	.word	0x40004c00
 80046b0:	40005000 	.word	0x40005000
 80046b4:	2320      	movs	r3, #32
 80046b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046ba:	e128      	b.n	800490e <UART_SetConfig+0x5a6>
 80046bc:	2340      	movs	r3, #64	@ 0x40
 80046be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046c2:	e124      	b.n	800490e <UART_SetConfig+0x5a6>
 80046c4:	2380      	movs	r3, #128	@ 0x80
 80046c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046ca:	e120      	b.n	800490e <UART_SetConfig+0x5a6>
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4acb      	ldr	r2, [pc, #812]	@ (8004a00 <UART_SetConfig+0x698>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d176      	bne.n	80047c4 <UART_SetConfig+0x45c>
 80046d6:	4bcb      	ldr	r3, [pc, #812]	@ (8004a04 <UART_SetConfig+0x69c>)
 80046d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046de:	2b28      	cmp	r3, #40	@ 0x28
 80046e0:	d86c      	bhi.n	80047bc <UART_SetConfig+0x454>
 80046e2:	a201      	add	r2, pc, #4	@ (adr r2, 80046e8 <UART_SetConfig+0x380>)
 80046e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e8:	0800478d 	.word	0x0800478d
 80046ec:	080047bd 	.word	0x080047bd
 80046f0:	080047bd 	.word	0x080047bd
 80046f4:	080047bd 	.word	0x080047bd
 80046f8:	080047bd 	.word	0x080047bd
 80046fc:	080047bd 	.word	0x080047bd
 8004700:	080047bd 	.word	0x080047bd
 8004704:	080047bd 	.word	0x080047bd
 8004708:	08004795 	.word	0x08004795
 800470c:	080047bd 	.word	0x080047bd
 8004710:	080047bd 	.word	0x080047bd
 8004714:	080047bd 	.word	0x080047bd
 8004718:	080047bd 	.word	0x080047bd
 800471c:	080047bd 	.word	0x080047bd
 8004720:	080047bd 	.word	0x080047bd
 8004724:	080047bd 	.word	0x080047bd
 8004728:	0800479d 	.word	0x0800479d
 800472c:	080047bd 	.word	0x080047bd
 8004730:	080047bd 	.word	0x080047bd
 8004734:	080047bd 	.word	0x080047bd
 8004738:	080047bd 	.word	0x080047bd
 800473c:	080047bd 	.word	0x080047bd
 8004740:	080047bd 	.word	0x080047bd
 8004744:	080047bd 	.word	0x080047bd
 8004748:	080047a5 	.word	0x080047a5
 800474c:	080047bd 	.word	0x080047bd
 8004750:	080047bd 	.word	0x080047bd
 8004754:	080047bd 	.word	0x080047bd
 8004758:	080047bd 	.word	0x080047bd
 800475c:	080047bd 	.word	0x080047bd
 8004760:	080047bd 	.word	0x080047bd
 8004764:	080047bd 	.word	0x080047bd
 8004768:	080047ad 	.word	0x080047ad
 800476c:	080047bd 	.word	0x080047bd
 8004770:	080047bd 	.word	0x080047bd
 8004774:	080047bd 	.word	0x080047bd
 8004778:	080047bd 	.word	0x080047bd
 800477c:	080047bd 	.word	0x080047bd
 8004780:	080047bd 	.word	0x080047bd
 8004784:	080047bd 	.word	0x080047bd
 8004788:	080047b5 	.word	0x080047b5
 800478c:	2301      	movs	r3, #1
 800478e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004792:	e0bc      	b.n	800490e <UART_SetConfig+0x5a6>
 8004794:	2304      	movs	r3, #4
 8004796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800479a:	e0b8      	b.n	800490e <UART_SetConfig+0x5a6>
 800479c:	2308      	movs	r3, #8
 800479e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047a2:	e0b4      	b.n	800490e <UART_SetConfig+0x5a6>
 80047a4:	2310      	movs	r3, #16
 80047a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047aa:	e0b0      	b.n	800490e <UART_SetConfig+0x5a6>
 80047ac:	2320      	movs	r3, #32
 80047ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047b2:	e0ac      	b.n	800490e <UART_SetConfig+0x5a6>
 80047b4:	2340      	movs	r3, #64	@ 0x40
 80047b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ba:	e0a8      	b.n	800490e <UART_SetConfig+0x5a6>
 80047bc:	2380      	movs	r3, #128	@ 0x80
 80047be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047c2:	e0a4      	b.n	800490e <UART_SetConfig+0x5a6>
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a8f      	ldr	r2, [pc, #572]	@ (8004a08 <UART_SetConfig+0x6a0>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d130      	bne.n	8004830 <UART_SetConfig+0x4c8>
 80047ce:	4b8d      	ldr	r3, [pc, #564]	@ (8004a04 <UART_SetConfig+0x69c>)
 80047d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d2:	f003 0307 	and.w	r3, r3, #7
 80047d6:	2b05      	cmp	r3, #5
 80047d8:	d826      	bhi.n	8004828 <UART_SetConfig+0x4c0>
 80047da:	a201      	add	r2, pc, #4	@ (adr r2, 80047e0 <UART_SetConfig+0x478>)
 80047dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e0:	080047f9 	.word	0x080047f9
 80047e4:	08004801 	.word	0x08004801
 80047e8:	08004809 	.word	0x08004809
 80047ec:	08004811 	.word	0x08004811
 80047f0:	08004819 	.word	0x08004819
 80047f4:	08004821 	.word	0x08004821
 80047f8:	2300      	movs	r3, #0
 80047fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047fe:	e086      	b.n	800490e <UART_SetConfig+0x5a6>
 8004800:	2304      	movs	r3, #4
 8004802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004806:	e082      	b.n	800490e <UART_SetConfig+0x5a6>
 8004808:	2308      	movs	r3, #8
 800480a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800480e:	e07e      	b.n	800490e <UART_SetConfig+0x5a6>
 8004810:	2310      	movs	r3, #16
 8004812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004816:	e07a      	b.n	800490e <UART_SetConfig+0x5a6>
 8004818:	2320      	movs	r3, #32
 800481a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800481e:	e076      	b.n	800490e <UART_SetConfig+0x5a6>
 8004820:	2340      	movs	r3, #64	@ 0x40
 8004822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004826:	e072      	b.n	800490e <UART_SetConfig+0x5a6>
 8004828:	2380      	movs	r3, #128	@ 0x80
 800482a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800482e:	e06e      	b.n	800490e <UART_SetConfig+0x5a6>
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a75      	ldr	r2, [pc, #468]	@ (8004a0c <UART_SetConfig+0x6a4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d130      	bne.n	800489c <UART_SetConfig+0x534>
 800483a:	4b72      	ldr	r3, [pc, #456]	@ (8004a04 <UART_SetConfig+0x69c>)
 800483c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483e:	f003 0307 	and.w	r3, r3, #7
 8004842:	2b05      	cmp	r3, #5
 8004844:	d826      	bhi.n	8004894 <UART_SetConfig+0x52c>
 8004846:	a201      	add	r2, pc, #4	@ (adr r2, 800484c <UART_SetConfig+0x4e4>)
 8004848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484c:	08004865 	.word	0x08004865
 8004850:	0800486d 	.word	0x0800486d
 8004854:	08004875 	.word	0x08004875
 8004858:	0800487d 	.word	0x0800487d
 800485c:	08004885 	.word	0x08004885
 8004860:	0800488d 	.word	0x0800488d
 8004864:	2300      	movs	r3, #0
 8004866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800486a:	e050      	b.n	800490e <UART_SetConfig+0x5a6>
 800486c:	2304      	movs	r3, #4
 800486e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004872:	e04c      	b.n	800490e <UART_SetConfig+0x5a6>
 8004874:	2308      	movs	r3, #8
 8004876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800487a:	e048      	b.n	800490e <UART_SetConfig+0x5a6>
 800487c:	2310      	movs	r3, #16
 800487e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004882:	e044      	b.n	800490e <UART_SetConfig+0x5a6>
 8004884:	2320      	movs	r3, #32
 8004886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800488a:	e040      	b.n	800490e <UART_SetConfig+0x5a6>
 800488c:	2340      	movs	r3, #64	@ 0x40
 800488e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004892:	e03c      	b.n	800490e <UART_SetConfig+0x5a6>
 8004894:	2380      	movs	r3, #128	@ 0x80
 8004896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800489a:	e038      	b.n	800490e <UART_SetConfig+0x5a6>
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a5b      	ldr	r2, [pc, #364]	@ (8004a10 <UART_SetConfig+0x6a8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d130      	bne.n	8004908 <UART_SetConfig+0x5a0>
 80048a6:	4b57      	ldr	r3, [pc, #348]	@ (8004a04 <UART_SetConfig+0x69c>)
 80048a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048aa:	f003 0307 	and.w	r3, r3, #7
 80048ae:	2b05      	cmp	r3, #5
 80048b0:	d826      	bhi.n	8004900 <UART_SetConfig+0x598>
 80048b2:	a201      	add	r2, pc, #4	@ (adr r2, 80048b8 <UART_SetConfig+0x550>)
 80048b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b8:	080048d1 	.word	0x080048d1
 80048bc:	080048d9 	.word	0x080048d9
 80048c0:	080048e1 	.word	0x080048e1
 80048c4:	080048e9 	.word	0x080048e9
 80048c8:	080048f1 	.word	0x080048f1
 80048cc:	080048f9 	.word	0x080048f9
 80048d0:	2302      	movs	r3, #2
 80048d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048d6:	e01a      	b.n	800490e <UART_SetConfig+0x5a6>
 80048d8:	2304      	movs	r3, #4
 80048da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048de:	e016      	b.n	800490e <UART_SetConfig+0x5a6>
 80048e0:	2308      	movs	r3, #8
 80048e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048e6:	e012      	b.n	800490e <UART_SetConfig+0x5a6>
 80048e8:	2310      	movs	r3, #16
 80048ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048ee:	e00e      	b.n	800490e <UART_SetConfig+0x5a6>
 80048f0:	2320      	movs	r3, #32
 80048f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048f6:	e00a      	b.n	800490e <UART_SetConfig+0x5a6>
 80048f8:	2340      	movs	r3, #64	@ 0x40
 80048fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048fe:	e006      	b.n	800490e <UART_SetConfig+0x5a6>
 8004900:	2380      	movs	r3, #128	@ 0x80
 8004902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004906:	e002      	b.n	800490e <UART_SetConfig+0x5a6>
 8004908:	2380      	movs	r3, #128	@ 0x80
 800490a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a3f      	ldr	r2, [pc, #252]	@ (8004a10 <UART_SetConfig+0x6a8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	f040 80f8 	bne.w	8004b0a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800491a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800491e:	2b20      	cmp	r3, #32
 8004920:	dc46      	bgt.n	80049b0 <UART_SetConfig+0x648>
 8004922:	2b02      	cmp	r3, #2
 8004924:	f2c0 8082 	blt.w	8004a2c <UART_SetConfig+0x6c4>
 8004928:	3b02      	subs	r3, #2
 800492a:	2b1e      	cmp	r3, #30
 800492c:	d87e      	bhi.n	8004a2c <UART_SetConfig+0x6c4>
 800492e:	a201      	add	r2, pc, #4	@ (adr r2, 8004934 <UART_SetConfig+0x5cc>)
 8004930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004934:	080049b7 	.word	0x080049b7
 8004938:	08004a2d 	.word	0x08004a2d
 800493c:	080049bf 	.word	0x080049bf
 8004940:	08004a2d 	.word	0x08004a2d
 8004944:	08004a2d 	.word	0x08004a2d
 8004948:	08004a2d 	.word	0x08004a2d
 800494c:	080049cf 	.word	0x080049cf
 8004950:	08004a2d 	.word	0x08004a2d
 8004954:	08004a2d 	.word	0x08004a2d
 8004958:	08004a2d 	.word	0x08004a2d
 800495c:	08004a2d 	.word	0x08004a2d
 8004960:	08004a2d 	.word	0x08004a2d
 8004964:	08004a2d 	.word	0x08004a2d
 8004968:	08004a2d 	.word	0x08004a2d
 800496c:	080049df 	.word	0x080049df
 8004970:	08004a2d 	.word	0x08004a2d
 8004974:	08004a2d 	.word	0x08004a2d
 8004978:	08004a2d 	.word	0x08004a2d
 800497c:	08004a2d 	.word	0x08004a2d
 8004980:	08004a2d 	.word	0x08004a2d
 8004984:	08004a2d 	.word	0x08004a2d
 8004988:	08004a2d 	.word	0x08004a2d
 800498c:	08004a2d 	.word	0x08004a2d
 8004990:	08004a2d 	.word	0x08004a2d
 8004994:	08004a2d 	.word	0x08004a2d
 8004998:	08004a2d 	.word	0x08004a2d
 800499c:	08004a2d 	.word	0x08004a2d
 80049a0:	08004a2d 	.word	0x08004a2d
 80049a4:	08004a2d 	.word	0x08004a2d
 80049a8:	08004a2d 	.word	0x08004a2d
 80049ac:	08004a1f 	.word	0x08004a1f
 80049b0:	2b40      	cmp	r3, #64	@ 0x40
 80049b2:	d037      	beq.n	8004a24 <UART_SetConfig+0x6bc>
 80049b4:	e03a      	b.n	8004a2c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80049b6:	f7fe ffd7 	bl	8003968 <HAL_RCCEx_GetD3PCLK1Freq>
 80049ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80049bc:	e03c      	b.n	8004a38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80049be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7fe ffe6 	bl	8003994 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80049c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049cc:	e034      	b.n	8004a38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80049ce:	f107 0318 	add.w	r3, r7, #24
 80049d2:	4618      	mov	r0, r3
 80049d4:	f7ff f932 	bl	8003c3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049dc:	e02c      	b.n	8004a38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049de:	4b09      	ldr	r3, [pc, #36]	@ (8004a04 <UART_SetConfig+0x69c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0320 	and.w	r3, r3, #32
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d016      	beq.n	8004a18 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80049ea:	4b06      	ldr	r3, [pc, #24]	@ (8004a04 <UART_SetConfig+0x69c>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	08db      	lsrs	r3, r3, #3
 80049f0:	f003 0303 	and.w	r3, r3, #3
 80049f4:	4a07      	ldr	r2, [pc, #28]	@ (8004a14 <UART_SetConfig+0x6ac>)
 80049f6:	fa22 f303 	lsr.w	r3, r2, r3
 80049fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80049fc:	e01c      	b.n	8004a38 <UART_SetConfig+0x6d0>
 80049fe:	bf00      	nop
 8004a00:	40011400 	.word	0x40011400
 8004a04:	58024400 	.word	0x58024400
 8004a08:	40007800 	.word	0x40007800
 8004a0c:	40007c00 	.word	0x40007c00
 8004a10:	58000c00 	.word	0x58000c00
 8004a14:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004a18:	4b9d      	ldr	r3, [pc, #628]	@ (8004c90 <UART_SetConfig+0x928>)
 8004a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a1c:	e00c      	b.n	8004a38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004a1e:	4b9d      	ldr	r3, [pc, #628]	@ (8004c94 <UART_SetConfig+0x92c>)
 8004a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a22:	e009      	b.n	8004a38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a2a:	e005      	b.n	8004a38 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004a36:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 81de 	beq.w	8004dfc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	4a94      	ldr	r2, [pc, #592]	@ (8004c98 <UART_SetConfig+0x930>)
 8004a46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a52:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	4413      	add	r3, r2
 8004a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d305      	bcc.n	8004a70 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d903      	bls.n	8004a78 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004a76:	e1c1      	b.n	8004dfc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	60bb      	str	r3, [r7, #8]
 8004a7e:	60fa      	str	r2, [r7, #12]
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a84:	4a84      	ldr	r2, [pc, #528]	@ (8004c98 <UART_SetConfig+0x930>)
 8004a86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	603b      	str	r3, [r7, #0]
 8004a90:	607a      	str	r2, [r7, #4]
 8004a92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a9a:	f7fb fc25 	bl	80002e8 <__aeabi_uldivmod>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	4610      	mov	r0, r2
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	f04f 0200 	mov.w	r2, #0
 8004aaa:	f04f 0300 	mov.w	r3, #0
 8004aae:	020b      	lsls	r3, r1, #8
 8004ab0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ab4:	0202      	lsls	r2, r0, #8
 8004ab6:	6979      	ldr	r1, [r7, #20]
 8004ab8:	6849      	ldr	r1, [r1, #4]
 8004aba:	0849      	lsrs	r1, r1, #1
 8004abc:	2000      	movs	r0, #0
 8004abe:	460c      	mov	r4, r1
 8004ac0:	4605      	mov	r5, r0
 8004ac2:	eb12 0804 	adds.w	r8, r2, r4
 8004ac6:	eb43 0905 	adc.w	r9, r3, r5
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	469a      	mov	sl, r3
 8004ad2:	4693      	mov	fp, r2
 8004ad4:	4652      	mov	r2, sl
 8004ad6:	465b      	mov	r3, fp
 8004ad8:	4640      	mov	r0, r8
 8004ada:	4649      	mov	r1, r9
 8004adc:	f7fb fc04 	bl	80002e8 <__aeabi_uldivmod>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aee:	d308      	bcc.n	8004b02 <UART_SetConfig+0x79a>
 8004af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004af2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004af6:	d204      	bcs.n	8004b02 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004afe:	60da      	str	r2, [r3, #12]
 8004b00:	e17c      	b.n	8004dfc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004b08:	e178      	b.n	8004dfc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b12:	f040 80c5 	bne.w	8004ca0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004b16:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004b1a:	2b20      	cmp	r3, #32
 8004b1c:	dc48      	bgt.n	8004bb0 <UART_SetConfig+0x848>
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	db7b      	blt.n	8004c1a <UART_SetConfig+0x8b2>
 8004b22:	2b20      	cmp	r3, #32
 8004b24:	d879      	bhi.n	8004c1a <UART_SetConfig+0x8b2>
 8004b26:	a201      	add	r2, pc, #4	@ (adr r2, 8004b2c <UART_SetConfig+0x7c4>)
 8004b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2c:	08004bb7 	.word	0x08004bb7
 8004b30:	08004bbf 	.word	0x08004bbf
 8004b34:	08004c1b 	.word	0x08004c1b
 8004b38:	08004c1b 	.word	0x08004c1b
 8004b3c:	08004bc7 	.word	0x08004bc7
 8004b40:	08004c1b 	.word	0x08004c1b
 8004b44:	08004c1b 	.word	0x08004c1b
 8004b48:	08004c1b 	.word	0x08004c1b
 8004b4c:	08004bd7 	.word	0x08004bd7
 8004b50:	08004c1b 	.word	0x08004c1b
 8004b54:	08004c1b 	.word	0x08004c1b
 8004b58:	08004c1b 	.word	0x08004c1b
 8004b5c:	08004c1b 	.word	0x08004c1b
 8004b60:	08004c1b 	.word	0x08004c1b
 8004b64:	08004c1b 	.word	0x08004c1b
 8004b68:	08004c1b 	.word	0x08004c1b
 8004b6c:	08004be7 	.word	0x08004be7
 8004b70:	08004c1b 	.word	0x08004c1b
 8004b74:	08004c1b 	.word	0x08004c1b
 8004b78:	08004c1b 	.word	0x08004c1b
 8004b7c:	08004c1b 	.word	0x08004c1b
 8004b80:	08004c1b 	.word	0x08004c1b
 8004b84:	08004c1b 	.word	0x08004c1b
 8004b88:	08004c1b 	.word	0x08004c1b
 8004b8c:	08004c1b 	.word	0x08004c1b
 8004b90:	08004c1b 	.word	0x08004c1b
 8004b94:	08004c1b 	.word	0x08004c1b
 8004b98:	08004c1b 	.word	0x08004c1b
 8004b9c:	08004c1b 	.word	0x08004c1b
 8004ba0:	08004c1b 	.word	0x08004c1b
 8004ba4:	08004c1b 	.word	0x08004c1b
 8004ba8:	08004c1b 	.word	0x08004c1b
 8004bac:	08004c0d 	.word	0x08004c0d
 8004bb0:	2b40      	cmp	r3, #64	@ 0x40
 8004bb2:	d02e      	beq.n	8004c12 <UART_SetConfig+0x8aa>
 8004bb4:	e031      	b.n	8004c1a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bb6:	f7fd fca1 	bl	80024fc <HAL_RCC_GetPCLK1Freq>
 8004bba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004bbc:	e033      	b.n	8004c26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bbe:	f7fd fcb3 	bl	8002528 <HAL_RCC_GetPCLK2Freq>
 8004bc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004bc4:	e02f      	b.n	8004c26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004bc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7fe fee2 	bl	8003994 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bd4:	e027      	b.n	8004c26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004bd6:	f107 0318 	add.w	r3, r7, #24
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f7ff f82e 	bl	8003c3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004be4:	e01f      	b.n	8004c26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004be6:	4b2d      	ldr	r3, [pc, #180]	@ (8004c9c <UART_SetConfig+0x934>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0320 	and.w	r3, r3, #32
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d009      	beq.n	8004c06 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8004c9c <UART_SetConfig+0x934>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	08db      	lsrs	r3, r3, #3
 8004bf8:	f003 0303 	and.w	r3, r3, #3
 8004bfc:	4a24      	ldr	r2, [pc, #144]	@ (8004c90 <UART_SetConfig+0x928>)
 8004bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8004c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004c04:	e00f      	b.n	8004c26 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004c06:	4b22      	ldr	r3, [pc, #136]	@ (8004c90 <UART_SetConfig+0x928>)
 8004c08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c0a:	e00c      	b.n	8004c26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004c0c:	4b21      	ldr	r3, [pc, #132]	@ (8004c94 <UART_SetConfig+0x92c>)
 8004c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c10:	e009      	b.n	8004c26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004c18:	e005      	b.n	8004c26 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004c24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f000 80e7 	beq.w	8004dfc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c32:	4a19      	ldr	r2, [pc, #100]	@ (8004c98 <UART_SetConfig+0x930>)
 8004c34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c38:	461a      	mov	r2, r3
 8004c3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c40:	005a      	lsls	r2, r3, #1
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	085b      	lsrs	r3, r3, #1
 8004c48:	441a      	add	r2, r3
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c52:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c56:	2b0f      	cmp	r3, #15
 8004c58:	d916      	bls.n	8004c88 <UART_SetConfig+0x920>
 8004c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c60:	d212      	bcs.n	8004c88 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	f023 030f 	bic.w	r3, r3, #15
 8004c6a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6e:	085b      	lsrs	r3, r3, #1
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	f003 0307 	and.w	r3, r3, #7
 8004c76:	b29a      	uxth	r2, r3
 8004c78:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004c84:	60da      	str	r2, [r3, #12]
 8004c86:	e0b9      	b.n	8004dfc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004c8e:	e0b5      	b.n	8004dfc <UART_SetConfig+0xa94>
 8004c90:	03d09000 	.word	0x03d09000
 8004c94:	003d0900 	.word	0x003d0900
 8004c98:	0800555c 	.word	0x0800555c
 8004c9c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ca0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004ca4:	2b20      	cmp	r3, #32
 8004ca6:	dc49      	bgt.n	8004d3c <UART_SetConfig+0x9d4>
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	db7c      	blt.n	8004da6 <UART_SetConfig+0xa3e>
 8004cac:	2b20      	cmp	r3, #32
 8004cae:	d87a      	bhi.n	8004da6 <UART_SetConfig+0xa3e>
 8004cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb8 <UART_SetConfig+0x950>)
 8004cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb6:	bf00      	nop
 8004cb8:	08004d43 	.word	0x08004d43
 8004cbc:	08004d4b 	.word	0x08004d4b
 8004cc0:	08004da7 	.word	0x08004da7
 8004cc4:	08004da7 	.word	0x08004da7
 8004cc8:	08004d53 	.word	0x08004d53
 8004ccc:	08004da7 	.word	0x08004da7
 8004cd0:	08004da7 	.word	0x08004da7
 8004cd4:	08004da7 	.word	0x08004da7
 8004cd8:	08004d63 	.word	0x08004d63
 8004cdc:	08004da7 	.word	0x08004da7
 8004ce0:	08004da7 	.word	0x08004da7
 8004ce4:	08004da7 	.word	0x08004da7
 8004ce8:	08004da7 	.word	0x08004da7
 8004cec:	08004da7 	.word	0x08004da7
 8004cf0:	08004da7 	.word	0x08004da7
 8004cf4:	08004da7 	.word	0x08004da7
 8004cf8:	08004d73 	.word	0x08004d73
 8004cfc:	08004da7 	.word	0x08004da7
 8004d00:	08004da7 	.word	0x08004da7
 8004d04:	08004da7 	.word	0x08004da7
 8004d08:	08004da7 	.word	0x08004da7
 8004d0c:	08004da7 	.word	0x08004da7
 8004d10:	08004da7 	.word	0x08004da7
 8004d14:	08004da7 	.word	0x08004da7
 8004d18:	08004da7 	.word	0x08004da7
 8004d1c:	08004da7 	.word	0x08004da7
 8004d20:	08004da7 	.word	0x08004da7
 8004d24:	08004da7 	.word	0x08004da7
 8004d28:	08004da7 	.word	0x08004da7
 8004d2c:	08004da7 	.word	0x08004da7
 8004d30:	08004da7 	.word	0x08004da7
 8004d34:	08004da7 	.word	0x08004da7
 8004d38:	08004d99 	.word	0x08004d99
 8004d3c:	2b40      	cmp	r3, #64	@ 0x40
 8004d3e:	d02e      	beq.n	8004d9e <UART_SetConfig+0xa36>
 8004d40:	e031      	b.n	8004da6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d42:	f7fd fbdb 	bl	80024fc <HAL_RCC_GetPCLK1Freq>
 8004d46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004d48:	e033      	b.n	8004db2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d4a:	f7fd fbed 	bl	8002528 <HAL_RCC_GetPCLK2Freq>
 8004d4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004d50:	e02f      	b.n	8004db2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7fe fe1c 	bl	8003994 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d60:	e027      	b.n	8004db2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d62:	f107 0318 	add.w	r3, r7, #24
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7fe ff68 	bl	8003c3c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d70:	e01f      	b.n	8004db2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d72:	4b2d      	ldr	r3, [pc, #180]	@ (8004e28 <UART_SetConfig+0xac0>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0320 	and.w	r3, r3, #32
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d009      	beq.n	8004d92 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8004e28 <UART_SetConfig+0xac0>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	08db      	lsrs	r3, r3, #3
 8004d84:	f003 0303 	and.w	r3, r3, #3
 8004d88:	4a28      	ldr	r2, [pc, #160]	@ (8004e2c <UART_SetConfig+0xac4>)
 8004d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004d90:	e00f      	b.n	8004db2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8004d92:	4b26      	ldr	r3, [pc, #152]	@ (8004e2c <UART_SetConfig+0xac4>)
 8004d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d96:	e00c      	b.n	8004db2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004d98:	4b25      	ldr	r3, [pc, #148]	@ (8004e30 <UART_SetConfig+0xac8>)
 8004d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d9c:	e009      	b.n	8004db2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004da4:	e005      	b.n	8004db2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8004da6:	2300      	movs	r3, #0
 8004da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004db0:	bf00      	nop
    }

    if (pclk != 0U)
 8004db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d021      	beq.n	8004dfc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8004e34 <UART_SetConfig+0xacc>)
 8004dbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dc6:	fbb3 f2f2 	udiv	r2, r3, r2
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	085b      	lsrs	r3, r3, #1
 8004dd0:	441a      	add	r2, r3
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dda:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dde:	2b0f      	cmp	r3, #15
 8004de0:	d909      	bls.n	8004df6 <UART_SetConfig+0xa8e>
 8004de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de8:	d205      	bcs.n	8004df6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	60da      	str	r2, [r3, #12]
 8004df4:	e002      	b.n	8004dfc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	2200      	movs	r2, #0
 8004e16:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004e18:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3748      	adds	r7, #72	@ 0x48
 8004e20:	46bd      	mov	sp, r7
 8004e22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e26:	bf00      	nop
 8004e28:	58024400 	.word	0x58024400
 8004e2c:	03d09000 	.word	0x03d09000
 8004e30:	003d0900 	.word	0x003d0900
 8004e34:	0800555c 	.word	0x0800555c

08004e38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e44:	f003 0308 	and.w	r3, r3, #8
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00a      	beq.n	8004e62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00a      	beq.n	8004e84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00a      	beq.n	8004ea6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00a      	beq.n	8004ec8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ecc:	f003 0310 	and.w	r3, r3, #16
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eee:	f003 0320 	and.w	r3, r3, #32
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d01a      	beq.n	8004f4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f36:	d10a      	bne.n	8004f4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00a      	beq.n	8004f70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	605a      	str	r2, [r3, #4]
  }
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b098      	sub	sp, #96	@ 0x60
 8004f80:	af02      	add	r7, sp, #8
 8004f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f8c:	f7fb ffa8 	bl	8000ee0 <HAL_GetTick>
 8004f90:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0308 	and.w	r3, r3, #8
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d12f      	bne.n	8005000 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fa0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f88e 	bl	80050d0 <UART_WaitOnFlagUntilTimeout>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d022      	beq.n	8005000 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc2:	e853 3f00 	ldrex	r3, [r3]
 8004fc6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fce:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004fd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fda:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fdc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004fde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fe0:	e841 2300 	strex	r3, r2, [r1]
 8004fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004fe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d1e6      	bne.n	8004fba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2220      	movs	r2, #32
 8004ff0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e063      	b.n	80050c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b04      	cmp	r3, #4
 800500c:	d149      	bne.n	80050a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800500e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005016:	2200      	movs	r2, #0
 8005018:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 f857 	bl	80050d0 <UART_WaitOnFlagUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d03c      	beq.n	80050a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005030:	e853 3f00 	ldrex	r3, [r3]
 8005034:	623b      	str	r3, [r7, #32]
   return(result);
 8005036:	6a3b      	ldr	r3, [r7, #32]
 8005038:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800503c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	461a      	mov	r2, r3
 8005044:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005046:	633b      	str	r3, [r7, #48]	@ 0x30
 8005048:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800504c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800504e:	e841 2300 	strex	r3, r2, [r1]
 8005052:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1e6      	bne.n	8005028 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	3308      	adds	r3, #8
 8005060:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	e853 3f00 	ldrex	r3, [r3]
 8005068:	60fb      	str	r3, [r7, #12]
   return(result);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f023 0301 	bic.w	r3, r3, #1
 8005070:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	3308      	adds	r3, #8
 8005078:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800507a:	61fa      	str	r2, [r7, #28]
 800507c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800507e:	69b9      	ldr	r1, [r7, #24]
 8005080:	69fa      	ldr	r2, [r7, #28]
 8005082:	e841 2300 	strex	r3, r2, [r1]
 8005086:	617b      	str	r3, [r7, #20]
   return(result);
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1e5      	bne.n	800505a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2220      	movs	r2, #32
 8005092:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e012      	b.n	80050c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2220      	movs	r2, #32
 80050a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2220      	movs	r2, #32
 80050ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3758      	adds	r7, #88	@ 0x58
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	603b      	str	r3, [r7, #0]
 80050dc:	4613      	mov	r3, r2
 80050de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050e0:	e04f      	b.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050e8:	d04b      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ea:	f7fb fef9 	bl	8000ee0 <HAL_GetTick>
 80050ee:	4602      	mov	r2, r0
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d302      	bcc.n	8005100 <UART_WaitOnFlagUntilTimeout+0x30>
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e04e      	b.n	80051a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0304 	and.w	r3, r3, #4
 800510e:	2b00      	cmp	r3, #0
 8005110:	d037      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2b80      	cmp	r3, #128	@ 0x80
 8005116:	d034      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2b40      	cmp	r3, #64	@ 0x40
 800511c:	d031      	beq.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	69db      	ldr	r3, [r3, #28]
 8005124:	f003 0308 	and.w	r3, r3, #8
 8005128:	2b08      	cmp	r3, #8
 800512a:	d110      	bne.n	800514e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2208      	movs	r2, #8
 8005132:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005134:	68f8      	ldr	r0, [r7, #12]
 8005136:	f000 f839 	bl	80051ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2208      	movs	r2, #8
 800513e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e029      	b.n	80051a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005158:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800515c:	d111      	bne.n	8005182 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005166:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 f81f 	bl	80051ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2220      	movs	r2, #32
 8005172:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e00f      	b.n	80051a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	69da      	ldr	r2, [r3, #28]
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	4013      	ands	r3, r2
 800518c:	68ba      	ldr	r2, [r7, #8]
 800518e:	429a      	cmp	r2, r3
 8005190:	bf0c      	ite	eq
 8005192:	2301      	moveq	r3, #1
 8005194:	2300      	movne	r3, #0
 8005196:	b2db      	uxtb	r3, r3
 8005198:	461a      	mov	r2, r3
 800519a:	79fb      	ldrb	r3, [r7, #7]
 800519c:	429a      	cmp	r2, r3
 800519e:	d0a0      	beq.n	80050e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
	...

080051ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b095      	sub	sp, #84	@ 0x54
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051bc:	e853 3f00 	ldrex	r3, [r3]
 80051c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80051c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	461a      	mov	r2, r3
 80051d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80051d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80051d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80051da:	e841 2300 	strex	r3, r2, [r1]
 80051de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80051e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1e6      	bne.n	80051b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	3308      	adds	r3, #8
 80051ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ee:	6a3b      	ldr	r3, [r7, #32]
 80051f0:	e853 3f00 	ldrex	r3, [r3]
 80051f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80051f6:	69fa      	ldr	r2, [r7, #28]
 80051f8:	4b1e      	ldr	r3, [pc, #120]	@ (8005274 <UART_EndRxTransfer+0xc8>)
 80051fa:	4013      	ands	r3, r2
 80051fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	3308      	adds	r3, #8
 8005204:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005206:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005208:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800520c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800520e:	e841 2300 	strex	r3, r2, [r1]
 8005212:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005216:	2b00      	cmp	r3, #0
 8005218:	d1e5      	bne.n	80051e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800521e:	2b01      	cmp	r3, #1
 8005220:	d118      	bne.n	8005254 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	e853 3f00 	ldrex	r3, [r3]
 800522e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	f023 0310 	bic.w	r3, r3, #16
 8005236:	647b      	str	r3, [r7, #68]	@ 0x44
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	461a      	mov	r2, r3
 800523e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005244:	6979      	ldr	r1, [r7, #20]
 8005246:	69ba      	ldr	r2, [r7, #24]
 8005248:	e841 2300 	strex	r3, r2, [r1]
 800524c:	613b      	str	r3, [r7, #16]
   return(result);
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1e6      	bne.n	8005222 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2220      	movs	r2, #32
 8005258:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005268:	bf00      	nop
 800526a:	3754      	adds	r7, #84	@ 0x54
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr
 8005274:	effffffe 	.word	0xeffffffe

08005278 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005286:	2b01      	cmp	r3, #1
 8005288:	d101      	bne.n	800528e <HAL_UARTEx_DisableFifoMode+0x16>
 800528a:	2302      	movs	r3, #2
 800528c:	e027      	b.n	80052de <HAL_UARTEx_DisableFifoMode+0x66>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2224      	movs	r2, #36	@ 0x24
 800529a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0201 	bic.w	r2, r2, #1
 80052b4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80052bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3714      	adds	r7, #20
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b084      	sub	sp, #16
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d101      	bne.n	8005302 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052fe:	2302      	movs	r3, #2
 8005300:	e02d      	b.n	800535e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2224      	movs	r2, #36	@ 0x24
 800530e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 0201 	bic.w	r2, r2, #1
 8005328:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	683a      	ldr	r2, [r7, #0]
 800533a:	430a      	orrs	r2, r1
 800533c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f850 	bl	80053e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2220      	movs	r2, #32
 8005350:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b084      	sub	sp, #16
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
 800536e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005376:	2b01      	cmp	r3, #1
 8005378:	d101      	bne.n	800537e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800537a:	2302      	movs	r3, #2
 800537c:	e02d      	b.n	80053da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2224      	movs	r2, #36	@ 0x24
 800538a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f022 0201 	bic.w	r2, r2, #1
 80053a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	683a      	ldr	r2, [r7, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f812 	bl	80053e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2220      	movs	r2, #32
 80053cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
	...

080053e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d108      	bne.n	8005406 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005404:	e031      	b.n	800546a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005406:	2310      	movs	r3, #16
 8005408:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800540a:	2310      	movs	r3, #16
 800540c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	0e5b      	lsrs	r3, r3, #25
 8005416:	b2db      	uxtb	r3, r3
 8005418:	f003 0307 	and.w	r3, r3, #7
 800541c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	0f5b      	lsrs	r3, r3, #29
 8005426:	b2db      	uxtb	r3, r3
 8005428:	f003 0307 	and.w	r3, r3, #7
 800542c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800542e:	7bbb      	ldrb	r3, [r7, #14]
 8005430:	7b3a      	ldrb	r2, [r7, #12]
 8005432:	4911      	ldr	r1, [pc, #68]	@ (8005478 <UARTEx_SetNbDataToProcess+0x94>)
 8005434:	5c8a      	ldrb	r2, [r1, r2]
 8005436:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800543a:	7b3a      	ldrb	r2, [r7, #12]
 800543c:	490f      	ldr	r1, [pc, #60]	@ (800547c <UARTEx_SetNbDataToProcess+0x98>)
 800543e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005440:	fb93 f3f2 	sdiv	r3, r3, r2
 8005444:	b29a      	uxth	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800544c:	7bfb      	ldrb	r3, [r7, #15]
 800544e:	7b7a      	ldrb	r2, [r7, #13]
 8005450:	4909      	ldr	r1, [pc, #36]	@ (8005478 <UARTEx_SetNbDataToProcess+0x94>)
 8005452:	5c8a      	ldrb	r2, [r1, r2]
 8005454:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005458:	7b7a      	ldrb	r2, [r7, #13]
 800545a:	4908      	ldr	r1, [pc, #32]	@ (800547c <UARTEx_SetNbDataToProcess+0x98>)
 800545c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800545e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005462:	b29a      	uxth	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800546a:	bf00      	nop
 800546c:	3714      	adds	r7, #20
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	08005574 	.word	0x08005574
 800547c:	0800557c 	.word	0x0800557c

08005480 <memset>:
 8005480:	4402      	add	r2, r0
 8005482:	4603      	mov	r3, r0
 8005484:	4293      	cmp	r3, r2
 8005486:	d100      	bne.n	800548a <memset+0xa>
 8005488:	4770      	bx	lr
 800548a:	f803 1b01 	strb.w	r1, [r3], #1
 800548e:	e7f9      	b.n	8005484 <memset+0x4>

08005490 <__libc_init_array>:
 8005490:	b570      	push	{r4, r5, r6, lr}
 8005492:	4d0d      	ldr	r5, [pc, #52]	@ (80054c8 <__libc_init_array+0x38>)
 8005494:	4c0d      	ldr	r4, [pc, #52]	@ (80054cc <__libc_init_array+0x3c>)
 8005496:	1b64      	subs	r4, r4, r5
 8005498:	10a4      	asrs	r4, r4, #2
 800549a:	2600      	movs	r6, #0
 800549c:	42a6      	cmp	r6, r4
 800549e:	d109      	bne.n	80054b4 <__libc_init_array+0x24>
 80054a0:	4d0b      	ldr	r5, [pc, #44]	@ (80054d0 <__libc_init_array+0x40>)
 80054a2:	4c0c      	ldr	r4, [pc, #48]	@ (80054d4 <__libc_init_array+0x44>)
 80054a4:	f000 f818 	bl	80054d8 <_init>
 80054a8:	1b64      	subs	r4, r4, r5
 80054aa:	10a4      	asrs	r4, r4, #2
 80054ac:	2600      	movs	r6, #0
 80054ae:	42a6      	cmp	r6, r4
 80054b0:	d105      	bne.n	80054be <__libc_init_array+0x2e>
 80054b2:	bd70      	pop	{r4, r5, r6, pc}
 80054b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80054b8:	4798      	blx	r3
 80054ba:	3601      	adds	r6, #1
 80054bc:	e7ee      	b.n	800549c <__libc_init_array+0xc>
 80054be:	f855 3b04 	ldr.w	r3, [r5], #4
 80054c2:	4798      	blx	r3
 80054c4:	3601      	adds	r6, #1
 80054c6:	e7f2      	b.n	80054ae <__libc_init_array+0x1e>
 80054c8:	0800558c 	.word	0x0800558c
 80054cc:	0800558c 	.word	0x0800558c
 80054d0:	0800558c 	.word	0x0800558c
 80054d4:	08005590 	.word	0x08005590

080054d8 <_init>:
 80054d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054da:	bf00      	nop
 80054dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054de:	bc08      	pop	{r3}
 80054e0:	469e      	mov	lr, r3
 80054e2:	4770      	bx	lr

080054e4 <_fini>:
 80054e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054e6:	bf00      	nop
 80054e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ea:	bc08      	pop	{r3}
 80054ec:	469e      	mov	lr, r3
 80054ee:	4770      	bx	lr
