

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Thu Jul 20 07:34:06 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bert_layer_dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  515206387|  517934323| 5.152 sec | 5.179 sec |  515206387|  517934323|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----------+-----------+-----------------+-----------+-----------+------+----------+
        |                              |    Latency (cycles)   |    Iteration    |  Initiation Interval  | Trip |          |
        |           Loop Name          |    min    |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------------------------+-----------+-----------+-----------------+-----------+-----------+------+----------+
        |- l_attn_sf_Q_x               |   42504216|   42504216|          3542018|          -|          -|    12|    no    |
        | + l_y                        |    3542016|    3542016|             4612|          -|          -|   768|    no    |
        |  ++ l_attn_sf_r1             |       4608|       4608|                6|          -|          -|   768|    no    |
        |- l_attn_sf_K_x_0             |   42504216|   42504216|          3542018|          -|          -|    12|    no    |
        | + l_y_0                      |    3542016|    3542016|             4612|          -|          -|   768|    no    |
        |  ++ l_attn_sf_r11            |       4608|       4608|                6|          -|          -|   768|    no    |
        |- l_attn_sf_V_x_1             |   42504216|   42504216|          3542018|          -|          -|    12|    no    |
        | + l_y_1                      |    3542016|    3542016|             4612|          -|          -|   768|    no    |
        |  ++ l_attn_sf_r12            |       4608|       4608|                6|          -|          -|   768|    no    |
        |- l_attn_sf_context_x_2       |       9240|       9240|              770|          -|          -|    12|    no    |
        | + l_y_2                      |        768|        768|                1|          -|          -|   768|    no    |
        |- l_attn_sf_mutihead_loop_i   |    1062696|    1062696|            88558|          -|          -|    12|    no    |
        | + l_attn_sf_Q_i_x_3          |       1560|       1560|              130|          -|          -|    12|    no    |
        |  ++ l_y_3                    |        128|        128|                2|          -|          -|    64|    no    |
        | + l_attn_sf_K_i_x_4          |       1560|       1560|              130|          -|          -|    12|    no    |
        |  ++ l_y_4                    |        128|        128|                2|          -|          -|    64|    no    |
        | + l_attn_sf_V_i_x_5          |       1560|       1560|              130|          -|          -|    12|    no    |
        |  ++ l_y_5                    |        128|        128|                2|          -|          -|    64|    no    |
        | + l_attn_sf_attention_x_6    |      37320|      37320|             3110|          -|          -|    12|    no    |
        |  ++ l_y_6                    |       3108|       3108|              259|          -|          -|    12|    no    |
        |   +++ l_attn_sf_r2           |        256|        256|                4|          -|          -|    64|    no    |
        | + l_attn_sf_attn_exp_x_7     |       2328|       2328|              194|          -|          -|    12|    no    |
        |  ++ l_y_7                    |        192|        192|               16|          -|          -|    12|    no    |
        | + l_attn_sf_attn_sum_x_8     |       1032|       1032|               86|          -|          -|    12|    no    |
        |  ++ l_attn_sf_r3             |         84|         84|                7|          -|          -|    12|    no    |
        | + l_attn_sf_attn_sfm_x_9     |       3204|       3204|              267|          -|          -|    12|    no    |
        |  ++ l_y_8                    |        264|        264|               22|          -|          -|    12|    no    |
        | + l_attn_sf_context_i_x_10   |      38424|      38424|             3202|          -|          -|    12|    no    |
        |  ++ l_y_9                    |       3200|       3200|               50|          -|          -|    64|    no    |
        |   +++ l_attn_sf_r4           |         48|         48|                4|          -|          -|    12|    no    |
        | + l_attn_sf_ct_m             |       1560|       1560|              130|          -|          -|    12|    no    |
        |  ++ l_attn_sf_ct_n           |        128|        128|                2|          -|          -|    64|    no    |
        |- l_attn_ds_outp_x_11         |   42504216|   42504216|          3542018|          -|          -|    12|    no    |
        | + l_y_10                     |    3542016|    3542016|             4612|          -|          -|   768|    no    |
        |  ++ l_attn_ds_r              |       4608|       4608|                6|          -|          -|   768|    no    |
        |- l_attn_res_outp_x_12        |      55320|      55320|             4610|          -|          -|    12|    no    |
        | + l_y_11                     |       4608|       4608|                6|          -|          -|   768|    no    |
        |- l_attn_ln_mean_x_13         |      64716|      64716|             5393|          -|          -|    12|    no    |
        | + l_attn_ln_r                |       5376|       5376|                7|          -|          -|   768|    no    |
        |- l_attn_ln_var_x_14          |     101652|     101652|             8471|          -|          -|    12|    no    |
        | + l_attn_ln_r1               |       8448|       8448|               11|          -|          -|   768|    no    |
        |- l_attn_ln_outp_x_15         |     589932|     589932|            49161|          -|          -|    12|    no    |
        | + l_y_12                     |      49152|      49152|               64|          -|          -|   768|    no    |
        |- l_attn_ln_outp_linear_x_16  |     175128|     175128|            14594|          -|          -|    12|    no    |
        | + l_y_13                     |      14592|      14592|               19|          -|          -|   768|    no    |
        |- l_ffn_ds1_outp_x_17         |  170016792|  170016792|         14168066|          -|          -|    12|    no    |
        | + l_y_14                     |   14168064|   14168064|             4612|          -|          -|  3072|    no    |
        |  ++ l_ffn_ds1_r              |       4608|       4608|                6|          -|          -|   768|    no    |
        |- l_ffn_gelu_outp_x_18        |    2285592|    5013528| 190466 ~ 417794 |          -|          -|    12|    no    |
        | + l_y_15                     |     190464|     417792|     62 ~ 136    |          -|          -|  3072|    no    |
        |- l_ffn_ds2_outp_x_19         |  169906200|  169906200|         14158850|          -|          -|    12|    no    |
        | + l_y_16                     |   14158848|   14158848|            18436|          -|          -|   768|    no    |
        |  ++ l_ffn_ds2_r              |      18432|      18432|                6|          -|          -|  3072|    no    |
        |- l_ffn_res_outp_x_20         |      55320|      55320|             4610|          -|          -|    12|    no    |
        | + l_y_17                     |       4608|       4608|                6|          -|          -|   768|    no    |
        |- l_ffn_ln_mean_x_21          |      64716|      64716|             5393|          -|          -|    12|    no    |
        | + l_ffn_ln_r                 |       5376|       5376|                7|          -|          -|   768|    no    |
        |- l_ffn_ln_var_x_22           |     101652|     101652|             8471|          -|          -|    12|    no    |
        | + l_ffn_ln_r1                |       8448|       8448|               11|          -|          -|   768|    no    |
        |- l_ffn_ln_outp_x_23          |     589932|     589932|            49161|          -|          -|    12|    no    |
        | + l_y_18                     |      49152|      49152|               64|          -|          -|   768|    no    |
        |- l_ffn_ln_outp_linear_x_24   |     110616|     110616|             9218|          -|          -|    12|    no    |
        | + l_y_19                     |       9216|       9216|               12|          -|          -|   768|    no    |
        +------------------------------+-----------+-----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 503
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 2 
4 --> 5 10 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 
10 --> 11 
11 --> 3 
12 --> 13 22 
13 --> 14 12 
14 --> 15 20 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 14 
20 --> 21 
21 --> 13 
22 --> 23 32 
23 --> 24 22 
24 --> 25 30 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 24 
30 --> 31 
31 --> 23 
32 --> 33 34 
33 --> 33 32 
34 --> 35 109 
35 --> 36 38 
36 --> 37 35 
37 --> 36 
38 --> 39 41 
39 --> 40 38 
40 --> 39 
41 --> 42 44 
42 --> 43 41 
43 --> 42 
44 --> 45 51 
45 --> 46 44 
46 --> 47 50 
47 --> 48 
48 --> 49 
49 --> 46 
50 --> 45 
51 --> 52 68 
52 --> 53 51 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 52 
68 --> 69 76 
69 --> 70 68 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 69 
76 --> 77 100 
77 --> 78 
78 --> 79 76 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 78 
100 --> 101 106 
101 --> 102 100 
102 --> 103 101 
103 --> 104 
104 --> 105 
105 --> 102 
106 --> 107 34 
107 --> 108 106 
108 --> 107 
109 --> 110 119 
110 --> 111 109 
111 --> 112 117 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 111 
117 --> 118 
118 --> 110 
119 --> 120 126 
120 --> 121 119 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 120 
126 --> 127 149 
127 --> 128 134 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 127 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 126 
149 --> 150 182 
150 --> 151 161 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 150 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 149 
182 --> 183 254 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 182 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 190 
254 --> 255 274 
255 --> 256 254 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 255 
274 --> 275 284 
275 --> 276 274 
276 --> 277 282 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 276 
282 --> 283 
283 --> 275 
284 --> 285 346 
285 --> 286 284 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 285 
346 --> 347 356 
347 --> 348 346 
348 --> 349 354 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 348 
354 --> 355 
355 --> 347 
356 --> 357 363 
357 --> 358 356 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 357 
363 --> 364 386 
364 --> 365 371 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 364 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 363 
386 --> 387 419 
387 --> 388 398 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 387 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 386 
419 --> 420 491 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 419 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 427 
491 --> 492 
492 --> 493 491 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 492 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x i24]* %v0_V), !map !105"   --->   Operation 504 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v1_V), !map !112"   --->   Operation 505 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v2_V), !map !117"   --->   Operation 506 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v3_V), !map !122"   --->   Operation 507 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v4_V), !map !126"   --->   Operation 508 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v5_V), !map !130"   --->   Operation 509 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v6_V), !map !134"   --->   Operation 510 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x i24]* %v7_V), !map !138"   --->   Operation 511 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v8_V), !map !142"   --->   Operation 512 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2359296 x i24]* %v9_V), !map !146"   --->   Operation 513 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3072 x i24]* %v10_V), !map !152"   --->   Operation 514 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2359296 x i24]* %v11_V), !map !157"   --->   Operation 515 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x i24]* %v12_V), !map !162"   --->   Operation 516 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v13), !map !166"   --->   Operation 517 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v14), !map !170"   --->   Operation 518 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v15), !map !174"   --->   Operation 519 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v16), !map !178"   --->   Operation 520 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v17), !map !182"   --->   Operation 521 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 522 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%attn_sf_Q_V = alloca [9216 x i24], align 4" [kernel.cpp:36]   --->   Operation 523 'alloca' 'attn_sf_Q_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%attn_sf_K_V = alloca [9216 x i24], align 4" [kernel.cpp:66]   --->   Operation 524 'alloca' 'attn_sf_K_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%attn_sf_V_V = alloca [9216 x i24], align 4" [kernel.cpp:96]   --->   Operation 525 'alloca' 'attn_sf_V_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%attn_sf_context_V = alloca [9216 x i24], align 4" [kernel.cpp:126]   --->   Operation 526 'alloca' 'attn_sf_context_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%attn_sf_Q_i_V = alloca [768 x i24], align 4" [kernel.cpp:134]   --->   Operation 527 'alloca' 'attn_sf_Q_i_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%attn_sf_K_i_V = alloca [768 x i24], align 4" [kernel.cpp:141]   --->   Operation 528 'alloca' 'attn_sf_K_i_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%attn_sf_V_i_V = alloca [768 x i24], align 4" [kernel.cpp:148]   --->   Operation 529 'alloca' 'attn_sf_V_i_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%attn_sf_attention_V = alloca [144 x i22], align 4" [kernel.cpp:155]   --->   Operation 530 'alloca' 'attn_sf_attention_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%attn_sf_attn_exp = alloca [144 x float], align 4" [kernel.cpp:184]   --->   Operation 531 'alloca' 'attn_sf_attn_exp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%attn_sf_attn_sum = alloca [12 x float], align 16" [kernel.cpp:193]   --->   Operation 532 'alloca' 'attn_sf_attn_sum' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%attn_sf_attn_sfm_V = alloca [144 x i24], align 4" [kernel.cpp:209]   --->   Operation 533 'alloca' 'attn_sf_attn_sfm_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%attn_sf_context_i_V = alloca [768 x i24], align 4" [kernel.cpp:219]   --->   Operation 534 'alloca' 'attn_sf_context_i_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%attn_ds_outp_V = alloca [9216 x i24], align 4" [kernel.cpp:251]   --->   Operation 535 'alloca' 'attn_ds_outp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%attn_res_outp = alloca [9216 x float], align 4" [kernel.cpp:281]   --->   Operation 536 'alloca' 'attn_res_outp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%attn_ln_mean = alloca [12 x float], align 16" [kernel.cpp:293]   --->   Operation 537 'alloca' 'attn_ln_mean' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%attn_ln_var = alloca [12 x float], align 16" [kernel.cpp:311]   --->   Operation 538 'alloca' 'attn_ln_var' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%attn_ln_outp_V = alloca [9216 x i24], align 4" [kernel.cpp:333]   --->   Operation 539 'alloca' 'attn_ln_outp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%ffn_ds1_outp_V = alloca [36864 x i24], align 4" [kernel.cpp:361]   --->   Operation 540 'alloca' 'ffn_ds1_outp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%ffn_gelu_outp_V = alloca [36864 x i24], align 4" [kernel.cpp:391]   --->   Operation 541 'alloca' 'ffn_gelu_outp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%ffn_ds2_outp_V = alloca [9216 x i24], align 4" [kernel.cpp:415]   --->   Operation 542 'alloca' 'ffn_ds2_outp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%ffn_res_outp = alloca [9216 x float], align 4" [kernel.cpp:445]   --->   Operation 543 'alloca' 'ffn_res_outp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%ffn_ln_mean = alloca [12 x float], align 16" [kernel.cpp:457]   --->   Operation 544 'alloca' 'ffn_ln_mean' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%ffn_ln_var = alloca [12 x float], align 16" [kernel.cpp:475]   --->   Operation 545 'alloca' 'ffn_ln_var' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 546 [1/1] (1.76ns)   --->   "br label %.preheader5170" [kernel.cpp:37]   --->   Operation 546 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%x_0_68 = phi i4 [ %x, %l_attn_sf_Q_x_end ], [ 0, %.preheader5170.preheader ]"   --->   Operation 547 'phi' 'x_0_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp eq i4 %x_0_68, -4" [kernel.cpp:37]   --->   Operation 548 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 549 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (1.73ns)   --->   "%x = add i4 %x_0_68, 1" [kernel.cpp:37]   --->   Operation 550 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %.preheader5169.preheader, label %l_attn_sf_Q_x_begin" [kernel.cpp:37]   --->   Operation 551 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind" [kernel.cpp:37]   --->   Operation 552 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str)" [kernel.cpp:37]   --->   Operation 553 'specregionbegin' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_45 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_68, i10 0)" [kernel.cpp:44]   --->   Operation 554 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i14 %tmp_45 to i15" [kernel.cpp:44]   --->   Operation 555 'zext' 'zext_ln44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_46 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_68, i8 0)" [kernel.cpp:44]   --->   Operation 556 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i12 %tmp_46 to i15" [kernel.cpp:44]   --->   Operation 557 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (1.81ns)   --->   "%sub_ln44 = sub i15 %zext_ln44, %zext_ln44_1" [kernel.cpp:44]   --->   Operation 558 'sub' 'sub_ln44' <Predicate = (!icmp_ln37)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:38]   --->   Operation 559 'br' <Predicate = (!icmp_ln37)> <Delay = 1.76>
ST_2 : Operation 560 [1/1] (1.76ns)   --->   "br label %.preheader5169" [kernel.cpp:67]   --->   Operation 560 'br' <Predicate = (icmp_ln37)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%y_0_69 = phi i10 [ 0, %l_attn_sf_Q_x_begin ], [ %y, %l_y_end ]"   --->   Operation 561 'phi' 'y_0_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (1.77ns)   --->   "%icmp_ln38 = icmp eq i10 %y_0_69, -256" [kernel.cpp:38]   --->   Operation 562 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 563 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_69, 1" [kernel.cpp:38]   --->   Operation 564 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %l_attn_sf_Q_x_end, label %l_y_begin" [kernel.cpp:38]   --->   Operation 565 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:38]   --->   Operation 566 'specloopname' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1)" [kernel.cpp:38]   --->   Operation 567 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %y_0_69 to i64" [kernel.cpp:45]   --->   Operation 568 'zext' 'zext_ln45' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i10 %y_0_69 to i15" [kernel.cpp:45]   --->   Operation 569 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_49 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_69, i10 0)" [kernel.cpp:45]   --->   Operation 570 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i20 %tmp_49 to i21" [kernel.cpp:45]   --->   Operation 571 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_50 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_69, i8 0)" [kernel.cpp:45]   --->   Operation 572 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i18 %tmp_50 to i21" [kernel.cpp:45]   --->   Operation 573 'zext' 'zext_ln45_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (2.19ns)   --->   "%sub_ln45 = sub i21 %zext_ln45_2, %zext_ln45_3" [kernel.cpp:45]   --->   Operation 574 'sub' 'sub_ln45' <Predicate = (!icmp_ln38)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (1.94ns)   --->   "%add_ln203 = add i15 %sub_ln44, %zext_ln45_1" [kernel.cpp:63]   --->   Operation 575 'add' 'add_ln203' <Predicate = (!icmp_ln38)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i15 %add_ln203 to i64" [kernel.cpp:63]   --->   Operation 576 'sext' 'sext_ln203' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%attn_sf_Q_V_addr = getelementptr [9216 x i24]* %attn_sf_Q_V, i64 0, i64 %sext_ln203" [kernel.cpp:63]   --->   Operation 577 'getelementptr' 'attn_sf_Q_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:42]   --->   Operation 578 'br' <Predicate = (!icmp_ln38)> <Delay = 1.76>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str, i32 %tmp)" [kernel.cpp:65]   --->   Operation 579 'specregionend' 'empty_73' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns)   --->   "br label %.preheader5170" [kernel.cpp:37]   --->   Operation 580 'br' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%v29_V = phi i24 [ 0, %l_y_begin ], [ %v33_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438 ]"   --->   Operation 581 'phi' 'v29_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%attn_sf_r1_0 = phi i10 [ 0, %l_y_begin ], [ %attn_sf_r1, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438 ]"   --->   Operation 582 'phi' 'attn_sf_r1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (1.77ns)   --->   "%icmp_ln42 = icmp eq i10 %attn_sf_r1_0, -256" [kernel.cpp:42]   --->   Operation 583 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 584 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (1.73ns)   --->   "%attn_sf_r1 = add i10 %attn_sf_r1_0, 1" [kernel.cpp:42]   --->   Operation 585 'add' 'attn_sf_r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %l_y_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit438" [kernel.cpp:42]   --->   Operation 586 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i10 %attn_sf_r1_0 to i21" [kernel.cpp:44]   --->   Operation 587 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i10 %attn_sf_r1_0 to i15" [kernel.cpp:44]   --->   Operation 588 'zext' 'zext_ln44_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (1.94ns)   --->   "%add_ln44 = add i15 %zext_ln44_3, %sub_ln44" [kernel.cpp:44]   --->   Operation 589 'add' 'add_ln44' <Predicate = (!icmp_ln42)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (2.22ns)   --->   "%add_ln45 = add i21 %zext_ln44_2, %sub_ln45" [kernel.cpp:45]   --->   Operation 590 'add' 'add_ln45' <Predicate = (!icmp_ln42)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i21 %add_ln45 to i64" [kernel.cpp:45]   --->   Operation 591 'sext' 'sext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns)   --->   "%v1_V_addr = getelementptr [589824 x i24]* %v1_V, i64 0, i64 %sext_ln45" [kernel.cpp:45]   --->   Operation 592 'getelementptr' 'v1_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 593 [4/4] (3.25ns)   --->   "%v25_V = load i24* %v1_V_addr, align 4" [kernel.cpp:45]   --->   Operation 593 'load' 'v25_V' <Predicate = (!icmp_ln42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 594 [1/1] (0.00ns)   --->   "%v2_V_addr = getelementptr [768 x i24]* %v2_V, i64 0, i64 %zext_ln45" [kernel.cpp:58]   --->   Operation 594 'getelementptr' 'v2_V_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 595 [2/2] (3.25ns)   --->   "%v35_V = load i24* %v2_V_addr, align 4" [kernel.cpp:58]   --->   Operation 595 'load' 'v35_V' <Predicate = (icmp_ln42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 596 [3/4] (3.25ns)   --->   "%v25_V = load i24* %v1_V_addr, align 4" [kernel.cpp:45]   --->   Operation 596 'load' 'v25_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i15 %add_ln44 to i64" [kernel.cpp:44]   --->   Operation 597 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 598 [1/1] (0.00ns)   --->   "%v0_V_addr = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln44" [kernel.cpp:44]   --->   Operation 598 'getelementptr' 'v0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 599 [2/2] (3.25ns)   --->   "%v24_V = load i24* %v0_V_addr, align 4" [kernel.cpp:44]   --->   Operation 599 'load' 'v24_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 600 [2/4] (3.25ns)   --->   "%v25_V = load i24* %v1_V_addr, align 4" [kernel.cpp:45]   --->   Operation 600 'load' 'v25_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 601 [1/2] (3.25ns)   --->   "%v24_V = load i24* %v0_V_addr, align 4" [kernel.cpp:44]   --->   Operation 601 'load' 'v24_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 602 [1/4] (3.25ns)   --->   "%v25_V = load i24* %v1_V_addr, align 4" [kernel.cpp:45]   --->   Operation 602 'load' 'v25_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 603 [1/1] (0.00ns)   --->   "%v26_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v24_V, i16 0)" [kernel.cpp:46]   --->   Operation 603 'bitconcatenate' 'v26_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 604 [1/1] (0.00ns)   --->   "%v27_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v25_V, i16 0)" [kernel.cpp:47]   --->   Operation 604 'bitconcatenate' 'v27_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v26_V to i80" [kernel.cpp:48]   --->   Operation 605 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v27_V to i80" [kernel.cpp:48]   --->   Operation 606 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 607 [1/1] (8.51ns)   --->   "%r_V = mul i80 %sext_ln1116, %sext_ln1118" [kernel.cpp:48]   --->   Operation 607 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V, i32 32, i32 71)" [kernel.cpp:52]   --->   Operation 608 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.87>
ST_9 : Operation 609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [kernel.cpp:42]   --->   Operation 609 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 610 [1/1] (0.00ns)   --->   "%v31_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v29_V, i16 0)" [kernel.cpp:51]   --->   Operation 610 'bitconcatenate' 'v31_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 611 [1/1] (2.87ns)   --->   "%v32_V = add i40 %v31_V, %trunc_ln" [kernel.cpp:52]   --->   Operation 611 'add' 'v32_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 612 [1/1] (0.00ns)   --->   "%v33_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v32_V, i32 16, i32 39)" [kernel.cpp:53]   --->   Operation 612 'partselect' 'v33_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 613 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:42]   --->   Operation 613 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 5.56>
ST_10 : Operation 614 [1/2] (3.25ns)   --->   "%v35_V = load i24* %v2_V_addr, align 4" [kernel.cpp:58]   --->   Operation 614 'load' 'v35_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 615 [1/1] (2.31ns)   --->   "%v39_V = add i24 %v35_V, %v29_V" [kernel.cpp:62]   --->   Operation 615 'add' 'v39_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 3.25>
ST_11 : Operation 616 [1/1] (3.25ns)   --->   "store i24 %v39_V, i24* %attn_sf_Q_V_addr, align 4" [kernel.cpp:63]   --->   Operation 616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_11 : Operation 617 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3)" [kernel.cpp:64]   --->   Operation 617 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 618 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:38]   --->   Operation 618 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 1.81>
ST_12 : Operation 619 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ %x_0, %l_attn_sf_K_x_0_end ], [ 0, %.preheader5169.preheader ]"   --->   Operation 619 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 620 [1/1] (1.30ns)   --->   "%icmp_ln67 = icmp eq i4 %x_0_0, -4" [kernel.cpp:67]   --->   Operation 620 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 621 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 621 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 622 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:67]   --->   Operation 622 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 623 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %.preheader5168.preheader, label %l_attn_sf_K_x_0_begin" [kernel.cpp:67]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 624 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [kernel.cpp:67]   --->   Operation 624 'specloopname' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_12 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3)" [kernel.cpp:67]   --->   Operation 625 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_12 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_47 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:74]   --->   Operation 626 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_12 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i14 %tmp_47 to i15" [kernel.cpp:74]   --->   Operation 627 'zext' 'zext_ln74' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_12 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_48 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:74]   --->   Operation 628 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i12 %tmp_48 to i15" [kernel.cpp:74]   --->   Operation 629 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (1.81ns)   --->   "%sub_ln74 = sub i15 %zext_ln74, %zext_ln74_1" [kernel.cpp:74]   --->   Operation 630 'sub' 'sub_ln74' <Predicate = (!icmp_ln67)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 631 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:68]   --->   Operation 631 'br' <Predicate = (!icmp_ln67)> <Delay = 1.76>
ST_12 : Operation 632 [1/1] (1.76ns)   --->   "br label %.preheader5168" [kernel.cpp:97]   --->   Operation 632 'br' <Predicate = (icmp_ln67)> <Delay = 1.76>

State 13 <SV = 3> <Delay = 2.19>
ST_13 : Operation 633 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_attn_sf_K_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 633 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 634 [1/1] (1.77ns)   --->   "%icmp_ln68 = icmp eq i10 %y_0_0, -256" [kernel.cpp:68]   --->   Operation 634 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 635 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 635 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 636 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:68]   --->   Operation 636 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 637 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %l_attn_sf_K_x_0_end, label %l_y_0_begin" [kernel.cpp:68]   --->   Operation 637 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 638 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [kernel.cpp:68]   --->   Operation 638 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [kernel.cpp:68]   --->   Operation 639 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %y_0_0 to i64" [kernel.cpp:75]   --->   Operation 640 'zext' 'zext_ln75' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i10 %y_0_0 to i15" [kernel.cpp:75]   --->   Operation 641 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_53 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)" [kernel.cpp:75]   --->   Operation 642 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i20 %tmp_53 to i21" [kernel.cpp:75]   --->   Operation 643 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_54 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)" [kernel.cpp:75]   --->   Operation 644 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i18 %tmp_54 to i21" [kernel.cpp:75]   --->   Operation 645 'zext' 'zext_ln75_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 646 [1/1] (2.19ns)   --->   "%sub_ln75 = sub i21 %zext_ln75_2, %zext_ln75_3" [kernel.cpp:75]   --->   Operation 646 'sub' 'sub_ln75' <Predicate = (!icmp_ln68)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 647 [1/1] (1.94ns)   --->   "%add_ln203_1 = add i15 %sub_ln74, %zext_ln75_1" [kernel.cpp:93]   --->   Operation 647 'add' 'add_ln203_1' <Predicate = (!icmp_ln68)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i15 %add_ln203_1 to i64" [kernel.cpp:93]   --->   Operation 648 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 649 [1/1] (0.00ns)   --->   "%attn_sf_K_V_addr = getelementptr [9216 x i24]* %attn_sf_K_V, i64 0, i64 %sext_ln203_1" [kernel.cpp:93]   --->   Operation 649 'getelementptr' 'attn_sf_K_V_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 650 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:72]   --->   Operation 650 'br' <Predicate = (!icmp_ln68)> <Delay = 1.76>
ST_13 : Operation 651 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_1)" [kernel.cpp:95]   --->   Operation 651 'specregionend' 'empty_78' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 652 [1/1] (0.00ns)   --->   "br label %.preheader5169" [kernel.cpp:67]   --->   Operation 652 'br' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 5.47>
ST_14 : Operation 653 [1/1] (0.00ns)   --->   "%v51_V = phi i24 [ 0, %l_y_0_begin ], [ %v55_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326 ]"   --->   Operation 653 'phi' 'v51_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 654 [1/1] (0.00ns)   --->   "%attn_sf_r11_0 = phi i10 [ 0, %l_y_0_begin ], [ %attn_sf_r11, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326 ]"   --->   Operation 654 'phi' 'attn_sf_r11_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 655 [1/1] (1.77ns)   --->   "%icmp_ln72 = icmp eq i10 %attn_sf_r11_0, -256" [kernel.cpp:72]   --->   Operation 655 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 656 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 656 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 657 [1/1] (1.73ns)   --->   "%attn_sf_r11 = add i10 %attn_sf_r11_0, 1" [kernel.cpp:72]   --->   Operation 657 'add' 'attn_sf_r11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 658 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %l_y_0_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1326" [kernel.cpp:72]   --->   Operation 658 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i10 %attn_sf_r11_0 to i21" [kernel.cpp:74]   --->   Operation 659 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_14 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i10 %attn_sf_r11_0 to i15" [kernel.cpp:74]   --->   Operation 660 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_14 : Operation 661 [1/1] (1.94ns)   --->   "%add_ln74 = add i15 %zext_ln74_3, %sub_ln74" [kernel.cpp:74]   --->   Operation 661 'add' 'add_ln74' <Predicate = (!icmp_ln72)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 662 [1/1] (2.22ns)   --->   "%add_ln75 = add i21 %zext_ln74_2, %sub_ln75" [kernel.cpp:75]   --->   Operation 662 'add' 'add_ln75' <Predicate = (!icmp_ln72)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i21 %add_ln75 to i64" [kernel.cpp:75]   --->   Operation 663 'sext' 'sext_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_14 : Operation 664 [1/1] (0.00ns)   --->   "%v3_V_addr = getelementptr [589824 x i24]* %v3_V, i64 0, i64 %sext_ln75" [kernel.cpp:75]   --->   Operation 664 'getelementptr' 'v3_V_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_14 : Operation 665 [4/4] (3.25ns)   --->   "%v47_V = load i24* %v3_V_addr, align 4" [kernel.cpp:75]   --->   Operation 665 'load' 'v47_V' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_14 : Operation 666 [1/1] (0.00ns)   --->   "%v4_V_addr = getelementptr [768 x i24]* %v4_V, i64 0, i64 %zext_ln75" [kernel.cpp:88]   --->   Operation 666 'getelementptr' 'v4_V_addr' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_14 : Operation 667 [2/2] (3.25ns)   --->   "%v57_V = load i24* %v4_V_addr, align 4" [kernel.cpp:88]   --->   Operation 667 'load' 'v57_V' <Predicate = (icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 5> <Delay = 3.25>
ST_15 : Operation 668 [3/4] (3.25ns)   --->   "%v47_V = load i24* %v3_V_addr, align 4" [kernel.cpp:75]   --->   Operation 668 'load' 'v47_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 16 <SV = 6> <Delay = 3.25>
ST_16 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i15 %add_ln74 to i64" [kernel.cpp:74]   --->   Operation 669 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 670 [1/1] (0.00ns)   --->   "%v0_V_addr_1 = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln74" [kernel.cpp:74]   --->   Operation 670 'getelementptr' 'v0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 671 [2/2] (3.25ns)   --->   "%v46_V = load i24* %v0_V_addr_1, align 4" [kernel.cpp:74]   --->   Operation 671 'load' 'v46_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_16 : Operation 672 [2/4] (3.25ns)   --->   "%v47_V = load i24* %v3_V_addr, align 4" [kernel.cpp:75]   --->   Operation 672 'load' 'v47_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 17 <SV = 7> <Delay = 3.25>
ST_17 : Operation 673 [1/2] (3.25ns)   --->   "%v46_V = load i24* %v0_V_addr_1, align 4" [kernel.cpp:74]   --->   Operation 673 'load' 'v46_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 674 [1/4] (3.25ns)   --->   "%v47_V = load i24* %v3_V_addr, align 4" [kernel.cpp:75]   --->   Operation 674 'load' 'v47_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 18 <SV = 8> <Delay = 8.51>
ST_18 : Operation 675 [1/1] (0.00ns)   --->   "%v48_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v46_V, i16 0)" [kernel.cpp:76]   --->   Operation 675 'bitconcatenate' 'v48_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 676 [1/1] (0.00ns)   --->   "%v49_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v47_V, i16 0)" [kernel.cpp:77]   --->   Operation 676 'bitconcatenate' 'v49_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i40 %v48_V to i80" [kernel.cpp:78]   --->   Operation 677 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i40 %v49_V to i80" [kernel.cpp:78]   --->   Operation 678 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 679 [1/1] (8.51ns)   --->   "%r_V_1 = mul i80 %sext_ln1116_1, %sext_ln1118_1" [kernel.cpp:78]   --->   Operation 679 'mul' 'r_V_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln700_1 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_1, i32 32, i32 71)" [kernel.cpp:82]   --->   Operation 680 'partselect' 'trunc_ln700_1' <Predicate = true> <Delay = 0.00>

State 19 <SV = 9> <Delay = 2.87>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [kernel.cpp:72]   --->   Operation 681 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 682 [1/1] (0.00ns)   --->   "%v53_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v51_V, i16 0)" [kernel.cpp:81]   --->   Operation 682 'bitconcatenate' 'v53_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 683 [1/1] (2.87ns)   --->   "%v54_V = add i40 %v53_V, %trunc_ln700_1" [kernel.cpp:82]   --->   Operation 683 'add' 'v54_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 684 [1/1] (0.00ns)   --->   "%v55_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v54_V, i32 16, i32 39)" [kernel.cpp:83]   --->   Operation 684 'partselect' 'v55_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:72]   --->   Operation 685 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 5> <Delay = 5.56>
ST_20 : Operation 686 [1/2] (3.25ns)   --->   "%v57_V = load i24* %v4_V_addr, align 4" [kernel.cpp:88]   --->   Operation 686 'load' 'v57_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 687 [1/1] (2.31ns)   --->   "%v61_V = add i24 %v57_V, %v51_V" [kernel.cpp:92]   --->   Operation 687 'add' 'v61_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 6> <Delay = 3.25>
ST_21 : Operation 688 [1/1] (3.25ns)   --->   "store i24 %v61_V, i24* %attn_sf_K_V_addr, align 4" [kernel.cpp:93]   --->   Operation 688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 689 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_5)" [kernel.cpp:94]   --->   Operation 689 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 690 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:68]   --->   Operation 690 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 3> <Delay = 1.81>
ST_22 : Operation 691 [1/1] (0.00ns)   --->   "%x_1_0 = phi i4 [ %x_1, %l_attn_sf_V_x_1_end ], [ 0, %.preheader5168.preheader ]"   --->   Operation 691 'phi' 'x_1_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 692 [1/1] (1.30ns)   --->   "%icmp_ln97 = icmp eq i4 %x_1_0, -4" [kernel.cpp:97]   --->   Operation 692 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 693 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 693 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 694 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x_1_0, 1" [kernel.cpp:97]   --->   Operation 694 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 695 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %.preheader5167.preheader, label %l_attn_sf_V_x_1_begin" [kernel.cpp:97]   --->   Operation 695 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 696 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind" [kernel.cpp:97]   --->   Operation 696 'specloopname' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)" [kernel.cpp:97]   --->   Operation 697 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_51 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)" [kernel.cpp:104]   --->   Operation 698 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i14 %tmp_51 to i15" [kernel.cpp:104]   --->   Operation 699 'zext' 'zext_ln104' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_52 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)" [kernel.cpp:104]   --->   Operation 700 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i12 %tmp_52 to i15" [kernel.cpp:104]   --->   Operation 701 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 702 [1/1] (1.81ns)   --->   "%sub_ln104 = sub i15 %zext_ln104, %zext_ln104_1" [kernel.cpp:104]   --->   Operation 702 'sub' 'sub_ln104' <Predicate = (!icmp_ln97)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 703 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:98]   --->   Operation 703 'br' <Predicate = (!icmp_ln97)> <Delay = 1.76>
ST_22 : Operation 704 [1/1] (1.76ns)   --->   "br label %.preheader5167" [kernel.cpp:127]   --->   Operation 704 'br' <Predicate = (icmp_ln97)> <Delay = 1.76>

State 23 <SV = 4> <Delay = 2.19>
ST_23 : Operation 705 [1/1] (0.00ns)   --->   "%y_1_0 = phi i10 [ 0, %l_attn_sf_V_x_1_begin ], [ %y_1, %l_y_1_end ]"   --->   Operation 705 'phi' 'y_1_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 706 [1/1] (1.77ns)   --->   "%icmp_ln98 = icmp eq i10 %y_1_0, -256" [kernel.cpp:98]   --->   Operation 706 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 707 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 707 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 708 [1/1] (1.73ns)   --->   "%y_1 = add i10 %y_1_0, 1" [kernel.cpp:98]   --->   Operation 708 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 709 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %l_attn_sf_V_x_1_end, label %l_y_1_begin" [kernel.cpp:98]   --->   Operation 709 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 710 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:98]   --->   Operation 710 'specloopname' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str7)" [kernel.cpp:98]   --->   Operation 711 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i10 %y_1_0 to i64" [kernel.cpp:105]   --->   Operation 712 'zext' 'zext_ln105' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i10 %y_1_0 to i15" [kernel.cpp:105]   --->   Operation 713 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_57 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_1_0, i10 0)" [kernel.cpp:105]   --->   Operation 714 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i20 %tmp_57 to i21" [kernel.cpp:105]   --->   Operation 715 'zext' 'zext_ln105_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_58 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_1_0, i8 0)" [kernel.cpp:105]   --->   Operation 716 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln105_3 = zext i18 %tmp_58 to i21" [kernel.cpp:105]   --->   Operation 717 'zext' 'zext_ln105_3' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 718 [1/1] (2.19ns)   --->   "%sub_ln105 = sub i21 %zext_ln105_2, %zext_ln105_3" [kernel.cpp:105]   --->   Operation 718 'sub' 'sub_ln105' <Predicate = (!icmp_ln98)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 719 [1/1] (1.94ns)   --->   "%add_ln203_2 = add i15 %sub_ln104, %zext_ln105_1" [kernel.cpp:123]   --->   Operation 719 'add' 'add_ln203_2' <Predicate = (!icmp_ln98)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i15 %add_ln203_2 to i64" [kernel.cpp:123]   --->   Operation 720 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 721 [1/1] (0.00ns)   --->   "%attn_sf_V_V_addr = getelementptr [9216 x i24]* %attn_sf_V_V, i64 0, i64 %sext_ln203_2" [kernel.cpp:123]   --->   Operation 721 'getelementptr' 'attn_sf_V_V_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 722 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:102]   --->   Operation 722 'br' <Predicate = (!icmp_ln98)> <Delay = 1.76>
ST_23 : Operation 723 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_2)" [kernel.cpp:125]   --->   Operation 723 'specregionend' 'empty_83' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_23 : Operation 724 [1/1] (0.00ns)   --->   "br label %.preheader5168" [kernel.cpp:97]   --->   Operation 724 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 5.47>
ST_24 : Operation 725 [1/1] (0.00ns)   --->   "%v73_V = phi i24 [ 0, %l_y_1_begin ], [ %v77_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167 ]"   --->   Operation 725 'phi' 'v73_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 726 [1/1] (0.00ns)   --->   "%attn_sf_r12_0 = phi i10 [ 0, %l_y_1_begin ], [ %attn_sf_r12, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167 ]"   --->   Operation 726 'phi' 'attn_sf_r12_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 727 [1/1] (1.77ns)   --->   "%icmp_ln102 = icmp eq i10 %attn_sf_r12_0, -256" [kernel.cpp:102]   --->   Operation 727 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 728 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 728 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 729 [1/1] (1.73ns)   --->   "%attn_sf_r12 = add i10 %attn_sf_r12_0, 1" [kernel.cpp:102]   --->   Operation 729 'add' 'attn_sf_r12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 730 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %l_y_1_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1167" [kernel.cpp:102]   --->   Operation 730 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i10 %attn_sf_r12_0 to i21" [kernel.cpp:104]   --->   Operation 731 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln104_3 = zext i10 %attn_sf_r12_0 to i15" [kernel.cpp:104]   --->   Operation 732 'zext' 'zext_ln104_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 733 [1/1] (1.94ns)   --->   "%add_ln104 = add i15 %zext_ln104_3, %sub_ln104" [kernel.cpp:104]   --->   Operation 733 'add' 'add_ln104' <Predicate = (!icmp_ln102)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 734 [1/1] (2.22ns)   --->   "%add_ln105 = add i21 %zext_ln104_2, %sub_ln105" [kernel.cpp:105]   --->   Operation 734 'add' 'add_ln105' <Predicate = (!icmp_ln102)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i21 %add_ln105 to i64" [kernel.cpp:105]   --->   Operation 735 'sext' 'sext_ln105' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 736 [1/1] (0.00ns)   --->   "%v5_V_addr = getelementptr [589824 x i24]* %v5_V, i64 0, i64 %sext_ln105" [kernel.cpp:105]   --->   Operation 736 'getelementptr' 'v5_V_addr' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 737 [4/4] (3.25ns)   --->   "%v69_V = load i24* %v5_V_addr, align 4" [kernel.cpp:105]   --->   Operation 737 'load' 'v69_V' <Predicate = (!icmp_ln102)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 738 [1/1] (0.00ns)   --->   "%v6_V_addr = getelementptr [768 x i24]* %v6_V, i64 0, i64 %zext_ln105" [kernel.cpp:118]   --->   Operation 738 'getelementptr' 'v6_V_addr' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_24 : Operation 739 [2/2] (3.25ns)   --->   "%v79_V = load i24* %v6_V_addr, align 4" [kernel.cpp:118]   --->   Operation 739 'load' 'v79_V' <Predicate = (icmp_ln102)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 25 <SV = 6> <Delay = 3.25>
ST_25 : Operation 740 [3/4] (3.25ns)   --->   "%v69_V = load i24* %v5_V_addr, align 4" [kernel.cpp:105]   --->   Operation 740 'load' 'v69_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 26 <SV = 7> <Delay = 3.25>
ST_26 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i15 %add_ln104 to i64" [kernel.cpp:104]   --->   Operation 741 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 742 [1/1] (0.00ns)   --->   "%v0_V_addr_2 = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln104" [kernel.cpp:104]   --->   Operation 742 'getelementptr' 'v0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 743 [2/2] (3.25ns)   --->   "%v68_V = load i24* %v0_V_addr_2, align 4" [kernel.cpp:104]   --->   Operation 743 'load' 'v68_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_26 : Operation 744 [2/4] (3.25ns)   --->   "%v69_V = load i24* %v5_V_addr, align 4" [kernel.cpp:105]   --->   Operation 744 'load' 'v69_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 27 <SV = 8> <Delay = 3.25>
ST_27 : Operation 745 [1/2] (3.25ns)   --->   "%v68_V = load i24* %v0_V_addr_2, align 4" [kernel.cpp:104]   --->   Operation 745 'load' 'v68_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_27 : Operation 746 [1/4] (3.25ns)   --->   "%v69_V = load i24* %v5_V_addr, align 4" [kernel.cpp:105]   --->   Operation 746 'load' 'v69_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 28 <SV = 9> <Delay = 8.51>
ST_28 : Operation 747 [1/1] (0.00ns)   --->   "%v70_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v68_V, i16 0)" [kernel.cpp:106]   --->   Operation 747 'bitconcatenate' 'v70_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 748 [1/1] (0.00ns)   --->   "%v71_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v69_V, i16 0)" [kernel.cpp:107]   --->   Operation 748 'bitconcatenate' 'v71_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i40 %v70_V to i80" [kernel.cpp:108]   --->   Operation 749 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i40 %v71_V to i80" [kernel.cpp:108]   --->   Operation 750 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 751 [1/1] (8.51ns)   --->   "%r_V_2 = mul i80 %sext_ln1116_2, %sext_ln1118_2" [kernel.cpp:108]   --->   Operation 751 'mul' 'r_V_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln700_2 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_2, i32 32, i32 71)" [kernel.cpp:112]   --->   Operation 752 'partselect' 'trunc_ln700_2' <Predicate = true> <Delay = 0.00>

State 29 <SV = 10> <Delay = 2.87>
ST_29 : Operation 753 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind" [kernel.cpp:102]   --->   Operation 753 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 754 [1/1] (0.00ns)   --->   "%v75_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v73_V, i16 0)" [kernel.cpp:111]   --->   Operation 754 'bitconcatenate' 'v75_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 755 [1/1] (2.87ns)   --->   "%v76_V = add i40 %v75_V, %trunc_ln700_2" [kernel.cpp:112]   --->   Operation 755 'add' 'v76_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 756 [1/1] (0.00ns)   --->   "%v77_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v76_V, i32 16, i32 39)" [kernel.cpp:113]   --->   Operation 756 'partselect' 'v77_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 757 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:102]   --->   Operation 757 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 6> <Delay = 5.56>
ST_30 : Operation 758 [1/2] (3.25ns)   --->   "%v79_V = load i24* %v6_V_addr, align 4" [kernel.cpp:118]   --->   Operation 758 'load' 'v79_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_30 : Operation 759 [1/1] (2.31ns)   --->   "%v83_V = add i24 %v79_V, %v73_V" [kernel.cpp:122]   --->   Operation 759 'add' 'v83_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 7> <Delay = 3.25>
ST_31 : Operation 760 [1/1] (3.25ns)   --->   "store i24 %v83_V, i24* %attn_sf_V_V_addr, align 4" [kernel.cpp:123]   --->   Operation 760 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_31 : Operation 761 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str7, i32 %tmp_7)" [kernel.cpp:124]   --->   Operation 761 'specregionend' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 762 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:98]   --->   Operation 762 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 4> <Delay = 1.81>
ST_32 : Operation 763 [1/1] (0.00ns)   --->   "%x_2_0 = phi i4 [ %x_2, %l_attn_sf_context_x_2_end ], [ 0, %.preheader5167.preheader ]"   --->   Operation 763 'phi' 'x_2_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 764 [1/1] (1.30ns)   --->   "%icmp_ln127 = icmp eq i4 %x_2_0, -4" [kernel.cpp:127]   --->   Operation 764 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 765 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 765 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 766 [1/1] (1.73ns)   --->   "%x_2 = add i4 %x_2_0, 1" [kernel.cpp:127]   --->   Operation 766 'add' 'x_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 767 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %.preheader5166.preheader, label %l_attn_sf_context_x_2_begin" [kernel.cpp:127]   --->   Operation 767 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 768 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str9) nounwind" [kernel.cpp:127]   --->   Operation 768 'specloopname' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_32 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str9)" [kernel.cpp:127]   --->   Operation 769 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_32 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_55 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_2_0, i10 0)" [kernel.cpp:130]   --->   Operation 770 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_32 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i14 %tmp_55 to i15" [kernel.cpp:130]   --->   Operation 771 'zext' 'zext_ln203' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_32 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_56 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_2_0, i8 0)" [kernel.cpp:130]   --->   Operation 772 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_32 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i12 %tmp_56 to i15" [kernel.cpp:130]   --->   Operation 773 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_32 : Operation 774 [1/1] (1.81ns)   --->   "%sub_ln203 = sub i15 %zext_ln203, %zext_ln203_1" [kernel.cpp:130]   --->   Operation 774 'sub' 'sub_ln203' <Predicate = (!icmp_ln127)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 775 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:128]   --->   Operation 775 'br' <Predicate = (!icmp_ln127)> <Delay = 1.76>
ST_32 : Operation 776 [1/1] (1.76ns)   --->   "br label %.preheader5166" [kernel.cpp:133]   --->   Operation 776 'br' <Predicate = (icmp_ln127)> <Delay = 1.76>

State 33 <SV = 5> <Delay = 5.19>
ST_33 : Operation 777 [1/1] (0.00ns)   --->   "%y_2_0 = phi i10 [ 0, %l_attn_sf_context_x_2_begin ], [ %y_2, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019 ]"   --->   Operation 777 'phi' 'y_2_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 778 [1/1] (1.77ns)   --->   "%icmp_ln128 = icmp eq i10 %y_2_0, -256" [kernel.cpp:128]   --->   Operation 778 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 779 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 779 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 780 [1/1] (1.73ns)   --->   "%y_2 = add i10 %y_2_0, 1" [kernel.cpp:128]   --->   Operation 780 'add' 'y_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 781 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %l_attn_sf_context_x_2_end, label %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit1019" [kernel.cpp:128]   --->   Operation 781 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 782 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind" [kernel.cpp:128]   --->   Operation 782 'specloopname' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_33 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i10 %y_2_0 to i15" [kernel.cpp:130]   --->   Operation 783 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_33 : Operation 784 [1/1] (1.94ns)   --->   "%add_ln203_3 = add i15 %sub_ln203, %zext_ln203_2" [kernel.cpp:130]   --->   Operation 784 'add' 'add_ln203_3' <Predicate = (!icmp_ln128)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln203_3 = sext i15 %add_ln203_3 to i64" [kernel.cpp:130]   --->   Operation 785 'sext' 'sext_ln203_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_33 : Operation 786 [1/1] (0.00ns)   --->   "%attn_sf_context_V_ad = getelementptr [9216 x i24]* %attn_sf_context_V, i64 0, i64 %sext_ln203_3" [kernel.cpp:130]   --->   Operation 786 'getelementptr' 'attn_sf_context_V_ad' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_33 : Operation 787 [1/1] (3.25ns)   --->   "store i24 0, i24* %attn_sf_context_V_ad, align 4" [kernel.cpp:130]   --->   Operation 787 'store' <Predicate = (!icmp_ln128)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 788 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:128]   --->   Operation 788 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_33 : Operation 789 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str9, i32 %tmp_4)" [kernel.cpp:132]   --->   Operation 789 'specregionend' 'empty_86' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_33 : Operation 790 [1/1] (0.00ns)   --->   "br label %.preheader5167" [kernel.cpp:127]   --->   Operation 790 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 34 <SV = 5> <Delay = 1.76>
ST_34 : Operation 791 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %l_attn_sf_mutihead_loop_i_end ], [ 0, %.preheader5166.preheader ]"   --->   Operation 791 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 792 [1/1] (1.30ns)   --->   "%icmp_ln133 = icmp eq i4 %i_0, -4" [kernel.cpp:133]   --->   Operation 792 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 793 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 793 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 794 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [kernel.cpp:133]   --->   Operation 794 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 795 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader5156.preheader, label %l_attn_sf_mutihead_loop_i_begin" [kernel.cpp:133]   --->   Operation 795 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 796 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str11) nounwind" [kernel.cpp:133]   --->   Operation 796 'specloopname' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_34 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str11)" [kernel.cpp:133]   --->   Operation 797 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_34 : Operation 798 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [kernel.cpp:137]   --->   Operation 798 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_34 : Operation 799 [1/1] (1.76ns)   --->   "br label %.preheader5165" [kernel.cpp:135]   --->   Operation 799 'br' <Predicate = (!icmp_ln133)> <Delay = 1.76>
ST_34 : Operation 800 [1/1] (1.76ns)   --->   "br label %.preheader5156" [kernel.cpp:252]   --->   Operation 800 'br' <Predicate = (icmp_ln133)> <Delay = 1.76>

State 35 <SV = 6> <Delay = 1.81>
ST_35 : Operation 801 [1/1] (0.00ns)   --->   "%x_3_0 = phi i4 [ %x_3, %l_attn_sf_Q_i_x_3_end ], [ 0, %l_attn_sf_mutihead_loop_i_begin ]"   --->   Operation 801 'phi' 'x_3_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 802 [1/1] (1.30ns)   --->   "%icmp_ln135 = icmp eq i4 %x_3_0, -4" [kernel.cpp:135]   --->   Operation 802 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 803 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 803 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 804 [1/1] (1.73ns)   --->   "%x_3 = add i4 %x_3_0, 1" [kernel.cpp:135]   --->   Operation 804 'add' 'x_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 805 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %.preheader5164.preheader, label %l_attn_sf_Q_i_x_3_begin" [kernel.cpp:135]   --->   Operation 805 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 806 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str12) nounwind" [kernel.cpp:135]   --->   Operation 806 'specloopname' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_35 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str12)" [kernel.cpp:135]   --->   Operation 807 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_35 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_61 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_3_0, i10 0)" [kernel.cpp:137]   --->   Operation 808 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_35 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i14 %tmp_61 to i15" [kernel.cpp:137]   --->   Operation 809 'zext' 'zext_ln137' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_35 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_62 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_3_0, i8 0)" [kernel.cpp:137]   --->   Operation 810 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_35 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i12 %tmp_62 to i15" [kernel.cpp:137]   --->   Operation 811 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_35 : Operation 812 [1/1] (1.81ns)   --->   "%sub_ln137 = sub i15 %zext_ln137, %zext_ln137_1" [kernel.cpp:137]   --->   Operation 812 'sub' 'sub_ln137' <Predicate = (!icmp_ln135)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_3_0, i6 0)" [kernel.cpp:138]   --->   Operation 813 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_35 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i10 %tmp_63 to i11" [kernel.cpp:136]   --->   Operation 814 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_35 : Operation 815 [1/1] (1.76ns)   --->   "br label %7" [kernel.cpp:136]   --->   Operation 815 'br' <Predicate = (!icmp_ln135)> <Delay = 1.76>
ST_35 : Operation 816 [1/1] (1.76ns)   --->   "br label %.preheader5164" [kernel.cpp:142]   --->   Operation 816 'br' <Predicate = (icmp_ln135)> <Delay = 1.76>

State 36 <SV = 7> <Delay = 6.92>
ST_36 : Operation 817 [1/1] (0.00ns)   --->   "%y_3_0 = phi i7 [ 0, %l_attn_sf_Q_i_x_3_begin ], [ %y_3, %8 ]"   --->   Operation 817 'phi' 'y_3_0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i7 %y_3_0 to i10" [kernel.cpp:136]   --->   Operation 818 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 819 [1/1] (1.48ns)   --->   "%icmp_ln136 = icmp eq i7 %y_3_0, -64" [kernel.cpp:136]   --->   Operation 819 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 820 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 820 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 821 [1/1] (1.87ns)   --->   "%y_3 = add i7 %y_3_0, 1" [kernel.cpp:136]   --->   Operation 821 'add' 'y_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 822 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %l_attn_sf_Q_i_x_3_end, label %8" [kernel.cpp:136]   --->   Operation 822 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 823 [1/1] (1.73ns)   --->   "%add_ln137 = add i10 %zext_ln136, %shl_ln" [kernel.cpp:137]   --->   Operation 823 'add' 'add_ln137' <Predicate = (!icmp_ln136)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i10 %add_ln137 to i15" [kernel.cpp:137]   --->   Operation 824 'zext' 'zext_ln137_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_36 : Operation 825 [1/1] (1.94ns)   --->   "%add_ln137_1 = add i15 %sub_ln137, %zext_ln137_2" [kernel.cpp:137]   --->   Operation 825 'add' 'add_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i15 %add_ln137_1 to i64" [kernel.cpp:137]   --->   Operation 826 'sext' 'sext_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_36 : Operation 827 [1/1] (0.00ns)   --->   "%attn_sf_Q_V_addr_1 = getelementptr [9216 x i24]* %attn_sf_Q_V, i64 0, i64 %sext_ln137" [kernel.cpp:137]   --->   Operation 827 'getelementptr' 'attn_sf_Q_V_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_36 : Operation 828 [2/2] (3.25ns)   --->   "%v92_V = load i24* %attn_sf_Q_V_addr_1, align 4" [kernel.cpp:137]   --->   Operation 828 'load' 'v92_V' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_36 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i7 %y_3_0 to i11" [kernel.cpp:138]   --->   Operation 829 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_36 : Operation 830 [1/1] (1.73ns)   --->   "%add_ln203_5 = add i11 %zext_ln136_1, %zext_ln203_3" [kernel.cpp:138]   --->   Operation 830 'add' 'add_ln203_5' <Predicate = (!icmp_ln136)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 831 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str12, i32 %tmp_s)" [kernel.cpp:140]   --->   Operation 831 'specregionend' 'empty_90' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_36 : Operation 832 [1/1] (0.00ns)   --->   "br label %.preheader5165" [kernel.cpp:135]   --->   Operation 832 'br' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 37 <SV = 8> <Delay = 6.50>
ST_37 : Operation 833 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind" [kernel.cpp:136]   --->   Operation 833 'specloopname' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 834 [1/2] (3.25ns)   --->   "%v92_V = load i24* %attn_sf_Q_V_addr_1, align 4" [kernel.cpp:137]   --->   Operation 834 'load' 'v92_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_37 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i11 %add_ln203_5 to i64" [kernel.cpp:138]   --->   Operation 835 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 836 [1/1] (0.00ns)   --->   "%attn_sf_Q_i_V_addr = getelementptr [768 x i24]* %attn_sf_Q_i_V, i64 0, i64 %zext_ln203_4" [kernel.cpp:138]   --->   Operation 836 'getelementptr' 'attn_sf_Q_i_V_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 837 [1/1] (3.25ns)   --->   "store i24 %v92_V, i24* %attn_sf_Q_i_V_addr, align 4" [kernel.cpp:138]   --->   Operation 837 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_37 : Operation 838 [1/1] (0.00ns)   --->   "br label %7" [kernel.cpp:136]   --->   Operation 838 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 7> <Delay = 1.81>
ST_38 : Operation 839 [1/1] (0.00ns)   --->   "%x_4_0 = phi i4 [ %x_4, %l_attn_sf_K_i_x_4_end ], [ 0, %.preheader5164.preheader ]"   --->   Operation 839 'phi' 'x_4_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 840 [1/1] (1.30ns)   --->   "%icmp_ln142 = icmp eq i4 %x_4_0, -4" [kernel.cpp:142]   --->   Operation 840 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 841 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 841 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 842 [1/1] (1.73ns)   --->   "%x_4 = add i4 %x_4_0, 1" [kernel.cpp:142]   --->   Operation 842 'add' 'x_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 843 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %.preheader5163.preheader, label %l_attn_sf_K_i_x_4_begin" [kernel.cpp:142]   --->   Operation 843 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 844 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str14) nounwind" [kernel.cpp:142]   --->   Operation 844 'specloopname' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str14)" [kernel.cpp:142]   --->   Operation 845 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_68 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_4_0, i10 0)" [kernel.cpp:144]   --->   Operation 846 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i14 %tmp_68 to i15" [kernel.cpp:144]   --->   Operation 847 'zext' 'zext_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_69 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_4_0, i8 0)" [kernel.cpp:144]   --->   Operation 848 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i12 %tmp_69 to i15" [kernel.cpp:144]   --->   Operation 849 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 850 [1/1] (1.81ns)   --->   "%sub_ln144 = sub i15 %zext_ln144, %zext_ln144_1" [kernel.cpp:144]   --->   Operation 850 'sub' 'sub_ln144' <Predicate = (!icmp_ln142)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_4_0, i6 0)" [kernel.cpp:145]   --->   Operation 851 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln143_1 = zext i10 %tmp_70 to i11" [kernel.cpp:143]   --->   Operation 852 'zext' 'zext_ln143_1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_38 : Operation 853 [1/1] (1.76ns)   --->   "br label %9" [kernel.cpp:143]   --->   Operation 853 'br' <Predicate = (!icmp_ln142)> <Delay = 1.76>
ST_38 : Operation 854 [1/1] (1.76ns)   --->   "br label %.preheader5163" [kernel.cpp:149]   --->   Operation 854 'br' <Predicate = (icmp_ln142)> <Delay = 1.76>

State 39 <SV = 8> <Delay = 6.92>
ST_39 : Operation 855 [1/1] (0.00ns)   --->   "%y_4_0 = phi i7 [ 0, %l_attn_sf_K_i_x_4_begin ], [ %y_4, %10 ]"   --->   Operation 855 'phi' 'y_4_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i7 %y_4_0 to i10" [kernel.cpp:143]   --->   Operation 856 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 857 [1/1] (1.48ns)   --->   "%icmp_ln143 = icmp eq i7 %y_4_0, -64" [kernel.cpp:143]   --->   Operation 857 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 858 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 858 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 859 [1/1] (1.87ns)   --->   "%y_4 = add i7 %y_4_0, 1" [kernel.cpp:143]   --->   Operation 859 'add' 'y_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 860 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %l_attn_sf_K_i_x_4_end, label %10" [kernel.cpp:143]   --->   Operation 860 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 861 [1/1] (1.73ns)   --->   "%add_ln144 = add i10 %zext_ln143, %shl_ln" [kernel.cpp:144]   --->   Operation 861 'add' 'add_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i10 %add_ln144 to i15" [kernel.cpp:144]   --->   Operation 862 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_39 : Operation 863 [1/1] (1.94ns)   --->   "%add_ln144_1 = add i15 %sub_ln144, %zext_ln144_2" [kernel.cpp:144]   --->   Operation 863 'add' 'add_ln144_1' <Predicate = (!icmp_ln143)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 864 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i15 %add_ln144_1 to i64" [kernel.cpp:144]   --->   Operation 864 'sext' 'sext_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_39 : Operation 865 [1/1] (0.00ns)   --->   "%attn_sf_K_V_addr_1 = getelementptr [9216 x i24]* %attn_sf_K_V, i64 0, i64 %sext_ln144" [kernel.cpp:144]   --->   Operation 865 'getelementptr' 'attn_sf_K_V_addr_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_39 : Operation 866 [2/2] (3.25ns)   --->   "%v96_V = load i24* %attn_sf_K_V_addr_1, align 4" [kernel.cpp:144]   --->   Operation 866 'load' 'v96_V' <Predicate = (!icmp_ln143)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_39 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i7 %y_4_0 to i11" [kernel.cpp:145]   --->   Operation 867 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_39 : Operation 868 [1/1] (1.73ns)   --->   "%add_ln203_6 = add i11 %zext_ln143_1, %zext_ln203_5" [kernel.cpp:145]   --->   Operation 868 'add' 'add_ln203_6' <Predicate = (!icmp_ln143)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 869 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str14, i32 %tmp_12)" [kernel.cpp:147]   --->   Operation 869 'specregionend' 'empty_93' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_39 : Operation 870 [1/1] (0.00ns)   --->   "br label %.preheader5164" [kernel.cpp:142]   --->   Operation 870 'br' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 40 <SV = 9> <Delay = 6.50>
ST_40 : Operation 871 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str15) nounwind" [kernel.cpp:143]   --->   Operation 871 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 872 [1/2] (3.25ns)   --->   "%v96_V = load i24* %attn_sf_K_V_addr_1, align 4" [kernel.cpp:144]   --->   Operation 872 'load' 'v96_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_40 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i11 %add_ln203_6 to i64" [kernel.cpp:145]   --->   Operation 873 'zext' 'zext_ln203_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 874 [1/1] (0.00ns)   --->   "%attn_sf_K_i_V_addr = getelementptr [768 x i24]* %attn_sf_K_i_V, i64 0, i64 %zext_ln203_6" [kernel.cpp:145]   --->   Operation 874 'getelementptr' 'attn_sf_K_i_V_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 875 [1/1] (3.25ns)   --->   "store i24 %v96_V, i24* %attn_sf_K_i_V_addr, align 4" [kernel.cpp:145]   --->   Operation 875 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_40 : Operation 876 [1/1] (0.00ns)   --->   "br label %9" [kernel.cpp:143]   --->   Operation 876 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 8> <Delay = 1.81>
ST_41 : Operation 877 [1/1] (0.00ns)   --->   "%x_5_0 = phi i4 [ %x_5, %l_attn_sf_V_i_x_5_end ], [ 0, %.preheader5163.preheader ]"   --->   Operation 877 'phi' 'x_5_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 878 [1/1] (1.30ns)   --->   "%icmp_ln149 = icmp eq i4 %x_5_0, -4" [kernel.cpp:149]   --->   Operation 878 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 879 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 879 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 880 [1/1] (1.73ns)   --->   "%x_5 = add i4 %x_5_0, 1" [kernel.cpp:149]   --->   Operation 880 'add' 'x_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 881 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %.preheader5162.preheader, label %l_attn_sf_V_i_x_5_begin" [kernel.cpp:149]   --->   Operation 881 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 882 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str16) nounwind" [kernel.cpp:149]   --->   Operation 882 'specloopname' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str16)" [kernel.cpp:149]   --->   Operation 883 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_73 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_5_0, i10 0)" [kernel.cpp:151]   --->   Operation 884 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i14 %tmp_73 to i15" [kernel.cpp:151]   --->   Operation 885 'zext' 'zext_ln151' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_74 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_5_0, i8 0)" [kernel.cpp:151]   --->   Operation 886 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i12 %tmp_74 to i15" [kernel.cpp:151]   --->   Operation 887 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 888 [1/1] (1.81ns)   --->   "%sub_ln151 = sub i15 %zext_ln151, %zext_ln151_1" [kernel.cpp:151]   --->   Operation 888 'sub' 'sub_ln151' <Predicate = (!icmp_ln149)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_75 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_5_0, i6 0)" [kernel.cpp:152]   --->   Operation 889 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i10 %tmp_75 to i11" [kernel.cpp:150]   --->   Operation 890 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 891 [1/1] (1.76ns)   --->   "br label %11" [kernel.cpp:150]   --->   Operation 891 'br' <Predicate = (!icmp_ln149)> <Delay = 1.76>
ST_41 : Operation 892 [1/1] (1.76ns)   --->   "br label %.preheader5162" [kernel.cpp:156]   --->   Operation 892 'br' <Predicate = (icmp_ln149)> <Delay = 1.76>

State 42 <SV = 9> <Delay = 6.92>
ST_42 : Operation 893 [1/1] (0.00ns)   --->   "%y_5_0 = phi i7 [ 0, %l_attn_sf_V_i_x_5_begin ], [ %y_5, %12 ]"   --->   Operation 893 'phi' 'y_5_0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i7 %y_5_0 to i10" [kernel.cpp:150]   --->   Operation 894 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 895 [1/1] (1.48ns)   --->   "%icmp_ln150 = icmp eq i7 %y_5_0, -64" [kernel.cpp:150]   --->   Operation 895 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 896 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 896 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 897 [1/1] (1.87ns)   --->   "%y_5 = add i7 %y_5_0, 1" [kernel.cpp:150]   --->   Operation 897 'add' 'y_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 898 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %l_attn_sf_V_i_x_5_end, label %12" [kernel.cpp:150]   --->   Operation 898 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 899 [1/1] (1.73ns)   --->   "%add_ln151 = add i10 %zext_ln150, %shl_ln" [kernel.cpp:151]   --->   Operation 899 'add' 'add_ln151' <Predicate = (!icmp_ln150)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i10 %add_ln151 to i15" [kernel.cpp:151]   --->   Operation 900 'zext' 'zext_ln151_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_42 : Operation 901 [1/1] (1.94ns)   --->   "%add_ln151_1 = add i15 %sub_ln151, %zext_ln151_2" [kernel.cpp:151]   --->   Operation 901 'add' 'add_ln151_1' <Predicate = (!icmp_ln150)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i15 %add_ln151_1 to i64" [kernel.cpp:151]   --->   Operation 902 'sext' 'sext_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_42 : Operation 903 [1/1] (0.00ns)   --->   "%attn_sf_V_V_addr_1 = getelementptr [9216 x i24]* %attn_sf_V_V, i64 0, i64 %sext_ln151" [kernel.cpp:151]   --->   Operation 903 'getelementptr' 'attn_sf_V_V_addr_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_42 : Operation 904 [2/2] (3.25ns)   --->   "%v100_V = load i24* %attn_sf_V_V_addr_1, align 4" [kernel.cpp:151]   --->   Operation 904 'load' 'v100_V' <Predicate = (!icmp_ln150)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_42 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i7 %y_5_0 to i11" [kernel.cpp:152]   --->   Operation 905 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_42 : Operation 906 [1/1] (1.73ns)   --->   "%add_ln203_7 = add i11 %zext_ln150_1, %zext_ln203_10" [kernel.cpp:152]   --->   Operation 906 'add' 'add_ln203_7' <Predicate = (!icmp_ln150)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 907 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str16, i32 %tmp_13)" [kernel.cpp:154]   --->   Operation 907 'specregionend' 'empty_96' <Predicate = (icmp_ln150)> <Delay = 0.00>
ST_42 : Operation 908 [1/1] (0.00ns)   --->   "br label %.preheader5163" [kernel.cpp:149]   --->   Operation 908 'br' <Predicate = (icmp_ln150)> <Delay = 0.00>

State 43 <SV = 10> <Delay = 6.50>
ST_43 : Operation 909 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str17) nounwind" [kernel.cpp:150]   --->   Operation 909 'specloopname' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 910 [1/2] (3.25ns)   --->   "%v100_V = load i24* %attn_sf_V_V_addr_1, align 4" [kernel.cpp:151]   --->   Operation 910 'load' 'v100_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_43 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i11 %add_ln203_7 to i64" [kernel.cpp:152]   --->   Operation 911 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 912 [1/1] (0.00ns)   --->   "%attn_sf_V_i_V_addr = getelementptr [768 x i24]* %attn_sf_V_i_V, i64 0, i64 %zext_ln203_11" [kernel.cpp:152]   --->   Operation 912 'getelementptr' 'attn_sf_V_i_V_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 913 [1/1] (3.25ns)   --->   "store i24 %v100_V, i24* %attn_sf_V_i_V_addr, align 4" [kernel.cpp:152]   --->   Operation 913 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_43 : Operation 914 [1/1] (0.00ns)   --->   "br label %11" [kernel.cpp:150]   --->   Operation 914 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 9> <Delay = 1.91>
ST_44 : Operation 915 [1/1] (0.00ns)   --->   "%x_6_0 = phi i4 [ %x_6, %l_attn_sf_attention_x_6_end ], [ 0, %.preheader5162.preheader ]"   --->   Operation 915 'phi' 'x_6_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 916 [1/1] (1.30ns)   --->   "%icmp_ln156 = icmp eq i4 %x_6_0, -4" [kernel.cpp:156]   --->   Operation 916 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 917 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 917 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 918 [1/1] (1.73ns)   --->   "%x_6 = add i4 %x_6_0, 1" [kernel.cpp:156]   --->   Operation 918 'add' 'x_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 919 [1/1] (0.00ns)   --->   "br i1 %icmp_ln156, label %.preheader5161.preheader, label %l_attn_sf_attention_x_6_begin" [kernel.cpp:156]   --->   Operation 919 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 920 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str18) nounwind" [kernel.cpp:156]   --->   Operation 920 'specloopname' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_44 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str18)" [kernel.cpp:156]   --->   Operation 921 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_44 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_78 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_6_0, i6 0)" [kernel.cpp:163]   --->   Operation 922 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_44 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i10 %tmp_78 to i11" [kernel.cpp:181]   --->   Operation 923 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_44 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_6_0, i4 0)" [kernel.cpp:181]   --->   Operation 924 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_44 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i8 %tmp_79 to i9" [kernel.cpp:181]   --->   Operation 925 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_44 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_6_0, i2 0)" [kernel.cpp:181]   --->   Operation 926 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_44 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i6 %tmp_80 to i9" [kernel.cpp:181]   --->   Operation 927 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_44 : Operation 928 [1/1] (1.91ns)   --->   "%sub_ln203_1 = sub i9 %zext_ln203_8, %zext_ln203_9" [kernel.cpp:181]   --->   Operation 928 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln156)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 929 [1/1] (1.76ns)   --->   "br label %13" [kernel.cpp:157]   --->   Operation 929 'br' <Predicate = (!icmp_ln156)> <Delay = 1.76>
ST_44 : Operation 930 [1/1] (1.76ns)   --->   "br label %.preheader5161" [kernel.cpp:185]   --->   Operation 930 'br' <Predicate = (icmp_ln156)> <Delay = 1.76>

State 45 <SV = 10> <Delay = 1.82>
ST_45 : Operation 931 [1/1] (0.00ns)   --->   "%y_6_0 = phi i4 [ 0, %l_attn_sf_attention_x_6_begin ], [ %y_6, %l_y_6_end ]"   --->   Operation 931 'phi' 'y_6_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 932 [1/1] (1.30ns)   --->   "%icmp_ln157 = icmp eq i4 %y_6_0, -4" [kernel.cpp:157]   --->   Operation 932 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 933 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 933 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 934 [1/1] (1.73ns)   --->   "%y_6 = add i4 %y_6_0, 1" [kernel.cpp:157]   --->   Operation 934 'add' 'y_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 935 [1/1] (0.00ns)   --->   "br i1 %icmp_ln157, label %l_attn_sf_attention_x_6_end, label %l_y_6_begin" [kernel.cpp:157]   --->   Operation 935 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 936 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str19) nounwind" [kernel.cpp:157]   --->   Operation 936 'specloopname' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_45 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str19)" [kernel.cpp:157]   --->   Operation 937 'specregionbegin' 'tmp_22' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_45 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i4 %y_6_0 to i9" [kernel.cpp:164]   --->   Operation 938 'zext' 'zext_ln164' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_45 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_85 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %y_6_0, i6 0)" [kernel.cpp:164]   --->   Operation 939 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_45 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i10 %tmp_85 to i11" [kernel.cpp:181]   --->   Operation 940 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_45 : Operation 941 [1/1] (1.82ns)   --->   "%add_ln203_8 = add i9 %zext_ln164, %sub_ln203_1" [kernel.cpp:181]   --->   Operation 941 'add' 'add_ln203_8' <Predicate = (!icmp_ln157)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln203_5 = sext i9 %add_ln203_8 to i64" [kernel.cpp:181]   --->   Operation 942 'sext' 'sext_ln203_5' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_45 : Operation 943 [1/1] (0.00ns)   --->   "%attn_sf_attention_V_s = getelementptr [144 x i22]* %attn_sf_attention_V, i64 0, i64 %sext_ln203_5" [kernel.cpp:181]   --->   Operation 943 'getelementptr' 'attn_sf_attention_V_s' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_45 : Operation 944 [1/1] (1.76ns)   --->   "br label %14" [kernel.cpp:161]   --->   Operation 944 'br' <Predicate = (!icmp_ln157)> <Delay = 1.76>
ST_45 : Operation 945 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str18, i32 %tmp_15)" [kernel.cpp:183]   --->   Operation 945 'specregionend' 'empty_101' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_45 : Operation 946 [1/1] (0.00ns)   --->   "br label %.preheader5162" [kernel.cpp:156]   --->   Operation 946 'br' <Predicate = (icmp_ln157)> <Delay = 0.00>

State 46 <SV = 11> <Delay = 7.90>
ST_46 : Operation 947 [1/1] (0.00ns)   --->   "%v112_V = phi i24 [ 0, %l_y_6_begin ], [ %v116_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997 ]"   --->   Operation 947 'phi' 'v112_V' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 948 [1/1] (0.00ns)   --->   "%attn_sf_r2_0 = phi i7 [ 0, %l_y_6_begin ], [ %attn_sf_r2, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997 ]"   --->   Operation 948 'phi' 'attn_sf_r2_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 949 [1/1] (1.48ns)   --->   "%icmp_ln161 = icmp eq i7 %attn_sf_r2_0, -64" [kernel.cpp:161]   --->   Operation 949 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 950 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 950 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 951 [1/1] (1.87ns)   --->   "%attn_sf_r2 = add i7 %attn_sf_r2_0, 1" [kernel.cpp:161]   --->   Operation 951 'add' 'attn_sf_r2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 952 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %l_y_6_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit997" [kernel.cpp:161]   --->   Operation 952 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i7 %attn_sf_r2_0 to i11" [kernel.cpp:163]   --->   Operation 953 'zext' 'zext_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_46 : Operation 954 [1/1] (1.73ns)   --->   "%add_ln163 = add i11 %zext_ln163, %zext_ln203_7" [kernel.cpp:163]   --->   Operation 954 'add' 'add_ln163' <Predicate = (!icmp_ln161)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i11 %add_ln163 to i64" [kernel.cpp:163]   --->   Operation 955 'zext' 'zext_ln163_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_46 : Operation 956 [1/1] (0.00ns)   --->   "%attn_sf_Q_i_V_addr_1 = getelementptr [768 x i24]* %attn_sf_Q_i_V, i64 0, i64 %zext_ln163_1" [kernel.cpp:163]   --->   Operation 956 'getelementptr' 'attn_sf_Q_i_V_addr_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_46 : Operation 957 [1/1] (1.73ns)   --->   "%add_ln164 = add i11 %zext_ln163, %zext_ln203_12" [kernel.cpp:164]   --->   Operation 957 'add' 'add_ln164' <Predicate = (!icmp_ln161)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i11 %add_ln164 to i64" [kernel.cpp:164]   --->   Operation 958 'zext' 'zext_ln164_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_46 : Operation 959 [1/1] (0.00ns)   --->   "%attn_sf_K_i_V_addr_1 = getelementptr [768 x i24]* %attn_sf_K_i_V, i64 0, i64 %zext_ln164_1" [kernel.cpp:164]   --->   Operation 959 'getelementptr' 'attn_sf_K_i_V_addr_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_46 : Operation 960 [2/2] (3.25ns)   --->   "%v107_V = load i24* %attn_sf_Q_i_V_addr_1, align 4" [kernel.cpp:163]   --->   Operation 960 'load' 'v107_V' <Predicate = (!icmp_ln161)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_46 : Operation 961 [2/2] (3.25ns)   --->   "%v108_V = load i24* %attn_sf_K_i_V_addr_1, align 4" [kernel.cpp:164]   --->   Operation 961 'load' 'v108_V' <Predicate = (!icmp_ln161)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_46 : Operation 962 [1/1] (0.00ns)   --->   "%t_V_2 = call i104 @_ssdm_op_BitConcatenate.i104.i24.i80(i24 %v112_V, i80 0)" [kernel.cpp:179]   --->   Operation 962 'bitconcatenate' 't_V_2' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_46 : Operation 963 [1/1] (4.66ns)   --->   "%sub_ln1148 = sub i104 0, %t_V_2" [kernel.cpp:179]   --->   Operation 963 'sub' 'sub_ln1148' <Predicate = (icmp_ln161)> <Delay = 4.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_90 = call i53 @_ssdm_op_PartSelect.i53.i104.i32.i32(i104 %sub_ln1148, i32 51, i32 103)" [kernel.cpp:179]   --->   Operation 964 'partselect' 'tmp_90' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_46 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i53 %tmp_90 to i54" [kernel.cpp:179]   --->   Operation 965 'zext' 'zext_ln1148' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_46 : Operation 966 [1/1] (3.23ns)   --->   "%sub_ln1148_1 = sub i54 0, %zext_ln1148" [kernel.cpp:179]   --->   Operation 966 'sub' 'sub_ln1148_1' <Predicate = (icmp_ln161)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_92 = call i22 @_ssdm_op_PartSelect.i22.i54.i32.i32(i54 %sub_ln1148_1, i32 32, i32 53)" [kernel.cpp:180]   --->   Operation 967 'partselect' 'tmp_92' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 47 <SV = 12> <Delay = 3.25>
ST_47 : Operation 968 [1/2] (3.25ns)   --->   "%v107_V = load i24* %attn_sf_Q_i_V_addr_1, align 4" [kernel.cpp:163]   --->   Operation 968 'load' 'v107_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_47 : Operation 969 [1/2] (3.25ns)   --->   "%v108_V = load i24* %attn_sf_K_i_V_addr_1, align 4" [kernel.cpp:164]   --->   Operation 969 'load' 'v108_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 48 <SV = 13> <Delay = 8.51>
ST_48 : Operation 970 [1/1] (0.00ns)   --->   "%v109_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v107_V, i16 0)" [kernel.cpp:165]   --->   Operation 970 'bitconcatenate' 'v109_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 971 [1/1] (0.00ns)   --->   "%v110_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v108_V, i16 0)" [kernel.cpp:166]   --->   Operation 971 'bitconcatenate' 'v110_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i40 %v109_V to i80" [kernel.cpp:167]   --->   Operation 972 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i40 %v110_V to i80" [kernel.cpp:167]   --->   Operation 973 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 974 [1/1] (8.51ns)   --->   "%r_V_3 = mul i80 %sext_ln1116_4, %sext_ln1118_4" [kernel.cpp:167]   --->   Operation 974 'mul' 'r_V_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 975 [1/1] (0.00ns)   --->   "%v111_V = call i48 @_ssdm_op_PartSelect.i48.i80.i32.i32(i80 %r_V_3, i32 32, i32 79)" [kernel.cpp:167]   --->   Operation 975 'partselect' 'v111_V' <Predicate = true> <Delay = 0.00>

State 49 <SV = 14> <Delay = 3.10>
ST_49 : Operation 976 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str20) nounwind" [kernel.cpp:161]   --->   Operation 976 'specloopname' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 977 [1/1] (0.00ns)   --->   "%v114_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v112_V, i16 0)" [kernel.cpp:170]   --->   Operation 977 'bitconcatenate' 'v114_V' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i40 %v114_V to i49" [kernel.cpp:170]   --->   Operation 978 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i48 %v111_V to i49" [kernel.cpp:171]   --->   Operation 979 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 980 [1/1] (3.10ns)   --->   "%v115_V = add i49 %zext_ln728, %zext_ln703" [kernel.cpp:171]   --->   Operation 980 'add' 'v115_V' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 981 [1/1] (0.00ns)   --->   "%v116_V = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %v115_V, i32 16, i32 39)" [kernel.cpp:172]   --->   Operation 981 'partselect' 'v116_V' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 982 [1/1] (0.00ns)   --->   "br label %14" [kernel.cpp:161]   --->   Operation 982 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 12> <Delay = 3.95>
ST_50 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %v112_V, i32 23)" [kernel.cpp:179]   --->   Operation 983 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_91 = call i21 @_ssdm_op_PartSelect.i21.i24.i32.i32(i24 %v112_V, i32 3, i32 23)" [kernel.cpp:180]   --->   Operation 984 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i21 %tmp_91 to i22" [kernel.cpp:180]   --->   Operation 985 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 986 [1/1] (0.70ns)   --->   "%select_ln1148 = select i1 %tmp_134, i22 %tmp_92, i22 %zext_ln708" [kernel.cpp:179]   --->   Operation 986 'select' 'select_ln1148' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 987 [1/1] (3.25ns)   --->   "store i22 %select_ln1148, i22* %attn_sf_attention_V_s, align 4" [kernel.cpp:181]   --->   Operation 987 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_50 : Operation 988 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str19, i32 %tmp_22)" [kernel.cpp:182]   --->   Operation 988 'specregionend' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 989 [1/1] (0.00ns)   --->   "br label %13" [kernel.cpp:157]   --->   Operation 989 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 10> <Delay = 1.91>
ST_51 : Operation 990 [1/1] (0.00ns)   --->   "%x_7_0 = phi i4 [ %x_7, %l_attn_sf_attn_exp_x_7_end ], [ 0, %.preheader5161.preheader ]"   --->   Operation 990 'phi' 'x_7_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 991 [1/1] (1.30ns)   --->   "%icmp_ln185 = icmp eq i4 %x_7_0, -4" [kernel.cpp:185]   --->   Operation 991 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 992 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 992 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 993 [1/1] (1.73ns)   --->   "%x_7 = add i4 %x_7_0, 1" [kernel.cpp:185]   --->   Operation 993 'add' 'x_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 994 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %.preheader5160.preheader, label %l_attn_sf_attn_exp_x_7_begin" [kernel.cpp:185]   --->   Operation 994 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 995 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str21) nounwind" [kernel.cpp:185]   --->   Operation 995 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_51 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str21)" [kernel.cpp:185]   --->   Operation 996 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_51 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_7_0, i4 0)" [kernel.cpp:187]   --->   Operation 997 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_51 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i8 %tmp_83 to i9" [kernel.cpp:187]   --->   Operation 998 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_51 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_7_0, i2 0)" [kernel.cpp:187]   --->   Operation 999 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_51 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i6 %tmp_84 to i9" [kernel.cpp:187]   --->   Operation 1000 'zext' 'zext_ln187_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_51 : Operation 1001 [1/1] (1.91ns)   --->   "%sub_ln187 = sub i9 %zext_ln187, %zext_ln187_1" [kernel.cpp:187]   --->   Operation 1001 'sub' 'sub_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1002 [1/1] (1.76ns)   --->   "br label %15" [kernel.cpp:186]   --->   Operation 1002 'br' <Predicate = (!icmp_ln185)> <Delay = 1.76>
ST_51 : Operation 1003 [1/1] (1.76ns)   --->   "br label %.preheader5160" [kernel.cpp:194]   --->   Operation 1003 'br' <Predicate = (icmp_ln185)> <Delay = 1.76>

State 52 <SV = 11> <Delay = 5.07>
ST_52 : Operation 1004 [1/1] (0.00ns)   --->   "%y_7_0 = phi i4 [ 0, %l_attn_sf_attn_exp_x_7_begin ], [ %y_7, %_ifconv ]"   --->   Operation 1004 'phi' 'y_7_0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1005 [1/1] (1.30ns)   --->   "%icmp_ln186 = icmp eq i4 %y_7_0, -4" [kernel.cpp:186]   --->   Operation 1005 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1006 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1006 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1007 [1/1] (1.73ns)   --->   "%y_7 = add i4 %y_7_0, 1" [kernel.cpp:186]   --->   Operation 1007 'add' 'y_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1008 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %l_attn_sf_attn_exp_x_7_end, label %_ifconv" [kernel.cpp:186]   --->   Operation 1008 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln187_2 = zext i4 %y_7_0 to i9" [kernel.cpp:187]   --->   Operation 1009 'zext' 'zext_ln187_2' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_52 : Operation 1010 [1/1] (1.82ns)   --->   "%add_ln187 = add i9 %zext_ln187_2, %sub_ln187" [kernel.cpp:187]   --->   Operation 1010 'add' 'add_ln187' <Predicate = (!icmp_ln186)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln187 = sext i9 %add_ln187 to i64" [kernel.cpp:187]   --->   Operation 1011 'sext' 'sext_ln187' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_52 : Operation 1012 [1/1] (0.00ns)   --->   "%attn_sf_attention_V_1 = getelementptr [144 x i22]* %attn_sf_attention_V, i64 0, i64 %sext_ln187" [kernel.cpp:187]   --->   Operation 1012 'getelementptr' 'attn_sf_attention_V_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_52 : Operation 1013 [2/2] (3.25ns)   --->   "%attn_sf_attention_V_2 = load i22* %attn_sf_attention_V_1, align 4" [kernel.cpp:187]   --->   Operation 1013 'load' 'attn_sf_attention_V_2' <Predicate = (!icmp_ln186)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_52 : Operation 1014 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str21, i32 %tmp_19)" [kernel.cpp:192]   --->   Operation 1014 'specregionend' 'empty_104' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_52 : Operation 1015 [1/1] (0.00ns)   --->   "br label %.preheader5161" [kernel.cpp:185]   --->   Operation 1015 'br' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 53 <SV = 12> <Delay = 3.25>
ST_53 : Operation 1016 [1/2] (3.25ns)   --->   "%attn_sf_attention_V_2 = load i22* %attn_sf_attention_V_1, align 4" [kernel.cpp:187]   --->   Operation 1016 'load' 'attn_sf_attention_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_53 : Operation 1017 [1/1] (0.00ns)   --->   "%p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %attn_sf_attention_V_2, i32 21)" [kernel.cpp:188]   --->   Operation 1017 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>

State 54 <SV = 13> <Delay = 6.35>
ST_54 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln941 = sext i22 %attn_sf_attention_V_2 to i23" [kernel.cpp:188]   --->   Operation 1018 'sext' 'sext_ln941' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1019 [1/1] (2.44ns)   --->   "%icmp_ln935_1 = icmp eq i22 %attn_sf_attention_V_2, 0" [kernel.cpp:188]   --->   Operation 1019 'icmp' 'icmp_ln935_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1020 [1/1] (2.25ns)   --->   "%tmp_V_3 = sub i23 0, %sext_ln941" [kernel.cpp:188]   --->   Operation 1020 'sub' 'tmp_V_3' <Predicate = (p_Result_47)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1021 [1/1] (0.69ns)   --->   "%tmp_V_16 = select i1 %p_Result_47, i23 %tmp_V_3, i23 %sext_ln941" [kernel.cpp:188]   --->   Operation 1021 'select' 'tmp_V_16' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln938 = sext i23 %tmp_V_16 to i24" [kernel.cpp:188]   --->   Operation 1022 'sext' 'sext_ln938' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1023 [1/1] (0.00ns)   --->   "%p_Result_15 = call i24 @llvm.part.select.i24(i24 %sext_ln938, i32 23, i32 0) nounwind" [kernel.cpp:188]   --->   Operation 1023 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1024 [1/1] (0.00ns)   --->   "%p_Result_48 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_15)" [kernel.cpp:188]   --->   Operation 1024 'bitconcatenate' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1025 [1/1] (3.39ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_48, i1 true) nounwind" [kernel.cpp:188]   --->   Operation 1025 'cttz' 'l_1' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [kernel.cpp:188]   --->   Operation 1026 'trunc' 'trunc_ln943_1' <Predicate = true> <Delay = 0.00>

State 55 <SV = 14> <Delay = 8.55>
ST_55 : Operation 1027 [1/1] (2.55ns)   --->   "%sub_ln944_1 = sub nsw i32 24, %l_1" [kernel.cpp:188]   --->   Operation 1027 'sub' 'sub_ln944_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944_1 to i24" [kernel.cpp:188]   --->   Operation 1028 'trunc' 'trunc_ln944_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_55 : Operation 1029 [1/1] (2.55ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [kernel.cpp:188]   --->   Operation 1029 'add' 'lsb_index_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_131 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [kernel.cpp:188]   --->   Operation 1030 'partselect' 'tmp_131' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_55 : Operation 1031 [1/1] (2.47ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_131, 0" [kernel.cpp:188]   --->   Operation 1031 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i5" [kernel.cpp:188]   --->   Operation 1032 'trunc' 'trunc_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_55 : Operation 1033 [1/1] (1.78ns)   --->   "%sub_ln947_1 = sub i5 -15, %trunc_ln947_1" [kernel.cpp:188]   --->   Operation 1033 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i24" [kernel.cpp:188]   --->   Operation 1034 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_55 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i24 -1, %zext_ln947_1" [kernel.cpp:188]   --->   Operation 1035 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_17 = and i24 %sext_ln938, %lshr_ln947_1" [kernel.cpp:188]   --->   Operation 1036 'and' 'p_Result_17' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1037 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i24 %p_Result_17, 0" [kernel.cpp:188]   --->   Operation 1037 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935_1)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [kernel.cpp:188]   --->   Operation 1038 'and' 'a_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [kernel.cpp:188]   --->   Operation 1039 'bitselect' 'tmp_132' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_55 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949_1 = xor i1 %tmp_132, true" [kernel.cpp:188]   --->   Operation 1040 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1041 [1/1] (2.31ns)   --->   "%add_ln949_2 = add i24 -24, %trunc_ln944_1" [kernel.cpp:188]   --->   Operation 1041 'add' 'add_ln949_2' <Predicate = (!icmp_ln935_1)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %sext_ln938, i24 %add_ln949_2)" [kernel.cpp:188]   --->   Operation 1042 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_55 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949_1 = and i1 %p_Result_7, %xor_ln949_1" [kernel.cpp:188]   --->   Operation 1043 'and' 'and_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949_6 = or i1 %and_ln949_1, %a_1" [kernel.cpp:188]   --->   Operation 1044 'or' 'or_ln949_6' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1045 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_6)" [kernel.cpp:188]   --->   Operation 1045 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.97>
ST_55 : Operation 1046 [1/1] (2.47ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [kernel.cpp:188]   --->   Operation 1046 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 15> <Delay = 6.97>
ST_56 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%m_14 = zext i24 %sext_ln938 to i64" [kernel.cpp:188]   --->   Operation 1047 'zext' 'm_14' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln957_2 = zext i24 %sext_ln938 to i32" [kernel.cpp:188]   --->   Operation 1048 'zext' 'zext_ln957_2' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 1049 [1/1] (2.55ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [kernel.cpp:188]   --->   Operation 1049 'add' 'add_ln958_1' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%lshr_ln958_1 = lshr i32 %zext_ln957_2, %add_ln958_1" [kernel.cpp:188]   --->   Operation 1050 'lshr' 'lshr_ln958_1' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln958_2 = zext i32 %lshr_ln958_1 to i64" [kernel.cpp:188]   --->   Operation 1051 'zext' 'zext_ln958_2' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 1052 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944_1" [kernel.cpp:188]   --->   Operation 1052 'sub' 'sub_ln958' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln958_3 = zext i32 %sub_ln958 to i64" [kernel.cpp:188]   --->   Operation 1053 'zext' 'zext_ln958_3' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%shl_ln958_1 = shl i64 %m_14, %zext_ln958_3" [kernel.cpp:188]   --->   Operation 1054 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%m_19 = select i1 %icmp_ln958_1, i64 %zext_ln958_2, i64 %shl_ln958_1" [kernel.cpp:188]   --->   Operation 1055 'select' 'm_19' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node m_23)   --->   "%zext_ln961_1 = zext i32 %or_ln949_1 to i64" [kernel.cpp:188]   --->   Operation 1056 'zext' 'zext_ln961_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 1057 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_23 = add i64 %zext_ln961_1, %m_19" [kernel.cpp:188]   --->   Operation 1057 'add' 'm_23' <Predicate = (!icmp_ln935_1)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1058 [1/1] (0.00ns)   --->   "%m_3 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_23, i32 1, i32 63)" [kernel.cpp:188]   --->   Operation 1058 'partselect' 'm_3' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_23, i32 25)" [kernel.cpp:188]   --->   Operation 1059 'bitselect' 'tmp_133' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>

State 57 <SV = 16> <Delay = 5.61>
ST_57 : Operation 1060 [1/1] (0.00ns)   --->   "%m_52 = zext i63 %m_3 to i64" [kernel.cpp:188]   --->   Operation 1060 'zext' 'm_52' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_57 : Operation 1061 [1/1] (1.24ns)   --->   "%select_ln964_1 = select i1 %tmp_133, i8 127, i8 126" [kernel.cpp:188]   --->   Operation 1061 'select' 'select_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 1062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_2 = sub i8 8, %trunc_ln943_1" [kernel.cpp:188]   --->   Operation 1062 'sub' 'sub_ln964_2' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1063 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_2 = add i8 %sub_ln964_2, %select_ln964_1" [kernel.cpp:188]   --->   Operation 1063 'add' 'add_ln964_2' <Predicate = (!icmp_ln935_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_47, i8 %add_ln964_2)" [kernel.cpp:188]   --->   Operation 1064 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_57 : Operation 1065 [1/1] (0.00ns)   --->   "%p_Result_49 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_52, i9 %tmp_24, i32 23, i32 31)" [kernel.cpp:188]   --->   Operation 1065 'partset' 'p_Result_49' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_57 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln738_1 = trunc i64 %p_Result_49 to i32" [kernel.cpp:188]   --->   Operation 1066 'trunc' 'trunc_ln738_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_57 : Operation 1067 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %trunc_ln738_1 to float" [kernel.cpp:188]   --->   Operation 1067 'bitcast' 'bitcast_ln739_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_57 : Operation 1068 [1/1] (0.69ns)   --->   "%v126 = select i1 %icmp_ln935_1, float 0.000000e+00, float %bitcast_ln739_1" [kernel.cpp:188]   --->   Operation 1068 'select' 'v126' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 17> <Delay = 7.68>
ST_58 : Operation 1069 [9/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1069 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 18> <Delay = 7.68>
ST_59 : Operation 1070 [8/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1070 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 19> <Delay = 7.68>
ST_60 : Operation 1071 [7/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1071 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 20> <Delay = 7.68>
ST_61 : Operation 1072 [6/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1072 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 21> <Delay = 7.68>
ST_62 : Operation 1073 [5/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1073 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 22> <Delay = 7.68>
ST_63 : Operation 1074 [4/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1074 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 23> <Delay = 7.68>
ST_64 : Operation 1075 [3/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1075 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 24> <Delay = 7.68>
ST_65 : Operation 1076 [2/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1076 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 25> <Delay = 7.68>
ST_66 : Operation 1077 [1/9] (7.68ns)   --->   "%v127 = call float @llvm.exp.f32(float %v126) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189]   --->   Operation 1077 'fexp' 'v127' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 26> <Delay = 3.25>
ST_67 : Operation 1078 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str22) nounwind" [kernel.cpp:186]   --->   Operation 1078 'specloopname' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1079 [1/1] (0.00ns)   --->   "%attn_sf_attn_exp_add = getelementptr [144 x float]* %attn_sf_attn_exp, i64 0, i64 %sext_ln187" [kernel.cpp:190]   --->   Operation 1079 'getelementptr' 'attn_sf_attn_exp_add' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1080 [1/1] (3.25ns)   --->   "store float %v127, float* %attn_sf_attn_exp_add, align 4" [kernel.cpp:190]   --->   Operation 1080 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_67 : Operation 1081 [1/1] (0.00ns)   --->   "br label %15" [kernel.cpp:186]   --->   Operation 1081 'br' <Predicate = true> <Delay = 0.00>

State 68 <SV = 11> <Delay = 1.91>
ST_68 : Operation 1082 [1/1] (0.00ns)   --->   "%x_8_0 = phi i4 [ %x_8, %l_attn_sf_attn_sum_x_8_end ], [ 0, %.preheader5160.preheader ]"   --->   Operation 1082 'phi' 'x_8_0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1083 [1/1] (1.30ns)   --->   "%icmp_ln194 = icmp eq i4 %x_8_0, -4" [kernel.cpp:194]   --->   Operation 1083 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1084 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1084 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1085 [1/1] (1.73ns)   --->   "%x_8 = add i4 %x_8_0, 1" [kernel.cpp:194]   --->   Operation 1085 'add' 'x_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1086 [1/1] (0.00ns)   --->   "br i1 %icmp_ln194, label %.preheader5159.preheader, label %l_attn_sf_attn_sum_x_8_begin" [kernel.cpp:194]   --->   Operation 1086 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1087 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str23) nounwind" [kernel.cpp:194]   --->   Operation 1087 'specloopname' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_68 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str23)" [kernel.cpp:194]   --->   Operation 1088 'specregionbegin' 'tmp_23' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_68 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i4 %x_8_0 to i64" [kernel.cpp:200]   --->   Operation 1089 'zext' 'zext_ln200' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_68 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_88 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_8_0, i4 0)" [kernel.cpp:200]   --->   Operation 1090 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_68 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i8 %tmp_88 to i9" [kernel.cpp:200]   --->   Operation 1091 'zext' 'zext_ln200_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_68 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_89 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_8_0, i2 0)" [kernel.cpp:200]   --->   Operation 1092 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_68 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i6 %tmp_89 to i9" [kernel.cpp:200]   --->   Operation 1093 'zext' 'zext_ln200_2' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_68 : Operation 1094 [1/1] (1.91ns)   --->   "%sub_ln200 = sub i9 %zext_ln200_1, %zext_ln200_2" [kernel.cpp:200]   --->   Operation 1094 'sub' 'sub_ln200' <Predicate = (!icmp_ln194)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1095 [1/1] (1.76ns)   --->   "br label %16" [kernel.cpp:198]   --->   Operation 1095 'br' <Predicate = (!icmp_ln194)> <Delay = 1.76>
ST_68 : Operation 1096 [1/1] (1.76ns)   --->   "br label %.preheader5159" [kernel.cpp:210]   --->   Operation 1096 'br' <Predicate = (icmp_ln194)> <Delay = 1.76>

State 69 <SV = 12> <Delay = 5.07>
ST_69 : Operation 1097 [1/1] (0.00ns)   --->   "%attn_sf_r3_0 = phi i4 [ 0, %l_attn_sf_attn_sum_x_8_begin ], [ %attn_sf_r3, %17 ]"   --->   Operation 1097 'phi' 'attn_sf_r3_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1098 [1/1] (0.00ns)   --->   "%v134 = phi float [ 0.000000e+00, %l_attn_sf_attn_sum_x_8_begin ], [ %v135, %17 ]"   --->   Operation 1098 'phi' 'v134' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1099 [1/1] (1.30ns)   --->   "%icmp_ln198 = icmp eq i4 %attn_sf_r3_0, -4" [kernel.cpp:198]   --->   Operation 1099 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1100 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1100 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1101 [1/1] (1.73ns)   --->   "%attn_sf_r3 = add i4 %attn_sf_r3_0, 1" [kernel.cpp:198]   --->   Operation 1101 'add' 'attn_sf_r3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln198, label %l_attn_sf_attn_sum_x_8_end, label %17" [kernel.cpp:198]   --->   Operation 1102 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i4 %attn_sf_r3_0 to i9" [kernel.cpp:200]   --->   Operation 1103 'zext' 'zext_ln200_3' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_69 : Operation 1104 [1/1] (1.82ns)   --->   "%add_ln200 = add i9 %sub_ln200, %zext_ln200_3" [kernel.cpp:200]   --->   Operation 1104 'add' 'add_ln200' <Predicate = (!icmp_ln198)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i9 %add_ln200 to i64" [kernel.cpp:200]   --->   Operation 1105 'sext' 'sext_ln200' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_69 : Operation 1106 [1/1] (0.00ns)   --->   "%attn_sf_attn_exp_add_1 = getelementptr [144 x float]* %attn_sf_attn_exp, i64 0, i64 %sext_ln200" [kernel.cpp:200]   --->   Operation 1106 'getelementptr' 'attn_sf_attn_exp_add_1' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_69 : Operation 1107 [2/2] (3.25ns)   --->   "%v133 = load float* %attn_sf_attn_exp_add_1, align 4" [kernel.cpp:200]   --->   Operation 1107 'load' 'v133' <Predicate = (!icmp_ln198)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_69 : Operation 1108 [1/1] (0.00ns)   --->   "%attn_sf_attn_sum_add = getelementptr inbounds [12 x float]* %attn_sf_attn_sum, i64 0, i64 %zext_ln200" [kernel.cpp:207]   --->   Operation 1108 'getelementptr' 'attn_sf_attn_sum_add' <Predicate = (icmp_ln198)> <Delay = 0.00>
ST_69 : Operation 1109 [1/1] (2.32ns)   --->   "store float %v134, float* %attn_sf_attn_sum_add, align 4" [kernel.cpp:207]   --->   Operation 1109 'store' <Predicate = (icmp_ln198)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_69 : Operation 1110 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str23, i32 %tmp_23)" [kernel.cpp:208]   --->   Operation 1110 'specregionend' 'empty_107' <Predicate = (icmp_ln198)> <Delay = 0.00>
ST_69 : Operation 1111 [1/1] (0.00ns)   --->   "br label %.preheader5160" [kernel.cpp:194]   --->   Operation 1111 'br' <Predicate = (icmp_ln198)> <Delay = 0.00>

State 70 <SV = 13> <Delay = 3.25>
ST_70 : Operation 1112 [1/2] (3.25ns)   --->   "%v133 = load float* %attn_sf_attn_exp_add_1, align 4" [kernel.cpp:200]   --->   Operation 1112 'load' 'v133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 71 <SV = 14> <Delay = 7.25>
ST_71 : Operation 1113 [5/5] (7.25ns)   --->   "%v135 = fadd float %v133, %v134" [kernel.cpp:202]   --->   Operation 1113 'fadd' 'v135' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 15> <Delay = 7.25>
ST_72 : Operation 1114 [4/5] (7.25ns)   --->   "%v135 = fadd float %v133, %v134" [kernel.cpp:202]   --->   Operation 1114 'fadd' 'v135' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 16> <Delay = 7.25>
ST_73 : Operation 1115 [3/5] (7.25ns)   --->   "%v135 = fadd float %v133, %v134" [kernel.cpp:202]   --->   Operation 1115 'fadd' 'v135' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 17> <Delay = 7.25>
ST_74 : Operation 1116 [2/5] (7.25ns)   --->   "%v135 = fadd float %v133, %v134" [kernel.cpp:202]   --->   Operation 1116 'fadd' 'v135' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 18> <Delay = 7.25>
ST_75 : Operation 1117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind" [kernel.cpp:198]   --->   Operation 1117 'specloopname' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1118 [1/5] (7.25ns)   --->   "%v135 = fadd float %v133, %v134" [kernel.cpp:202]   --->   Operation 1118 'fadd' 'v135' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1119 [1/1] (0.00ns)   --->   "br label %16" [kernel.cpp:198]   --->   Operation 1119 'br' <Predicate = true> <Delay = 0.00>

State 76 <SV = 12> <Delay = 2.32>
ST_76 : Operation 1120 [1/1] (0.00ns)   --->   "%x_9_0 = phi i4 [ %x_9, %l_attn_sf_attn_sfm_x_9_end ], [ 0, %.preheader5159.preheader ]"   --->   Operation 1120 'phi' 'x_9_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1121 [1/1] (1.30ns)   --->   "%icmp_ln210 = icmp eq i4 %x_9_0, -4" [kernel.cpp:210]   --->   Operation 1121 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1122 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1122 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1123 [1/1] (1.73ns)   --->   "%x_9 = add i4 %x_9_0, 1" [kernel.cpp:210]   --->   Operation 1123 'add' 'x_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln210, label %.preheader5158.preheader, label %l_attn_sf_attn_sfm_x_9_begin" [kernel.cpp:210]   --->   Operation 1124 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([23 x i8]* @p_str25)" [kernel.cpp:210]   --->   Operation 1125 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_76 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i4 %x_9_0 to i64" [kernel.cpp:212]   --->   Operation 1126 'zext' 'zext_ln212' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_76 : Operation 1127 [1/1] (0.00ns)   --->   "%attn_sf_attn_sum_add_1 = getelementptr inbounds [12 x float]* %attn_sf_attn_sum, i64 0, i64 %zext_ln212" [kernel.cpp:213]   --->   Operation 1127 'getelementptr' 'attn_sf_attn_sum_add_1' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_76 : Operation 1128 [2/2] (2.32ns)   --->   "%v141 = load float* %attn_sf_attn_sum_add_1, align 4" [kernel.cpp:213]   --->   Operation 1128 'load' 'v141' <Predicate = (!icmp_ln210)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_76 : Operation 1129 [1/1] (1.76ns)   --->   "br label %.preheader5158" [kernel.cpp:220]   --->   Operation 1129 'br' <Predicate = (icmp_ln210)> <Delay = 1.76>

State 77 <SV = 13> <Delay = 2.32>
ST_77 : Operation 1130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str25) nounwind" [kernel.cpp:210]   --->   Operation 1130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_9_0, i4 0)" [kernel.cpp:212]   --->   Operation 1131 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln212_1 = zext i8 %tmp_96 to i9" [kernel.cpp:212]   --->   Operation 1132 'zext' 'zext_ln212_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_97 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_9_0, i2 0)" [kernel.cpp:212]   --->   Operation 1133 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln212_2 = zext i6 %tmp_97 to i9" [kernel.cpp:212]   --->   Operation 1134 'zext' 'zext_ln212_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1135 [1/1] (1.91ns)   --->   "%sub_ln212 = sub i9 %zext_ln212_1, %zext_ln212_2" [kernel.cpp:212]   --->   Operation 1135 'sub' 'sub_ln212' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1136 [1/2] (2.32ns)   --->   "%v141 = load float* %attn_sf_attn_sum_add_1, align 4" [kernel.cpp:213]   --->   Operation 1136 'load' 'v141' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_77 : Operation 1137 [1/1] (1.76ns)   --->   "br label %18" [kernel.cpp:211]   --->   Operation 1137 'br' <Predicate = true> <Delay = 1.76>

State 78 <SV = 14> <Delay = 5.07>
ST_78 : Operation 1138 [1/1] (0.00ns)   --->   "%y_8_0 = phi i4 [ 0, %l_attn_sf_attn_sfm_x_9_begin ], [ %y_8, %_ifconv1 ]"   --->   Operation 1138 'phi' 'y_8_0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1139 [1/1] (1.30ns)   --->   "%icmp_ln211 = icmp eq i4 %y_8_0, -4" [kernel.cpp:211]   --->   Operation 1139 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1140 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1140 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1141 [1/1] (1.73ns)   --->   "%y_8 = add i4 %y_8_0, 1" [kernel.cpp:211]   --->   Operation 1141 'add' 'y_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %l_attn_sf_attn_sfm_x_9_end, label %_ifconv1" [kernel.cpp:211]   --->   Operation 1142 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln212_3 = zext i4 %y_8_0 to i9" [kernel.cpp:212]   --->   Operation 1143 'zext' 'zext_ln212_3' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_78 : Operation 1144 [1/1] (1.82ns)   --->   "%add_ln212 = add i9 %sub_ln212, %zext_ln212_3" [kernel.cpp:212]   --->   Operation 1144 'add' 'add_ln212' <Predicate = (!icmp_ln211)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln212 = sext i9 %add_ln212 to i64" [kernel.cpp:212]   --->   Operation 1145 'sext' 'sext_ln212' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_78 : Operation 1146 [1/1] (0.00ns)   --->   "%attn_sf_attn_exp_add_2 = getelementptr [144 x float]* %attn_sf_attn_exp, i64 0, i64 %sext_ln212" [kernel.cpp:212]   --->   Operation 1146 'getelementptr' 'attn_sf_attn_exp_add_2' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_78 : Operation 1147 [2/2] (3.25ns)   --->   "%v140 = load float* %attn_sf_attn_exp_add_2, align 4" [kernel.cpp:212]   --->   Operation 1147 'load' 'v140' <Predicate = (!icmp_ln211)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_78 : Operation 1148 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([23 x i8]* @p_str25, i32 %tmp_26)" [kernel.cpp:218]   --->   Operation 1148 'specregionend' 'empty_110' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_78 : Operation 1149 [1/1] (0.00ns)   --->   "br label %.preheader5159" [kernel.cpp:210]   --->   Operation 1149 'br' <Predicate = (icmp_ln211)> <Delay = 0.00>

State 79 <SV = 15> <Delay = 3.25>
ST_79 : Operation 1150 [1/2] (3.25ns)   --->   "%v140 = load float* %attn_sf_attn_exp_add_2, align 4" [kernel.cpp:212]   --->   Operation 1150 'load' 'v140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 80 <SV = 16> <Delay = 6.07>
ST_80 : Operation 1151 [16/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1151 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 17> <Delay = 6.07>
ST_81 : Operation 1152 [15/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1152 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 18> <Delay = 6.07>
ST_82 : Operation 1153 [14/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1153 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 19> <Delay = 6.07>
ST_83 : Operation 1154 [13/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1154 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 20> <Delay = 6.07>
ST_84 : Operation 1155 [12/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1155 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 21> <Delay = 6.07>
ST_85 : Operation 1156 [11/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1156 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 22> <Delay = 6.07>
ST_86 : Operation 1157 [10/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1157 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 23> <Delay = 6.07>
ST_87 : Operation 1158 [9/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1158 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 24> <Delay = 6.07>
ST_88 : Operation 1159 [8/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1159 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 25> <Delay = 6.07>
ST_89 : Operation 1160 [7/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1160 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 26> <Delay = 6.07>
ST_90 : Operation 1161 [6/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1161 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 27> <Delay = 6.07>
ST_91 : Operation 1162 [5/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1162 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 28> <Delay = 6.07>
ST_92 : Operation 1163 [4/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1163 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 29> <Delay = 6.07>
ST_93 : Operation 1164 [3/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1164 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 30> <Delay = 6.07>
ST_94 : Operation 1165 [2/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1165 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 31> <Delay = 6.07>
ST_95 : Operation 1166 [1/16] (6.07ns)   --->   "%v142 = fdiv float %v140, %v141" [kernel.cpp:214]   --->   Operation 1166 'fdiv' 'v142' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 32> <Delay = 4.43>
ST_96 : Operation 1167 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v142 to double" [kernel.cpp:215]   --->   Operation 1167 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 33> <Delay = 8.67>
ST_97 : Operation 1168 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v142 to double" [kernel.cpp:215]   --->   Operation 1168 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1169 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [kernel.cpp:215]   --->   Operation 1169 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln556_2 = trunc i64 %ireg_V to i63" [kernel.cpp:215]   --->   Operation 1170 'trunc' 'trunc_ln556_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1171 [1/1] (0.00ns)   --->   "%p_Result_50 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [kernel.cpp:215]   --->   Operation 1171 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1172 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [kernel.cpp:215]   --->   Operation 1172 'partselect' 'exp_tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [kernel.cpp:215]   --->   Operation 1173 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_V to i52" [kernel.cpp:215]   --->   Operation 1174 'trunc' 'trunc_ln565_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_33 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_2)" [kernel.cpp:215]   --->   Operation 1175 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1176 [1/1] (0.00ns)   --->   "%p_Result_51 = zext i53 %tmp_33 to i54" [kernel.cpp:215]   --->   Operation 1176 'zext' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1177 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, %p_Result_51" [kernel.cpp:215]   --->   Operation 1177 'sub' 'man_V_7' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1178 [1/1] (0.94ns)   --->   "%man_V_8 = select i1 %p_Result_50, i54 %man_V_7, i54 %p_Result_51" [kernel.cpp:215]   --->   Operation 1178 'select' 'man_V_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1179 [1/1] (2.78ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_2, 0" [kernel.cpp:215]   --->   Operation 1179 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1180 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, %zext_ln461_1" [kernel.cpp:215]   --->   Operation 1180 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1181 [1/1] (1.99ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_2, 16" [kernel.cpp:215]   --->   Operation 1181 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1182 [1/1] (1.54ns)   --->   "%add_ln581_1 = add i12 -16, %F2_2" [kernel.cpp:215]   --->   Operation 1182 'add' 'add_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1183 [1/1] (1.54ns)   --->   "%sub_ln581_1 = sub i12 16, %F2_2" [kernel.cpp:215]   --->   Operation 1183 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1184 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [kernel.cpp:215]   --->   Operation 1184 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1185 [1/1] (1.99ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_2, 16" [kernel.cpp:215]   --->   Operation 1185 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_8 to i24" [kernel.cpp:215]   --->   Operation 1186 'trunc' 'trunc_ln583_2' <Predicate = true> <Delay = 0.00>

State 98 <SV = 34> <Delay = 8.27>
ST_98 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2 to i32" [kernel.cpp:215]   --->   Operation 1187 'sext' 'sext_ln581_2' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1188 [1/1] (1.99ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_2, 54" [kernel.cpp:215]   --->   Operation 1188 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1189 [1/1] (1.99ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt_2, 24" [kernel.cpp:215]   --->   Operation 1189 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_2 to i54" [kernel.cpp:215]   --->   Operation 1190 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%ashr_ln586_1 = ashr i54 %man_V_8, %zext_ln586_1" [kernel.cpp:215]   --->   Operation 1191 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%trunc_ln586_2 = trunc i54 %ashr_ln586_1 to i24" [kernel.cpp:215]   --->   Operation 1192 'trunc' 'trunc_ln586_2' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%bitcast_ln696 = bitcast float %v142 to i32" [kernel.cpp:215]   --->   Operation 1193 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [kernel.cpp:215]   --->   Operation 1194 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_9)   --->   "%select_ln588_2 = select i1 %tmp_142, i24 -1, i24 0" [kernel.cpp:215]   --->   Operation 1195 'select' 'select_ln588_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%sext_ln581_2cast = trunc i32 %sext_ln581_2 to i24" [kernel.cpp:215]   --->   Operation 1196 'trunc' 'sext_ln581_2cast' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%shl_ln604_1 = shl i24 %trunc_ln583_2, %sext_ln581_2cast" [kernel.cpp:215]   --->   Operation 1197 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_1, true" [kernel.cpp:215]   --->   Operation 1198 'xor' 'xor_ln571_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln582_2 = and i1 %icmp_ln582_1, %xor_ln571_2" [kernel.cpp:215]   --->   Operation 1199 'and' 'and_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1200 [1/1] (0.97ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_1, %icmp_ln582_1" [kernel.cpp:215]   --->   Operation 1200 'or' 'or_ln582_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, true" [kernel.cpp:215]   --->   Operation 1201 'xor' 'xor_ln582_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1202 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_1, %xor_ln582_2" [kernel.cpp:215]   --->   Operation 1202 'and' 'and_ln581_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_4)   --->   "%xor_ln585_2 = xor i1 %icmp_ln585_1, true" [kernel.cpp:215]   --->   Operation 1203 'xor' 'xor_ln585_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1204 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_4 = and i1 %and_ln581_2, %xor_ln585_2" [kernel.cpp:215]   --->   Operation 1204 'and' 'and_ln585_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln585_5 = and i1 %and_ln581_2, %icmp_ln585_1" [kernel.cpp:215]   --->   Operation 1205 'and' 'and_ln585_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%or_ln581_2 = or i1 %or_ln582_2, %icmp_ln581_1" [kernel.cpp:215]   --->   Operation 1206 'or' 'or_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_2)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, true" [kernel.cpp:215]   --->   Operation 1207 'xor' 'xor_ln581_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1208 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_2 = and i1 %icmp_ln603_1, %xor_ln581_2" [kernel.cpp:215]   --->   Operation 1208 'and' 'and_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1209 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %and_ln603_2, i24 %shl_ln604_1, i24 %trunc_ln586_2" [kernel.cpp:215]   --->   Operation 1209 'select' 'select_ln603_8' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1210 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %and_ln603_2, %and_ln585_5" [kernel.cpp:215]   --->   Operation 1210 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1211 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_9 = select i1 %and_ln585_4, i24 %select_ln588_2, i24 %trunc_ln583_2" [kernel.cpp:215]   --->   Operation 1211 'select' 'select_ln603_9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%or_ln603_7 = or i1 %and_ln585_4, %and_ln582_2" [kernel.cpp:215]   --->   Operation 1212 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node v143_V)   --->   "%select_ln603_10 = select i1 %or_ln603_6, i24 %select_ln603_8, i24 %select_ln603_9" [kernel.cpp:215]   --->   Operation 1213 'select' 'select_ln603_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1214 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %or_ln603_6, %or_ln603_7" [kernel.cpp:215]   --->   Operation 1214 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1215 [1/1] (0.69ns) (out node of the LUT)   --->   "%v143_V = select i1 %or_ln603_8, i24 %select_ln603_10, i24 0" [kernel.cpp:215]   --->   Operation 1215 'select' 'v143_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 99 <SV = 35> <Delay = 3.25>
ST_99 : Operation 1216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str26) nounwind" [kernel.cpp:211]   --->   Operation 1216 'specloopname' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1217 [1/1] (0.00ns)   --->   "%attn_sf_attn_sfm_V_a = getelementptr [144 x i24]* %attn_sf_attn_sfm_V, i64 0, i64 %sext_ln212" [kernel.cpp:216]   --->   Operation 1217 'getelementptr' 'attn_sf_attn_sfm_V_a' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1218 [1/1] (3.25ns)   --->   "store i24 %v143_V, i24* %attn_sf_attn_sfm_V_a, align 4" [kernel.cpp:216]   --->   Operation 1218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_99 : Operation 1219 [1/1] (0.00ns)   --->   "br label %18" [kernel.cpp:211]   --->   Operation 1219 'br' <Predicate = true> <Delay = 0.00>

State 100 <SV = 13> <Delay = 1.91>
ST_100 : Operation 1220 [1/1] (0.00ns)   --->   "%x_10_0 = phi i4 [ %x_10, %l_attn_sf_context_i_x_10_end ], [ 0, %.preheader5158.preheader ]"   --->   Operation 1220 'phi' 'x_10_0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1221 [1/1] (1.30ns)   --->   "%icmp_ln220 = icmp eq i4 %x_10_0, -4" [kernel.cpp:220]   --->   Operation 1221 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1222 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1222 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1223 [1/1] (1.73ns)   --->   "%x_10 = add i4 %x_10_0, 1" [kernel.cpp:220]   --->   Operation 1223 'add' 'x_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %.preheader5157.preheader, label %l_attn_sf_context_i_x_10_begin" [kernel.cpp:220]   --->   Operation 1224 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str27) nounwind" [kernel.cpp:220]   --->   Operation 1225 'specloopname' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_100 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str27)" [kernel.cpp:220]   --->   Operation 1226 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_100 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %x_10_0, i4 0)" [kernel.cpp:227]   --->   Operation 1227 'bitconcatenate' 'tmp_102' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_100 : Operation 1228 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i8 %tmp_102 to i9" [kernel.cpp:227]   --->   Operation 1228 'zext' 'zext_ln227' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_100 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_103 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_10_0, i2 0)" [kernel.cpp:227]   --->   Operation 1229 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_100 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i6 %tmp_103 to i9" [kernel.cpp:227]   --->   Operation 1230 'zext' 'zext_ln227_1' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_100 : Operation 1231 [1/1] (1.91ns)   --->   "%sub_ln227 = sub i9 %zext_ln227, %zext_ln227_1" [kernel.cpp:227]   --->   Operation 1231 'sub' 'sub_ln227' <Predicate = (!icmp_ln220)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_104 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %x_10_0, i6 0)" [kernel.cpp:241]   --->   Operation 1232 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_100 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i10 %tmp_104 to i11" [kernel.cpp:221]   --->   Operation 1233 'zext' 'zext_ln221' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_100 : Operation 1234 [1/1] (1.76ns)   --->   "br label %19" [kernel.cpp:221]   --->   Operation 1234 'br' <Predicate = (!icmp_ln220)> <Delay = 1.76>
ST_100 : Operation 1235 [1/1] (1.76ns)   --->   "br label %.preheader5157" [kernel.cpp:244]   --->   Operation 1235 'br' <Predicate = (icmp_ln220)> <Delay = 1.76>

State 101 <SV = 14> <Delay = 1.87>
ST_101 : Operation 1236 [1/1] (0.00ns)   --->   "%y_9_0 = phi i7 [ 0, %l_attn_sf_context_i_x_10_begin ], [ %y_9, %l_y_9_end ]"   --->   Operation 1236 'phi' 'y_9_0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1237 [1/1] (1.48ns)   --->   "%icmp_ln221 = icmp eq i7 %y_9_0, -64" [kernel.cpp:221]   --->   Operation 1237 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1238 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 1238 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1239 [1/1] (1.87ns)   --->   "%y_9 = add i7 %y_9_0, 1" [kernel.cpp:221]   --->   Operation 1239 'add' 'y_9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1240 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %l_attn_sf_context_i_x_10_end, label %l_y_9_begin" [kernel.cpp:221]   --->   Operation 1240 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str28) nounwind" [kernel.cpp:221]   --->   Operation 1241 'specloopname' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_101 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str28)" [kernel.cpp:221]   --->   Operation 1242 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_101 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i7 %y_9_0 to i11" [kernel.cpp:241]   --->   Operation 1243 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_101 : Operation 1244 [1/1] (1.73ns)   --->   "%add_ln203_10 = add i11 %zext_ln221, %zext_ln203_17" [kernel.cpp:241]   --->   Operation 1244 'add' 'add_ln203_10' <Predicate = (!icmp_ln221)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i11 %add_ln203_10 to i64" [kernel.cpp:241]   --->   Operation 1245 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_101 : Operation 1246 [1/1] (0.00ns)   --->   "%attn_sf_context_i_V_s = getelementptr [768 x i24]* %attn_sf_context_i_V, i64 0, i64 %zext_ln203_18" [kernel.cpp:241]   --->   Operation 1246 'getelementptr' 'attn_sf_context_i_V_s' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_101 : Operation 1247 [1/1] (1.76ns)   --->   "br label %20" [kernel.cpp:225]   --->   Operation 1247 'br' <Predicate = (!icmp_ln221)> <Delay = 1.76>
ST_101 : Operation 1248 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str27, i32 %tmp_30)" [kernel.cpp:243]   --->   Operation 1248 'specregionend' 'empty_115' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_101 : Operation 1249 [1/1] (0.00ns)   --->   "br label %.preheader5158" [kernel.cpp:220]   --->   Operation 1249 'br' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 102 <SV = 15> <Delay = 5.07>
ST_102 : Operation 1250 [1/1] (0.00ns)   --->   "%v155_V = phi i24 [ 0, %l_y_9_begin ], [ %v159_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806 ]"   --->   Operation 1250 'phi' 'v155_V' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1251 [1/1] (0.00ns)   --->   "%attn_sf_r4_0 = phi i4 [ 0, %l_y_9_begin ], [ %attn_sf_r4, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806 ]"   --->   Operation 1251 'phi' 'attn_sf_r4_0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1252 [1/1] (1.30ns)   --->   "%icmp_ln225 = icmp eq i4 %attn_sf_r4_0, -4" [kernel.cpp:225]   --->   Operation 1252 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1253 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1253 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1254 [1/1] (1.73ns)   --->   "%attn_sf_r4 = add i4 %attn_sf_r4_0, 1" [kernel.cpp:225]   --->   Operation 1254 'add' 'attn_sf_r4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1255 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %l_y_9_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit806" [kernel.cpp:225]   --->   Operation 1255 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i4 %attn_sf_r4_0 to i9" [kernel.cpp:228]   --->   Operation 1256 'zext' 'zext_ln228' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_102 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %attn_sf_r4_0, i6 0)" [kernel.cpp:228]   --->   Operation 1257 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_102 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln228_1 = zext i10 %tmp_116 to i11" [kernel.cpp:228]   --->   Operation 1258 'zext' 'zext_ln228_1' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_102 : Operation 1259 [1/1] (1.73ns)   --->   "%add_ln228 = add i11 %zext_ln203_17, %zext_ln228_1" [kernel.cpp:228]   --->   Operation 1259 'add' 'add_ln228' <Predicate = (!icmp_ln225)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln228_2 = zext i11 %add_ln228 to i64" [kernel.cpp:228]   --->   Operation 1260 'zext' 'zext_ln228_2' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_102 : Operation 1261 [1/1] (0.00ns)   --->   "%attn_sf_V_i_V_addr_1 = getelementptr [768 x i24]* %attn_sf_V_i_V, i64 0, i64 %zext_ln228_2" [kernel.cpp:228]   --->   Operation 1261 'getelementptr' 'attn_sf_V_i_V_addr_1' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_102 : Operation 1262 [1/1] (1.82ns)   --->   "%add_ln227 = add i9 %zext_ln228, %sub_ln227" [kernel.cpp:227]   --->   Operation 1262 'add' 'add_ln227' <Predicate = (!icmp_ln225)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln227 = sext i9 %add_ln227 to i64" [kernel.cpp:227]   --->   Operation 1263 'sext' 'sext_ln227' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_102 : Operation 1264 [1/1] (0.00ns)   --->   "%attn_sf_attn_sfm_V_a_1 = getelementptr [144 x i24]* %attn_sf_attn_sfm_V, i64 0, i64 %sext_ln227" [kernel.cpp:227]   --->   Operation 1264 'getelementptr' 'attn_sf_attn_sfm_V_a_1' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_102 : Operation 1265 [2/2] (3.25ns)   --->   "%v150_V = load i24* %attn_sf_attn_sfm_V_a_1, align 4" [kernel.cpp:227]   --->   Operation 1265 'load' 'v150_V' <Predicate = (!icmp_ln225)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_102 : Operation 1266 [2/2] (3.25ns)   --->   "%v151_V = load i24* %attn_sf_V_i_V_addr_1, align 4" [kernel.cpp:228]   --->   Operation 1266 'load' 'v151_V' <Predicate = (!icmp_ln225)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_102 : Operation 1267 [1/1] (3.25ns)   --->   "store i24 %v155_V, i24* %attn_sf_context_i_V_s, align 4" [kernel.cpp:241]   --->   Operation 1267 'store' <Predicate = (icmp_ln225)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_102 : Operation 1268 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str28, i32 %tmp_37)" [kernel.cpp:242]   --->   Operation 1268 'specregionend' 'empty_114' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_102 : Operation 1269 [1/1] (0.00ns)   --->   "br label %19" [kernel.cpp:221]   --->   Operation 1269 'br' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 103 <SV = 16> <Delay = 3.25>
ST_103 : Operation 1270 [1/2] (3.25ns)   --->   "%v150_V = load i24* %attn_sf_attn_sfm_V_a_1, align 4" [kernel.cpp:227]   --->   Operation 1270 'load' 'v150_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_103 : Operation 1271 [1/2] (3.25ns)   --->   "%v151_V = load i24* %attn_sf_V_i_V_addr_1, align 4" [kernel.cpp:228]   --->   Operation 1271 'load' 'v151_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 104 <SV = 17> <Delay = 8.51>
ST_104 : Operation 1272 [1/1] (0.00ns)   --->   "%v152_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v150_V, i16 0)" [kernel.cpp:229]   --->   Operation 1272 'bitconcatenate' 'v152_V' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1273 [1/1] (0.00ns)   --->   "%v153_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v151_V, i16 0)" [kernel.cpp:230]   --->   Operation 1273 'bitconcatenate' 'v153_V' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i40 %v152_V to i80" [kernel.cpp:231]   --->   Operation 1274 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i40 %v153_V to i80" [kernel.cpp:231]   --->   Operation 1275 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1276 [1/1] (8.51ns)   --->   "%r_V_4 = mul i80 %sext_ln1116_6, %sext_ln1118_6" [kernel.cpp:231]   --->   Operation 1276 'mul' 'r_V_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln700_5 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_4, i32 32, i32 71)" [kernel.cpp:235]   --->   Operation 1277 'partselect' 'trunc_ln700_5' <Predicate = true> <Delay = 0.00>

State 105 <SV = 18> <Delay = 2.87>
ST_105 : Operation 1278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str29) nounwind" [kernel.cpp:225]   --->   Operation 1278 'specloopname' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1279 [1/1] (0.00ns)   --->   "%v157_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v155_V, i16 0)" [kernel.cpp:234]   --->   Operation 1279 'bitconcatenate' 'v157_V' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1280 [1/1] (2.87ns)   --->   "%v158_V = add i40 %v157_V, %trunc_ln700_5" [kernel.cpp:235]   --->   Operation 1280 'add' 'v158_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1281 [1/1] (0.00ns)   --->   "%v159_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v158_V, i32 16, i32 39)" [kernel.cpp:236]   --->   Operation 1281 'partselect' 'v159_V' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1282 [1/1] (0.00ns)   --->   "br label %20" [kernel.cpp:225]   --->   Operation 1282 'br' <Predicate = true> <Delay = 0.00>

State 106 <SV = 14> <Delay = 1.81>
ST_106 : Operation 1283 [1/1] (0.00ns)   --->   "%attn_sf_ct_m_0 = phi i4 [ %attn_sf_ct_m, %l_attn_sf_ct_m_end ], [ 0, %.preheader5157.preheader ]"   --->   Operation 1283 'phi' 'attn_sf_ct_m_0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1284 [1/1] (1.30ns)   --->   "%icmp_ln244 = icmp eq i4 %attn_sf_ct_m_0, -4" [kernel.cpp:244]   --->   Operation 1284 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1285 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1285 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1286 [1/1] (1.73ns)   --->   "%attn_sf_ct_m = add i4 %attn_sf_ct_m_0, 1" [kernel.cpp:244]   --->   Operation 1286 'add' 'attn_sf_ct_m' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1287 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %l_attn_sf_mutihead_loop_i_end, label %l_attn_sf_ct_m_begin" [kernel.cpp:244]   --->   Operation 1287 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str30) nounwind" [kernel.cpp:244]   --->   Operation 1288 'specloopname' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)" [kernel.cpp:244]   --->   Operation 1289 'specregionbegin' 'tmp_32' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_109 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %attn_sf_ct_m_0, i10 0)" [kernel.cpp:247]   --->   Operation 1290 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i14 %tmp_109 to i15" [kernel.cpp:247]   --->   Operation 1291 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_110 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %attn_sf_ct_m_0, i8 0)" [kernel.cpp:247]   --->   Operation 1292 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i12 %tmp_110 to i15" [kernel.cpp:247]   --->   Operation 1293 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1294 [1/1] (1.81ns)   --->   "%sub_ln203_4 = sub i15 %zext_ln203_15, %zext_ln203_16" [kernel.cpp:247]   --->   Operation 1294 'sub' 'sub_ln203_4' <Predicate = (!icmp_ln244)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_111 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %attn_sf_ct_m_0, i6 0)" [kernel.cpp:246]   --->   Operation 1295 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i10 %tmp_111 to i11" [kernel.cpp:245]   --->   Operation 1296 'zext' 'zext_ln245_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1297 [1/1] (1.76ns)   --->   "br label %21" [kernel.cpp:245]   --->   Operation 1297 'br' <Predicate = (!icmp_ln244)> <Delay = 1.76>
ST_106 : Operation 1298 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str11, i32 %tmp_6)" [kernel.cpp:250]   --->   Operation 1298 'specregionend' 'empty_119' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_106 : Operation 1299 [1/1] (0.00ns)   --->   "br label %.preheader5166" [kernel.cpp:133]   --->   Operation 1299 'br' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 107 <SV = 15> <Delay = 4.98>
ST_107 : Operation 1300 [1/1] (0.00ns)   --->   "%attn_sf_ct_n_0 = phi i7 [ 0, %l_attn_sf_ct_m_begin ], [ %attn_sf_ct_n, %22 ]"   --->   Operation 1300 'phi' 'attn_sf_ct_n_0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i7 %attn_sf_ct_n_0 to i10" [kernel.cpp:245]   --->   Operation 1301 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1302 [1/1] (1.48ns)   --->   "%icmp_ln245 = icmp eq i7 %attn_sf_ct_n_0, -64" [kernel.cpp:245]   --->   Operation 1302 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1303 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 1303 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1304 [1/1] (1.87ns)   --->   "%attn_sf_ct_n = add i7 %attn_sf_ct_n_0, 1" [kernel.cpp:245]   --->   Operation 1304 'add' 'attn_sf_ct_n' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1305 [1/1] (0.00ns)   --->   "br i1 %icmp_ln245, label %l_attn_sf_ct_m_end, label %22" [kernel.cpp:245]   --->   Operation 1305 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i7 %attn_sf_ct_n_0 to i11" [kernel.cpp:246]   --->   Operation 1306 'zext' 'zext_ln246' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_107 : Operation 1307 [1/1] (1.73ns)   --->   "%add_ln246 = add i11 %zext_ln245_1, %zext_ln246" [kernel.cpp:246]   --->   Operation 1307 'add' 'add_ln246' <Predicate = (!icmp_ln245)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln246_1 = zext i11 %add_ln246 to i64" [kernel.cpp:246]   --->   Operation 1308 'zext' 'zext_ln246_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_107 : Operation 1309 [1/1] (0.00ns)   --->   "%attn_sf_context_i_V_1 = getelementptr [768 x i24]* %attn_sf_context_i_V, i64 0, i64 %zext_ln246_1" [kernel.cpp:246]   --->   Operation 1309 'getelementptr' 'attn_sf_context_i_V_1' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_107 : Operation 1310 [2/2] (3.25ns)   --->   "%v163_V = load i24* %attn_sf_context_i_V_1, align 4" [kernel.cpp:246]   --->   Operation 1310 'load' 'v163_V' <Predicate = (!icmp_ln245)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_107 : Operation 1311 [1/1] (1.73ns)   --->   "%add_ln247 = add i10 %zext_ln245, %shl_ln" [kernel.cpp:247]   --->   Operation 1311 'add' 'add_ln247' <Predicate = (!icmp_ln245)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i10 %add_ln247 to i15" [kernel.cpp:247]   --->   Operation 1312 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_107 : Operation 1313 [1/1] (1.94ns)   --->   "%add_ln203_12 = add i15 %sub_ln203_4, %zext_ln203_19" [kernel.cpp:247]   --->   Operation 1313 'add' 'add_ln203_12' <Predicate = (!icmp_ln245)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1314 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp_32)" [kernel.cpp:249]   --->   Operation 1314 'specregionend' 'empty_118' <Predicate = (icmp_ln245)> <Delay = 0.00>
ST_107 : Operation 1315 [1/1] (0.00ns)   --->   "br label %.preheader5157" [kernel.cpp:244]   --->   Operation 1315 'br' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 108 <SV = 16> <Delay = 6.50>
ST_108 : Operation 1316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str31) nounwind" [kernel.cpp:245]   --->   Operation 1316 'specloopname' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1317 [1/2] (3.25ns)   --->   "%v163_V = load i24* %attn_sf_context_i_V_1, align 4" [kernel.cpp:246]   --->   Operation 1317 'load' 'v163_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_108 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln203_8 = sext i15 %add_ln203_12 to i64" [kernel.cpp:247]   --->   Operation 1318 'sext' 'sext_ln203_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1319 [1/1] (0.00ns)   --->   "%attn_sf_context_V_ad_1 = getelementptr [9216 x i24]* %attn_sf_context_V, i64 0, i64 %sext_ln203_8" [kernel.cpp:247]   --->   Operation 1319 'getelementptr' 'attn_sf_context_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1320 [1/1] (3.25ns)   --->   "store i24 %v163_V, i24* %attn_sf_context_V_ad_1, align 4" [kernel.cpp:247]   --->   Operation 1320 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_108 : Operation 1321 [1/1] (0.00ns)   --->   "br label %21" [kernel.cpp:245]   --->   Operation 1321 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 6> <Delay = 1.81>
ST_109 : Operation 1322 [1/1] (0.00ns)   --->   "%x_11_0 = phi i4 [ %x_11, %l_attn_ds_outp_x_11_end ], [ 0, %.preheader5156.preheader ]"   --->   Operation 1322 'phi' 'x_11_0' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1323 [1/1] (1.30ns)   --->   "%icmp_ln252 = icmp eq i4 %x_11_0, -4" [kernel.cpp:252]   --->   Operation 1323 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1324 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1324 'speclooptripcount' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1325 [1/1] (1.73ns)   --->   "%x_11 = add i4 %x_11_0, 1" [kernel.cpp:252]   --->   Operation 1325 'add' 'x_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1326 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %.preheader5155.preheader, label %l_attn_ds_outp_x_11_begin" [kernel.cpp:252]   --->   Operation 1326 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str32) nounwind" [kernel.cpp:252]   --->   Operation 1327 'specloopname' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_109 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str32)" [kernel.cpp:252]   --->   Operation 1328 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_109 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_59 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_11_0, i10 0)" [kernel.cpp:259]   --->   Operation 1329 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_109 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i14 %tmp_59 to i15" [kernel.cpp:259]   --->   Operation 1330 'zext' 'zext_ln259' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_109 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_60 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_11_0, i8 0)" [kernel.cpp:259]   --->   Operation 1331 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_109 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln259_1 = zext i12 %tmp_60 to i15" [kernel.cpp:259]   --->   Operation 1332 'zext' 'zext_ln259_1' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_109 : Operation 1333 [1/1] (1.81ns)   --->   "%sub_ln259 = sub i15 %zext_ln259, %zext_ln259_1" [kernel.cpp:259]   --->   Operation 1333 'sub' 'sub_ln259' <Predicate = (!icmp_ln252)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1334 [1/1] (1.76ns)   --->   "br label %23" [kernel.cpp:253]   --->   Operation 1334 'br' <Predicate = (!icmp_ln252)> <Delay = 1.76>
ST_109 : Operation 1335 [1/1] (1.76ns)   --->   "br label %.preheader5155" [kernel.cpp:282]   --->   Operation 1335 'br' <Predicate = (icmp_ln252)> <Delay = 1.76>

State 110 <SV = 7> <Delay = 2.19>
ST_110 : Operation 1336 [1/1] (0.00ns)   --->   "%y_10_0 = phi i10 [ 0, %l_attn_ds_outp_x_11_begin ], [ %y_10, %l_y_10_end ]"   --->   Operation 1336 'phi' 'y_10_0' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1337 [1/1] (1.77ns)   --->   "%icmp_ln253 = icmp eq i10 %y_10_0, -256" [kernel.cpp:253]   --->   Operation 1337 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1338 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 1338 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1339 [1/1] (1.73ns)   --->   "%y_10 = add i10 %y_10_0, 1" [kernel.cpp:253]   --->   Operation 1339 'add' 'y_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1340 [1/1] (0.00ns)   --->   "br i1 %icmp_ln253, label %l_attn_ds_outp_x_11_end, label %l_y_10_begin" [kernel.cpp:253]   --->   Operation 1340 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str33) nounwind" [kernel.cpp:253]   --->   Operation 1341 'specloopname' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str33)" [kernel.cpp:253]   --->   Operation 1342 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i10 %y_10_0 to i64" [kernel.cpp:260]   --->   Operation 1343 'zext' 'zext_ln260' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i10 %y_10_0 to i15" [kernel.cpp:260]   --->   Operation 1344 'zext' 'zext_ln260_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_66 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_10_0, i10 0)" [kernel.cpp:260]   --->   Operation 1345 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i20 %tmp_66 to i21" [kernel.cpp:260]   --->   Operation 1346 'zext' 'zext_ln260_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_67 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_10_0, i8 0)" [kernel.cpp:260]   --->   Operation 1347 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln260_3 = zext i18 %tmp_67 to i21" [kernel.cpp:260]   --->   Operation 1348 'zext' 'zext_ln260_3' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1349 [1/1] (2.19ns)   --->   "%sub_ln260 = sub i21 %zext_ln260_2, %zext_ln260_3" [kernel.cpp:260]   --->   Operation 1349 'sub' 'sub_ln260' <Predicate = (!icmp_ln253)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1350 [1/1] (1.94ns)   --->   "%add_ln203_4 = add i15 %sub_ln259, %zext_ln260_1" [kernel.cpp:278]   --->   Operation 1350 'add' 'add_ln203_4' <Predicate = (!icmp_ln253)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln203_4 = sext i15 %add_ln203_4 to i64" [kernel.cpp:278]   --->   Operation 1351 'sext' 'sext_ln203_4' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1352 [1/1] (0.00ns)   --->   "%attn_ds_outp_V_addr_1 = getelementptr [9216 x i24]* %attn_ds_outp_V, i64 0, i64 %sext_ln203_4" [kernel.cpp:278]   --->   Operation 1352 'getelementptr' 'attn_ds_outp_V_addr_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1353 [1/1] (1.76ns)   --->   "br label %24" [kernel.cpp:257]   --->   Operation 1353 'br' <Predicate = (!icmp_ln253)> <Delay = 1.76>
ST_110 : Operation 1354 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str32, i32 %tmp_8)" [kernel.cpp:280]   --->   Operation 1354 'specregionend' 'empty_124' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_110 : Operation 1355 [1/1] (0.00ns)   --->   "br label %.preheader5156" [kernel.cpp:252]   --->   Operation 1355 'br' <Predicate = (icmp_ln253)> <Delay = 0.00>

State 111 <SV = 8> <Delay = 5.47>
ST_111 : Operation 1356 [1/1] (0.00ns)   --->   "%v175_V = phi i24 [ 0, %l_y_10_begin ], [ %v179_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704 ]"   --->   Operation 1356 'phi' 'v175_V' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1357 [1/1] (0.00ns)   --->   "%attn_ds_r_0 = phi i10 [ 0, %l_y_10_begin ], [ %attn_ds_r, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704 ]"   --->   Operation 1357 'phi' 'attn_ds_r_0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1358 [1/1] (1.77ns)   --->   "%icmp_ln257 = icmp eq i10 %attn_ds_r_0, -256" [kernel.cpp:257]   --->   Operation 1358 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1359 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 1359 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1360 [1/1] (1.73ns)   --->   "%attn_ds_r = add i10 %attn_ds_r_0, 1" [kernel.cpp:257]   --->   Operation 1360 'add' 'attn_ds_r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1361 [1/1] (0.00ns)   --->   "br i1 %icmp_ln257, label %l_y_10_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit704" [kernel.cpp:257]   --->   Operation 1361 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln260_4 = zext i10 %attn_ds_r_0 to i15" [kernel.cpp:260]   --->   Operation 1362 'zext' 'zext_ln260_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_111 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln260_5 = zext i10 %attn_ds_r_0 to i21" [kernel.cpp:260]   --->   Operation 1363 'zext' 'zext_ln260_5' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_111 : Operation 1364 [1/1] (2.22ns)   --->   "%add_ln260 = add i21 %zext_ln260_5, %sub_ln260" [kernel.cpp:260]   --->   Operation 1364 'add' 'add_ln260' <Predicate = (!icmp_ln257)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i21 %add_ln260 to i64" [kernel.cpp:260]   --->   Operation 1365 'sext' 'sext_ln260' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_111 : Operation 1366 [1/1] (0.00ns)   --->   "%v7_V_addr = getelementptr [589824 x i24]* %v7_V, i64 0, i64 %sext_ln260" [kernel.cpp:260]   --->   Operation 1366 'getelementptr' 'v7_V_addr' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_111 : Operation 1367 [1/1] (1.94ns)   --->   "%add_ln259 = add i15 %zext_ln260_4, %sub_ln259" [kernel.cpp:259]   --->   Operation 1367 'add' 'add_ln259' <Predicate = (!icmp_ln257)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1368 [4/4] (3.25ns)   --->   "%v171_V = load i24* %v7_V_addr, align 4" [kernel.cpp:260]   --->   Operation 1368 'load' 'v171_V' <Predicate = (!icmp_ln257)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_111 : Operation 1369 [1/1] (0.00ns)   --->   "%v8_V_addr = getelementptr [768 x i24]* %v8_V, i64 0, i64 %zext_ln260" [kernel.cpp:273]   --->   Operation 1369 'getelementptr' 'v8_V_addr' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_111 : Operation 1370 [2/2] (3.25ns)   --->   "%v181_V = load i24* %v8_V_addr, align 4" [kernel.cpp:273]   --->   Operation 1370 'load' 'v181_V' <Predicate = (icmp_ln257)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 112 <SV = 9> <Delay = 3.25>
ST_112 : Operation 1371 [3/4] (3.25ns)   --->   "%v171_V = load i24* %v7_V_addr, align 4" [kernel.cpp:260]   --->   Operation 1371 'load' 'v171_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 113 <SV = 10> <Delay = 3.25>
ST_113 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln259 = sext i15 %add_ln259 to i64" [kernel.cpp:259]   --->   Operation 1372 'sext' 'sext_ln259' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1373 [1/1] (0.00ns)   --->   "%attn_sf_context_V_ad_2 = getelementptr [9216 x i24]* %attn_sf_context_V, i64 0, i64 %sext_ln259" [kernel.cpp:259]   --->   Operation 1373 'getelementptr' 'attn_sf_context_V_ad_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1374 [2/2] (3.25ns)   --->   "%v170_V = load i24* %attn_sf_context_V_ad_2, align 4" [kernel.cpp:259]   --->   Operation 1374 'load' 'v170_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_113 : Operation 1375 [2/4] (3.25ns)   --->   "%v171_V = load i24* %v7_V_addr, align 4" [kernel.cpp:260]   --->   Operation 1375 'load' 'v171_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 114 <SV = 11> <Delay = 3.25>
ST_114 : Operation 1376 [1/2] (3.25ns)   --->   "%v170_V = load i24* %attn_sf_context_V_ad_2, align 4" [kernel.cpp:259]   --->   Operation 1376 'load' 'v170_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_114 : Operation 1377 [1/4] (3.25ns)   --->   "%v171_V = load i24* %v7_V_addr, align 4" [kernel.cpp:260]   --->   Operation 1377 'load' 'v171_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 115 <SV = 12> <Delay = 8.51>
ST_115 : Operation 1378 [1/1] (0.00ns)   --->   "%v172_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v170_V, i16 0)" [kernel.cpp:261]   --->   Operation 1378 'bitconcatenate' 'v172_V' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1379 [1/1] (0.00ns)   --->   "%v173_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v171_V, i16 0)" [kernel.cpp:262]   --->   Operation 1379 'bitconcatenate' 'v173_V' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i40 %v172_V to i80" [kernel.cpp:263]   --->   Operation 1380 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i40 %v173_V to i80" [kernel.cpp:263]   --->   Operation 1381 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1382 [1/1] (8.51ns)   --->   "%r_V_5 = mul i80 %sext_ln1116_3, %sext_ln1118_3" [kernel.cpp:263]   --->   Operation 1382 'mul' 'r_V_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln700_3 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_5, i32 32, i32 71)" [kernel.cpp:267]   --->   Operation 1383 'partselect' 'trunc_ln700_3' <Predicate = true> <Delay = 0.00>

State 116 <SV = 13> <Delay = 2.87>
ST_116 : Operation 1384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str34) nounwind" [kernel.cpp:257]   --->   Operation 1384 'specloopname' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1385 [1/1] (0.00ns)   --->   "%v177_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v175_V, i16 0)" [kernel.cpp:266]   --->   Operation 1385 'bitconcatenate' 'v177_V' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1386 [1/1] (2.87ns)   --->   "%v178_V = add i40 %v177_V, %trunc_ln700_3" [kernel.cpp:267]   --->   Operation 1386 'add' 'v178_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1387 [1/1] (0.00ns)   --->   "%v179_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v178_V, i32 16, i32 39)" [kernel.cpp:268]   --->   Operation 1387 'partselect' 'v179_V' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1388 [1/1] (0.00ns)   --->   "br label %24" [kernel.cpp:257]   --->   Operation 1388 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 9> <Delay = 5.56>
ST_117 : Operation 1389 [1/2] (3.25ns)   --->   "%v181_V = load i24* %v8_V_addr, align 4" [kernel.cpp:273]   --->   Operation 1389 'load' 'v181_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_117 : Operation 1390 [1/1] (2.31ns)   --->   "%v185_V = add i24 %v181_V, %v175_V" [kernel.cpp:277]   --->   Operation 1390 'add' 'v185_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 10> <Delay = 3.25>
ST_118 : Operation 1391 [1/1] (3.25ns)   --->   "store i24 %v185_V, i24* %attn_ds_outp_V_addr_1, align 4" [kernel.cpp:278]   --->   Operation 1391 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_118 : Operation 1392 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str33, i32 %tmp_10)" [kernel.cpp:279]   --->   Operation 1392 'specregionend' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1393 [1/1] (0.00ns)   --->   "br label %23" [kernel.cpp:253]   --->   Operation 1393 'br' <Predicate = true> <Delay = 0.00>

State 119 <SV = 7> <Delay = 1.81>
ST_119 : Operation 1394 [1/1] (0.00ns)   --->   "%x_12_0 = phi i4 [ %x_12, %l_attn_res_outp_x_12_end ], [ 0, %.preheader5155.preheader ]"   --->   Operation 1394 'phi' 'x_12_0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1395 [1/1] (1.30ns)   --->   "%icmp_ln282 = icmp eq i4 %x_12_0, -4" [kernel.cpp:282]   --->   Operation 1395 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1396 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1396 'speclooptripcount' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1397 [1/1] (1.73ns)   --->   "%x_12 = add i4 %x_12_0, 1" [kernel.cpp:282]   --->   Operation 1397 'add' 'x_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1398 [1/1] (0.00ns)   --->   "br i1 %icmp_ln282, label %.preheader5154.preheader, label %l_attn_res_outp_x_12_begin" [kernel.cpp:282]   --->   Operation 1398 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str35) nounwind" [kernel.cpp:282]   --->   Operation 1399 'specloopname' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_119 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str35)" [kernel.cpp:282]   --->   Operation 1400 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_119 : Operation 1401 [1/1] (0.00ns)   --->   "%tmp_64 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_12_0, i10 0)" [kernel.cpp:285]   --->   Operation 1401 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_119 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i14 %tmp_64 to i15" [kernel.cpp:285]   --->   Operation 1402 'zext' 'zext_ln285' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_119 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_65 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_12_0, i8 0)" [kernel.cpp:285]   --->   Operation 1403 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_119 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln285_1 = zext i12 %tmp_65 to i15" [kernel.cpp:285]   --->   Operation 1404 'zext' 'zext_ln285_1' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_119 : Operation 1405 [1/1] (1.81ns)   --->   "%sub_ln285 = sub i15 %zext_ln285, %zext_ln285_1" [kernel.cpp:285]   --->   Operation 1405 'sub' 'sub_ln285' <Predicate = (!icmp_ln282)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1406 [1/1] (1.76ns)   --->   "br label %25" [kernel.cpp:283]   --->   Operation 1406 'br' <Predicate = (!icmp_ln282)> <Delay = 1.76>
ST_119 : Operation 1407 [1/1] (1.76ns)   --->   "br label %.preheader5154" [kernel.cpp:294]   --->   Operation 1407 'br' <Predicate = (icmp_ln282)> <Delay = 1.76>

State 120 <SV = 8> <Delay = 5.19>
ST_120 : Operation 1408 [1/1] (0.00ns)   --->   "%y_11_0 = phi i10 [ 0, %l_attn_res_outp_x_12_begin ], [ %y_11, %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv ]"   --->   Operation 1408 'phi' 'y_11_0' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1409 [1/1] (1.77ns)   --->   "%icmp_ln283 = icmp eq i10 %y_11_0, -256" [kernel.cpp:283]   --->   Operation 1409 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1410 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 1410 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1411 [1/1] (1.73ns)   --->   "%y_11 = add i10 %y_11_0, 1" [kernel.cpp:283]   --->   Operation 1411 'add' 'y_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1412 [1/1] (0.00ns)   --->   "br i1 %icmp_ln283, label %l_attn_res_outp_x_12_end, label %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit556_ifconv" [kernel.cpp:283]   --->   Operation 1412 'br' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln285_2 = zext i10 %y_11_0 to i15" [kernel.cpp:285]   --->   Operation 1413 'zext' 'zext_ln285_2' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_120 : Operation 1414 [1/1] (1.94ns)   --->   "%add_ln285 = add i15 %zext_ln285_2, %sub_ln285" [kernel.cpp:285]   --->   Operation 1414 'add' 'add_ln285' <Predicate = (!icmp_ln283)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln285 = sext i15 %add_ln285 to i64" [kernel.cpp:285]   --->   Operation 1415 'sext' 'sext_ln285' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_120 : Operation 1416 [1/1] (0.00ns)   --->   "%v0_V_addr_3 = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln285" [kernel.cpp:285]   --->   Operation 1416 'getelementptr' 'v0_V_addr_3' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_120 : Operation 1417 [1/1] (0.00ns)   --->   "%attn_ds_outp_V_addr = getelementptr [9216 x i24]* %attn_ds_outp_V, i64 0, i64 %sext_ln285" [kernel.cpp:284]   --->   Operation 1417 'getelementptr' 'attn_ds_outp_V_addr' <Predicate = (!icmp_ln283)> <Delay = 0.00>
ST_120 : Operation 1418 [2/2] (3.25ns)   --->   "%v189_V = load i24* %attn_ds_outp_V_addr, align 4" [kernel.cpp:284]   --->   Operation 1418 'load' 'v189_V' <Predicate = (!icmp_ln283)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_120 : Operation 1419 [2/2] (3.25ns)   --->   "%v190_V = load i24* %v0_V_addr_3, align 4" [kernel.cpp:285]   --->   Operation 1419 'load' 'v190_V' <Predicate = (!icmp_ln283)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_120 : Operation 1420 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str35, i32 %tmp_9)" [kernel.cpp:292]   --->   Operation 1420 'specregionend' 'empty_127' <Predicate = (icmp_ln283)> <Delay = 0.00>
ST_120 : Operation 1421 [1/1] (0.00ns)   --->   "br label %.preheader5155" [kernel.cpp:282]   --->   Operation 1421 'br' <Predicate = (icmp_ln283)> <Delay = 0.00>

State 121 <SV = 9> <Delay = 5.56>
ST_121 : Operation 1422 [1/2] (3.25ns)   --->   "%v189_V = load i24* %attn_ds_outp_V_addr, align 4" [kernel.cpp:284]   --->   Operation 1422 'load' 'v189_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_121 : Operation 1423 [1/2] (3.25ns)   --->   "%v190_V = load i24* %v0_V_addr_3, align 4" [kernel.cpp:285]   --->   Operation 1423 'load' 'v190_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_121 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %v189_V to i25" [kernel.cpp:288]   --->   Operation 1424 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i24 %v190_V to i25" [kernel.cpp:288]   --->   Operation 1425 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1426 [1/1] (2.31ns)   --->   "%tmp_V_17 = add i25 %sext_ln703_1, %sext_ln703" [kernel.cpp:288]   --->   Operation 1426 'add' 'tmp_V_17' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1427 [1/1] (0.00ns)   --->   "%p_Result_52 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_V_17, i32 24)" [kernel.cpp:289]   --->   Operation 1427 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>

State 122 <SV = 10> <Delay = 6.47>
ST_122 : Operation 1428 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i25 %tmp_V_17, 0" [kernel.cpp:289]   --->   Operation 1428 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1429 [1/1] (2.34ns)   --->   "%tmp_V = sub i25 0, %tmp_V_17" [kernel.cpp:289]   --->   Operation 1429 'sub' 'tmp_V' <Predicate = (p_Result_52)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1430 [1/1] (0.73ns)   --->   "%tmp_V_18 = select i1 %p_Result_52, i25 %tmp_V, i25 %tmp_V_17" [kernel.cpp:289]   --->   Operation 1430 'select' 'tmp_V_18' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 1431 [1/1] (0.00ns)   --->   "%p_Result_s = call i25 @llvm.part.select.i25(i25 %tmp_V_18, i32 24, i32 0) nounwind" [kernel.cpp:289]   --->   Operation 1431 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1432 [1/1] (0.00ns)   --->   "%p_Result_53 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 -1, i25 %p_Result_s)" [kernel.cpp:289]   --->   Operation 1432 'bitconcatenate' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1433 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_53, i1 true) nounwind" [kernel.cpp:289]   --->   Operation 1433 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [kernel.cpp:289]   --->   Operation 1434 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 123 <SV = 11> <Delay = 8.55>
ST_123 : Operation 1435 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 25, %l" [kernel.cpp:289]   --->   Operation 1435 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1436 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i25" [kernel.cpp:289]   --->   Operation 1436 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_123 : Operation 1437 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [kernel.cpp:289]   --->   Operation 1437 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_108 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [kernel.cpp:289]   --->   Operation 1438 'partselect' 'tmp_108' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_123 : Operation 1439 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_108, 0" [kernel.cpp:289]   --->   Operation 1439 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [kernel.cpp:289]   --->   Operation 1440 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_123 : Operation 1441 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 -14, %trunc_ln947" [kernel.cpp:289]   --->   Operation 1441 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i25" [kernel.cpp:289]   --->   Operation 1442 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_123 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i25 -1, %zext_ln947" [kernel.cpp:289]   --->   Operation 1443 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_5 = and i25 %tmp_V_18, %lshr_ln947" [kernel.cpp:289]   --->   Operation 1444 'and' 'p_Result_5' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1445 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i25 %p_Result_5, 0" [kernel.cpp:289]   --->   Operation 1445 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [kernel.cpp:289]   --->   Operation 1446 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [kernel.cpp:289]   --->   Operation 1447 'bitselect' 'tmp_126' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_123 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_126, true" [kernel.cpp:289]   --->   Operation 1448 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1449 [1/1] (2.34ns)   --->   "%add_ln949 = add i25 -24, %trunc_ln944" [kernel.cpp:289]   --->   Operation 1449 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i25.i25(i25 %tmp_V_18, i25 %add_ln949)" [kernel.cpp:289]   --->   Operation 1450 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_123 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949" [kernel.cpp:289]   --->   Operation 1451 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_5 = or i1 %and_ln949, %a" [kernel.cpp:289]   --->   Operation 1452 'or' 'or_ln949_5' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1453 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_5)" [kernel.cpp:289]   --->   Operation 1453 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_123 : Operation 1454 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [kernel.cpp:289]   --->   Operation 1454 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1455 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [kernel.cpp:289]   --->   Operation 1455 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 12> <Delay = 5.66>
ST_124 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i25 %tmp_V_18 to i64" [kernel.cpp:289]   --->   Operation 1456 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_124 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i25 %tmp_V_18 to i32" [kernel.cpp:289]   --->   Operation 1457 'zext' 'zext_ln957_1' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_124 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [kernel.cpp:289]   --->   Operation 1458 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [kernel.cpp:289]   --->   Operation 1459 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_124 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %l to i64" [kernel.cpp:289]   --->   Operation 1460 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_124 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [kernel.cpp:289]   --->   Operation 1461 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [kernel.cpp:289]   --->   Operation 1462 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:289]   --->   Operation 1463 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_124 : Operation 1464 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [kernel.cpp:289]   --->   Operation 1464 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1465 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [kernel.cpp:289]   --->   Operation 1465 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_124 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [kernel.cpp:289]   --->   Operation 1466 'bitselect' 'tmp_127' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_124 : Operation 1467 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_127, i8 127, i8 126" [kernel.cpp:289]   --->   Operation 1467 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 125 <SV = 13> <Delay = 7.62>
ST_125 : Operation 1468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str36) nounwind" [kernel.cpp:283]   --->   Operation 1468 'specloopname' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1469 [1/1] (0.00ns)   --->   "%attn_res_outp_addr_3 = getelementptr [9216 x float]* %attn_res_outp, i64 0, i64 %sext_ln285" [kernel.cpp:290]   --->   Operation 1469 'getelementptr' 'attn_res_outp_addr_3' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1470 [1/1] (0.00ns)   --->   "%m_53 = zext i63 %m_s to i64" [kernel.cpp:289]   --->   Operation 1470 'zext' 'm_53' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_125 : Operation 1471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 9, %trunc_ln943" [kernel.cpp:289]   --->   Operation 1471 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 1472 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [kernel.cpp:289]   --->   Operation 1472 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_17 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_52, i8 %add_ln964)" [kernel.cpp:289]   --->   Operation 1473 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_125 : Operation 1474 [1/1] (0.00ns)   --->   "%p_Result_54 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_53, i9 %tmp_17, i32 23, i32 31)" [kernel.cpp:289]   --->   Operation 1474 'partset' 'p_Result_54' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_125 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_54 to i32" [kernel.cpp:289]   --->   Operation 1475 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_125 : Operation 1476 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:289]   --->   Operation 1476 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_125 : Operation 1477 [1/1] (0.69ns)   --->   "%v194 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [kernel.cpp:289]   --->   Operation 1477 'select' 'v194' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 1478 [1/1] (3.25ns)   --->   "store float %v194, float* %attn_res_outp_addr_3, align 4" [kernel.cpp:290]   --->   Operation 1478 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_125 : Operation 1479 [1/1] (0.00ns)   --->   "br label %25" [kernel.cpp:283]   --->   Operation 1479 'br' <Predicate = true> <Delay = 0.00>

State 126 <SV = 8> <Delay = 1.81>
ST_126 : Operation 1480 [1/1] (0.00ns)   --->   "%x_13_0 = phi i4 [ %x_13, %l_attn_ln_mean_x_13_end ], [ 0, %.preheader5154.preheader ]"   --->   Operation 1480 'phi' 'x_13_0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1481 [1/1] (1.30ns)   --->   "%icmp_ln294 = icmp eq i4 %x_13_0, -4" [kernel.cpp:294]   --->   Operation 1481 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1482 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1482 'speclooptripcount' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1483 [1/1] (1.73ns)   --->   "%x_13 = add i4 %x_13_0, 1" [kernel.cpp:294]   --->   Operation 1483 'add' 'x_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln294, label %.preheader5153.preheader, label %l_attn_ln_mean_x_13_begin" [kernel.cpp:294]   --->   Operation 1484 'br' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str37) nounwind" [kernel.cpp:294]   --->   Operation 1485 'specloopname' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_126 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str37)" [kernel.cpp:294]   --->   Operation 1486 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_126 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i4 %x_13_0 to i64" [kernel.cpp:300]   --->   Operation 1487 'zext' 'zext_ln300' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_126 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_71 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_13_0, i10 0)" [kernel.cpp:300]   --->   Operation 1488 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_126 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i14 %tmp_71 to i15" [kernel.cpp:300]   --->   Operation 1489 'zext' 'zext_ln300_1' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_126 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_72 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_13_0, i8 0)" [kernel.cpp:300]   --->   Operation 1490 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_126 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i12 %tmp_72 to i15" [kernel.cpp:300]   --->   Operation 1491 'zext' 'zext_ln300_2' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_126 : Operation 1492 [1/1] (1.81ns)   --->   "%sub_ln300 = sub i15 %zext_ln300_1, %zext_ln300_2" [kernel.cpp:300]   --->   Operation 1492 'sub' 'sub_ln300' <Predicate = (!icmp_ln294)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1493 [1/1] (1.76ns)   --->   "br label %26" [kernel.cpp:298]   --->   Operation 1493 'br' <Predicate = (!icmp_ln294)> <Delay = 1.76>
ST_126 : Operation 1494 [1/1] (1.76ns)   --->   "br label %.preheader5153" [kernel.cpp:312]   --->   Operation 1494 'br' <Predicate = (icmp_ln294)> <Delay = 1.76>

State 127 <SV = 9> <Delay = 6.07>
ST_127 : Operation 1495 [1/1] (0.00ns)   --->   "%v201 = phi float [ 0.000000e+00, %l_attn_ln_mean_x_13_begin ], [ %v202, %27 ]"   --->   Operation 1495 'phi' 'v201' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1496 [1/1] (0.00ns)   --->   "%attn_ln_r_0 = phi i10 [ 0, %l_attn_ln_mean_x_13_begin ], [ %attn_ln_r, %27 ]"   --->   Operation 1496 'phi' 'attn_ln_r_0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1497 [1/1] (1.77ns)   --->   "%icmp_ln298 = icmp eq i10 %attn_ln_r_0, -256" [kernel.cpp:298]   --->   Operation 1497 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1498 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 1498 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1499 [1/1] (1.73ns)   --->   "%attn_ln_r = add i10 %attn_ln_r_0, 1" [kernel.cpp:298]   --->   Operation 1499 'add' 'attn_ln_r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1500 [1/1] (0.00ns)   --->   "br i1 %icmp_ln298, label %l_attn_ln_mean_x_13_end, label %27" [kernel.cpp:298]   --->   Operation 1500 'br' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln300_3 = zext i10 %attn_ln_r_0 to i15" [kernel.cpp:300]   --->   Operation 1501 'zext' 'zext_ln300_3' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_127 : Operation 1502 [1/1] (1.94ns)   --->   "%add_ln300 = add i15 %sub_ln300, %zext_ln300_3" [kernel.cpp:300]   --->   Operation 1502 'add' 'add_ln300' <Predicate = (!icmp_ln298)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln300 = sext i15 %add_ln300 to i64" [kernel.cpp:300]   --->   Operation 1503 'sext' 'sext_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_127 : Operation 1504 [1/1] (0.00ns)   --->   "%attn_res_outp_addr = getelementptr [9216 x float]* %attn_res_outp, i64 0, i64 %sext_ln300" [kernel.cpp:300]   --->   Operation 1504 'getelementptr' 'attn_res_outp_addr' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_127 : Operation 1505 [2/2] (3.25ns)   --->   "%v200 = load float* %attn_res_outp_addr, align 4" [kernel.cpp:300]   --->   Operation 1505 'load' 'v200' <Predicate = (!icmp_ln298)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_127 : Operation 1506 [16/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1506 'fdiv' 'v205' <Predicate = (icmp_ln298)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 10> <Delay = 3.25>
ST_128 : Operation 1507 [1/2] (3.25ns)   --->   "%v200 = load float* %attn_res_outp_addr, align 4" [kernel.cpp:300]   --->   Operation 1507 'load' 'v200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 129 <SV = 11> <Delay = 7.25>
ST_129 : Operation 1508 [5/5] (7.25ns)   --->   "%v202 = fadd float %v200, %v201" [kernel.cpp:302]   --->   Operation 1508 'fadd' 'v202' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 12> <Delay = 7.25>
ST_130 : Operation 1509 [4/5] (7.25ns)   --->   "%v202 = fadd float %v200, %v201" [kernel.cpp:302]   --->   Operation 1509 'fadd' 'v202' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 13> <Delay = 7.25>
ST_131 : Operation 1510 [3/5] (7.25ns)   --->   "%v202 = fadd float %v200, %v201" [kernel.cpp:302]   --->   Operation 1510 'fadd' 'v202' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 14> <Delay = 7.25>
ST_132 : Operation 1511 [2/5] (7.25ns)   --->   "%v202 = fadd float %v200, %v201" [kernel.cpp:302]   --->   Operation 1511 'fadd' 'v202' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 15> <Delay = 7.25>
ST_133 : Operation 1512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str38) nounwind" [kernel.cpp:298]   --->   Operation 1512 'specloopname' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1513 [1/5] (7.25ns)   --->   "%v202 = fadd float %v200, %v201" [kernel.cpp:302]   --->   Operation 1513 'fadd' 'v202' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1514 [1/1] (0.00ns)   --->   "br label %26" [kernel.cpp:298]   --->   Operation 1514 'br' <Predicate = true> <Delay = 0.00>

State 134 <SV = 10> <Delay = 6.07>
ST_134 : Operation 1515 [15/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1515 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 11> <Delay = 6.07>
ST_135 : Operation 1516 [14/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1516 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 12> <Delay = 6.07>
ST_136 : Operation 1517 [13/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1517 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 13> <Delay = 6.07>
ST_137 : Operation 1518 [12/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1518 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 14> <Delay = 6.07>
ST_138 : Operation 1519 [11/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1519 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 15> <Delay = 6.07>
ST_139 : Operation 1520 [10/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1520 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 16> <Delay = 6.07>
ST_140 : Operation 1521 [9/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1521 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 17> <Delay = 6.07>
ST_141 : Operation 1522 [8/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1522 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 18> <Delay = 6.07>
ST_142 : Operation 1523 [7/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1523 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 19> <Delay = 6.07>
ST_143 : Operation 1524 [6/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1524 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 20> <Delay = 6.07>
ST_144 : Operation 1525 [5/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1525 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 21> <Delay = 6.07>
ST_145 : Operation 1526 [4/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1526 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 22> <Delay = 6.07>
ST_146 : Operation 1527 [3/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1527 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 23> <Delay = 6.07>
ST_147 : Operation 1528 [2/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1528 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 24> <Delay = 8.39>
ST_148 : Operation 1529 [1/16] (6.07ns)   --->   "%v205 = fdiv float %v201, 7.680000e+02" [kernel.cpp:308]   --->   Operation 1529 'fdiv' 'v205' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1530 [1/1] (0.00ns)   --->   "%attn_ln_mean_addr = getelementptr inbounds [12 x float]* %attn_ln_mean, i64 0, i64 %zext_ln300" [kernel.cpp:309]   --->   Operation 1530 'getelementptr' 'attn_ln_mean_addr' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1531 [1/1] (2.32ns)   --->   "store float %v205, float* %attn_ln_mean_addr, align 4" [kernel.cpp:309]   --->   Operation 1531 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_148 : Operation 1532 [1/1] (0.00ns)   --->   "%empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str37, i32 %tmp_11)" [kernel.cpp:310]   --->   Operation 1532 'specregionend' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1533 [1/1] (0.00ns)   --->   "br label %.preheader5154" [kernel.cpp:294]   --->   Operation 1533 'br' <Predicate = true> <Delay = 0.00>

State 149 <SV = 9> <Delay = 1.81>
ST_149 : Operation 1534 [1/1] (0.00ns)   --->   "%x_14_0 = phi i4 [ %x_14, %l_attn_ln_var_x_14_end ], [ 0, %.preheader5153.preheader ]"   --->   Operation 1534 'phi' 'x_14_0' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1535 [1/1] (1.30ns)   --->   "%icmp_ln312 = icmp eq i4 %x_14_0, -4" [kernel.cpp:312]   --->   Operation 1535 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1536 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1536 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1537 [1/1] (1.73ns)   --->   "%x_14 = add i4 %x_14_0, 1" [kernel.cpp:312]   --->   Operation 1537 'add' 'x_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1538 [1/1] (0.00ns)   --->   "br i1 %icmp_ln312, label %.preheader5152.preheader, label %l_attn_ln_var_x_14_begin" [kernel.cpp:312]   --->   Operation 1538 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str39) nounwind" [kernel.cpp:312]   --->   Operation 1539 'specloopname' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_149 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str39)" [kernel.cpp:312]   --->   Operation 1540 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_149 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i4 %x_14_0 to i64" [kernel.cpp:318]   --->   Operation 1541 'zext' 'zext_ln318' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_149 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp_76 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_14_0, i10 0)" [kernel.cpp:318]   --->   Operation 1542 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_149 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i14 %tmp_76 to i15" [kernel.cpp:318]   --->   Operation 1543 'zext' 'zext_ln318_1' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_149 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_77 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_14_0, i8 0)" [kernel.cpp:318]   --->   Operation 1544 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_149 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i12 %tmp_77 to i15" [kernel.cpp:318]   --->   Operation 1545 'zext' 'zext_ln318_2' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_149 : Operation 1546 [1/1] (1.81ns)   --->   "%sub_ln318 = sub i15 %zext_ln318_1, %zext_ln318_2" [kernel.cpp:318]   --->   Operation 1546 'sub' 'sub_ln318' <Predicate = (!icmp_ln312)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1547 [1/1] (1.76ns)   --->   "br label %28" [kernel.cpp:316]   --->   Operation 1547 'br' <Predicate = (!icmp_ln312)> <Delay = 1.76>
ST_149 : Operation 1548 [1/1] (1.76ns)   --->   "br label %.preheader5152" [kernel.cpp:334]   --->   Operation 1548 'br' <Predicate = (icmp_ln312)> <Delay = 1.76>

State 150 <SV = 10> <Delay = 6.07>
ST_150 : Operation 1549 [1/1] (0.00ns)   --->   "%v213 = phi float [ 0.000000e+00, %l_attn_ln_var_x_14_begin ], [ %v214, %29 ]"   --->   Operation 1549 'phi' 'v213' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1550 [1/1] (0.00ns)   --->   "%attn_ln_r1_0 = phi i10 [ 0, %l_attn_ln_var_x_14_begin ], [ %attn_ln_r1, %29 ]"   --->   Operation 1550 'phi' 'attn_ln_r1_0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1551 [1/1] (1.77ns)   --->   "%icmp_ln316 = icmp eq i10 %attn_ln_r1_0, -256" [kernel.cpp:316]   --->   Operation 1551 'icmp' 'icmp_ln316' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1552 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 1552 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1553 [1/1] (1.73ns)   --->   "%attn_ln_r1 = add i10 %attn_ln_r1_0, 1" [kernel.cpp:316]   --->   Operation 1553 'add' 'attn_ln_r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1554 [1/1] (0.00ns)   --->   "br i1 %icmp_ln316, label %l_attn_ln_var_x_14_end, label %29" [kernel.cpp:316]   --->   Operation 1554 'br' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln318_3 = zext i10 %attn_ln_r1_0 to i15" [kernel.cpp:318]   --->   Operation 1555 'zext' 'zext_ln318_3' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_150 : Operation 1556 [1/1] (1.94ns)   --->   "%add_ln318 = add i15 %sub_ln318, %zext_ln318_3" [kernel.cpp:318]   --->   Operation 1556 'add' 'add_ln318' <Predicate = (!icmp_ln316)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i15 %add_ln318 to i64" [kernel.cpp:318]   --->   Operation 1557 'sext' 'sext_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_150 : Operation 1558 [1/1] (0.00ns)   --->   "%attn_res_outp_addr_1 = getelementptr [9216 x float]* %attn_res_outp, i64 0, i64 %sext_ln318" [kernel.cpp:318]   --->   Operation 1558 'getelementptr' 'attn_res_outp_addr_1' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_150 : Operation 1559 [2/2] (3.25ns)   --->   "%v211 = load float* %attn_res_outp_addr_1, align 4" [kernel.cpp:318]   --->   Operation 1559 'load' 'v211' <Predicate = (!icmp_ln316)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_150 : Operation 1560 [16/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1560 'fdiv' 'v217' <Predicate = (icmp_ln316)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 11> <Delay = 3.25>
ST_151 : Operation 1561 [1/2] (3.25ns)   --->   "%v211 = load float* %attn_res_outp_addr_1, align 4" [kernel.cpp:318]   --->   Operation 1561 'load' 'v211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 152 <SV = 12> <Delay = 5.70>
ST_152 : Operation 1562 [4/4] (5.70ns)   --->   "%v212 = fmul float %v211, %v211" [kernel.cpp:319]   --->   Operation 1562 'fmul' 'v212' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 13> <Delay = 5.70>
ST_153 : Operation 1563 [3/4] (5.70ns)   --->   "%v212 = fmul float %v211, %v211" [kernel.cpp:319]   --->   Operation 1563 'fmul' 'v212' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 14> <Delay = 5.70>
ST_154 : Operation 1564 [2/4] (5.70ns)   --->   "%v212 = fmul float %v211, %v211" [kernel.cpp:319]   --->   Operation 1564 'fmul' 'v212' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 15> <Delay = 5.70>
ST_155 : Operation 1565 [1/4] (5.70ns)   --->   "%v212 = fmul float %v211, %v211" [kernel.cpp:319]   --->   Operation 1565 'fmul' 'v212' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 16> <Delay = 7.25>
ST_156 : Operation 1566 [5/5] (7.25ns)   --->   "%v214 = fadd float %v212, %v213" [kernel.cpp:321]   --->   Operation 1566 'fadd' 'v214' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 17> <Delay = 7.25>
ST_157 : Operation 1567 [4/5] (7.25ns)   --->   "%v214 = fadd float %v212, %v213" [kernel.cpp:321]   --->   Operation 1567 'fadd' 'v214' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 18> <Delay = 7.25>
ST_158 : Operation 1568 [3/5] (7.25ns)   --->   "%v214 = fadd float %v212, %v213" [kernel.cpp:321]   --->   Operation 1568 'fadd' 'v214' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 19> <Delay = 7.25>
ST_159 : Operation 1569 [2/5] (7.25ns)   --->   "%v214 = fadd float %v212, %v213" [kernel.cpp:321]   --->   Operation 1569 'fadd' 'v214' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 20> <Delay = 7.25>
ST_160 : Operation 1570 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str40) nounwind" [kernel.cpp:316]   --->   Operation 1570 'specloopname' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1571 [1/5] (7.25ns)   --->   "%v214 = fadd float %v212, %v213" [kernel.cpp:321]   --->   Operation 1571 'fadd' 'v214' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1572 [1/1] (0.00ns)   --->   "br label %28" [kernel.cpp:316]   --->   Operation 1572 'br' <Predicate = true> <Delay = 0.00>

State 161 <SV = 11> <Delay = 6.07>
ST_161 : Operation 1573 [15/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1573 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 12> <Delay = 6.07>
ST_162 : Operation 1574 [14/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1574 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 13> <Delay = 6.07>
ST_163 : Operation 1575 [13/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1575 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 14> <Delay = 6.07>
ST_164 : Operation 1576 [12/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1576 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 15> <Delay = 6.07>
ST_165 : Operation 1577 [11/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1577 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 16> <Delay = 6.07>
ST_166 : Operation 1578 [10/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1578 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 17> <Delay = 6.07>
ST_167 : Operation 1579 [9/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1579 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 18> <Delay = 6.07>
ST_168 : Operation 1580 [8/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1580 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 19> <Delay = 6.07>
ST_169 : Operation 1581 [7/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1581 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 20> <Delay = 6.07>
ST_170 : Operation 1582 [6/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1582 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 21> <Delay = 6.07>
ST_171 : Operation 1583 [5/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1583 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1584 [1/1] (0.00ns)   --->   "%attn_ln_mean_addr_2 = getelementptr inbounds [12 x float]* %attn_ln_mean, i64 0, i64 %zext_ln318" [kernel.cpp:328]   --->   Operation 1584 'getelementptr' 'attn_ln_mean_addr_2' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 1585 [2/2] (2.32ns)   --->   "%v218 = load float* %attn_ln_mean_addr_2, align 4" [kernel.cpp:328]   --->   Operation 1585 'load' 'v218' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 172 <SV = 22> <Delay = 8.02>
ST_172 : Operation 1586 [4/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1586 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1587 [1/2] (2.32ns)   --->   "%v218 = load float* %attn_ln_mean_addr_2, align 4" [kernel.cpp:328]   --->   Operation 1587 'load' 'v218' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_172 : Operation 1588 [4/4] (5.70ns)   --->   "%v219 = fmul float %v218, %v218" [kernel.cpp:329]   --->   Operation 1588 'fmul' 'v219' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 23> <Delay = 6.07>
ST_173 : Operation 1589 [3/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1589 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1590 [3/4] (5.70ns)   --->   "%v219 = fmul float %v218, %v218" [kernel.cpp:329]   --->   Operation 1590 'fmul' 'v219' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 24> <Delay = 6.07>
ST_174 : Operation 1591 [2/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1591 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1592 [2/4] (5.70ns)   --->   "%v219 = fmul float %v218, %v218" [kernel.cpp:329]   --->   Operation 1592 'fmul' 'v219' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 25> <Delay = 6.07>
ST_175 : Operation 1593 [1/16] (6.07ns)   --->   "%v217 = fdiv float %v213, 7.680000e+02" [kernel.cpp:327]   --->   Operation 1593 'fdiv' 'v217' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1594 [1/4] (5.70ns)   --->   "%v219 = fmul float %v218, %v218" [kernel.cpp:329]   --->   Operation 1594 'fmul' 'v219' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 26> <Delay = 7.25>
ST_176 : Operation 1595 [5/5] (7.25ns)   --->   "%v220 = fsub float %v217, %v219" [kernel.cpp:330]   --->   Operation 1595 'fsub' 'v220' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 27> <Delay = 7.25>
ST_177 : Operation 1596 [4/5] (7.25ns)   --->   "%v220 = fsub float %v217, %v219" [kernel.cpp:330]   --->   Operation 1596 'fsub' 'v220' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 28> <Delay = 7.25>
ST_178 : Operation 1597 [3/5] (7.25ns)   --->   "%v220 = fsub float %v217, %v219" [kernel.cpp:330]   --->   Operation 1597 'fsub' 'v220' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 29> <Delay = 7.25>
ST_179 : Operation 1598 [2/5] (7.25ns)   --->   "%v220 = fsub float %v217, %v219" [kernel.cpp:330]   --->   Operation 1598 'fsub' 'v220' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 30> <Delay = 7.25>
ST_180 : Operation 1599 [1/5] (7.25ns)   --->   "%v220 = fsub float %v217, %v219" [kernel.cpp:330]   --->   Operation 1599 'fsub' 'v220' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 31> <Delay = 2.32>
ST_181 : Operation 1600 [1/1] (0.00ns)   --->   "%attn_ln_var_addr_1 = getelementptr inbounds [12 x float]* %attn_ln_var, i64 0, i64 %zext_ln318" [kernel.cpp:331]   --->   Operation 1600 'getelementptr' 'attn_ln_var_addr_1' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1601 [1/1] (2.32ns)   --->   "store float %v220, float* %attn_ln_var_addr_1, align 4" [kernel.cpp:331]   --->   Operation 1601 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_181 : Operation 1602 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str39, i32 %tmp_14)" [kernel.cpp:332]   --->   Operation 1602 'specregionend' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1603 [1/1] (0.00ns)   --->   "br label %.preheader5153" [kernel.cpp:312]   --->   Operation 1603 'br' <Predicate = true> <Delay = 0.00>

State 182 <SV = 10> <Delay = 2.32>
ST_182 : Operation 1604 [1/1] (0.00ns)   --->   "%x_15_0 = phi i4 [ %x_15, %l_attn_ln_outp_x_15_end ], [ 0, %.preheader5152.preheader ]"   --->   Operation 1604 'phi' 'x_15_0' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1605 [1/1] (1.30ns)   --->   "%icmp_ln334 = icmp eq i4 %x_15_0, -4" [kernel.cpp:334]   --->   Operation 1605 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1606 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1606 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1607 [1/1] (1.73ns)   --->   "%x_15 = add i4 %x_15_0, 1" [kernel.cpp:334]   --->   Operation 1607 'add' 'x_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1608 [1/1] (0.00ns)   --->   "br i1 %icmp_ln334, label %.preheader5151.preheader, label %l_attn_ln_outp_x_15_begin" [kernel.cpp:334]   --->   Operation 1608 'br' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str41)" [kernel.cpp:334]   --->   Operation 1609 'specregionbegin' 'tmp_16' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_182 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i4 %x_15_0 to i64" [kernel.cpp:336]   --->   Operation 1610 'zext' 'zext_ln336' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_182 : Operation 1611 [1/1] (0.00ns)   --->   "%attn_ln_mean_addr_1 = getelementptr inbounds [12 x float]* %attn_ln_mean, i64 0, i64 %zext_ln336" [kernel.cpp:337]   --->   Operation 1611 'getelementptr' 'attn_ln_mean_addr_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_182 : Operation 1612 [2/2] (2.32ns)   --->   "%v225 = load float* %attn_ln_mean_addr_1, align 4" [kernel.cpp:337]   --->   Operation 1612 'load' 'v225' <Predicate = (!icmp_ln334)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_182 : Operation 1613 [1/1] (0.00ns)   --->   "%attn_ln_var_addr = getelementptr inbounds [12 x float]* %attn_ln_var, i64 0, i64 %zext_ln336" [kernel.cpp:339]   --->   Operation 1613 'getelementptr' 'attn_ln_var_addr' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_182 : Operation 1614 [2/2] (2.32ns)   --->   "%v227 = load float* %attn_ln_var_addr, align 4" [kernel.cpp:339]   --->   Operation 1614 'load' 'v227' <Predicate = (!icmp_ln334)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_182 : Operation 1615 [1/1] (1.76ns)   --->   "br label %.preheader5151" [kernel.cpp:349]   --->   Operation 1615 'br' <Predicate = (icmp_ln334)> <Delay = 1.76>

State 183 <SV = 11> <Delay = 6.75>
ST_183 : Operation 1616 [1/2] (2.32ns)   --->   "%v225 = load float* %attn_ln_mean_addr_1, align 4" [kernel.cpp:337]   --->   Operation 1616 'load' 'v225' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_183 : Operation 1617 [1/2] (2.32ns)   --->   "%v227 = load float* %attn_ln_var_addr, align 4" [kernel.cpp:339]   --->   Operation 1617 'load' 'v227' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_183 : Operation 1618 [2/2] (4.43ns)   --->   "%v228 = fpext float %v227 to double" [kernel.cpp:340]   --->   Operation 1618 'fpext' 'v228' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 184 <SV = 12> <Delay = 4.43>
ST_184 : Operation 1619 [1/2] (4.43ns)   --->   "%v228 = fpext float %v227 to double" [kernel.cpp:340]   --->   Operation 1619 'fpext' 'v228' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 185 <SV = 13> <Delay = 8.23>
ST_185 : Operation 1620 [5/5] (8.23ns)   --->   "%v229 = fadd double %v228, 1.000000e-05" [kernel.cpp:341]   --->   Operation 1620 'dadd' 'v229' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 14> <Delay = 8.23>
ST_186 : Operation 1621 [4/5] (8.23ns)   --->   "%v229 = fadd double %v228, 1.000000e-05" [kernel.cpp:341]   --->   Operation 1621 'dadd' 'v229' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 15> <Delay = 8.23>
ST_187 : Operation 1622 [3/5] (8.23ns)   --->   "%v229 = fadd double %v228, 1.000000e-05" [kernel.cpp:341]   --->   Operation 1622 'dadd' 'v229' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 16> <Delay = 8.23>
ST_188 : Operation 1623 [2/5] (8.23ns)   --->   "%v229 = fadd double %v228, 1.000000e-05" [kernel.cpp:341]   --->   Operation 1623 'dadd' 'v229' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 17> <Delay = 8.23>
ST_189 : Operation 1624 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str41) nounwind" [kernel.cpp:334]   --->   Operation 1624 'specloopname' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_81 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_15_0, i10 0)" [kernel.cpp:336]   --->   Operation 1625 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln336_1 = zext i14 %tmp_81 to i15" [kernel.cpp:336]   --->   Operation 1626 'zext' 'zext_ln336_1' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_82 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_15_0, i8 0)" [kernel.cpp:336]   --->   Operation 1627 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln336_2 = zext i12 %tmp_82 to i15" [kernel.cpp:336]   --->   Operation 1628 'zext' 'zext_ln336_2' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 1629 [1/1] (1.81ns)   --->   "%sub_ln336 = sub i15 %zext_ln336_1, %zext_ln336_2" [kernel.cpp:336]   --->   Operation 1629 'sub' 'sub_ln336' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1630 [1/5] (8.23ns)   --->   "%v229 = fadd double %v228, 1.000000e-05" [kernel.cpp:341]   --->   Operation 1630 'dadd' 'v229' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1631 [1/1] (1.76ns)   --->   "br label %30" [kernel.cpp:335]   --->   Operation 1631 'br' <Predicate = true> <Delay = 1.76>

State 190 <SV = 18> <Delay = 8.62>
ST_190 : Operation 1632 [1/1] (0.00ns)   --->   "%y_12_0 = phi i10 [ 0, %l_attn_ln_outp_x_15_begin ], [ %y_12, %_ifconv29 ]"   --->   Operation 1632 'phi' 'y_12_0' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1633 [1/1] (1.77ns)   --->   "%icmp_ln335 = icmp eq i10 %y_12_0, -256" [kernel.cpp:335]   --->   Operation 1633 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1634 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 1634 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1635 [1/1] (1.73ns)   --->   "%y_12 = add i10 %y_12_0, 1" [kernel.cpp:335]   --->   Operation 1635 'add' 'y_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1636 [1/1] (0.00ns)   --->   "br i1 %icmp_ln335, label %l_attn_ln_outp_x_15_end, label %_ifconv29" [kernel.cpp:335]   --->   Operation 1636 'br' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln336_3 = zext i10 %y_12_0 to i15" [kernel.cpp:336]   --->   Operation 1637 'zext' 'zext_ln336_3' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_190 : Operation 1638 [1/1] (1.94ns)   --->   "%add_ln336 = add i15 %sub_ln336, %zext_ln336_3" [kernel.cpp:336]   --->   Operation 1638 'add' 'add_ln336' <Predicate = (!icmp_ln335)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1639 [31/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1639 'dsqrt' 'v230' <Predicate = (!icmp_ln335)> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_190 : Operation 1640 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str41, i32 %tmp_16)" [kernel.cpp:348]   --->   Operation 1640 'specregionend' 'empty_136' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_190 : Operation 1641 [1/1] (0.00ns)   --->   "br label %.preheader5152" [kernel.cpp:334]   --->   Operation 1641 'br' <Predicate = (icmp_ln335)> <Delay = 0.00>

State 191 <SV = 19> <Delay = 8.62>
ST_191 : Operation 1642 [30/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1642 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 192 <SV = 20> <Delay = 8.62>
ST_192 : Operation 1643 [29/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1643 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 193 <SV = 21> <Delay = 8.62>
ST_193 : Operation 1644 [28/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1644 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 194 <SV = 22> <Delay = 8.62>
ST_194 : Operation 1645 [27/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1645 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 195 <SV = 23> <Delay = 8.62>
ST_195 : Operation 1646 [26/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1646 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 196 <SV = 24> <Delay = 8.62>
ST_196 : Operation 1647 [25/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1647 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 197 <SV = 25> <Delay = 8.62>
ST_197 : Operation 1648 [24/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1648 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 198 <SV = 26> <Delay = 8.62>
ST_198 : Operation 1649 [23/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1649 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 199 <SV = 27> <Delay = 8.62>
ST_199 : Operation 1650 [22/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1650 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 200 <SV = 28> <Delay = 8.62>
ST_200 : Operation 1651 [21/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1651 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 201 <SV = 29> <Delay = 8.62>
ST_201 : Operation 1652 [20/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1652 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 202 <SV = 30> <Delay = 8.62>
ST_202 : Operation 1653 [19/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1653 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 203 <SV = 31> <Delay = 8.62>
ST_203 : Operation 1654 [18/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1654 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 204 <SV = 32> <Delay = 8.62>
ST_204 : Operation 1655 [17/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1655 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 205 <SV = 33> <Delay = 8.62>
ST_205 : Operation 1656 [16/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1656 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 206 <SV = 34> <Delay = 8.62>
ST_206 : Operation 1657 [15/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1657 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 207 <SV = 35> <Delay = 8.62>
ST_207 : Operation 1658 [14/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1658 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 208 <SV = 36> <Delay = 8.62>
ST_208 : Operation 1659 [13/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1659 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 209 <SV = 37> <Delay = 8.62>
ST_209 : Operation 1660 [12/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1660 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 210 <SV = 38> <Delay = 8.62>
ST_210 : Operation 1661 [11/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1661 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 211 <SV = 39> <Delay = 8.62>
ST_211 : Operation 1662 [10/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1662 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 212 <SV = 40> <Delay = 8.62>
ST_212 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln336 = sext i15 %add_ln336 to i64" [kernel.cpp:336]   --->   Operation 1663 'sext' 'sext_ln336' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1664 [1/1] (0.00ns)   --->   "%attn_res_outp_addr_2 = getelementptr [9216 x float]* %attn_res_outp, i64 0, i64 %sext_ln336" [kernel.cpp:336]   --->   Operation 1664 'getelementptr' 'attn_res_outp_addr_2' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1665 [2/2] (3.25ns)   --->   "%v224 = load float* %attn_res_outp_addr_2, align 4" [kernel.cpp:336]   --->   Operation 1665 'load' 'v224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_212 : Operation 1666 [9/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1666 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 213 <SV = 41> <Delay = 8.62>
ST_213 : Operation 1667 [1/2] (3.25ns)   --->   "%v224 = load float* %attn_res_outp_addr_2, align 4" [kernel.cpp:336]   --->   Operation 1667 'load' 'v224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_213 : Operation 1668 [8/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1668 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 214 <SV = 42> <Delay = 8.62>
ST_214 : Operation 1669 [5/5] (7.25ns)   --->   "%v226 = fsub float %v224, %v225" [kernel.cpp:338]   --->   Operation 1669 'fsub' 'v226' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1670 [7/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1670 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 215 <SV = 43> <Delay = 8.62>
ST_215 : Operation 1671 [4/5] (7.25ns)   --->   "%v226 = fsub float %v224, %v225" [kernel.cpp:338]   --->   Operation 1671 'fsub' 'v226' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1672 [6/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1672 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 216 <SV = 44> <Delay = 8.62>
ST_216 : Operation 1673 [3/5] (7.25ns)   --->   "%v226 = fsub float %v224, %v225" [kernel.cpp:338]   --->   Operation 1673 'fsub' 'v226' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1674 [5/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1674 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 217 <SV = 45> <Delay = 8.62>
ST_217 : Operation 1675 [2/5] (7.25ns)   --->   "%v226 = fsub float %v224, %v225" [kernel.cpp:338]   --->   Operation 1675 'fsub' 'v226' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1676 [4/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1676 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 218 <SV = 46> <Delay = 8.62>
ST_218 : Operation 1677 [1/5] (7.25ns)   --->   "%v226 = fsub float %v224, %v225" [kernel.cpp:338]   --->   Operation 1677 'fsub' 'v226' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1678 [3/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1678 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 219 <SV = 47> <Delay = 8.62>
ST_219 : Operation 1679 [2/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1679 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_219 : Operation 1680 [2/2] (4.43ns)   --->   "%v231 = fpext float %v226 to double" [kernel.cpp:343]   --->   Operation 1680 'fpext' 'v231' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 220 <SV = 48> <Delay = 8.62>
ST_220 : Operation 1681 [1/31] (8.62ns)   --->   "%v230 = call double @llvm.sqrt.f64(double %v229)" [kernel.cpp:342]   --->   Operation 1681 'dsqrt' 'v230' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_220 : Operation 1682 [1/2] (4.43ns)   --->   "%v231 = fpext float %v226 to double" [kernel.cpp:343]   --->   Operation 1682 'fpext' 'v231' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 221 <SV = 49> <Delay = 8.62>
ST_221 : Operation 1683 [31/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1683 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 50> <Delay = 8.62>
ST_222 : Operation 1684 [30/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1684 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 51> <Delay = 8.62>
ST_223 : Operation 1685 [29/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1685 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 52> <Delay = 8.62>
ST_224 : Operation 1686 [28/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1686 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 53> <Delay = 8.62>
ST_225 : Operation 1687 [27/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1687 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 54> <Delay = 8.62>
ST_226 : Operation 1688 [26/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1688 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 55> <Delay = 8.62>
ST_227 : Operation 1689 [25/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1689 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 56> <Delay = 8.62>
ST_228 : Operation 1690 [24/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1690 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 57> <Delay = 8.62>
ST_229 : Operation 1691 [23/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1691 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 58> <Delay = 8.62>
ST_230 : Operation 1692 [22/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1692 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 59> <Delay = 8.62>
ST_231 : Operation 1693 [21/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1693 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 60> <Delay = 8.62>
ST_232 : Operation 1694 [20/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1694 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 61> <Delay = 8.62>
ST_233 : Operation 1695 [19/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1695 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 62> <Delay = 8.62>
ST_234 : Operation 1696 [18/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1696 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 63> <Delay = 8.62>
ST_235 : Operation 1697 [17/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1697 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 64> <Delay = 8.62>
ST_236 : Operation 1698 [16/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1698 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 65> <Delay = 8.62>
ST_237 : Operation 1699 [15/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1699 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 66> <Delay = 8.62>
ST_238 : Operation 1700 [14/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1700 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 67> <Delay = 8.62>
ST_239 : Operation 1701 [13/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1701 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 68> <Delay = 8.62>
ST_240 : Operation 1702 [12/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1702 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 69> <Delay = 8.62>
ST_241 : Operation 1703 [11/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1703 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 70> <Delay = 8.62>
ST_242 : Operation 1704 [10/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1704 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 71> <Delay = 8.62>
ST_243 : Operation 1705 [9/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1705 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 72> <Delay = 8.62>
ST_244 : Operation 1706 [8/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1706 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 73> <Delay = 8.62>
ST_245 : Operation 1707 [7/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1707 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 74> <Delay = 8.62>
ST_246 : Operation 1708 [6/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1708 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 75> <Delay = 8.62>
ST_247 : Operation 1709 [5/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1709 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 76> <Delay = 8.62>
ST_248 : Operation 1710 [4/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1710 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 77> <Delay = 8.62>
ST_249 : Operation 1711 [3/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1711 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 78> <Delay = 8.62>
ST_250 : Operation 1712 [2/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1712 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 79> <Delay = 8.62>
ST_251 : Operation 1713 [1/31] (8.62ns)   --->   "%v232 = fdiv double %v231, %v230" [kernel.cpp:344]   --->   Operation 1713 'ddiv' 'v232' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 80> <Delay = 8.19>
ST_252 : Operation 1714 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %v232 to i64" [kernel.cpp:345]   --->   Operation 1714 'bitcast' 'ireg_V_3' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V_3 to i63" [kernel.cpp:345]   --->   Operation 1715 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1716 [1/1] (0.00ns)   --->   "%p_Result_55 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [kernel.cpp:345]   --->   Operation 1716 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1717 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [kernel.cpp:345]   --->   Operation 1717 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [kernel.cpp:345]   --->   Operation 1718 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1719 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V_3 to i52" [kernel.cpp:345]   --->   Operation 1719 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_21 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:345]   --->   Operation 1720 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1721 [1/1] (0.00ns)   --->   "%p_Result_56 = zext i53 %tmp_21 to i54" [kernel.cpp:345]   --->   Operation 1721 'zext' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1722 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_56" [kernel.cpp:345]   --->   Operation 1722 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1723 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_55, i54 %man_V_1, i54 %p_Result_56" [kernel.cpp:345]   --->   Operation 1723 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_252 : Operation 1724 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [kernel.cpp:345]   --->   Operation 1724 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1725 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [kernel.cpp:345]   --->   Operation 1725 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1726 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [kernel.cpp:345]   --->   Operation 1726 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1727 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [kernel.cpp:345]   --->   Operation 1727 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1728 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [kernel.cpp:345]   --->   Operation 1728 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1729 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:345]   --->   Operation 1729 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_252 : Operation 1730 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [kernel.cpp:345]   --->   Operation 1730 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i24" [kernel.cpp:345]   --->   Operation 1731 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1732 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [kernel.cpp:345]   --->   Operation 1732 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1733 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 24" [kernel.cpp:345]   --->   Operation 1733 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [kernel.cpp:345]   --->   Operation 1734 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_129, i24 -1, i24 0" [kernel.cpp:345]   --->   Operation 1735 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_252 : Operation 1736 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [kernel.cpp:345]   --->   Operation 1736 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [kernel.cpp:345]   --->   Operation 1737 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1738 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [kernel.cpp:345]   --->   Operation 1738 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [kernel.cpp:345]   --->   Operation 1739 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1740 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [kernel.cpp:345]   --->   Operation 1740 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [kernel.cpp:345]   --->   Operation 1741 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [kernel.cpp:345]   --->   Operation 1742 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [kernel.cpp:345]   --->   Operation 1743 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1744 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [kernel.cpp:345]   --->   Operation 1744 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1745 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [kernel.cpp:345]   --->   Operation 1745 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1746 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i24 %select_ln588, i24 %trunc_ln583" [kernel.cpp:345]   --->   Operation 1746 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 253 <SV = 81> <Delay = 8.56>
ST_253 : Operation 1747 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str42) nounwind" [kernel.cpp:335]   --->   Operation 1747 'specloopname' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1748 [1/1] (0.00ns)   --->   "%attn_ln_outp_V_addr_1 = getelementptr [9216 x i24]* %attn_ln_outp_V, i64 0, i64 %sext_ln336" [kernel.cpp:346]   --->   Operation 1748 'getelementptr' 'attn_ln_outp_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [kernel.cpp:345]   --->   Operation 1749 'sext' 'sext_ln581' <Predicate = (or_ln603)> <Delay = 0.00>
ST_253 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:345]   --->   Operation 1750 'zext' 'zext_ln586' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00>
ST_253 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [kernel.cpp:345]   --->   Operation 1751 'ashr' 'ashr_ln586' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i24" [kernel.cpp:345]   --->   Operation 1752 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603)> <Delay = 0.00>
ST_253 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i24" [kernel.cpp:345]   --->   Operation 1753 'trunc' 'sext_ln581cast' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00>
ST_253 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast" [kernel.cpp:345]   --->   Operation 1754 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [kernel.cpp:345]   --->   Operation 1755 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [kernel.cpp:345]   --->   Operation 1756 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1757 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i24 %shl_ln604, i24 %trunc_ln586" [kernel.cpp:345]   --->   Operation 1757 'select' 'select_ln603' <Predicate = (or_ln603)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_253 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [kernel.cpp:345]   --->   Operation 1758 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i24 %select_ln603, i24 %select_ln603_1" [kernel.cpp:345]   --->   Operation 1759 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_253 : Operation 1760 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [kernel.cpp:345]   --->   Operation 1760 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1761 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i24 %select_ln603_2, i24 0" [kernel.cpp:345]   --->   Operation 1761 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_253 : Operation 1762 [1/1] (3.25ns)   --->   "store i24 %select_ln603_3, i24* %attn_ln_outp_V_addr_1, align 4" [kernel.cpp:346]   --->   Operation 1762 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_253 : Operation 1763 [1/1] (0.00ns)   --->   "br label %30" [kernel.cpp:335]   --->   Operation 1763 'br' <Predicate = true> <Delay = 0.00>

State 254 <SV = 11> <Delay = 1.81>
ST_254 : Operation 1764 [1/1] (0.00ns)   --->   "%x_16_0 = phi i4 [ %x_16, %l_attn_ln_outp_linear_x_16_end ], [ 0, %.preheader5151.preheader ]"   --->   Operation 1764 'phi' 'x_16_0' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1765 [1/1] (1.30ns)   --->   "%icmp_ln349 = icmp eq i4 %x_16_0, -4" [kernel.cpp:349]   --->   Operation 1765 'icmp' 'icmp_ln349' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1766 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1766 'speclooptripcount' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1767 [1/1] (1.73ns)   --->   "%x_16 = add i4 %x_16_0, 1" [kernel.cpp:349]   --->   Operation 1767 'add' 'x_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1768 [1/1] (0.00ns)   --->   "br i1 %icmp_ln349, label %.preheader5150.preheader, label %l_attn_ln_outp_linear_x_16_begin" [kernel.cpp:349]   --->   Operation 1768 'br' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 1769 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str43) nounwind" [kernel.cpp:349]   --->   Operation 1769 'specloopname' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_254 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str43)" [kernel.cpp:349]   --->   Operation 1770 'specregionbegin' 'tmp_18' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_254 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp_86 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_16_0, i10 0)" [kernel.cpp:351]   --->   Operation 1771 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_254 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i14 %tmp_86 to i15" [kernel.cpp:351]   --->   Operation 1772 'zext' 'zext_ln351' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_254 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_87 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_16_0, i8 0)" [kernel.cpp:351]   --->   Operation 1773 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_254 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln351_2 = zext i12 %tmp_87 to i15" [kernel.cpp:351]   --->   Operation 1774 'zext' 'zext_ln351_2' <Predicate = (!icmp_ln349)> <Delay = 0.00>
ST_254 : Operation 1775 [1/1] (1.81ns)   --->   "%sub_ln351 = sub i15 %zext_ln351, %zext_ln351_2" [kernel.cpp:351]   --->   Operation 1775 'sub' 'sub_ln351' <Predicate = (!icmp_ln349)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1776 [1/1] (1.76ns)   --->   "br label %31" [kernel.cpp:350]   --->   Operation 1776 'br' <Predicate = (!icmp_ln349)> <Delay = 1.76>
ST_254 : Operation 1777 [1/1] (1.76ns)   --->   "br label %.preheader5150" [kernel.cpp:362]   --->   Operation 1777 'br' <Predicate = (icmp_ln349)> <Delay = 1.76>

State 255 <SV = 12> <Delay = 5.19>
ST_255 : Operation 1778 [1/1] (0.00ns)   --->   "%y_13_0 = phi i10 [ 0, %l_attn_ln_outp_linear_x_16_begin ], [ %y_13, %_ifconv54 ]"   --->   Operation 1778 'phi' 'y_13_0' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1779 [1/1] (1.77ns)   --->   "%icmp_ln350 = icmp eq i10 %y_13_0, -256" [kernel.cpp:350]   --->   Operation 1779 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1780 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 1780 'speclooptripcount' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1781 [1/1] (1.73ns)   --->   "%y_13 = add i10 %y_13_0, 1" [kernel.cpp:350]   --->   Operation 1781 'add' 'y_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1782 [1/1] (0.00ns)   --->   "br i1 %icmp_ln350, label %l_attn_ln_outp_linear_x_16_end, label %_ifconv54" [kernel.cpp:350]   --->   Operation 1782 'br' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln351_3 = zext i10 %y_13_0 to i15" [kernel.cpp:351]   --->   Operation 1783 'zext' 'zext_ln351_3' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_255 : Operation 1784 [1/1] (1.94ns)   --->   "%add_ln351 = add i15 %sub_ln351, %zext_ln351_3" [kernel.cpp:351]   --->   Operation 1784 'add' 'add_ln351' <Predicate = (!icmp_ln350)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln351 = sext i15 %add_ln351 to i64" [kernel.cpp:351]   --->   Operation 1785 'sext' 'sext_ln351' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_255 : Operation 1786 [1/1] (0.00ns)   --->   "%attn_ln_outp_V_addr = getelementptr [9216 x i24]* %attn_ln_outp_V, i64 0, i64 %sext_ln351" [kernel.cpp:351]   --->   Operation 1786 'getelementptr' 'attn_ln_outp_V_addr' <Predicate = (!icmp_ln350)> <Delay = 0.00>
ST_255 : Operation 1787 [2/2] (3.25ns)   --->   "%tmp_V_19 = load i24* %attn_ln_outp_V_addr, align 4" [kernel.cpp:351]   --->   Operation 1787 'load' 'tmp_V_19' <Predicate = (!icmp_ln350)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_255 : Operation 1788 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str43, i32 %tmp_18)" [kernel.cpp:360]   --->   Operation 1788 'specregionend' 'empty_139' <Predicate = (icmp_ln350)> <Delay = 0.00>
ST_255 : Operation 1789 [1/1] (0.00ns)   --->   "br label %.preheader5151" [kernel.cpp:349]   --->   Operation 1789 'br' <Predicate = (icmp_ln350)> <Delay = 0.00>

State 256 <SV = 13> <Delay = 3.25>
ST_256 : Operation 1790 [1/2] (3.25ns)   --->   "%tmp_V_19 = load i24* %attn_ln_outp_V_addr, align 4" [kernel.cpp:351]   --->   Operation 1790 'load' 'tmp_V_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_256 : Operation 1791 [1/1] (0.00ns)   --->   "%p_Result_57 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_19, i32 23)" [kernel.cpp:353]   --->   Operation 1791 'bitselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>

State 257 <SV = 14> <Delay = 6.40>
ST_257 : Operation 1792 [1/1] (2.45ns)   --->   "%icmp_ln935_2 = icmp eq i24 %tmp_V_19, 0" [kernel.cpp:353]   --->   Operation 1792 'icmp' 'icmp_ln935_2' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1793 [1/1] (2.31ns)   --->   "%tmp_V_6 = sub i24 0, %tmp_V_19" [kernel.cpp:353]   --->   Operation 1793 'sub' 'tmp_V_6' <Predicate = (p_Result_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1794 [1/1] (0.69ns)   --->   "%tmp_V_20 = select i1 %p_Result_57, i24 %tmp_V_6, i24 %tmp_V_19" [kernel.cpp:353]   --->   Operation 1794 'select' 'tmp_V_20' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_257 : Operation 1795 [1/1] (0.00ns)   --->   "%p_Result_20 = call i24 @llvm.part.select.i24(i24 %tmp_V_20, i32 23, i32 0) nounwind" [kernel.cpp:353]   --->   Operation 1795 'partselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1796 [1/1] (0.00ns)   --->   "%p_Result_58 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_20)" [kernel.cpp:353]   --->   Operation 1796 'bitconcatenate' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 1797 [1/1] (3.39ns)   --->   "%l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_58, i1 true) nounwind" [kernel.cpp:353]   --->   Operation 1797 'cttz' 'l_2' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_257 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln943_2 = trunc i32 %l_2 to i8" [kernel.cpp:353]   --->   Operation 1798 'trunc' 'trunc_ln943_2' <Predicate = true> <Delay = 0.00>

State 258 <SV = 15> <Delay = 8.55>
ST_258 : Operation 1799 [1/1] (2.55ns)   --->   "%sub_ln944_2 = sub nsw i32 24, %l_2" [kernel.cpp:353]   --->   Operation 1799 'sub' 'sub_ln944_2' <Predicate = (!icmp_ln935_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1800 [1/1] (0.00ns)   --->   "%trunc_ln944_2 = trunc i32 %sub_ln944_2 to i24" [kernel.cpp:353]   --->   Operation 1800 'trunc' 'trunc_ln944_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_258 : Operation 1801 [1/1] (2.55ns)   --->   "%lsb_index_2 = add nsw i32 -24, %sub_ln944_2" [kernel.cpp:353]   --->   Operation 1801 'add' 'lsb_index_2' <Predicate = (!icmp_ln935_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1802 [1/1] (0.00ns)   --->   "%tmp_136 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_2, i32 1, i32 31)" [kernel.cpp:353]   --->   Operation 1802 'partselect' 'tmp_136' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_258 : Operation 1803 [1/1] (2.47ns)   --->   "%icmp_ln947_4 = icmp sgt i31 %tmp_136, 0" [kernel.cpp:353]   --->   Operation 1803 'icmp' 'icmp_ln947_4' <Predicate = (!icmp_ln935_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln947_2 = trunc i32 %sub_ln944_2 to i5" [kernel.cpp:353]   --->   Operation 1804 'trunc' 'trunc_ln947_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_258 : Operation 1805 [1/1] (1.78ns)   --->   "%sub_ln947_2 = sub i5 -15, %trunc_ln947_2" [kernel.cpp:353]   --->   Operation 1805 'sub' 'sub_ln947_2' <Predicate = (!icmp_ln935_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%zext_ln947_2 = zext i5 %sub_ln947_2 to i24" [kernel.cpp:353]   --->   Operation 1806 'zext' 'zext_ln947_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_258 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%lshr_ln947_2 = lshr i24 -1, %zext_ln947_2" [kernel.cpp:353]   --->   Operation 1807 'lshr' 'lshr_ln947_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%p_Result_22 = and i24 %tmp_V_20, %lshr_ln947_2" [kernel.cpp:353]   --->   Operation 1808 'and' 'p_Result_22' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1809 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_5 = icmp ne i24 %p_Result_22, 0" [kernel.cpp:353]   --->   Operation 1809 'icmp' 'icmp_ln947_5' <Predicate = (!icmp_ln935_2)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%a_2 = and i1 %icmp_ln947_4, %icmp_ln947_5" [kernel.cpp:353]   --->   Operation 1810 'and' 'a_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_2, i32 31)" [kernel.cpp:353]   --->   Operation 1811 'bitselect' 'tmp_137' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_258 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%xor_ln949_2 = xor i1 %tmp_137, true" [kernel.cpp:353]   --->   Operation 1812 'xor' 'xor_ln949_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1813 [1/1] (2.31ns)   --->   "%add_ln949_1 = add i24 -24, %trunc_ln944_2" [kernel.cpp:353]   --->   Operation 1813 'add' 'add_ln949_1' <Predicate = (!icmp_ln935_2)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_20, i24 %add_ln949_1)" [kernel.cpp:353]   --->   Operation 1814 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_258 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%and_ln949_2 = and i1 %p_Result_6, %xor_ln949_2" [kernel.cpp:353]   --->   Operation 1815 'and' 'and_ln949_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%or_ln949 = or i1 %and_ln949_2, %a_2" [kernel.cpp:353]   --->   Operation 1816 'or' 'or_ln949' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1817 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:353]   --->   Operation 1817 'bitconcatenate' 'or_ln949_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.97>
ST_258 : Operation 1818 [1/1] (2.47ns)   --->   "%icmp_ln958_2 = icmp sgt i32 %lsb_index_2, 0" [kernel.cpp:353]   --->   Operation 1818 'icmp' 'icmp_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 16> <Delay = 6.97>
ST_259 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln351_1 = zext i10 %y_13_0 to i64" [kernel.cpp:351]   --->   Operation 1819 'zext' 'zext_ln351_1' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1820 [1/1] (0.00ns)   --->   "%v13_addr = getelementptr [768 x float]* %v13, i64 0, i64 %zext_ln351_1" [kernel.cpp:352]   --->   Operation 1820 'getelementptr' 'v13_addr' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1821 [2/2] (3.25ns)   --->   "%v237 = load float* %v13_addr, align 4" [kernel.cpp:352]   --->   Operation 1821 'load' 'v237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_259 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%m_29 = zext i24 %tmp_V_20 to i64" [kernel.cpp:353]   --->   Operation 1822 'zext' 'm_29' <Predicate = (!icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00>
ST_259 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln957_3 = zext i24 %tmp_V_20 to i32" [kernel.cpp:353]   --->   Operation 1823 'zext' 'zext_ln957_3' <Predicate = (icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00>
ST_259 : Operation 1824 [1/1] (2.55ns)   --->   "%add_ln958_2 = add nsw i32 -25, %sub_ln944_2" [kernel.cpp:353]   --->   Operation 1824 'add' 'add_ln958_2' <Predicate = (icmp_ln958_2 & !icmp_ln935_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%lshr_ln958_2 = lshr i32 %zext_ln957_3, %add_ln958_2" [kernel.cpp:353]   --->   Operation 1825 'lshr' 'lshr_ln958_2' <Predicate = (icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln958_4 = zext i32 %lshr_ln958_2 to i64" [kernel.cpp:353]   --->   Operation 1826 'zext' 'zext_ln958_4' <Predicate = (icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00>
ST_259 : Operation 1827 [1/1] (2.55ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_2" [kernel.cpp:353]   --->   Operation 1827 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln958_2 & !icmp_ln935_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln958_5 = zext i32 %sub_ln958_1 to i64" [kernel.cpp:353]   --->   Operation 1828 'zext' 'zext_ln958_5' <Predicate = (!icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00>
ST_259 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%shl_ln958_2 = shl i64 %m_29, %zext_ln958_5" [kernel.cpp:353]   --->   Operation 1829 'shl' 'shl_ln958_2' <Predicate = (!icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%m_30 = select i1 %icmp_ln958_2, i64 %zext_ln958_4, i64 %shl_ln958_2" [kernel.cpp:353]   --->   Operation 1830 'select' 'm_30' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_259 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln961_2 = zext i32 %or_ln949_2 to i64" [kernel.cpp:353]   --->   Operation 1831 'zext' 'zext_ln961_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_259 : Operation 1832 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_35 = add i64 %m_30, %zext_ln961_2" [kernel.cpp:353]   --->   Operation 1832 'add' 'm_35' <Predicate = (!icmp_ln935_2)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1833 [1/1] (0.00ns)   --->   "%m_8 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_35, i32 1, i32 63)" [kernel.cpp:353]   --->   Operation 1833 'partselect' 'm_8' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_259 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_35, i32 25)" [kernel.cpp:353]   --->   Operation 1834 'bitselect' 'tmp_138' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_259 : Operation 1835 [1/1] (0.00ns)   --->   "%v14_addr = getelementptr [768 x float]* %v14, i64 0, i64 %zext_ln351_1" [kernel.cpp:355]   --->   Operation 1835 'getelementptr' 'v14_addr' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 1836 [2/2] (3.25ns)   --->   "%v240 = load float* %v14_addr, align 4" [kernel.cpp:355]   --->   Operation 1836 'load' 'v240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 260 <SV = 17> <Delay = 5.61>
ST_260 : Operation 1837 [1/2] (3.25ns)   --->   "%v237 = load float* %v13_addr, align 4" [kernel.cpp:352]   --->   Operation 1837 'load' 'v237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_260 : Operation 1838 [1/1] (0.00ns)   --->   "%m_54 = zext i63 %m_8 to i64" [kernel.cpp:353]   --->   Operation 1838 'zext' 'm_54' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_260 : Operation 1839 [1/1] (1.24ns)   --->   "%select_ln964_2 = select i1 %tmp_138, i8 127, i8 126" [kernel.cpp:353]   --->   Operation 1839 'select' 'select_ln964_2' <Predicate = (!icmp_ln935_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 1840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 8, %trunc_ln943_2" [kernel.cpp:353]   --->   Operation 1840 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 1841 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %select_ln964_2, %sub_ln964_1" [kernel.cpp:353]   --->   Operation 1841 'add' 'add_ln964_1' <Predicate = (!icmp_ln935_2)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_29 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_57, i8 %add_ln964_1)" [kernel.cpp:353]   --->   Operation 1842 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_260 : Operation 1843 [1/1] (0.00ns)   --->   "%p_Result_59 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_54, i9 %tmp_29, i32 23, i32 31)" [kernel.cpp:353]   --->   Operation 1843 'partset' 'p_Result_59' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_260 : Operation 1844 [1/1] (0.00ns)   --->   "%trunc_ln738_2 = trunc i64 %p_Result_59 to i32" [kernel.cpp:353]   --->   Operation 1844 'trunc' 'trunc_ln738_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_260 : Operation 1845 [1/1] (0.00ns)   --->   "%bitcast_ln739_2 = bitcast i32 %trunc_ln738_2 to float" [kernel.cpp:353]   --->   Operation 1845 'bitcast' 'bitcast_ln739_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_260 : Operation 1846 [1/1] (0.69ns)   --->   "%v238 = select i1 %icmp_ln935_2, float 0.000000e+00, float %bitcast_ln739_2" [kernel.cpp:353]   --->   Operation 1846 'select' 'v238' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_260 : Operation 1847 [1/2] (3.25ns)   --->   "%v240 = load float* %v14_addr, align 4" [kernel.cpp:355]   --->   Operation 1847 'load' 'v240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 261 <SV = 18> <Delay = 5.70>
ST_261 : Operation 1848 [4/4] (5.70ns)   --->   "%v239 = fmul float %v238, %v237" [kernel.cpp:354]   --->   Operation 1848 'fmul' 'v239' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 19> <Delay = 5.70>
ST_262 : Operation 1849 [3/4] (5.70ns)   --->   "%v239 = fmul float %v238, %v237" [kernel.cpp:354]   --->   Operation 1849 'fmul' 'v239' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 20> <Delay = 5.70>
ST_263 : Operation 1850 [2/4] (5.70ns)   --->   "%v239 = fmul float %v238, %v237" [kernel.cpp:354]   --->   Operation 1850 'fmul' 'v239' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 21> <Delay = 5.70>
ST_264 : Operation 1851 [1/4] (5.70ns)   --->   "%v239 = fmul float %v238, %v237" [kernel.cpp:354]   --->   Operation 1851 'fmul' 'v239' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 22> <Delay = 7.25>
ST_265 : Operation 1852 [5/5] (7.25ns)   --->   "%v241 = fadd float %v239, %v240" [kernel.cpp:356]   --->   Operation 1852 'fadd' 'v241' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 23> <Delay = 7.25>
ST_266 : Operation 1853 [4/5] (7.25ns)   --->   "%v241 = fadd float %v239, %v240" [kernel.cpp:356]   --->   Operation 1853 'fadd' 'v241' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 24> <Delay = 7.25>
ST_267 : Operation 1854 [3/5] (7.25ns)   --->   "%v241 = fadd float %v239, %v240" [kernel.cpp:356]   --->   Operation 1854 'fadd' 'v241' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 25> <Delay = 7.25>
ST_268 : Operation 1855 [2/5] (7.25ns)   --->   "%v241 = fadd float %v239, %v240" [kernel.cpp:356]   --->   Operation 1855 'fadd' 'v241' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 26> <Delay = 7.25>
ST_269 : Operation 1856 [1/5] (7.25ns)   --->   "%v241 = fadd float %v239, %v240" [kernel.cpp:356]   --->   Operation 1856 'fadd' 'v241' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 27> <Delay = 4.43>
ST_270 : Operation 1857 [2/2] (4.43ns)   --->   "%d_assign_5 = fpext float %v241 to double" [kernel.cpp:357]   --->   Operation 1857 'fpext' 'd_assign_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 271 <SV = 28> <Delay = 8.67>
ST_271 : Operation 1858 [1/2] (4.43ns)   --->   "%d_assign_5 = fpext float %v241 to double" [kernel.cpp:357]   --->   Operation 1858 'fpext' 'd_assign_5' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_271 : Operation 1859 [1/1] (0.00ns)   --->   "%ireg_V_4 = bitcast double %d_assign_5 to i64" [kernel.cpp:357]   --->   Operation 1859 'bitcast' 'ireg_V_4' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_4 to i63" [kernel.cpp:357]   --->   Operation 1860 'trunc' 'trunc_ln556_1' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1861 [1/1] (0.00ns)   --->   "%p_Result_60 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)" [kernel.cpp:357]   --->   Operation 1861 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1862 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)" [kernel.cpp:357]   --->   Operation 1862 'partselect' 'exp_tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln461_2 = zext i11 %exp_tmp_V_2 to i12" [kernel.cpp:357]   --->   Operation 1863 'zext' 'zext_ln461_2' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_4 to i52" [kernel.cpp:357]   --->   Operation 1864 'trunc' 'trunc_ln565_1' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_36 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [kernel.cpp:357]   --->   Operation 1865 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1866 [1/1] (0.00ns)   --->   "%p_Result_61 = zext i53 %tmp_36 to i54" [kernel.cpp:357]   --->   Operation 1866 'zext' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1867 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_61" [kernel.cpp:357]   --->   Operation 1867 'sub' 'man_V_4' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1868 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_60, i54 %man_V_4, i54 %p_Result_61" [kernel.cpp:357]   --->   Operation 1868 'select' 'man_V_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_271 : Operation 1869 [1/1] (2.78ns)   --->   "%icmp_ln571_2 = icmp eq i63 %trunc_ln556_1, 0" [kernel.cpp:357]   --->   Operation 1869 'icmp' 'icmp_ln571_2' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1870 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_2" [kernel.cpp:357]   --->   Operation 1870 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1871 [1/1] (1.99ns)   --->   "%icmp_ln581_2 = icmp sgt i12 %F2_1, 16" [kernel.cpp:357]   --->   Operation 1871 'icmp' 'icmp_ln581_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1872 [1/1] (1.54ns)   --->   "%add_ln581_2 = add i12 -16, %F2_1" [kernel.cpp:357]   --->   Operation 1872 'add' 'add_ln581_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1873 [1/1] (1.54ns)   --->   "%sub_ln581_2 = sub i12 16, %F2_1" [kernel.cpp:357]   --->   Operation 1873 'sub' 'sub_ln581_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1874 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2" [kernel.cpp:357]   --->   Operation 1874 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_271 : Operation 1875 [1/1] (1.99ns)   --->   "%icmp_ln582_2 = icmp eq i12 %F2_1, 16" [kernel.cpp:357]   --->   Operation 1875 'icmp' 'icmp_ln582_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i24" [kernel.cpp:357]   --->   Operation 1876 'trunc' 'trunc_ln583_1' <Predicate = true> <Delay = 0.00>

State 272 <SV = 29> <Delay = 8.27>
ST_272 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [kernel.cpp:357]   --->   Operation 1877 'sext' 'sext_ln581_1' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1878 [1/1] (1.99ns)   --->   "%icmp_ln585_2 = icmp ult i12 %sh_amt_1, 54" [kernel.cpp:357]   --->   Operation 1878 'icmp' 'icmp_ln585_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1879 [1/1] (1.99ns)   --->   "%icmp_ln603_2 = icmp ult i12 %sh_amt_1, 24" [kernel.cpp:357]   --->   Operation 1879 'icmp' 'icmp_ln603_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%zext_ln586_2 = zext i32 %sext_ln581_1 to i54" [kernel.cpp:357]   --->   Operation 1880 'zext' 'zext_ln586_2' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%ashr_ln586_2 = ashr i54 %man_V_5, %zext_ln586_2" [kernel.cpp:357]   --->   Operation 1881 'ashr' 'ashr_ln586_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_2 to i24" [kernel.cpp:357]   --->   Operation 1882 'trunc' 'trunc_ln586_1' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%bitcast_ln696_1 = bitcast float %v241 to i32" [kernel.cpp:357]   --->   Operation 1883 'bitcast' 'bitcast_ln696_1' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)" [kernel.cpp:357]   --->   Operation 1884 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%select_ln588_1 = select i1 %tmp_140, i24 -1, i24 0" [kernel.cpp:357]   --->   Operation 1885 'select' 'select_ln588_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_272 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%sext_ln581_1cast = trunc i32 %sext_ln581_1 to i24" [kernel.cpp:357]   --->   Operation 1886 'trunc' 'sext_ln581_1cast' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%shl_ln604_2 = shl i24 %trunc_ln583_1, %sext_ln581_1cast" [kernel.cpp:357]   --->   Operation 1887 'shl' 'shl_ln604_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_2, true" [kernel.cpp:357]   --->   Operation 1888 'xor' 'xor_ln571_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_2, %xor_ln571_1" [kernel.cpp:357]   --->   Operation 1889 'and' 'and_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1890 [1/1] (0.97ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_2, %icmp_ln582_2" [kernel.cpp:357]   --->   Operation 1890 'or' 'or_ln582_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [kernel.cpp:357]   --->   Operation 1891 'xor' 'xor_ln582_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1892 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_2, %xor_ln582_1" [kernel.cpp:357]   --->   Operation 1892 'and' 'and_ln581_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_2)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_2, true" [kernel.cpp:357]   --->   Operation 1893 'xor' 'xor_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1894 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_2 = and i1 %and_ln581_1, %xor_ln585_1" [kernel.cpp:357]   --->   Operation 1894 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %icmp_ln585_2" [kernel.cpp:357]   --->   Operation 1895 'and' 'and_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_2" [kernel.cpp:357]   --->   Operation 1896 'or' 'or_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [kernel.cpp:357]   --->   Operation 1897 'xor' 'xor_ln581_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1898 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_2, %xor_ln581_1" [kernel.cpp:357]   --->   Operation 1898 'and' 'and_ln603_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1899 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln603_1, i24 %shl_ln604_2, i24 %trunc_ln586_1" [kernel.cpp:357]   --->   Operation 1899 'select' 'select_ln603_4' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_272 : Operation 1900 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3" [kernel.cpp:357]   --->   Operation 1900 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1901 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %and_ln585_2, i24 %select_ln588_1, i24 %trunc_ln583_1" [kernel.cpp:357]   --->   Operation 1901 'select' 'select_ln603_5' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_272 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1" [kernel.cpp:357]   --->   Operation 1902 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node v242_V)   --->   "%select_ln603_6 = select i1 %or_ln603_3, i24 %select_ln603_4, i24 %select_ln603_5" [kernel.cpp:357]   --->   Operation 1903 'select' 'select_ln603_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_272 : Operation 1904 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4" [kernel.cpp:357]   --->   Operation 1904 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1905 [1/1] (0.69ns) (out node of the LUT)   --->   "%v242_V = select i1 %or_ln603_5, i24 %select_ln603_6, i24 0" [kernel.cpp:357]   --->   Operation 1905 'select' 'v242_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 273 <SV = 30> <Delay = 3.25>
ST_273 : Operation 1906 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str44) nounwind" [kernel.cpp:350]   --->   Operation 1906 'specloopname' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 1907 [1/1] (3.25ns)   --->   "store i24 %v242_V, i24* %attn_ln_outp_V_addr, align 4" [kernel.cpp:358]   --->   Operation 1907 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_273 : Operation 1908 [1/1] (0.00ns)   --->   "br label %31" [kernel.cpp:350]   --->   Operation 1908 'br' <Predicate = true> <Delay = 0.00>

State 274 <SV = 12> <Delay = 2.07>
ST_274 : Operation 1909 [1/1] (0.00ns)   --->   "%x_17_0 = phi i4 [ %x_17, %l_ffn_ds1_outp_x_17_end ], [ 0, %.preheader5150.preheader ]"   --->   Operation 1909 'phi' 'x_17_0' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1910 [1/1] (1.30ns)   --->   "%icmp_ln362 = icmp eq i4 %x_17_0, -4" [kernel.cpp:362]   --->   Operation 1910 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1911 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1911 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1912 [1/1] (1.73ns)   --->   "%x_17 = add i4 %x_17_0, 1" [kernel.cpp:362]   --->   Operation 1912 'add' 'x_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1913 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %.preheader5149.preheader, label %l_ffn_ds1_outp_x_17_begin" [kernel.cpp:362]   --->   Operation 1913 'br' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 1914 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str45) nounwind" [kernel.cpp:362]   --->   Operation 1914 'specloopname' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str45)" [kernel.cpp:362]   --->   Operation 1915 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp_93 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_17_0, i10 0)" [kernel.cpp:369]   --->   Operation 1916 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i14 %tmp_93 to i17" [kernel.cpp:369]   --->   Operation 1917 'zext' 'zext_ln369' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i14 %tmp_93 to i15" [kernel.cpp:369]   --->   Operation 1918 'zext' 'zext_ln369_1' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_94 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_17_0, i8 0)" [kernel.cpp:369]   --->   Operation 1919 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1920 [1/1] (0.00ns)   --->   "%zext_ln369_2 = zext i12 %tmp_94 to i15" [kernel.cpp:369]   --->   Operation 1920 'zext' 'zext_ln369_2' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1921 [1/1] (1.81ns)   --->   "%sub_ln369 = sub i15 %zext_ln369_1, %zext_ln369_2" [kernel.cpp:369]   --->   Operation 1921 'sub' 'sub_ln369' <Predicate = (!icmp_ln362)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_95 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %x_17_0, i12 0)" [kernel.cpp:388]   --->   Operation 1922 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i16 %tmp_95 to i17" [kernel.cpp:388]   --->   Operation 1923 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_274 : Operation 1924 [1/1] (2.07ns)   --->   "%sub_ln203_2 = sub i17 %zext_ln203_13, %zext_ln369" [kernel.cpp:388]   --->   Operation 1924 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln362)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1925 [1/1] (1.76ns)   --->   "br label %32" [kernel.cpp:363]   --->   Operation 1925 'br' <Predicate = (!icmp_ln362)> <Delay = 1.76>
ST_274 : Operation 1926 [1/1] (1.76ns)   --->   "br label %.preheader5149" [kernel.cpp:392]   --->   Operation 1926 'br' <Predicate = (icmp_ln362)> <Delay = 1.76>

State 275 <SV = 13> <Delay = 2.25>
ST_275 : Operation 1927 [1/1] (0.00ns)   --->   "%y_14_0 = phi i12 [ 0, %l_ffn_ds1_outp_x_17_begin ], [ %y_14, %l_y_14_end ]"   --->   Operation 1927 'phi' 'y_14_0' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1928 [1/1] (1.99ns)   --->   "%icmp_ln363 = icmp eq i12 %y_14_0, -1024" [kernel.cpp:363]   --->   Operation 1928 'icmp' 'icmp_ln363' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1929 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 1929 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1930 [1/1] (1.54ns)   --->   "%y_14 = add i12 %y_14_0, 1" [kernel.cpp:363]   --->   Operation 1930 'add' 'y_14' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1931 [1/1] (0.00ns)   --->   "br i1 %icmp_ln363, label %l_ffn_ds1_outp_x_17_end, label %l_y_14_begin" [kernel.cpp:363]   --->   Operation 1931 'br' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 1932 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str46) nounwind" [kernel.cpp:363]   --->   Operation 1932 'specloopname' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str46)" [kernel.cpp:363]   --->   Operation 1933 'specregionbegin' 'tmp_28' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i12 %y_14_0 to i64" [kernel.cpp:370]   --->   Operation 1934 'zext' 'zext_ln370' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln370_1 = zext i12 %y_14_0 to i17" [kernel.cpp:370]   --->   Operation 1935 'zext' 'zext_ln370_1' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_100 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %y_14_0, i10 0)" [kernel.cpp:370]   --->   Operation 1936 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln370_2 = zext i22 %tmp_100 to i23" [kernel.cpp:370]   --->   Operation 1937 'zext' 'zext_ln370_2' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_101 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %y_14_0, i8 0)" [kernel.cpp:370]   --->   Operation 1938 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln370_3 = zext i20 %tmp_101 to i23" [kernel.cpp:370]   --->   Operation 1939 'zext' 'zext_ln370_3' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1940 [1/1] (2.25ns)   --->   "%sub_ln370 = sub i23 %zext_ln370_2, %zext_ln370_3" [kernel.cpp:370]   --->   Operation 1940 'sub' 'sub_ln370' <Predicate = (!icmp_ln363)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1941 [1/1] (2.10ns)   --->   "%add_ln203_9 = add i17 %sub_ln203_2, %zext_ln370_1" [kernel.cpp:388]   --->   Operation 1941 'add' 'add_ln203_9' <Predicate = (!icmp_ln363)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln203_6 = sext i17 %add_ln203_9 to i64" [kernel.cpp:388]   --->   Operation 1942 'sext' 'sext_ln203_6' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1943 [1/1] (0.00ns)   --->   "%ffn_ds1_outp_V_addr_1 = getelementptr [36864 x i24]* %ffn_ds1_outp_V, i64 0, i64 %sext_ln203_6" [kernel.cpp:388]   --->   Operation 1943 'getelementptr' 'ffn_ds1_outp_V_addr_1' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1944 [1/1] (1.76ns)   --->   "br label %33" [kernel.cpp:367]   --->   Operation 1944 'br' <Predicate = (!icmp_ln363)> <Delay = 1.76>
ST_275 : Operation 1945 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str45, i32 %tmp_20)" [kernel.cpp:390]   --->   Operation 1945 'specregionend' 'empty_144' <Predicate = (icmp_ln363)> <Delay = 0.00>
ST_275 : Operation 1946 [1/1] (0.00ns)   --->   "br label %.preheader5150" [kernel.cpp:362]   --->   Operation 1946 'br' <Predicate = (icmp_ln363)> <Delay = 0.00>

State 276 <SV = 14> <Delay = 5.53>
ST_276 : Operation 1947 [1/1] (0.00ns)   --->   "%v254_V = phi i24 [ 0, %l_y_14_begin ], [ %v258_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417 ]"   --->   Operation 1947 'phi' 'v254_V' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1948 [1/1] (0.00ns)   --->   "%ffn_ds1_r_0 = phi i10 [ 0, %l_y_14_begin ], [ %ffn_ds1_r, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417 ]"   --->   Operation 1948 'phi' 'ffn_ds1_r_0' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1949 [1/1] (1.77ns)   --->   "%icmp_ln367 = icmp eq i10 %ffn_ds1_r_0, -256" [kernel.cpp:367]   --->   Operation 1949 'icmp' 'icmp_ln367' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1950 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 1950 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1951 [1/1] (1.73ns)   --->   "%ffn_ds1_r = add i10 %ffn_ds1_r_0, 1" [kernel.cpp:367]   --->   Operation 1951 'add' 'ffn_ds1_r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1952 [1/1] (0.00ns)   --->   "br i1 %icmp_ln367, label %l_y_14_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit417" [kernel.cpp:367]   --->   Operation 1952 'br' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln370_4 = zext i10 %ffn_ds1_r_0 to i15" [kernel.cpp:370]   --->   Operation 1953 'zext' 'zext_ln370_4' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_276 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln370_5 = zext i10 %ffn_ds1_r_0 to i23" [kernel.cpp:370]   --->   Operation 1954 'zext' 'zext_ln370_5' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_276 : Operation 1955 [1/1] (2.28ns)   --->   "%add_ln370 = add i23 %zext_ln370_5, %sub_ln370" [kernel.cpp:370]   --->   Operation 1955 'add' 'add_ln370' <Predicate = (!icmp_ln367)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln370 = sext i23 %add_ln370 to i64" [kernel.cpp:370]   --->   Operation 1956 'sext' 'sext_ln370' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_276 : Operation 1957 [1/1] (0.00ns)   --->   "%v9_V_addr = getelementptr [2359296 x i24]* %v9_V, i64 0, i64 %sext_ln370" [kernel.cpp:370]   --->   Operation 1957 'getelementptr' 'v9_V_addr' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_276 : Operation 1958 [1/1] (1.94ns)   --->   "%add_ln369 = add i15 %zext_ln370_4, %sub_ln369" [kernel.cpp:369]   --->   Operation 1958 'add' 'add_ln369' <Predicate = (!icmp_ln367)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1959 [4/4] (3.25ns)   --->   "%v250_V = load i24* %v9_V_addr, align 4" [kernel.cpp:370]   --->   Operation 1959 'load' 'v250_V' <Predicate = (!icmp_ln367)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_276 : Operation 1960 [1/1] (0.00ns)   --->   "%v10_V_addr = getelementptr [3072 x i24]* %v10_V, i64 0, i64 %zext_ln370" [kernel.cpp:383]   --->   Operation 1960 'getelementptr' 'v10_V_addr' <Predicate = (icmp_ln367)> <Delay = 0.00>
ST_276 : Operation 1961 [2/2] (3.25ns)   --->   "%v260_V = load i24* %v10_V_addr, align 4" [kernel.cpp:383]   --->   Operation 1961 'load' 'v260_V' <Predicate = (icmp_ln367)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 277 <SV = 15> <Delay = 3.25>
ST_277 : Operation 1962 [3/4] (3.25ns)   --->   "%v250_V = load i24* %v9_V_addr, align 4" [kernel.cpp:370]   --->   Operation 1962 'load' 'v250_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 278 <SV = 16> <Delay = 3.25>
ST_278 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln369 = sext i15 %add_ln369 to i64" [kernel.cpp:369]   --->   Operation 1963 'sext' 'sext_ln369' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1964 [1/1] (0.00ns)   --->   "%attn_ln_outp_V_addr_2 = getelementptr [9216 x i24]* %attn_ln_outp_V, i64 0, i64 %sext_ln369" [kernel.cpp:369]   --->   Operation 1964 'getelementptr' 'attn_ln_outp_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 1965 [2/2] (3.25ns)   --->   "%v249_V = load i24* %attn_ln_outp_V_addr_2, align 4" [kernel.cpp:369]   --->   Operation 1965 'load' 'v249_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_278 : Operation 1966 [2/4] (3.25ns)   --->   "%v250_V = load i24* %v9_V_addr, align 4" [kernel.cpp:370]   --->   Operation 1966 'load' 'v250_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 279 <SV = 17> <Delay = 3.25>
ST_279 : Operation 1967 [1/2] (3.25ns)   --->   "%v249_V = load i24* %attn_ln_outp_V_addr_2, align 4" [kernel.cpp:369]   --->   Operation 1967 'load' 'v249_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_279 : Operation 1968 [1/4] (3.25ns)   --->   "%v250_V = load i24* %v9_V_addr, align 4" [kernel.cpp:370]   --->   Operation 1968 'load' 'v250_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 280 <SV = 18> <Delay = 8.51>
ST_280 : Operation 1969 [1/1] (0.00ns)   --->   "%v251_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v249_V, i16 0)" [kernel.cpp:371]   --->   Operation 1969 'bitconcatenate' 'v251_V' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1970 [1/1] (0.00ns)   --->   "%v252_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v250_V, i16 0)" [kernel.cpp:372]   --->   Operation 1970 'bitconcatenate' 'v252_V' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i40 %v251_V to i80" [kernel.cpp:373]   --->   Operation 1971 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i40 %v252_V to i80" [kernel.cpp:373]   --->   Operation 1972 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 1973 [1/1] (8.51ns)   --->   "%r_V_6 = mul i80 %sext_ln1116_5, %sext_ln1118_5" [kernel.cpp:373]   --->   Operation 1973 'mul' 'r_V_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 1974 [1/1] (0.00ns)   --->   "%trunc_ln700_4 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_6, i32 32, i32 71)" [kernel.cpp:377]   --->   Operation 1974 'partselect' 'trunc_ln700_4' <Predicate = true> <Delay = 0.00>

State 281 <SV = 19> <Delay = 2.87>
ST_281 : Operation 1975 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str47) nounwind" [kernel.cpp:367]   --->   Operation 1975 'specloopname' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1976 [1/1] (0.00ns)   --->   "%v256_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v254_V, i16 0)" [kernel.cpp:376]   --->   Operation 1976 'bitconcatenate' 'v256_V' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1977 [1/1] (2.87ns)   --->   "%v257_V = add i40 %v256_V, %trunc_ln700_4" [kernel.cpp:377]   --->   Operation 1977 'add' 'v257_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1978 [1/1] (0.00ns)   --->   "%v258_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v257_V, i32 16, i32 39)" [kernel.cpp:378]   --->   Operation 1978 'partselect' 'v258_V' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1979 [1/1] (0.00ns)   --->   "br label %33" [kernel.cpp:367]   --->   Operation 1979 'br' <Predicate = true> <Delay = 0.00>

State 282 <SV = 15> <Delay = 5.56>
ST_282 : Operation 1980 [1/2] (3.25ns)   --->   "%v260_V = load i24* %v10_V_addr, align 4" [kernel.cpp:383]   --->   Operation 1980 'load' 'v260_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_282 : Operation 1981 [1/1] (2.31ns)   --->   "%v264_V = add i24 %v260_V, %v254_V" [kernel.cpp:387]   --->   Operation 1981 'add' 'v264_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 16> <Delay = 3.25>
ST_283 : Operation 1982 [1/1] (3.25ns)   --->   "store i24 %v264_V, i24* %ffn_ds1_outp_V_addr_1, align 4" [kernel.cpp:388]   --->   Operation 1982 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_283 : Operation 1983 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str46, i32 %tmp_28)" [kernel.cpp:389]   --->   Operation 1983 'specregionend' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 1984 [1/1] (0.00ns)   --->   "br label %32" [kernel.cpp:363]   --->   Operation 1984 'br' <Predicate = true> <Delay = 0.00>

State 284 <SV = 13> <Delay = 2.07>
ST_284 : Operation 1985 [1/1] (0.00ns)   --->   "%x_18_0 = phi i4 [ %x_18, %l_ffn_gelu_outp_x_18_end ], [ 0, %.preheader5149.preheader ]"   --->   Operation 1985 'phi' 'x_18_0' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1986 [1/1] (1.30ns)   --->   "%icmp_ln392 = icmp eq i4 %x_18_0, -4" [kernel.cpp:392]   --->   Operation 1986 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1987 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 1987 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1988 [1/1] (1.73ns)   --->   "%x_18 = add i4 %x_18_0, 1" [kernel.cpp:392]   --->   Operation 1988 'add' 'x_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1989 [1/1] (0.00ns)   --->   "br i1 %icmp_ln392, label %.preheader5148.preheader, label %l_ffn_gelu_outp_x_18_begin" [kernel.cpp:392]   --->   Operation 1989 'br' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 1990 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str48) nounwind" [kernel.cpp:392]   --->   Operation 1990 'specloopname' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_284 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str48)" [kernel.cpp:392]   --->   Operation 1991 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_284 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_98 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %x_18_0, i12 0)" [kernel.cpp:394]   --->   Operation 1992 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_284 : Operation 1993 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i16 %tmp_98 to i17" [kernel.cpp:394]   --->   Operation 1993 'zext' 'zext_ln394' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_284 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_99 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_18_0, i10 0)" [kernel.cpp:394]   --->   Operation 1994 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_284 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln394_1 = zext i14 %tmp_99 to i17" [kernel.cpp:394]   --->   Operation 1995 'zext' 'zext_ln394_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_284 : Operation 1996 [1/1] (2.07ns)   --->   "%sub_ln394 = sub i17 %zext_ln394, %zext_ln394_1" [kernel.cpp:394]   --->   Operation 1996 'sub' 'sub_ln394' <Predicate = (!icmp_ln392)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1997 [1/1] (1.76ns)   --->   "br label %34" [kernel.cpp:393]   --->   Operation 1997 'br' <Predicate = (!icmp_ln392)> <Delay = 1.76>
ST_284 : Operation 1998 [1/1] (1.76ns)   --->   "br label %.preheader5148" [kernel.cpp:416]   --->   Operation 1998 'br' <Predicate = (icmp_ln392)> <Delay = 1.76>

State 285 <SV = 14> <Delay = 5.36>
ST_285 : Operation 1999 [1/1] (0.00ns)   --->   "%y_15_0 = phi i12 [ 0, %l_ffn_gelu_outp_x_18_begin ], [ %y_15, %_ifconv83 ]"   --->   Operation 1999 'phi' 'y_15_0' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2000 [1/1] (1.99ns)   --->   "%icmp_ln393 = icmp eq i12 %y_15_0, -1024" [kernel.cpp:393]   --->   Operation 2000 'icmp' 'icmp_ln393' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2001 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 2001 'speclooptripcount' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2002 [1/1] (1.54ns)   --->   "%y_15 = add i12 %y_15_0, 1" [kernel.cpp:393]   --->   Operation 2002 'add' 'y_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2003 [1/1] (0.00ns)   --->   "br i1 %icmp_ln393, label %l_ffn_gelu_outp_x_18_end, label %_ifconv83" [kernel.cpp:393]   --->   Operation 2003 'br' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln394_2 = zext i12 %y_15_0 to i17" [kernel.cpp:394]   --->   Operation 2004 'zext' 'zext_ln394_2' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_285 : Operation 2005 [1/1] (2.10ns)   --->   "%add_ln394 = add i17 %sub_ln394, %zext_ln394_2" [kernel.cpp:394]   --->   Operation 2005 'add' 'add_ln394' <Predicate = (!icmp_ln393)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln394 = sext i17 %add_ln394 to i64" [kernel.cpp:394]   --->   Operation 2006 'sext' 'sext_ln394' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_285 : Operation 2007 [1/1] (0.00ns)   --->   "%ffn_ds1_outp_V_addr = getelementptr [36864 x i24]* %ffn_ds1_outp_V, i64 0, i64 %sext_ln394" [kernel.cpp:394]   --->   Operation 2007 'getelementptr' 'ffn_ds1_outp_V_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_285 : Operation 2008 [2/2] (3.25ns)   --->   "%tmp_V_21 = load i24* %ffn_ds1_outp_V_addr, align 4" [kernel.cpp:394]   --->   Operation 2008 'load' 'tmp_V_21' <Predicate = (!icmp_ln393)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_285 : Operation 2009 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str48, i32 %tmp_25)" [kernel.cpp:414]   --->   Operation 2009 'specregionend' 'empty_147' <Predicate = (icmp_ln393)> <Delay = 0.00>
ST_285 : Operation 2010 [1/1] (0.00ns)   --->   "br label %.preheader5149" [kernel.cpp:392]   --->   Operation 2010 'br' <Predicate = (icmp_ln393)> <Delay = 0.00>

State 286 <SV = 15> <Delay = 3.25>
ST_286 : Operation 2011 [1/2] (3.25ns)   --->   "%tmp_V_21 = load i24* %ffn_ds1_outp_V_addr, align 4" [kernel.cpp:394]   --->   Operation 2011 'load' 'tmp_V_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_286 : Operation 2012 [1/1] (0.00ns)   --->   "%p_Result_62 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_21, i32 23)" [kernel.cpp:395]   --->   Operation 2012 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>

State 287 <SV = 16> <Delay = 6.40>
ST_287 : Operation 2013 [1/1] (2.45ns)   --->   "%icmp_ln885 = icmp eq i24 %tmp_V_21, 0" [kernel.cpp:395]   --->   Operation 2013 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 2014 [1/1] (2.31ns)   --->   "%tmp_V_9 = sub i24 0, %tmp_V_21" [kernel.cpp:395]   --->   Operation 2014 'sub' 'tmp_V_9' <Predicate = (p_Result_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 2015 [1/1] (0.69ns)   --->   "%tmp_V_22 = select i1 %p_Result_62, i24 %tmp_V_9, i24 %tmp_V_21" [kernel.cpp:395]   --->   Operation 2015 'select' 'tmp_V_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_287 : Operation 2016 [1/1] (0.00ns)   --->   "%p_Result_4 = call i24 @llvm.part.select.i24(i24 %tmp_V_22, i32 23, i32 0) nounwind" [kernel.cpp:395]   --->   Operation 2016 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2017 [1/1] (0.00ns)   --->   "%p_Result_63 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_4)" [kernel.cpp:395]   --->   Operation 2017 'bitconcatenate' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2018 [1/1] (3.39ns)   --->   "%l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_63, i1 true) nounwind" [kernel.cpp:395]   --->   Operation 2018 'cttz' 'l_3' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_287 : Operation 2019 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l_3 to i11" [kernel.cpp:395]   --->   Operation 2019 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 2020 [1/1] (0.00ns)   --->   "%trunc_ln943_3 = trunc i32 %l_3 to i8" [kernel.cpp:399]   --->   Operation 2020 'trunc' 'trunc_ln943_3' <Predicate = true> <Delay = 0.00>

State 288 <SV = 17> <Delay = 8.55>
ST_288 : Operation 2021 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 24, %l_3" [kernel.cpp:395]   --->   Operation 2021 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2022 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i24" [kernel.cpp:395]   --->   Operation 2022 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2023 [1/1] (2.55ns)   --->   "%lsb_index_3 = add nsw i32 -53, %sub_ln894" [kernel.cpp:395]   --->   Operation 2023 'add' 'lsb_index_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_144 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_3, i32 1, i32 31)" [kernel.cpp:395]   --->   Operation 2024 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2025 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_144, 0" [kernel.cpp:395]   --->   Operation 2025 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2026 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [kernel.cpp:395]   --->   Operation 2026 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2027 [1/1] (1.78ns)   --->   "%sub_ln897 = sub i5 14, %trunc_ln897" [kernel.cpp:395]   --->   Operation 2027 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i24" [kernel.cpp:395]   --->   Operation 2028 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i24 -1, %zext_ln897" [kernel.cpp:395]   --->   Operation 2029 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_32 = and i24 %tmp_V_22, %lshr_ln897" [kernel.cpp:395]   --->   Operation 2030 'and' 'p_Result_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2031 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i24 %p_Result_32, 0" [kernel.cpp:395]   --->   Operation 2031 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%a_3 = and i1 %icmp_ln897, %icmp_ln897_1" [kernel.cpp:395]   --->   Operation 2032 'and' 'a_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_3, i32 31)" [kernel.cpp:395]   --->   Operation 2033 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%xor_ln899 = xor i1 %tmp_145, true" [kernel.cpp:395]   --->   Operation 2034 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2035 [1/1] (2.31ns)   --->   "%add_ln899 = add i24 -53, %trunc_ln894" [kernel.cpp:395]   --->   Operation 2035 'add' 'add_ln899' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_22, i24 %add_ln899)" [kernel.cpp:395]   --->   Operation 2036 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%and_ln899 = and i1 %p_Result_33, %xor_ln899" [kernel.cpp:395]   --->   Operation 2037 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%or_ln899 = or i1 %and_ln899, %a_3" [kernel.cpp:395]   --->   Operation 2038 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2039 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [kernel.cpp:395]   --->   Operation 2039 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.97>
ST_288 : Operation 2040 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index_3, 0" [kernel.cpp:395]   --->   Operation 2040 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2041 [1/1] (2.55ns)   --->   "%lsb_index_4 = add nsw i32 -24, %sub_ln894" [kernel.cpp:399]   --->   Operation 2041 'add' 'lsb_index_4' <Predicate = (!icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_147 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_4, i32 1, i32 31)" [kernel.cpp:399]   --->   Operation 2042 'partselect' 'tmp_147' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_288 : Operation 2043 [1/1] (2.47ns)   --->   "%icmp_ln947_6 = icmp sgt i31 %tmp_147, 0" [kernel.cpp:399]   --->   Operation 2043 'icmp' 'icmp_ln947_6' <Predicate = (!icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln947_3 = trunc i32 %sub_ln894 to i5" [kernel.cpp:399]   --->   Operation 2044 'trunc' 'trunc_ln947_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_288 : Operation 2045 [1/1] (1.78ns)   --->   "%sub_ln947_3 = sub i5 -15, %trunc_ln947_3" [kernel.cpp:399]   --->   Operation 2045 'sub' 'sub_ln947_3' <Predicate = (!icmp_ln885)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_8)   --->   "%zext_ln947_3 = zext i5 %sub_ln947_3 to i24" [kernel.cpp:399]   --->   Operation 2046 'zext' 'zext_ln947_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_288 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_8)   --->   "%lshr_ln947_3 = lshr i24 -1, %zext_ln947_3" [kernel.cpp:399]   --->   Operation 2047 'lshr' 'lshr_ln947_3' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_8)   --->   "%p_Result_36 = and i24 %tmp_V_22, %lshr_ln947_3" [kernel.cpp:399]   --->   Operation 2048 'and' 'p_Result_36' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2049 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_8 = icmp ne i24 %p_Result_36, 0" [kernel.cpp:399]   --->   Operation 2049 'icmp' 'icmp_ln947_8' <Predicate = (!icmp_ln885)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%a_4 = and i1 %icmp_ln947_6, %icmp_ln947_8" [kernel.cpp:399]   --->   Operation 2050 'and' 'a_4' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_4, i32 31)" [kernel.cpp:399]   --->   Operation 2051 'bitselect' 'tmp_148' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_288 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%xor_ln949_3 = xor i1 %tmp_148, true" [kernel.cpp:399]   --->   Operation 2052 'xor' 'xor_ln949_3' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2053 [1/1] (2.31ns)   --->   "%add_ln949_4 = add i24 -24, %trunc_ln894" [kernel.cpp:399]   --->   Operation 2053 'add' 'add_ln949_4' <Predicate = (!icmp_ln885)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_22, i24 %add_ln949_4)" [kernel.cpp:399]   --->   Operation 2054 'bitselect' 'p_Result_37' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_288 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%and_ln949_3 = and i1 %p_Result_37, %xor_ln949_3" [kernel.cpp:399]   --->   Operation 2055 'and' 'and_ln949_3' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%or_ln949_8 = or i1 %and_ln949_3, %a_4" [kernel.cpp:399]   --->   Operation 2056 'or' 'or_ln949_8' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2057 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_8)" [kernel.cpp:399]   --->   Operation 2057 'bitconcatenate' 'or_ln949_4' <Predicate = (!icmp_ln885)> <Delay = 0.97>
ST_288 : Operation 2058 [1/1] (2.47ns)   --->   "%icmp_ln958_4 = icmp sgt i32 %lsb_index_4, 0" [kernel.cpp:399]   --->   Operation 2058 'icmp' 'icmp_ln958_4' <Predicate = (!icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 18> <Delay = 8.22>
ST_289 : Operation 2059 [1/1] (0.00ns)   --->   "%m_38 = zext i24 %tmp_V_22 to i64" [kernel.cpp:395]   --->   Operation 2059 'zext' 'm_38' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln907_1 = zext i24 %tmp_V_22 to i32" [kernel.cpp:395]   --->   Operation 2060 'zext' 'zext_ln907_1' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2061 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [kernel.cpp:395]   --->   Operation 2061 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [kernel.cpp:395]   --->   Operation 2062 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [kernel.cpp:395]   --->   Operation 2063 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_289 : Operation 2064 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [kernel.cpp:395]   --->   Operation 2064 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [kernel.cpp:395]   --->   Operation 2065 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_289 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%shl_ln908 = shl i64 %m_38, %zext_ln908_1" [kernel.cpp:395]   --->   Operation 2066 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%m_39 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [kernel.cpp:395]   --->   Operation 2067 'select' 'm_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%zext_ln911 = zext i32 %or_ln1 to i64" [kernel.cpp:395]   --->   Operation 2068 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2069 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_40 = add i64 %m_39, %zext_ln911" [kernel.cpp:395]   --->   Operation 2069 'add' 'm_40' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2070 [1/1] (0.00ns)   --->   "%m_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_40, i32 1, i32 63)" [kernel.cpp:395]   --->   Operation 2070 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2071 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_40, i32 54)" [kernel.cpp:395]   --->   Operation 2071 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_289 : Operation 2072 [1/1] (2.55ns)   --->   "%add_ln958_4 = add nsw i32 -25, %sub_ln894" [kernel.cpp:399]   --->   Operation 2072 'add' 'add_ln958_4' <Predicate = (icmp_ln958_4 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%lshr_ln958_4 = lshr i32 %zext_ln907_1, %add_ln958_4" [kernel.cpp:399]   --->   Operation 2073 'lshr' 'lshr_ln958_4' <Predicate = (icmp_ln958_4 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln958_6 = zext i32 %lshr_ln958_4 to i64" [kernel.cpp:399]   --->   Operation 2074 'zext' 'zext_ln958_6' <Predicate = (icmp_ln958_4 & !icmp_ln885)> <Delay = 0.00>
ST_289 : Operation 2075 [1/1] (2.55ns)   --->   "%sub_ln958_2 = sub i32 25, %sub_ln894" [kernel.cpp:399]   --->   Operation 2075 'sub' 'sub_ln958_2' <Predicate = (!icmp_ln958_4 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln958_8 = zext i32 %sub_ln958_2 to i64" [kernel.cpp:399]   --->   Operation 2076 'zext' 'zext_ln958_8' <Predicate = (!icmp_ln958_4 & !icmp_ln885)> <Delay = 0.00>
ST_289 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%shl_ln958_4 = shl i64 %m_38, %zext_ln958_8" [kernel.cpp:399]   --->   Operation 2077 'shl' 'shl_ln958_4' <Predicate = (!icmp_ln958_4 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%m_43 = select i1 %icmp_ln958_4, i64 %zext_ln958_6, i64 %shl_ln958_4" [kernel.cpp:399]   --->   Operation 2078 'select' 'm_43' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_289 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln961_4 = zext i32 %or_ln949_4 to i64" [kernel.cpp:399]   --->   Operation 2079 'zext' 'zext_ln961_4' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_289 : Operation 2080 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_44 = add i64 %m_43, %zext_ln961_4" [kernel.cpp:399]   --->   Operation 2080 'add' 'm_44' <Predicate = (!icmp_ln885)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 2081 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_44, i32 1, i32 63)" [kernel.cpp:399]   --->   Operation 2081 'partselect' 'm_5' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_289 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_44, i32 25)" [kernel.cpp:399]   --->   Operation 2082 'bitselect' 'tmp_149' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_289 : Operation 2083 [1/1] (1.24ns)   --->   "%select_ln964_3 = select i1 %tmp_149, i8 127, i8 126" [kernel.cpp:399]   --->   Operation 2083 'select' 'select_ln964_3' <Predicate = (!icmp_ln885)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 290 <SV = 19> <Delay = 7.62>
ST_290 : Operation 2084 [1/1] (0.00ns)   --->   "%m_55 = zext i63 %m_4 to i64" [kernel.cpp:395]   --->   Operation 2084 'zext' 'm_55' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2085 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_146, i11 1023, i11 1022" [kernel.cpp:395]   --->   Operation 2085 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_290 : Operation 2086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 8, %trunc_ln893" [kernel.cpp:395]   --->   Operation 2086 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 2087 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %select_ln915, %sub_ln915" [kernel.cpp:395]   --->   Operation 2087 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 2088 [1/1] (0.00ns)   --->   "%tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_62, i11 %add_ln915)" [kernel.cpp:395]   --->   Operation 2088 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2089 [1/1] (0.00ns)   --->   "%p_Result_64 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_55, i12 %tmp_38, i32 52, i32 63)" [kernel.cpp:395]   --->   Operation 2089 'partset' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2090 [1/1] (0.00ns)   --->   "%m_56 = zext i63 %m_5 to i64" [kernel.cpp:399]   --->   Operation 2090 'zext' 'm_56' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_290 : Operation 2091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_4 = sub i8 8, %trunc_ln943_3" [kernel.cpp:399]   --->   Operation 2091 'sub' 'sub_ln964_4' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 2092 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_4 = add i8 %select_ln964_3, %sub_ln964_4" [kernel.cpp:399]   --->   Operation 2092 'add' 'add_ln964_4' <Predicate = (!icmp_ln885)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_41 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_62, i8 %add_ln964_4)" [kernel.cpp:399]   --->   Operation 2093 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_290 : Operation 2094 [1/1] (0.00ns)   --->   "%p_Result_65 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_56, i9 %tmp_41, i32 23, i32 31)" [kernel.cpp:399]   --->   Operation 2094 'partset' 'p_Result_65' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_290 : Operation 2095 [1/1] (0.00ns)   --->   "%trunc_ln738_3 = trunc i64 %p_Result_65 to i32" [kernel.cpp:399]   --->   Operation 2095 'trunc' 'trunc_ln738_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_290 : Operation 2096 [1/1] (0.00ns)   --->   "%bitcast_ln739_4 = bitcast i32 %trunc_ln738_3 to float" [kernel.cpp:399]   --->   Operation 2096 'bitcast' 'bitcast_ln739_4' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_290 : Operation 2097 [1/1] (0.69ns)   --->   "%v273 = select i1 %icmp_ln885, float 0.000000e+00, float %bitcast_ln739_4" [kernel.cpp:395]   --->   Operation 2097 'select' 'v273' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_290 : Operation 2098 [23/23] (3.25ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2098 'call' 'v275' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 291 <SV = 20> <Delay = 8.75>
ST_291 : Operation 2099 [22/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2099 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 292 <SV = 21> <Delay = 8.75>
ST_292 : Operation 2100 [21/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2100 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 293 <SV = 22> <Delay = 8.75>
ST_293 : Operation 2101 [20/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2101 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 294 <SV = 23> <Delay = 8.75>
ST_294 : Operation 2102 [19/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2102 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 295 <SV = 24> <Delay = 8.75>
ST_295 : Operation 2103 [18/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2103 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 296 <SV = 25> <Delay = 8.75>
ST_296 : Operation 2104 [17/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2104 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 297 <SV = 26> <Delay = 8.75>
ST_297 : Operation 2105 [16/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2105 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 298 <SV = 27> <Delay = 8.75>
ST_298 : Operation 2106 [15/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2106 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 299 <SV = 28> <Delay = 8.75>
ST_299 : Operation 2107 [14/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2107 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 300 <SV = 29> <Delay = 8.75>
ST_300 : Operation 2108 [13/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2108 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 301 <SV = 30> <Delay = 8.75>
ST_301 : Operation 2109 [12/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2109 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 302 <SV = 31> <Delay = 8.75>
ST_302 : Operation 2110 [11/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2110 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 303 <SV = 32> <Delay = 8.75>
ST_303 : Operation 2111 [10/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2111 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 304 <SV = 33> <Delay = 8.75>
ST_304 : Operation 2112 [9/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2112 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 305 <SV = 34> <Delay = 8.75>
ST_305 : Operation 2113 [8/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2113 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 306 <SV = 35> <Delay = 8.75>
ST_306 : Operation 2114 [7/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2114 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 307 <SV = 36> <Delay = 8.75>
ST_307 : Operation 2115 [6/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2115 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 308 <SV = 37> <Delay = 8.75>
ST_308 : Operation 2116 [5/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2116 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 309 <SV = 38> <Delay = 8.75>
ST_309 : Operation 2117 [4/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2117 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 310 <SV = 39> <Delay = 8.75>
ST_310 : Operation 2118 [3/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2118 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 311 <SV = 40> <Delay = 8.75>
ST_311 : Operation 2119 [2/23] (8.75ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2119 'call' 'v275' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 312 <SV = 41> <Delay = 6.81>
ST_312 : Operation 2120 [1/23] (2.37ns)   --->   "%v275 = call fastcc float @"pow_generic<float>"(float %v273) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401]   --->   Operation 2120 'call' 'v275' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_312 : Operation 2121 [2/2] (4.43ns)   --->   "%v276 = fpext float %v275 to double" [kernel.cpp:402]   --->   Operation 2121 'fpext' 'v276' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 313 <SV = 42> <Delay = 4.43>
ST_313 : Operation 2122 [1/2] (4.43ns)   --->   "%v276 = fpext float %v275 to double" [kernel.cpp:402]   --->   Operation 2122 'fpext' 'v276' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 314 <SV = 43> <Delay = 7.78>
ST_314 : Operation 2123 [6/6] (7.78ns)   --->   "%v277 = fmul double %v276, 4.471500e-02" [kernel.cpp:403]   --->   Operation 2123 'dmul' 'v277' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 44> <Delay = 7.78>
ST_315 : Operation 2124 [5/6] (7.78ns)   --->   "%v277 = fmul double %v276, 4.471500e-02" [kernel.cpp:403]   --->   Operation 2124 'dmul' 'v277' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 45> <Delay = 7.78>
ST_316 : Operation 2125 [4/6] (7.78ns)   --->   "%v277 = fmul double %v276, 4.471500e-02" [kernel.cpp:403]   --->   Operation 2125 'dmul' 'v277' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 46> <Delay = 7.78>
ST_317 : Operation 2126 [3/6] (7.78ns)   --->   "%v277 = fmul double %v276, 4.471500e-02" [kernel.cpp:403]   --->   Operation 2126 'dmul' 'v277' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 47> <Delay = 7.78>
ST_318 : Operation 2127 [2/6] (7.78ns)   --->   "%v277 = fmul double %v276, 4.471500e-02" [kernel.cpp:403]   --->   Operation 2127 'dmul' 'v277' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 48> <Delay = 7.78>
ST_319 : Operation 2128 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_64 to double" [kernel.cpp:395]   --->   Operation 2128 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_319 : Operation 2129 [6/6] (7.78ns)   --->   "%phitmp = fmul double %bitcast_ln729, 5.000000e-01" [kernel.cpp:395]   --->   Operation 2129 'dmul' 'phitmp' <Predicate = (!icmp_ln885)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 2130 [1/6] (7.78ns)   --->   "%v277 = fmul double %v276, 4.471500e-02" [kernel.cpp:403]   --->   Operation 2130 'dmul' 'v277' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 2131 [1/1] (1.48ns)   --->   "%v278 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [kernel.cpp:395]   --->   Operation 2131 'select' 'v278' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 320 <SV = 49> <Delay = 8.23>
ST_320 : Operation 2132 [5/6] (7.78ns)   --->   "%phitmp = fmul double %bitcast_ln729, 5.000000e-01" [kernel.cpp:395]   --->   Operation 2132 'dmul' 'phitmp' <Predicate = (!icmp_ln885)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 2133 [5/5] (8.23ns)   --->   "%v279 = fadd double %v278, %v277" [kernel.cpp:405]   --->   Operation 2133 'dadd' 'v279' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 50> <Delay = 8.23>
ST_321 : Operation 2134 [4/6] (7.78ns)   --->   "%phitmp = fmul double %bitcast_ln729, 5.000000e-01" [kernel.cpp:395]   --->   Operation 2134 'dmul' 'phitmp' <Predicate = (!icmp_ln885)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 2135 [4/5] (8.23ns)   --->   "%v279 = fadd double %v278, %v277" [kernel.cpp:405]   --->   Operation 2135 'dadd' 'v279' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 51> <Delay = 8.23>
ST_322 : Operation 2136 [3/6] (7.78ns)   --->   "%phitmp = fmul double %bitcast_ln729, 5.000000e-01" [kernel.cpp:395]   --->   Operation 2136 'dmul' 'phitmp' <Predicate = (!icmp_ln885)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2137 [3/5] (8.23ns)   --->   "%v279 = fadd double %v278, %v277" [kernel.cpp:405]   --->   Operation 2137 'dadd' 'v279' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 52> <Delay = 8.23>
ST_323 : Operation 2138 [2/6] (7.78ns)   --->   "%phitmp = fmul double %bitcast_ln729, 5.000000e-01" [kernel.cpp:395]   --->   Operation 2138 'dmul' 'phitmp' <Predicate = (!icmp_ln885)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 2139 [2/5] (8.23ns)   --->   "%v279 = fadd double %v278, %v277" [kernel.cpp:405]   --->   Operation 2139 'dadd' 'v279' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 53> <Delay = 8.23>
ST_324 : Operation 2140 [1/6] (7.78ns)   --->   "%phitmp = fmul double %bitcast_ln729, 5.000000e-01" [kernel.cpp:395]   --->   Operation 2140 'dmul' 'phitmp' <Predicate = (!icmp_ln885)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 2141 [1/5] (8.23ns)   --->   "%v279 = fadd double %v278, %v277" [kernel.cpp:405]   --->   Operation 2141 'dadd' 'v279' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 54> <Delay = 7.78>
ST_325 : Operation 2142 [1/1] (1.48ns)   --->   "%v270 = select i1 %icmp_ln885, double 0.000000e+00, double %phitmp" [kernel.cpp:395]   --->   Operation 2142 'select' 'v270' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_325 : Operation 2143 [6/6] (7.78ns)   --->   "%v280 = fmul double %v279, 0x3FE9884580698753" [kernel.cpp:406]   --->   Operation 2143 'dmul' 'v280' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 55> <Delay = 7.78>
ST_326 : Operation 2144 [5/6] (7.78ns)   --->   "%v280 = fmul double %v279, 0x3FE9884580698753" [kernel.cpp:406]   --->   Operation 2144 'dmul' 'v280' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 56> <Delay = 7.78>
ST_327 : Operation 2145 [4/6] (7.78ns)   --->   "%v280 = fmul double %v279, 0x3FE9884580698753" [kernel.cpp:406]   --->   Operation 2145 'dmul' 'v280' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 57> <Delay = 7.78>
ST_328 : Operation 2146 [3/6] (7.78ns)   --->   "%v280 = fmul double %v279, 0x3FE9884580698753" [kernel.cpp:406]   --->   Operation 2146 'dmul' 'v280' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 58> <Delay = 7.78>
ST_329 : Operation 2147 [2/6] (7.78ns)   --->   "%v280 = fmul double %v279, 0x3FE9884580698753" [kernel.cpp:406]   --->   Operation 2147 'dmul' 'v280' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 59> <Delay = 7.78>
ST_330 : Operation 2148 [1/6] (7.78ns)   --->   "%v280 = fmul double %v279, 0x3FE9884580698753" [kernel.cpp:406]   --->   Operation 2148 'dmul' 'v280' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 60> <Delay = 8.23>
ST_331 : Operation 2149 [2/2] (8.23ns)   --->   "%v281 = call fastcc double @"generic_tanh<double>"(double %v280) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->kernel.cpp:407]   --->   Operation 2149 'call' 'v281' <Predicate = true> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 332 <SV = 61> <Delay = 3.38>
ST_332 : Operation 2150 [1/2] (3.38ns)   --->   "%v281 = call fastcc double @"generic_tanh<double>"(double %v280) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->kernel.cpp:407]   --->   Operation 2150 'call' 'v281' <Predicate = true> <Delay = 3.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 333 <SV = 62> <Delay = 8.23>
ST_333 : Operation 2151 [5/5] (8.23ns)   --->   "%v283 = fadd double %v281, 1.000000e+00" [kernel.cpp:409]   --->   Operation 2151 'dadd' 'v283' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 63> <Delay = 8.23>
ST_334 : Operation 2152 [4/5] (8.23ns)   --->   "%v283 = fadd double %v281, 1.000000e+00" [kernel.cpp:409]   --->   Operation 2152 'dadd' 'v283' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 64> <Delay = 8.23>
ST_335 : Operation 2153 [3/5] (8.23ns)   --->   "%v283 = fadd double %v281, 1.000000e+00" [kernel.cpp:409]   --->   Operation 2153 'dadd' 'v283' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 65> <Delay = 8.23>
ST_336 : Operation 2154 [2/5] (8.23ns)   --->   "%v283 = fadd double %v281, 1.000000e+00" [kernel.cpp:409]   --->   Operation 2154 'dadd' 'v283' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 66> <Delay = 8.23>
ST_337 : Operation 2155 [1/5] (8.23ns)   --->   "%v283 = fadd double %v281, 1.000000e+00" [kernel.cpp:409]   --->   Operation 2155 'dadd' 'v283' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 67> <Delay = 7.78>
ST_338 : Operation 2156 [6/6] (7.78ns)   --->   "%v284 = fmul double %v270, %v283" [kernel.cpp:410]   --->   Operation 2156 'dmul' 'v284' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 68> <Delay = 7.78>
ST_339 : Operation 2157 [5/6] (7.78ns)   --->   "%v284 = fmul double %v270, %v283" [kernel.cpp:410]   --->   Operation 2157 'dmul' 'v284' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 69> <Delay = 7.78>
ST_340 : Operation 2158 [4/6] (7.78ns)   --->   "%v284 = fmul double %v270, %v283" [kernel.cpp:410]   --->   Operation 2158 'dmul' 'v284' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 70> <Delay = 7.78>
ST_341 : Operation 2159 [3/6] (7.78ns)   --->   "%v284 = fmul double %v270, %v283" [kernel.cpp:410]   --->   Operation 2159 'dmul' 'v284' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 71> <Delay = 7.78>
ST_342 : Operation 2160 [2/6] (7.78ns)   --->   "%v284 = fmul double %v270, %v283" [kernel.cpp:410]   --->   Operation 2160 'dmul' 'v284' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 72> <Delay = 7.78>
ST_343 : Operation 2161 [1/6] (7.78ns)   --->   "%v284 = fmul double %v270, %v283" [kernel.cpp:410]   --->   Operation 2161 'dmul' 'v284' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 73> <Delay = 8.19>
ST_344 : Operation 2162 [1/1] (0.00ns)   --->   "%ireg_V_5 = bitcast double %v284 to i64" [kernel.cpp:411]   --->   Operation 2162 'bitcast' 'ireg_V_5' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln556_3 = trunc i64 %ireg_V_5 to i63" [kernel.cpp:411]   --->   Operation 2163 'trunc' 'trunc_ln556_3' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2164 [1/1] (0.00ns)   --->   "%p_Result_66 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)" [kernel.cpp:411]   --->   Operation 2164 'bitselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2165 [1/1] (0.00ns)   --->   "%exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)" [kernel.cpp:411]   --->   Operation 2165 'partselect' 'exp_tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln461_3 = zext i11 %exp_tmp_V_3 to i12" [kernel.cpp:411]   --->   Operation 2166 'zext' 'zext_ln461_3' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2167 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %ireg_V_5 to i52" [kernel.cpp:411]   --->   Operation 2167 'trunc' 'trunc_ln565_3' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp_42 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_3)" [kernel.cpp:411]   --->   Operation 2168 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2169 [1/1] (0.00ns)   --->   "%p_Result_67 = zext i53 %tmp_42 to i54" [kernel.cpp:411]   --->   Operation 2169 'zext' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2170 [1/1] (3.23ns)   --->   "%man_V_10 = sub i54 0, %p_Result_67" [kernel.cpp:411]   --->   Operation 2170 'sub' 'man_V_10' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2171 [1/1] (0.94ns)   --->   "%man_V_11 = select i1 %p_Result_66, i54 %man_V_10, i54 %p_Result_67" [kernel.cpp:411]   --->   Operation 2171 'select' 'man_V_11' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_344 : Operation 2172 [1/1] (2.78ns)   --->   "%icmp_ln571_3 = icmp eq i63 %trunc_ln556_3, 0" [kernel.cpp:411]   --->   Operation 2172 'icmp' 'icmp_ln571_3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2173 [1/1] (1.54ns)   --->   "%F2_3 = sub i12 1075, %zext_ln461_3" [kernel.cpp:411]   --->   Operation 2173 'sub' 'F2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2174 [1/1] (1.99ns)   --->   "%icmp_ln581_3 = icmp sgt i12 %F2_3, 16" [kernel.cpp:411]   --->   Operation 2174 'icmp' 'icmp_ln581_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2175 [1/1] (1.54ns)   --->   "%add_ln581_3 = add i12 -16, %F2_3" [kernel.cpp:411]   --->   Operation 2175 'add' 'add_ln581_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2176 [1/1] (1.54ns)   --->   "%sub_ln581_3 = sub i12 16, %F2_3" [kernel.cpp:411]   --->   Operation 2176 'sub' 'sub_ln581_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2177 [1/1] (0.69ns)   --->   "%sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3" [kernel.cpp:411]   --->   Operation 2177 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_344 : Operation 2178 [1/1] (1.99ns)   --->   "%icmp_ln582_3 = icmp eq i12 %F2_3, 16" [kernel.cpp:411]   --->   Operation 2178 'icmp' 'icmp_ln582_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %man_V_11 to i24" [kernel.cpp:411]   --->   Operation 2179 'trunc' 'trunc_ln583_3' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2180 [1/1] (1.99ns)   --->   "%icmp_ln585_3 = icmp ult i12 %sh_amt_3, 54" [kernel.cpp:411]   --->   Operation 2180 'icmp' 'icmp_ln585_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2181 [1/1] (1.99ns)   --->   "%icmp_ln603_3 = icmp ult i12 %sh_amt_3, 24" [kernel.cpp:411]   --->   Operation 2181 'icmp' 'icmp_ln603_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)" [kernel.cpp:411]   --->   Operation 2182 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_13)   --->   "%select_ln588_3 = select i1 %tmp_151, i24 -1, i24 0" [kernel.cpp:411]   --->   Operation 2183 'select' 'select_ln588_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_344 : Operation 2184 [1/1] (0.97ns)   --->   "%or_ln582_3 = or i1 %icmp_ln571_3, %icmp_ln582_3" [kernel.cpp:411]   --->   Operation 2184 'or' 'or_ln582_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_3)   --->   "%xor_ln582_3 = xor i1 %or_ln582_3, true" [kernel.cpp:411]   --->   Operation 2185 'xor' 'xor_ln582_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2186 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_3 = and i1 %icmp_ln581_3, %xor_ln582_3" [kernel.cpp:411]   --->   Operation 2186 'and' 'and_ln581_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_6)   --->   "%xor_ln585_3 = xor i1 %icmp_ln585_3, true" [kernel.cpp:411]   --->   Operation 2187 'xor' 'xor_ln585_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2188 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585_6 = and i1 %and_ln581_3, %xor_ln585_3" [kernel.cpp:411]   --->   Operation 2188 'and' 'and_ln585_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_9)   --->   "%and_ln585_7 = and i1 %and_ln581_3, %icmp_ln585_3" [kernel.cpp:411]   --->   Operation 2189 'and' 'and_ln585_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%or_ln581_3 = or i1 %or_ln582_3, %icmp_ln581_3" [kernel.cpp:411]   --->   Operation 2190 'or' 'or_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%xor_ln581_3 = xor i1 %or_ln581_3, true" [kernel.cpp:411]   --->   Operation 2191 'xor' 'xor_ln581_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2192 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_3 = and i1 %icmp_ln603_3, %xor_ln581_3" [kernel.cpp:411]   --->   Operation 2192 'and' 'and_ln603_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2193 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_9 = or i1 %and_ln603_3, %and_ln585_7" [kernel.cpp:411]   --->   Operation 2193 'or' 'or_ln603_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 2194 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_13 = select i1 %and_ln585_6, i24 %select_ln588_3, i24 %trunc_ln583_3" [kernel.cpp:411]   --->   Operation 2194 'select' 'select_ln603_13' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 345 <SV = 74> <Delay = 8.56>
ST_345 : Operation 2195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str49) nounwind" [kernel.cpp:393]   --->   Operation 2195 'specloopname' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 2196 [1/1] (0.00ns)   --->   "%ffn_gelu_outp_V_addr_1 = getelementptr [36864 x i24]* %ffn_gelu_outp_V, i64 0, i64 %sext_ln394" [kernel.cpp:412]   --->   Operation 2196 'getelementptr' 'ffn_gelu_outp_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln581_3 = sext i12 %sh_amt_3 to i32" [kernel.cpp:411]   --->   Operation 2197 'sext' 'sext_ln581_3' <Predicate = (or_ln603_9)> <Delay = 0.00>
ST_345 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%zext_ln586_3 = zext i32 %sext_ln581_3 to i54" [kernel.cpp:411]   --->   Operation 2198 'zext' 'zext_ln586_3' <Predicate = (!and_ln603_3 & or_ln603_9)> <Delay = 0.00>
ST_345 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%ashr_ln586_3 = ashr i54 %man_V_11, %zext_ln586_3" [kernel.cpp:411]   --->   Operation 2199 'ashr' 'ashr_ln586_3' <Predicate = (!and_ln603_3 & or_ln603_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%trunc_ln586_3 = trunc i54 %ashr_ln586_3 to i24" [kernel.cpp:411]   --->   Operation 2200 'trunc' 'trunc_ln586_3' <Predicate = (!and_ln603_3 & or_ln603_9)> <Delay = 0.00>
ST_345 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%sext_ln581_3cast = trunc i32 %sext_ln581_3 to i24" [kernel.cpp:411]   --->   Operation 2201 'trunc' 'sext_ln581_3cast' <Predicate = (and_ln603_3 & or_ln603_9)> <Delay = 0.00>
ST_345 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_12)   --->   "%shl_ln604_3 = shl i24 %trunc_ln583_3, %sext_ln581_3cast" [kernel.cpp:411]   --->   Operation 2202 'shl' 'shl_ln604_3' <Predicate = (and_ln603_3 & or_ln603_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%xor_ln571_3 = xor i1 %icmp_ln571_3, true" [kernel.cpp:411]   --->   Operation 2203 'xor' 'xor_ln571_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%and_ln582_3 = and i1 %icmp_ln582_3, %xor_ln571_3" [kernel.cpp:411]   --->   Operation 2204 'and' 'and_ln582_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2205 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_12 = select i1 %and_ln603_3, i24 %shl_ln604_3, i24 %trunc_ln586_3" [kernel.cpp:411]   --->   Operation 2205 'select' 'select_ln603_12' <Predicate = (or_ln603_9)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_11)   --->   "%or_ln603_10 = or i1 %and_ln585_6, %and_ln582_3" [kernel.cpp:411]   --->   Operation 2206 'or' 'or_ln603_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_15)   --->   "%select_ln603_14 = select i1 %or_ln603_9, i24 %select_ln603_12, i24 %select_ln603_13" [kernel.cpp:411]   --->   Operation 2207 'select' 'select_ln603_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 2208 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_11 = or i1 %or_ln603_9, %or_ln603_10" [kernel.cpp:411]   --->   Operation 2208 'or' 'or_ln603_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 2209 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln603_15 = select i1 %or_ln603_11, i24 %select_ln603_14, i24 0" [kernel.cpp:411]   --->   Operation 2209 'select' 'select_ln603_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_345 : Operation 2210 [1/1] (3.25ns)   --->   "store i24 %select_ln603_15, i24* %ffn_gelu_outp_V_addr_1, align 4" [kernel.cpp:412]   --->   Operation 2210 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_345 : Operation 2211 [1/1] (0.00ns)   --->   "br label %34" [kernel.cpp:393]   --->   Operation 2211 'br' <Predicate = true> <Delay = 0.00>

State 346 <SV = 14> <Delay = 2.07>
ST_346 : Operation 2212 [1/1] (0.00ns)   --->   "%x_19_0 = phi i4 [ %x_19, %l_ffn_ds2_outp_x_19_end ], [ 0, %.preheader5148.preheader ]"   --->   Operation 2212 'phi' 'x_19_0' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2213 [1/1] (1.30ns)   --->   "%icmp_ln416 = icmp eq i4 %x_19_0, -4" [kernel.cpp:416]   --->   Operation 2213 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2214 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 2214 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2215 [1/1] (1.73ns)   --->   "%x_19 = add i4 %x_19_0, 1" [kernel.cpp:416]   --->   Operation 2215 'add' 'x_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %.preheader5147.preheader, label %l_ffn_ds2_outp_x_19_begin" [kernel.cpp:416]   --->   Operation 2216 'br' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 2217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str50) nounwind" [kernel.cpp:416]   --->   Operation 2217 'specloopname' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2218 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str50)" [kernel.cpp:416]   --->   Operation 2218 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp_105 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %x_19_0, i12 0)" [kernel.cpp:423]   --->   Operation 2219 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i16 %tmp_105 to i17" [kernel.cpp:423]   --->   Operation 2220 'zext' 'zext_ln423' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_106 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_19_0, i10 0)" [kernel.cpp:423]   --->   Operation 2221 'bitconcatenate' 'tmp_106' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln423_1 = zext i14 %tmp_106 to i15" [kernel.cpp:423]   --->   Operation 2222 'zext' 'zext_ln423_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2223 [1/1] (0.00ns)   --->   "%zext_ln423_2 = zext i14 %tmp_106 to i17" [kernel.cpp:423]   --->   Operation 2223 'zext' 'zext_ln423_2' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2224 [1/1] (2.07ns)   --->   "%sub_ln423 = sub i17 %zext_ln423, %zext_ln423_2" [kernel.cpp:423]   --->   Operation 2224 'sub' 'sub_ln423' <Predicate = (!icmp_ln416)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_107 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_19_0, i8 0)" [kernel.cpp:442]   --->   Operation 2225 'bitconcatenate' 'tmp_107' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2226 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i12 %tmp_107 to i15" [kernel.cpp:442]   --->   Operation 2226 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_346 : Operation 2227 [1/1] (1.81ns)   --->   "%sub_ln203_3 = sub i15 %zext_ln423_1, %zext_ln203_14" [kernel.cpp:442]   --->   Operation 2227 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln416)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 2228 [1/1] (1.76ns)   --->   "br label %35" [kernel.cpp:417]   --->   Operation 2228 'br' <Predicate = (!icmp_ln416)> <Delay = 1.76>
ST_346 : Operation 2229 [1/1] (1.76ns)   --->   "br label %.preheader5147" [kernel.cpp:446]   --->   Operation 2229 'br' <Predicate = (icmp_ln416)> <Delay = 1.76>

State 347 <SV = 15> <Delay = 2.25>
ST_347 : Operation 2230 [1/1] (0.00ns)   --->   "%y_16_0 = phi i10 [ 0, %l_ffn_ds2_outp_x_19_begin ], [ %y_16, %l_y_16_end ]"   --->   Operation 2230 'phi' 'y_16_0' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2231 [1/1] (1.77ns)   --->   "%icmp_ln417 = icmp eq i10 %y_16_0, -256" [kernel.cpp:417]   --->   Operation 2231 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2232 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 2232 'speclooptripcount' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2233 [1/1] (1.73ns)   --->   "%y_16 = add i10 %y_16_0, 1" [kernel.cpp:417]   --->   Operation 2233 'add' 'y_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln417, label %l_ffn_ds2_outp_x_19_end, label %l_y_16_begin" [kernel.cpp:417]   --->   Operation 2234 'br' <Predicate = true> <Delay = 0.00>
ST_347 : Operation 2235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str51) nounwind" [kernel.cpp:417]   --->   Operation 2235 'specloopname' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str51)" [kernel.cpp:417]   --->   Operation 2236 'specregionbegin' 'tmp_35' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i10 %y_16_0 to i64" [kernel.cpp:424]   --->   Operation 2237 'zext' 'zext_ln424' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2238 [1/1] (0.00ns)   --->   "%zext_ln424_1 = zext i10 %y_16_0 to i15" [kernel.cpp:424]   --->   Operation 2238 'zext' 'zext_ln424_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_114 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %y_16_0, i12 0)" [kernel.cpp:424]   --->   Operation 2239 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln424_2 = zext i22 %tmp_114 to i23" [kernel.cpp:424]   --->   Operation 2240 'zext' 'zext_ln424_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_115 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_16_0, i10 0)" [kernel.cpp:424]   --->   Operation 2241 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln424_3 = zext i20 %tmp_115 to i23" [kernel.cpp:424]   --->   Operation 2242 'zext' 'zext_ln424_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2243 [1/1] (2.25ns)   --->   "%sub_ln424 = sub i23 %zext_ln424_2, %zext_ln424_3" [kernel.cpp:424]   --->   Operation 2243 'sub' 'sub_ln424' <Predicate = (!icmp_ln417)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2244 [1/1] (1.94ns)   --->   "%add_ln203_11 = add i15 %sub_ln203_3, %zext_ln424_1" [kernel.cpp:442]   --->   Operation 2244 'add' 'add_ln203_11' <Predicate = (!icmp_ln417)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln203_7 = sext i15 %add_ln203_11 to i64" [kernel.cpp:442]   --->   Operation 2245 'sext' 'sext_ln203_7' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2246 [1/1] (0.00ns)   --->   "%ffn_ds2_outp_V_addr_1 = getelementptr [9216 x i24]* %ffn_ds2_outp_V, i64 0, i64 %sext_ln203_7" [kernel.cpp:442]   --->   Operation 2246 'getelementptr' 'ffn_ds2_outp_V_addr_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2247 [1/1] (1.76ns)   --->   "br label %36" [kernel.cpp:421]   --->   Operation 2247 'br' <Predicate = (!icmp_ln417)> <Delay = 1.76>
ST_347 : Operation 2248 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str50, i32 %tmp_27)" [kernel.cpp:444]   --->   Operation 2248 'specregionend' 'empty_152' <Predicate = (icmp_ln417)> <Delay = 0.00>
ST_347 : Operation 2249 [1/1] (0.00ns)   --->   "br label %.preheader5148" [kernel.cpp:416]   --->   Operation 2249 'br' <Predicate = (icmp_ln417)> <Delay = 0.00>

State 348 <SV = 16> <Delay = 5.53>
ST_348 : Operation 2250 [1/1] (0.00ns)   --->   "%v297_V = phi i24 [ 0, %l_y_16_begin ], [ %v301_V, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161 ]"   --->   Operation 2250 'phi' 'v297_V' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2251 [1/1] (0.00ns)   --->   "%ffn_ds2_r_0 = phi i12 [ 0, %l_y_16_begin ], [ %ffn_ds2_r, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161 ]"   --->   Operation 2251 'phi' 'ffn_ds2_r_0' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2252 [1/1] (1.99ns)   --->   "%icmp_ln421 = icmp eq i12 %ffn_ds2_r_0, -1024" [kernel.cpp:421]   --->   Operation 2252 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2253 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)"   --->   Operation 2253 'speclooptripcount' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2254 [1/1] (1.54ns)   --->   "%ffn_ds2_r = add i12 %ffn_ds2_r_0, 1" [kernel.cpp:421]   --->   Operation 2254 'add' 'ffn_ds2_r' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2255 [1/1] (0.00ns)   --->   "br i1 %icmp_ln421, label %l_y_16_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit161" [kernel.cpp:421]   --->   Operation 2255 'br' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 2256 [1/1] (0.00ns)   --->   "%zext_ln424_4 = zext i12 %ffn_ds2_r_0 to i17" [kernel.cpp:424]   --->   Operation 2256 'zext' 'zext_ln424_4' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_348 : Operation 2257 [1/1] (0.00ns)   --->   "%zext_ln424_5 = zext i12 %ffn_ds2_r_0 to i23" [kernel.cpp:424]   --->   Operation 2257 'zext' 'zext_ln424_5' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_348 : Operation 2258 [1/1] (2.28ns)   --->   "%add_ln424 = add i23 %zext_ln424_5, %sub_ln424" [kernel.cpp:424]   --->   Operation 2258 'add' 'add_ln424' <Predicate = (!icmp_ln421)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln424 = sext i23 %add_ln424 to i64" [kernel.cpp:424]   --->   Operation 2259 'sext' 'sext_ln424' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_348 : Operation 2260 [1/1] (0.00ns)   --->   "%v11_V_addr = getelementptr [2359296 x i24]* %v11_V, i64 0, i64 %sext_ln424" [kernel.cpp:424]   --->   Operation 2260 'getelementptr' 'v11_V_addr' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_348 : Operation 2261 [1/1] (2.10ns)   --->   "%add_ln423 = add i17 %zext_ln424_4, %sub_ln423" [kernel.cpp:423]   --->   Operation 2261 'add' 'add_ln423' <Predicate = (!icmp_ln421)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 2262 [4/4] (3.25ns)   --->   "%v293_V = load i24* %v11_V_addr, align 4" [kernel.cpp:424]   --->   Operation 2262 'load' 'v293_V' <Predicate = (!icmp_ln421)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_348 : Operation 2263 [1/1] (0.00ns)   --->   "%v12_V_addr = getelementptr [768 x i24]* %v12_V, i64 0, i64 %zext_ln424" [kernel.cpp:437]   --->   Operation 2263 'getelementptr' 'v12_V_addr' <Predicate = (icmp_ln421)> <Delay = 0.00>
ST_348 : Operation 2264 [2/2] (3.25ns)   --->   "%v303_V = load i24* %v12_V_addr, align 4" [kernel.cpp:437]   --->   Operation 2264 'load' 'v303_V' <Predicate = (icmp_ln421)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 349 <SV = 17> <Delay = 3.25>
ST_349 : Operation 2265 [3/4] (3.25ns)   --->   "%v293_V = load i24* %v11_V_addr, align 4" [kernel.cpp:424]   --->   Operation 2265 'load' 'v293_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 350 <SV = 18> <Delay = 3.25>
ST_350 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln423 = sext i17 %add_ln423 to i64" [kernel.cpp:423]   --->   Operation 2266 'sext' 'sext_ln423' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2267 [1/1] (0.00ns)   --->   "%ffn_gelu_outp_V_addr = getelementptr [36864 x i24]* %ffn_gelu_outp_V, i64 0, i64 %sext_ln423" [kernel.cpp:423]   --->   Operation 2267 'getelementptr' 'ffn_gelu_outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 2268 [2/2] (3.25ns)   --->   "%v292_V = load i24* %ffn_gelu_outp_V_addr, align 4" [kernel.cpp:423]   --->   Operation 2268 'load' 'v292_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_350 : Operation 2269 [2/4] (3.25ns)   --->   "%v293_V = load i24* %v11_V_addr, align 4" [kernel.cpp:424]   --->   Operation 2269 'load' 'v293_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 351 <SV = 19> <Delay = 3.25>
ST_351 : Operation 2270 [1/2] (3.25ns)   --->   "%v292_V = load i24* %ffn_gelu_outp_V_addr, align 4" [kernel.cpp:423]   --->   Operation 2270 'load' 'v292_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_351 : Operation 2271 [1/4] (3.25ns)   --->   "%v293_V = load i24* %v11_V_addr, align 4" [kernel.cpp:424]   --->   Operation 2271 'load' 'v293_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 352 <SV = 20> <Delay = 8.51>
ST_352 : Operation 2272 [1/1] (0.00ns)   --->   "%v294_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v292_V, i16 0)" [kernel.cpp:425]   --->   Operation 2272 'bitconcatenate' 'v294_V' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 2273 [1/1] (0.00ns)   --->   "%v295_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v293_V, i16 0)" [kernel.cpp:426]   --->   Operation 2273 'bitconcatenate' 'v295_V' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i40 %v294_V to i80" [kernel.cpp:427]   --->   Operation 2274 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i40 %v295_V to i80" [kernel.cpp:427]   --->   Operation 2275 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 2276 [1/1] (8.51ns)   --->   "%r_V_7 = mul i80 %sext_ln1116_7, %sext_ln1118_7" [kernel.cpp:427]   --->   Operation 2276 'mul' 'r_V_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 2277 [1/1] (0.00ns)   --->   "%trunc_ln700_6 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %r_V_7, i32 32, i32 71)" [kernel.cpp:431]   --->   Operation 2277 'partselect' 'trunc_ln700_6' <Predicate = true> <Delay = 0.00>

State 353 <SV = 21> <Delay = 2.87>
ST_353 : Operation 2278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str52) nounwind" [kernel.cpp:421]   --->   Operation 2278 'specloopname' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 2279 [1/1] (0.00ns)   --->   "%v299_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v297_V, i16 0)" [kernel.cpp:430]   --->   Operation 2279 'bitconcatenate' 'v299_V' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 2280 [1/1] (2.87ns)   --->   "%v300_V = add i40 %v299_V, %trunc_ln700_6" [kernel.cpp:431]   --->   Operation 2280 'add' 'v300_V' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 2281 [1/1] (0.00ns)   --->   "%v301_V = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %v300_V, i32 16, i32 39)" [kernel.cpp:432]   --->   Operation 2281 'partselect' 'v301_V' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 2282 [1/1] (0.00ns)   --->   "br label %36" [kernel.cpp:421]   --->   Operation 2282 'br' <Predicate = true> <Delay = 0.00>

State 354 <SV = 17> <Delay = 5.56>
ST_354 : Operation 2283 [1/2] (3.25ns)   --->   "%v303_V = load i24* %v12_V_addr, align 4" [kernel.cpp:437]   --->   Operation 2283 'load' 'v303_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_354 : Operation 2284 [1/1] (2.31ns)   --->   "%v307_V = add i24 %v303_V, %v297_V" [kernel.cpp:441]   --->   Operation 2284 'add' 'v307_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 18> <Delay = 3.25>
ST_355 : Operation 2285 [1/1] (3.25ns)   --->   "store i24 %v307_V, i24* %ffn_ds2_outp_V_addr_1, align 4" [kernel.cpp:442]   --->   Operation 2285 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_355 : Operation 2286 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str51, i32 %tmp_35)" [kernel.cpp:443]   --->   Operation 2286 'specregionend' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_355 : Operation 2287 [1/1] (0.00ns)   --->   "br label %35" [kernel.cpp:417]   --->   Operation 2287 'br' <Predicate = true> <Delay = 0.00>

State 356 <SV = 15> <Delay = 1.81>
ST_356 : Operation 2288 [1/1] (0.00ns)   --->   "%x_20_0 = phi i4 [ %x_20, %l_ffn_res_outp_x_20_end ], [ 0, %.preheader5147.preheader ]"   --->   Operation 2288 'phi' 'x_20_0' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 2289 [1/1] (1.30ns)   --->   "%icmp_ln446 = icmp eq i4 %x_20_0, -4" [kernel.cpp:446]   --->   Operation 2289 'icmp' 'icmp_ln446' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 2290 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 2290 'speclooptripcount' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 2291 [1/1] (1.73ns)   --->   "%x_20 = add i4 %x_20_0, 1" [kernel.cpp:446]   --->   Operation 2291 'add' 'x_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 2292 [1/1] (0.00ns)   --->   "br i1 %icmp_ln446, label %.preheader5146.preheader, label %l_ffn_res_outp_x_20_begin" [kernel.cpp:446]   --->   Operation 2292 'br' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 2293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str53) nounwind" [kernel.cpp:446]   --->   Operation 2293 'specloopname' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_356 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str53)" [kernel.cpp:446]   --->   Operation 2294 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_356 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_112 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_20_0, i10 0)" [kernel.cpp:449]   --->   Operation 2295 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_356 : Operation 2296 [1/1] (0.00ns)   --->   "%zext_ln449 = zext i14 %tmp_112 to i15" [kernel.cpp:449]   --->   Operation 2296 'zext' 'zext_ln449' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_356 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_113 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_20_0, i8 0)" [kernel.cpp:449]   --->   Operation 2297 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_356 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln449_1 = zext i12 %tmp_113 to i15" [kernel.cpp:449]   --->   Operation 2298 'zext' 'zext_ln449_1' <Predicate = (!icmp_ln446)> <Delay = 0.00>
ST_356 : Operation 2299 [1/1] (1.81ns)   --->   "%sub_ln449 = sub i15 %zext_ln449, %zext_ln449_1" [kernel.cpp:449]   --->   Operation 2299 'sub' 'sub_ln449' <Predicate = (!icmp_ln446)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 2300 [1/1] (1.76ns)   --->   "br label %37" [kernel.cpp:447]   --->   Operation 2300 'br' <Predicate = (!icmp_ln446)> <Delay = 1.76>
ST_356 : Operation 2301 [1/1] (1.76ns)   --->   "br label %.preheader5146" [kernel.cpp:458]   --->   Operation 2301 'br' <Predicate = (icmp_ln446)> <Delay = 1.76>

State 357 <SV = 16> <Delay = 5.19>
ST_357 : Operation 2302 [1/1] (0.00ns)   --->   "%y_17_0 = phi i10 [ 0, %l_ffn_res_outp_x_20_begin ], [ %y_17, %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv ]"   --->   Operation 2302 'phi' 'y_17_0' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2303 [1/1] (1.77ns)   --->   "%icmp_ln447 = icmp eq i10 %y_17_0, -256" [kernel.cpp:447]   --->   Operation 2303 'icmp' 'icmp_ln447' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 2304 [1/1] (0.00ns)   --->   "%empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 2304 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2305 [1/1] (1.73ns)   --->   "%y_17 = add i10 %y_17_0, 1" [kernel.cpp:447]   --->   Operation 2305 'add' 'y_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 2306 [1/1] (0.00ns)   --->   "br i1 %icmp_ln447, label %l_ffn_res_outp_x_20_end, label %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit25_ifconv" [kernel.cpp:447]   --->   Operation 2306 'br' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 2307 [1/1] (0.00ns)   --->   "%zext_ln449_2 = zext i10 %y_17_0 to i15" [kernel.cpp:449]   --->   Operation 2307 'zext' 'zext_ln449_2' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_357 : Operation 2308 [1/1] (1.94ns)   --->   "%add_ln449 = add i15 %zext_ln449_2, %sub_ln449" [kernel.cpp:449]   --->   Operation 2308 'add' 'add_ln449' <Predicate = (!icmp_ln447)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln449 = sext i15 %add_ln449 to i64" [kernel.cpp:449]   --->   Operation 2309 'sext' 'sext_ln449' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_357 : Operation 2310 [1/1] (0.00ns)   --->   "%attn_ln_outp_V_addr_3 = getelementptr [9216 x i24]* %attn_ln_outp_V, i64 0, i64 %sext_ln449" [kernel.cpp:449]   --->   Operation 2310 'getelementptr' 'attn_ln_outp_V_addr_3' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_357 : Operation 2311 [1/1] (0.00ns)   --->   "%ffn_ds2_outp_V_addr = getelementptr [9216 x i24]* %ffn_ds2_outp_V, i64 0, i64 %sext_ln449" [kernel.cpp:448]   --->   Operation 2311 'getelementptr' 'ffn_ds2_outp_V_addr' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_357 : Operation 2312 [2/2] (3.25ns)   --->   "%v311_V = load i24* %ffn_ds2_outp_V_addr, align 4" [kernel.cpp:448]   --->   Operation 2312 'load' 'v311_V' <Predicate = (!icmp_ln447)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_357 : Operation 2313 [2/2] (3.25ns)   --->   "%v312_V = load i24* %attn_ln_outp_V_addr_3, align 4" [kernel.cpp:449]   --->   Operation 2313 'load' 'v312_V' <Predicate = (!icmp_ln447)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_357 : Operation 2314 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str53, i32 %tmp_31)" [kernel.cpp:456]   --->   Operation 2314 'specregionend' 'empty_155' <Predicate = (icmp_ln447)> <Delay = 0.00>
ST_357 : Operation 2315 [1/1] (0.00ns)   --->   "br label %.preheader5147" [kernel.cpp:446]   --->   Operation 2315 'br' <Predicate = (icmp_ln447)> <Delay = 0.00>

State 358 <SV = 17> <Delay = 5.56>
ST_358 : Operation 2316 [1/2] (3.25ns)   --->   "%v311_V = load i24* %ffn_ds2_outp_V_addr, align 4" [kernel.cpp:448]   --->   Operation 2316 'load' 'v311_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_358 : Operation 2317 [1/2] (3.25ns)   --->   "%v312_V = load i24* %attn_ln_outp_V_addr_3, align 4" [kernel.cpp:449]   --->   Operation 2317 'load' 'v312_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_358 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i24 %v311_V to i25" [kernel.cpp:452]   --->   Operation 2318 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i24 %v312_V to i25" [kernel.cpp:452]   --->   Operation 2319 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 2320 [1/1] (2.31ns)   --->   "%tmp_V_23 = add i25 %sext_ln703_3, %sext_ln703_2" [kernel.cpp:452]   --->   Operation 2320 'add' 'tmp_V_23' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 2321 [1/1] (0.00ns)   --->   "%p_Result_68 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_V_23, i32 24)" [kernel.cpp:453]   --->   Operation 2321 'bitselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>

State 359 <SV = 18> <Delay = 6.47>
ST_359 : Operation 2322 [1/1] (2.45ns)   --->   "%icmp_ln935_3 = icmp eq i25 %tmp_V_23, 0" [kernel.cpp:453]   --->   Operation 2322 'icmp' 'icmp_ln935_3' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 2323 [1/1] (2.34ns)   --->   "%tmp_V_14 = sub i25 0, %tmp_V_23" [kernel.cpp:453]   --->   Operation 2323 'sub' 'tmp_V_14' <Predicate = (p_Result_68)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 2324 [1/1] (0.73ns)   --->   "%tmp_V_24 = select i1 %p_Result_68, i25 %tmp_V_14, i25 %tmp_V_23" [kernel.cpp:453]   --->   Operation 2324 'select' 'tmp_V_24' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_359 : Operation 2325 [1/1] (0.00ns)   --->   "%p_Result_42 = call i25 @llvm.part.select.i25(i25 %tmp_V_24, i32 24, i32 0) nounwind" [kernel.cpp:453]   --->   Operation 2325 'partselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2326 [1/1] (0.00ns)   --->   "%p_Result_69 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 -1, i25 %p_Result_42)" [kernel.cpp:453]   --->   Operation 2326 'bitconcatenate' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 2327 [1/1] (3.39ns)   --->   "%l_4 = call i32 @llvm.cttz.i32(i32 %p_Result_69, i1 true) nounwind" [kernel.cpp:453]   --->   Operation 2327 'cttz' 'l_4' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_359 : Operation 2328 [1/1] (0.00ns)   --->   "%trunc_ln943_4 = trunc i32 %l_4 to i8" [kernel.cpp:453]   --->   Operation 2328 'trunc' 'trunc_ln943_4' <Predicate = true> <Delay = 0.00>

State 360 <SV = 19> <Delay = 8.55>
ST_360 : Operation 2329 [1/1] (2.55ns)   --->   "%sub_ln944_3 = sub nsw i32 25, %l_4" [kernel.cpp:453]   --->   Operation 2329 'sub' 'sub_ln944_3' <Predicate = (!icmp_ln935_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2330 [1/1] (0.00ns)   --->   "%trunc_ln944_3 = trunc i32 %sub_ln944_3 to i25" [kernel.cpp:453]   --->   Operation 2330 'trunc' 'trunc_ln944_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_360 : Operation 2331 [1/1] (2.55ns)   --->   "%lsb_index_5 = add nsw i32 -24, %sub_ln944_3" [kernel.cpp:453]   --->   Operation 2331 'add' 'lsb_index_5' <Predicate = (!icmp_ln935_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2332 [1/1] (0.00ns)   --->   "%tmp_153 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_5, i32 1, i32 31)" [kernel.cpp:453]   --->   Operation 2332 'partselect' 'tmp_153' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_360 : Operation 2333 [1/1] (2.47ns)   --->   "%icmp_ln947_9 = icmp sgt i31 %tmp_153, 0" [kernel.cpp:453]   --->   Operation 2333 'icmp' 'icmp_ln947_9' <Predicate = (!icmp_ln935_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2334 [1/1] (0.00ns)   --->   "%trunc_ln947_4 = trunc i32 %sub_ln944_3 to i5" [kernel.cpp:453]   --->   Operation 2334 'trunc' 'trunc_ln947_4' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_360 : Operation 2335 [1/1] (1.78ns)   --->   "%sub_ln947_4 = sub i5 -14, %trunc_ln947_4" [kernel.cpp:453]   --->   Operation 2335 'sub' 'sub_ln947_4' <Predicate = (!icmp_ln935_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%zext_ln947_4 = zext i5 %sub_ln947_4 to i25" [kernel.cpp:453]   --->   Operation 2336 'zext' 'zext_ln947_4' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_360 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%lshr_ln947_4 = lshr i25 -1, %zext_ln947_4" [kernel.cpp:453]   --->   Operation 2337 'lshr' 'lshr_ln947_4' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%p_Result_44 = and i25 %tmp_V_24, %lshr_ln947_4" [kernel.cpp:453]   --->   Operation 2338 'and' 'p_Result_44' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2339 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_7 = icmp ne i25 %p_Result_44, 0" [kernel.cpp:453]   --->   Operation 2339 'icmp' 'icmp_ln947_7' <Predicate = (!icmp_ln935_3)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%a_5 = and i1 %icmp_ln947_9, %icmp_ln947_7" [kernel.cpp:453]   --->   Operation 2340 'and' 'a_5' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_5, i32 31)" [kernel.cpp:453]   --->   Operation 2341 'bitselect' 'tmp_154' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_360 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%xor_ln949_4 = xor i1 %tmp_154, true" [kernel.cpp:453]   --->   Operation 2342 'xor' 'xor_ln949_4' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2343 [1/1] (2.34ns)   --->   "%add_ln949_3 = add i25 -24, %trunc_ln944_3" [kernel.cpp:453]   --->   Operation 2343 'add' 'add_ln949_3' <Predicate = (!icmp_ln935_3)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i25.i25(i25 %tmp_V_24, i25 %add_ln949_3)" [kernel.cpp:453]   --->   Operation 2344 'bitselect' 'p_Result_45' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_360 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%and_ln949_4 = and i1 %p_Result_45, %xor_ln949_4" [kernel.cpp:453]   --->   Operation 2345 'and' 'and_ln949_4' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%or_ln949_7 = or i1 %and_ln949_4, %a_5" [kernel.cpp:453]   --->   Operation 2346 'or' 'or_ln949_7' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2347 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_7)" [kernel.cpp:453]   --->   Operation 2347 'bitconcatenate' 'or_ln949_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.97>
ST_360 : Operation 2348 [1/1] (2.47ns)   --->   "%icmp_ln958_3 = icmp sgt i32 %lsb_index_5, 0" [kernel.cpp:453]   --->   Operation 2348 'icmp' 'icmp_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 2349 [1/1] (2.55ns)   --->   "%add_ln958_3 = add nsw i32 -25, %sub_ln944_3" [kernel.cpp:453]   --->   Operation 2349 'add' 'add_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 20> <Delay = 5.66>
ST_361 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%m_47 = zext i25 %tmp_V_24 to i64" [kernel.cpp:453]   --->   Operation 2350 'zext' 'm_47' <Predicate = (!icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00>
ST_361 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%zext_ln957_4 = zext i25 %tmp_V_24 to i32" [kernel.cpp:453]   --->   Operation 2351 'zext' 'zext_ln957_4' <Predicate = (icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00>
ST_361 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%lshr_ln958_3 = lshr i32 %zext_ln957_4, %add_ln958_3" [kernel.cpp:453]   --->   Operation 2352 'lshr' 'lshr_ln958_3' <Predicate = (icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%zext_ln958_9 = zext i32 %lshr_ln958_3 to i64" [kernel.cpp:453]   --->   Operation 2353 'zext' 'zext_ln958_9' <Predicate = (icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00>
ST_361 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%zext_ln958_7 = zext i32 %l_4 to i64" [kernel.cpp:453]   --->   Operation 2354 'zext' 'zext_ln958_7' <Predicate = (!icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00>
ST_361 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%shl_ln958_3 = shl i64 %m_47, %zext_ln958_7" [kernel.cpp:453]   --->   Operation 2355 'shl' 'shl_ln958_3' <Predicate = (!icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%m_48 = select i1 %icmp_ln958_3, i64 %zext_ln958_9, i64 %shl_ln958_3" [kernel.cpp:453]   --->   Operation 2356 'select' 'm_48' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_361 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node m_49)   --->   "%zext_ln961_3 = zext i32 %or_ln949_3 to i64" [kernel.cpp:453]   --->   Operation 2357 'zext' 'zext_ln961_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_361 : Operation 2358 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_49 = add i64 %zext_ln961_3, %m_48" [kernel.cpp:453]   --->   Operation 2358 'add' 'm_49' <Predicate = (!icmp_ln935_3)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 2359 [1/1] (0.00ns)   --->   "%m_6 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_49, i32 1, i32 63)" [kernel.cpp:453]   --->   Operation 2359 'partselect' 'm_6' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_361 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_49, i32 25)" [kernel.cpp:453]   --->   Operation 2360 'bitselect' 'tmp_155' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_361 : Operation 2361 [1/1] (1.24ns)   --->   "%select_ln964_4 = select i1 %tmp_155, i8 127, i8 126" [kernel.cpp:453]   --->   Operation 2361 'select' 'select_ln964_4' <Predicate = (!icmp_ln935_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 362 <SV = 21> <Delay = 7.62>
ST_362 : Operation 2362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str54) nounwind" [kernel.cpp:447]   --->   Operation 2362 'specloopname' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2363 [1/1] (0.00ns)   --->   "%ffn_res_outp_addr_3 = getelementptr [9216 x float]* %ffn_res_outp, i64 0, i64 %sext_ln449" [kernel.cpp:454]   --->   Operation 2363 'getelementptr' 'ffn_res_outp_addr_3' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 2364 [1/1] (0.00ns)   --->   "%m_57 = zext i63 %m_6 to i64" [kernel.cpp:453]   --->   Operation 2364 'zext' 'm_57' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_362 : Operation 2365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_3 = sub i8 9, %trunc_ln943_4" [kernel.cpp:453]   --->   Operation 2365 'sub' 'sub_ln964_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_362 : Operation 2366 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_3 = add i8 %sub_ln964_3, %select_ln964_4" [kernel.cpp:453]   --->   Operation 2366 'add' 'add_ln964_3' <Predicate = (!icmp_ln935_3)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_362 : Operation 2367 [1/1] (0.00ns)   --->   "%tmp_43 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_68, i8 %add_ln964_3)" [kernel.cpp:453]   --->   Operation 2367 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_362 : Operation 2368 [1/1] (0.00ns)   --->   "%p_Result_70 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_57, i9 %tmp_43, i32 23, i32 31)" [kernel.cpp:453]   --->   Operation 2368 'partset' 'p_Result_70' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_362 : Operation 2369 [1/1] (0.00ns)   --->   "%trunc_ln738_4 = trunc i64 %p_Result_70 to i32" [kernel.cpp:453]   --->   Operation 2369 'trunc' 'trunc_ln738_4' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_362 : Operation 2370 [1/1] (0.00ns)   --->   "%bitcast_ln739_3 = bitcast i32 %trunc_ln738_4 to float" [kernel.cpp:453]   --->   Operation 2370 'bitcast' 'bitcast_ln739_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_362 : Operation 2371 [1/1] (0.69ns)   --->   "%v316 = select i1 %icmp_ln935_3, float 0.000000e+00, float %bitcast_ln739_3" [kernel.cpp:453]   --->   Operation 2371 'select' 'v316' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_362 : Operation 2372 [1/1] (3.25ns)   --->   "store float %v316, float* %ffn_res_outp_addr_3, align 4" [kernel.cpp:454]   --->   Operation 2372 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_362 : Operation 2373 [1/1] (0.00ns)   --->   "br label %37" [kernel.cpp:447]   --->   Operation 2373 'br' <Predicate = true> <Delay = 0.00>

State 363 <SV = 16> <Delay = 1.81>
ST_363 : Operation 2374 [1/1] (0.00ns)   --->   "%x_21_0 = phi i4 [ %x_21, %l_ffn_ln_mean_x_21_end ], [ 0, %.preheader5146.preheader ]"   --->   Operation 2374 'phi' 'x_21_0' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2375 [1/1] (1.30ns)   --->   "%icmp_ln458 = icmp eq i4 %x_21_0, -4" [kernel.cpp:458]   --->   Operation 2375 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2376 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 2376 'speclooptripcount' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2377 [1/1] (1.73ns)   --->   "%x_21 = add i4 %x_21_0, 1" [kernel.cpp:458]   --->   Operation 2377 'add' 'x_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2378 [1/1] (0.00ns)   --->   "br i1 %icmp_ln458, label %.preheader5145.preheader, label %l_ffn_ln_mean_x_21_begin" [kernel.cpp:458]   --->   Operation 2378 'br' <Predicate = true> <Delay = 0.00>
ST_363 : Operation 2379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str55) nounwind" [kernel.cpp:458]   --->   Operation 2379 'specloopname' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_363 : Operation 2380 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str55)" [kernel.cpp:458]   --->   Operation 2380 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_363 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln464 = zext i4 %x_21_0 to i64" [kernel.cpp:464]   --->   Operation 2381 'zext' 'zext_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_363 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_117 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_21_0, i10 0)" [kernel.cpp:464]   --->   Operation 2382 'bitconcatenate' 'tmp_117' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_363 : Operation 2383 [1/1] (0.00ns)   --->   "%zext_ln464_1 = zext i14 %tmp_117 to i15" [kernel.cpp:464]   --->   Operation 2383 'zext' 'zext_ln464_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_363 : Operation 2384 [1/1] (0.00ns)   --->   "%tmp_118 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_21_0, i8 0)" [kernel.cpp:464]   --->   Operation 2384 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_363 : Operation 2385 [1/1] (0.00ns)   --->   "%zext_ln464_2 = zext i12 %tmp_118 to i15" [kernel.cpp:464]   --->   Operation 2385 'zext' 'zext_ln464_2' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_363 : Operation 2386 [1/1] (1.81ns)   --->   "%sub_ln464 = sub i15 %zext_ln464_1, %zext_ln464_2" [kernel.cpp:464]   --->   Operation 2386 'sub' 'sub_ln464' <Predicate = (!icmp_ln458)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 2387 [1/1] (1.76ns)   --->   "br label %38" [kernel.cpp:462]   --->   Operation 2387 'br' <Predicate = (!icmp_ln458)> <Delay = 1.76>
ST_363 : Operation 2388 [1/1] (1.76ns)   --->   "br label %.preheader5145" [kernel.cpp:476]   --->   Operation 2388 'br' <Predicate = (icmp_ln458)> <Delay = 1.76>

State 364 <SV = 17> <Delay = 6.07>
ST_364 : Operation 2389 [1/1] (0.00ns)   --->   "%v323 = phi float [ 0.000000e+00, %l_ffn_ln_mean_x_21_begin ], [ %v324, %39 ]"   --->   Operation 2389 'phi' 'v323' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 2390 [1/1] (0.00ns)   --->   "%ffn_ln_r_0 = phi i10 [ 0, %l_ffn_ln_mean_x_21_begin ], [ %ffn_ln_r, %39 ]"   --->   Operation 2390 'phi' 'ffn_ln_r_0' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 2391 [1/1] (1.77ns)   --->   "%icmp_ln462 = icmp eq i10 %ffn_ln_r_0, -256" [kernel.cpp:462]   --->   Operation 2391 'icmp' 'icmp_ln462' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 2392 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 2392 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 2393 [1/1] (1.73ns)   --->   "%ffn_ln_r = add i10 %ffn_ln_r_0, 1" [kernel.cpp:462]   --->   Operation 2393 'add' 'ffn_ln_r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 2394 [1/1] (0.00ns)   --->   "br i1 %icmp_ln462, label %l_ffn_ln_mean_x_21_end, label %39" [kernel.cpp:462]   --->   Operation 2394 'br' <Predicate = true> <Delay = 0.00>
ST_364 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln464_3 = zext i10 %ffn_ln_r_0 to i15" [kernel.cpp:464]   --->   Operation 2395 'zext' 'zext_ln464_3' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_364 : Operation 2396 [1/1] (1.94ns)   --->   "%add_ln464 = add i15 %sub_ln464, %zext_ln464_3" [kernel.cpp:464]   --->   Operation 2396 'add' 'add_ln464' <Predicate = (!icmp_ln462)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln464 = sext i15 %add_ln464 to i64" [kernel.cpp:464]   --->   Operation 2397 'sext' 'sext_ln464' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_364 : Operation 2398 [1/1] (0.00ns)   --->   "%ffn_res_outp_addr = getelementptr [9216 x float]* %ffn_res_outp, i64 0, i64 %sext_ln464" [kernel.cpp:464]   --->   Operation 2398 'getelementptr' 'ffn_res_outp_addr' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_364 : Operation 2399 [2/2] (3.25ns)   --->   "%v322 = load float* %ffn_res_outp_addr, align 4" [kernel.cpp:464]   --->   Operation 2399 'load' 'v322' <Predicate = (!icmp_ln462)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_364 : Operation 2400 [16/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2400 'fdiv' 'v327' <Predicate = (icmp_ln462)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 18> <Delay = 3.25>
ST_365 : Operation 2401 [1/2] (3.25ns)   --->   "%v322 = load float* %ffn_res_outp_addr, align 4" [kernel.cpp:464]   --->   Operation 2401 'load' 'v322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 366 <SV = 19> <Delay = 7.25>
ST_366 : Operation 2402 [5/5] (7.25ns)   --->   "%v324 = fadd float %v322, %v323" [kernel.cpp:466]   --->   Operation 2402 'fadd' 'v324' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 20> <Delay = 7.25>
ST_367 : Operation 2403 [4/5] (7.25ns)   --->   "%v324 = fadd float %v322, %v323" [kernel.cpp:466]   --->   Operation 2403 'fadd' 'v324' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 21> <Delay = 7.25>
ST_368 : Operation 2404 [3/5] (7.25ns)   --->   "%v324 = fadd float %v322, %v323" [kernel.cpp:466]   --->   Operation 2404 'fadd' 'v324' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 22> <Delay = 7.25>
ST_369 : Operation 2405 [2/5] (7.25ns)   --->   "%v324 = fadd float %v322, %v323" [kernel.cpp:466]   --->   Operation 2405 'fadd' 'v324' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 23> <Delay = 7.25>
ST_370 : Operation 2406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str56) nounwind" [kernel.cpp:462]   --->   Operation 2406 'specloopname' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 2407 [1/5] (7.25ns)   --->   "%v324 = fadd float %v322, %v323" [kernel.cpp:466]   --->   Operation 2407 'fadd' 'v324' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 2408 [1/1] (0.00ns)   --->   "br label %38" [kernel.cpp:462]   --->   Operation 2408 'br' <Predicate = true> <Delay = 0.00>

State 371 <SV = 18> <Delay = 6.07>
ST_371 : Operation 2409 [15/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2409 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 19> <Delay = 6.07>
ST_372 : Operation 2410 [14/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2410 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 20> <Delay = 6.07>
ST_373 : Operation 2411 [13/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2411 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 21> <Delay = 6.07>
ST_374 : Operation 2412 [12/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2412 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 22> <Delay = 6.07>
ST_375 : Operation 2413 [11/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2413 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 23> <Delay = 6.07>
ST_376 : Operation 2414 [10/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2414 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 24> <Delay = 6.07>
ST_377 : Operation 2415 [9/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2415 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 25> <Delay = 6.07>
ST_378 : Operation 2416 [8/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2416 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 26> <Delay = 6.07>
ST_379 : Operation 2417 [7/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2417 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 27> <Delay = 6.07>
ST_380 : Operation 2418 [6/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2418 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 28> <Delay = 6.07>
ST_381 : Operation 2419 [5/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2419 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 29> <Delay = 6.07>
ST_382 : Operation 2420 [4/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2420 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 30> <Delay = 6.07>
ST_383 : Operation 2421 [3/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2421 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 31> <Delay = 6.07>
ST_384 : Operation 2422 [2/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2422 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 32> <Delay = 8.39>
ST_385 : Operation 2423 [1/16] (6.07ns)   --->   "%v327 = fdiv float %v323, 7.680000e+02" [kernel.cpp:472]   --->   Operation 2423 'fdiv' 'v327' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 2424 [1/1] (0.00ns)   --->   "%ffn_ln_mean_addr = getelementptr inbounds [12 x float]* %ffn_ln_mean, i64 0, i64 %zext_ln464" [kernel.cpp:473]   --->   Operation 2424 'getelementptr' 'ffn_ln_mean_addr' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 2425 [1/1] (2.32ns)   --->   "store float %v327, float* %ffn_ln_mean_addr, align 4" [kernel.cpp:473]   --->   Operation 2425 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_385 : Operation 2426 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str55, i32 %tmp_34)" [kernel.cpp:474]   --->   Operation 2426 'specregionend' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 2427 [1/1] (0.00ns)   --->   "br label %.preheader5146" [kernel.cpp:458]   --->   Operation 2427 'br' <Predicate = true> <Delay = 0.00>

State 386 <SV = 17> <Delay = 1.81>
ST_386 : Operation 2428 [1/1] (0.00ns)   --->   "%x_22_0 = phi i4 [ %x_22, %l_ffn_ln_var_x_22_end ], [ 0, %.preheader5145.preheader ]"   --->   Operation 2428 'phi' 'x_22_0' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2429 [1/1] (1.30ns)   --->   "%icmp_ln476 = icmp eq i4 %x_22_0, -4" [kernel.cpp:476]   --->   Operation 2429 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 2430 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 2430 'speclooptripcount' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2431 [1/1] (1.73ns)   --->   "%x_22 = add i4 %x_22_0, 1" [kernel.cpp:476]   --->   Operation 2431 'add' 'x_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 2432 [1/1] (0.00ns)   --->   "br i1 %icmp_ln476, label %.preheader5144.preheader, label %l_ffn_ln_var_x_22_begin" [kernel.cpp:476]   --->   Operation 2432 'br' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 2433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str57) nounwind" [kernel.cpp:476]   --->   Operation 2433 'specloopname' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_386 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str57)" [kernel.cpp:476]   --->   Operation 2434 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_386 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i4 %x_22_0 to i64" [kernel.cpp:482]   --->   Operation 2435 'zext' 'zext_ln482' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_386 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_119 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_22_0, i10 0)" [kernel.cpp:482]   --->   Operation 2436 'bitconcatenate' 'tmp_119' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_386 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln482_1 = zext i14 %tmp_119 to i15" [kernel.cpp:482]   --->   Operation 2437 'zext' 'zext_ln482_1' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_386 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_120 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_22_0, i8 0)" [kernel.cpp:482]   --->   Operation 2438 'bitconcatenate' 'tmp_120' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_386 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln482_2 = zext i12 %tmp_120 to i15" [kernel.cpp:482]   --->   Operation 2439 'zext' 'zext_ln482_2' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_386 : Operation 2440 [1/1] (1.81ns)   --->   "%sub_ln482 = sub i15 %zext_ln482_1, %zext_ln482_2" [kernel.cpp:482]   --->   Operation 2440 'sub' 'sub_ln482' <Predicate = (!icmp_ln476)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 2441 [1/1] (1.76ns)   --->   "br label %40" [kernel.cpp:480]   --->   Operation 2441 'br' <Predicate = (!icmp_ln476)> <Delay = 1.76>
ST_386 : Operation 2442 [1/1] (1.76ns)   --->   "br label %.preheader5144" [kernel.cpp:497]   --->   Operation 2442 'br' <Predicate = (icmp_ln476)> <Delay = 1.76>

State 387 <SV = 18> <Delay = 6.07>
ST_387 : Operation 2443 [1/1] (0.00ns)   --->   "%v335 = phi float [ 0.000000e+00, %l_ffn_ln_var_x_22_begin ], [ %v336, %41 ]"   --->   Operation 2443 'phi' 'v335' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2444 [1/1] (0.00ns)   --->   "%ffn_ln_r1_0 = phi i10 [ 0, %l_ffn_ln_var_x_22_begin ], [ %ffn_ln_r1, %41 ]"   --->   Operation 2444 'phi' 'ffn_ln_r1_0' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2445 [1/1] (1.77ns)   --->   "%icmp_ln480 = icmp eq i10 %ffn_ln_r1_0, -256" [kernel.cpp:480]   --->   Operation 2445 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2446 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 2446 'speclooptripcount' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2447 [1/1] (1.73ns)   --->   "%ffn_ln_r1 = add i10 %ffn_ln_r1_0, 1" [kernel.cpp:480]   --->   Operation 2447 'add' 'ffn_ln_r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2448 [1/1] (0.00ns)   --->   "br i1 %icmp_ln480, label %l_ffn_ln_var_x_22_end, label %41" [kernel.cpp:480]   --->   Operation 2448 'br' <Predicate = true> <Delay = 0.00>
ST_387 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln482_3 = zext i10 %ffn_ln_r1_0 to i15" [kernel.cpp:482]   --->   Operation 2449 'zext' 'zext_ln482_3' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_387 : Operation 2450 [1/1] (1.94ns)   --->   "%add_ln482 = add i15 %sub_ln482, %zext_ln482_3" [kernel.cpp:482]   --->   Operation 2450 'add' 'add_ln482' <Predicate = (!icmp_ln480)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln482 = sext i15 %add_ln482 to i64" [kernel.cpp:482]   --->   Operation 2451 'sext' 'sext_ln482' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_387 : Operation 2452 [1/1] (0.00ns)   --->   "%ffn_res_outp_addr_1 = getelementptr [9216 x float]* %ffn_res_outp, i64 0, i64 %sext_ln482" [kernel.cpp:482]   --->   Operation 2452 'getelementptr' 'ffn_res_outp_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_387 : Operation 2453 [2/2] (3.25ns)   --->   "%v333 = load float* %ffn_res_outp_addr_1, align 4" [kernel.cpp:482]   --->   Operation 2453 'load' 'v333' <Predicate = (!icmp_ln480)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_387 : Operation 2454 [16/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2454 'fdiv' 'v339' <Predicate = (icmp_ln480)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 19> <Delay = 3.25>
ST_388 : Operation 2455 [1/2] (3.25ns)   --->   "%v333 = load float* %ffn_res_outp_addr_1, align 4" [kernel.cpp:482]   --->   Operation 2455 'load' 'v333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 389 <SV = 20> <Delay = 5.70>
ST_389 : Operation 2456 [4/4] (5.70ns)   --->   "%v334 = fmul float %v333, %v333" [kernel.cpp:483]   --->   Operation 2456 'fmul' 'v334' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 21> <Delay = 5.70>
ST_390 : Operation 2457 [3/4] (5.70ns)   --->   "%v334 = fmul float %v333, %v333" [kernel.cpp:483]   --->   Operation 2457 'fmul' 'v334' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 22> <Delay = 5.70>
ST_391 : Operation 2458 [2/4] (5.70ns)   --->   "%v334 = fmul float %v333, %v333" [kernel.cpp:483]   --->   Operation 2458 'fmul' 'v334' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 23> <Delay = 5.70>
ST_392 : Operation 2459 [1/4] (5.70ns)   --->   "%v334 = fmul float %v333, %v333" [kernel.cpp:483]   --->   Operation 2459 'fmul' 'v334' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 24> <Delay = 7.25>
ST_393 : Operation 2460 [5/5] (7.25ns)   --->   "%v336 = fadd float %v334, %v335" [kernel.cpp:485]   --->   Operation 2460 'fadd' 'v336' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 25> <Delay = 7.25>
ST_394 : Operation 2461 [4/5] (7.25ns)   --->   "%v336 = fadd float %v334, %v335" [kernel.cpp:485]   --->   Operation 2461 'fadd' 'v336' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 26> <Delay = 7.25>
ST_395 : Operation 2462 [3/5] (7.25ns)   --->   "%v336 = fadd float %v334, %v335" [kernel.cpp:485]   --->   Operation 2462 'fadd' 'v336' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 27> <Delay = 7.25>
ST_396 : Operation 2463 [2/5] (7.25ns)   --->   "%v336 = fadd float %v334, %v335" [kernel.cpp:485]   --->   Operation 2463 'fadd' 'v336' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 28> <Delay = 7.25>
ST_397 : Operation 2464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str58) nounwind" [kernel.cpp:480]   --->   Operation 2464 'specloopname' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 2465 [1/5] (7.25ns)   --->   "%v336 = fadd float %v334, %v335" [kernel.cpp:485]   --->   Operation 2465 'fadd' 'v336' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2466 [1/1] (0.00ns)   --->   "br label %40" [kernel.cpp:480]   --->   Operation 2466 'br' <Predicate = true> <Delay = 0.00>

State 398 <SV = 19> <Delay = 6.07>
ST_398 : Operation 2467 [15/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2467 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 20> <Delay = 6.07>
ST_399 : Operation 2468 [14/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2468 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 21> <Delay = 6.07>
ST_400 : Operation 2469 [13/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2469 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 22> <Delay = 6.07>
ST_401 : Operation 2470 [12/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2470 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 23> <Delay = 6.07>
ST_402 : Operation 2471 [11/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2471 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 24> <Delay = 6.07>
ST_403 : Operation 2472 [10/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2472 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 25> <Delay = 6.07>
ST_404 : Operation 2473 [9/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2473 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 26> <Delay = 6.07>
ST_405 : Operation 2474 [8/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2474 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 27> <Delay = 6.07>
ST_406 : Operation 2475 [7/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2475 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 28> <Delay = 6.07>
ST_407 : Operation 2476 [6/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2476 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 29> <Delay = 6.07>
ST_408 : Operation 2477 [5/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2477 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 2478 [1/1] (0.00ns)   --->   "%ffn_ln_mean_addr_2 = getelementptr inbounds [12 x float]* %ffn_ln_mean, i64 0, i64 %zext_ln482" [kernel.cpp:492]   --->   Operation 2478 'getelementptr' 'ffn_ln_mean_addr_2' <Predicate = true> <Delay = 0.00>
ST_408 : Operation 2479 [2/2] (2.32ns)   --->   "%v340 = load float* %ffn_ln_mean_addr_2, align 4" [kernel.cpp:492]   --->   Operation 2479 'load' 'v340' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 409 <SV = 30> <Delay = 8.02>
ST_409 : Operation 2480 [4/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2480 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 2481 [1/2] (2.32ns)   --->   "%v340 = load float* %ffn_ln_mean_addr_2, align 4" [kernel.cpp:492]   --->   Operation 2481 'load' 'v340' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_409 : Operation 2482 [4/4] (5.70ns)   --->   "%v341 = fmul float %v340, %v340" [kernel.cpp:493]   --->   Operation 2482 'fmul' 'v341' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 31> <Delay = 6.07>
ST_410 : Operation 2483 [3/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2483 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 2484 [3/4] (5.70ns)   --->   "%v341 = fmul float %v340, %v340" [kernel.cpp:493]   --->   Operation 2484 'fmul' 'v341' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 32> <Delay = 6.07>
ST_411 : Operation 2485 [2/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2485 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 2486 [2/4] (5.70ns)   --->   "%v341 = fmul float %v340, %v340" [kernel.cpp:493]   --->   Operation 2486 'fmul' 'v341' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 33> <Delay = 6.07>
ST_412 : Operation 2487 [1/16] (6.07ns)   --->   "%v339 = fdiv float %v335, 7.680000e+02" [kernel.cpp:491]   --->   Operation 2487 'fdiv' 'v339' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 2488 [1/4] (5.70ns)   --->   "%v341 = fmul float %v340, %v340" [kernel.cpp:493]   --->   Operation 2488 'fmul' 'v341' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 34> <Delay = 7.25>
ST_413 : Operation 2489 [5/5] (7.25ns)   --->   "%v342 = fsub float %v339, %v341" [kernel.cpp:494]   --->   Operation 2489 'fsub' 'v342' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 35> <Delay = 7.25>
ST_414 : Operation 2490 [4/5] (7.25ns)   --->   "%v342 = fsub float %v339, %v341" [kernel.cpp:494]   --->   Operation 2490 'fsub' 'v342' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 36> <Delay = 7.25>
ST_415 : Operation 2491 [3/5] (7.25ns)   --->   "%v342 = fsub float %v339, %v341" [kernel.cpp:494]   --->   Operation 2491 'fsub' 'v342' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 37> <Delay = 7.25>
ST_416 : Operation 2492 [2/5] (7.25ns)   --->   "%v342 = fsub float %v339, %v341" [kernel.cpp:494]   --->   Operation 2492 'fsub' 'v342' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 38> <Delay = 7.25>
ST_417 : Operation 2493 [1/5] (7.25ns)   --->   "%v342 = fsub float %v339, %v341" [kernel.cpp:494]   --->   Operation 2493 'fsub' 'v342' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 39> <Delay = 2.32>
ST_418 : Operation 2494 [1/1] (0.00ns)   --->   "%ffn_ln_var_addr_1 = getelementptr inbounds [12 x float]* %ffn_ln_var, i64 0, i64 %zext_ln482" [kernel.cpp:495]   --->   Operation 2494 'getelementptr' 'ffn_ln_var_addr_1' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2495 [1/1] (2.32ns)   --->   "store float %v342, float* %ffn_ln_var_addr_1, align 4" [kernel.cpp:495]   --->   Operation 2495 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_418 : Operation 2496 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str57, i32 %tmp_39)" [kernel.cpp:496]   --->   Operation 2496 'specregionend' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 2497 [1/1] (0.00ns)   --->   "br label %.preheader5145" [kernel.cpp:476]   --->   Operation 2497 'br' <Predicate = true> <Delay = 0.00>

State 419 <SV = 18> <Delay = 2.32>
ST_419 : Operation 2498 [1/1] (0.00ns)   --->   "%x_23_0 = phi i4 [ %x_23, %l_ffn_ln_outp_x_23_end ], [ 0, %.preheader5144.preheader ]"   --->   Operation 2498 'phi' 'x_23_0' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2499 [1/1] (1.30ns)   --->   "%icmp_ln497 = icmp eq i4 %x_23_0, -4" [kernel.cpp:497]   --->   Operation 2499 'icmp' 'icmp_ln497' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2500 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 2500 'speclooptripcount' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2501 [1/1] (1.73ns)   --->   "%x_23 = add i4 %x_23_0, 1" [kernel.cpp:497]   --->   Operation 2501 'add' 'x_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 2502 [1/1] (0.00ns)   --->   "br i1 %icmp_ln497, label %.preheader.preheader, label %l_ffn_ln_outp_x_23_begin" [kernel.cpp:497]   --->   Operation 2502 'br' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 2503 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str59)" [kernel.cpp:497]   --->   Operation 2503 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_419 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i4 %x_23_0 to i64" [kernel.cpp:499]   --->   Operation 2504 'zext' 'zext_ln499' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_419 : Operation 2505 [1/1] (0.00ns)   --->   "%ffn_ln_mean_addr_1 = getelementptr inbounds [12 x float]* %ffn_ln_mean, i64 0, i64 %zext_ln499" [kernel.cpp:500]   --->   Operation 2505 'getelementptr' 'ffn_ln_mean_addr_1' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_419 : Operation 2506 [2/2] (2.32ns)   --->   "%v346 = load float* %ffn_ln_mean_addr_1, align 4" [kernel.cpp:500]   --->   Operation 2506 'load' 'v346' <Predicate = (!icmp_ln497)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_419 : Operation 2507 [1/1] (0.00ns)   --->   "%ffn_ln_var_addr = getelementptr inbounds [12 x float]* %ffn_ln_var, i64 0, i64 %zext_ln499" [kernel.cpp:502]   --->   Operation 2507 'getelementptr' 'ffn_ln_var_addr' <Predicate = (!icmp_ln497)> <Delay = 0.00>
ST_419 : Operation 2508 [2/2] (2.32ns)   --->   "%v348 = load float* %ffn_ln_var_addr, align 4" [kernel.cpp:502]   --->   Operation 2508 'load' 'v348' <Predicate = (!icmp_ln497)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_419 : Operation 2509 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:512]   --->   Operation 2509 'br' <Predicate = (icmp_ln497)> <Delay = 1.76>

State 420 <SV = 19> <Delay = 6.75>
ST_420 : Operation 2510 [1/2] (2.32ns)   --->   "%v346 = load float* %ffn_ln_mean_addr_1, align 4" [kernel.cpp:500]   --->   Operation 2510 'load' 'v346' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_420 : Operation 2511 [1/2] (2.32ns)   --->   "%v348 = load float* %ffn_ln_var_addr, align 4" [kernel.cpp:502]   --->   Operation 2511 'load' 'v348' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_420 : Operation 2512 [2/2] (4.43ns)   --->   "%v349 = fpext float %v348 to double" [kernel.cpp:503]   --->   Operation 2512 'fpext' 'v349' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 421 <SV = 20> <Delay = 4.43>
ST_421 : Operation 2513 [1/2] (4.43ns)   --->   "%v349 = fpext float %v348 to double" [kernel.cpp:503]   --->   Operation 2513 'fpext' 'v349' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 422 <SV = 21> <Delay = 8.23>
ST_422 : Operation 2514 [5/5] (8.23ns)   --->   "%v350 = fadd double %v349, 1.000000e-05" [kernel.cpp:504]   --->   Operation 2514 'dadd' 'v350' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 22> <Delay = 8.23>
ST_423 : Operation 2515 [4/5] (8.23ns)   --->   "%v350 = fadd double %v349, 1.000000e-05" [kernel.cpp:504]   --->   Operation 2515 'dadd' 'v350' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 23> <Delay = 8.23>
ST_424 : Operation 2516 [3/5] (8.23ns)   --->   "%v350 = fadd double %v349, 1.000000e-05" [kernel.cpp:504]   --->   Operation 2516 'dadd' 'v350' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 24> <Delay = 8.23>
ST_425 : Operation 2517 [2/5] (8.23ns)   --->   "%v350 = fadd double %v349, 1.000000e-05" [kernel.cpp:504]   --->   Operation 2517 'dadd' 'v350' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 25> <Delay = 8.23>
ST_426 : Operation 2518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str59) nounwind" [kernel.cpp:497]   --->   Operation 2518 'specloopname' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2519 [1/1] (0.00ns)   --->   "%tmp_121 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_23_0, i10 0)" [kernel.cpp:509]   --->   Operation 2519 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2520 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i14 %tmp_121 to i15" [kernel.cpp:509]   --->   Operation 2520 'zext' 'zext_ln509' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2521 [1/1] (0.00ns)   --->   "%tmp_122 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_23_0, i8 0)" [kernel.cpp:509]   --->   Operation 2521 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln509_1 = zext i12 %tmp_122 to i15" [kernel.cpp:509]   --->   Operation 2522 'zext' 'zext_ln509_1' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 2523 [1/1] (1.81ns)   --->   "%sub_ln509 = sub i15 %zext_ln509, %zext_ln509_1" [kernel.cpp:509]   --->   Operation 2523 'sub' 'sub_ln509' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 2524 [1/5] (8.23ns)   --->   "%v350 = fadd double %v349, 1.000000e-05" [kernel.cpp:504]   --->   Operation 2524 'dadd' 'v350' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 2525 [1/1] (1.76ns)   --->   "br label %42" [kernel.cpp:498]   --->   Operation 2525 'br' <Predicate = true> <Delay = 1.76>

State 427 <SV = 26> <Delay = 8.62>
ST_427 : Operation 2526 [1/1] (0.00ns)   --->   "%y_18_0 = phi i10 [ 0, %l_ffn_ln_outp_x_23_begin ], [ %y_18, %43 ]"   --->   Operation 2526 'phi' 'y_18_0' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 2527 [1/1] (1.77ns)   --->   "%icmp_ln498 = icmp eq i10 %y_18_0, -256" [kernel.cpp:498]   --->   Operation 2527 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 2528 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 2528 'speclooptripcount' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 2529 [1/1] (1.73ns)   --->   "%y_18 = add i10 %y_18_0, 1" [kernel.cpp:498]   --->   Operation 2529 'add' 'y_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 2530 [1/1] (0.00ns)   --->   "br i1 %icmp_ln498, label %l_ffn_ln_outp_x_23_end, label %43" [kernel.cpp:498]   --->   Operation 2530 'br' <Predicate = true> <Delay = 0.00>
ST_427 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln509_2 = zext i10 %y_18_0 to i15" [kernel.cpp:509]   --->   Operation 2531 'zext' 'zext_ln509_2' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_427 : Operation 2532 [1/1] (1.94ns)   --->   "%add_ln509 = add i15 %sub_ln509, %zext_ln509_2" [kernel.cpp:509]   --->   Operation 2532 'add' 'add_ln509' <Predicate = (!icmp_ln498)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 2533 [31/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2533 'dsqrt' 'v351' <Predicate = (!icmp_ln498)> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_427 : Operation 2534 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str59, i32 %tmp_40)" [kernel.cpp:511]   --->   Operation 2534 'specregionend' 'empty_164' <Predicate = (icmp_ln498)> <Delay = 0.00>
ST_427 : Operation 2535 [1/1] (0.00ns)   --->   "br label %.preheader5144" [kernel.cpp:497]   --->   Operation 2535 'br' <Predicate = (icmp_ln498)> <Delay = 0.00>

State 428 <SV = 27> <Delay = 8.62>
ST_428 : Operation 2536 [30/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2536 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 429 <SV = 28> <Delay = 8.62>
ST_429 : Operation 2537 [29/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2537 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 430 <SV = 29> <Delay = 8.62>
ST_430 : Operation 2538 [28/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2538 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 431 <SV = 30> <Delay = 8.62>
ST_431 : Operation 2539 [27/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2539 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 432 <SV = 31> <Delay = 8.62>
ST_432 : Operation 2540 [26/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2540 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 433 <SV = 32> <Delay = 8.62>
ST_433 : Operation 2541 [25/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2541 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 434 <SV = 33> <Delay = 8.62>
ST_434 : Operation 2542 [24/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2542 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 435 <SV = 34> <Delay = 8.62>
ST_435 : Operation 2543 [23/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2543 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 436 <SV = 35> <Delay = 8.62>
ST_436 : Operation 2544 [22/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2544 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 437 <SV = 36> <Delay = 8.62>
ST_437 : Operation 2545 [21/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2545 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 438 <SV = 37> <Delay = 8.62>
ST_438 : Operation 2546 [20/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2546 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 439 <SV = 38> <Delay = 8.62>
ST_439 : Operation 2547 [19/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2547 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 440 <SV = 39> <Delay = 8.62>
ST_440 : Operation 2548 [18/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2548 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 441 <SV = 40> <Delay = 8.62>
ST_441 : Operation 2549 [17/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2549 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 442 <SV = 41> <Delay = 8.62>
ST_442 : Operation 2550 [16/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2550 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 443 <SV = 42> <Delay = 8.62>
ST_443 : Operation 2551 [15/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2551 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 444 <SV = 43> <Delay = 8.62>
ST_444 : Operation 2552 [14/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2552 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 445 <SV = 44> <Delay = 8.62>
ST_445 : Operation 2553 [13/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2553 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 446 <SV = 45> <Delay = 8.62>
ST_446 : Operation 2554 [12/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2554 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 447 <SV = 46> <Delay = 8.62>
ST_447 : Operation 2555 [11/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2555 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 448 <SV = 47> <Delay = 8.62>
ST_448 : Operation 2556 [10/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2556 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 449 <SV = 48> <Delay = 8.62>
ST_449 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln509 = sext i15 %add_ln509 to i64" [kernel.cpp:509]   --->   Operation 2557 'sext' 'sext_ln509' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 2558 [1/1] (0.00ns)   --->   "%ffn_res_outp_addr_2 = getelementptr [9216 x float]* %ffn_res_outp, i64 0, i64 %sext_ln509" [kernel.cpp:499]   --->   Operation 2558 'getelementptr' 'ffn_res_outp_addr_2' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 2559 [2/2] (3.25ns)   --->   "%v345 = load float* %ffn_res_outp_addr_2, align 4" [kernel.cpp:499]   --->   Operation 2559 'load' 'v345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_449 : Operation 2560 [9/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2560 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 450 <SV = 49> <Delay = 8.62>
ST_450 : Operation 2561 [1/2] (3.25ns)   --->   "%v345 = load float* %ffn_res_outp_addr_2, align 4" [kernel.cpp:499]   --->   Operation 2561 'load' 'v345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_450 : Operation 2562 [8/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2562 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 451 <SV = 50> <Delay = 8.62>
ST_451 : Operation 2563 [5/5] (7.25ns)   --->   "%v347 = fsub float %v345, %v346" [kernel.cpp:501]   --->   Operation 2563 'fsub' 'v347' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 2564 [7/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2564 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 452 <SV = 51> <Delay = 8.62>
ST_452 : Operation 2565 [4/5] (7.25ns)   --->   "%v347 = fsub float %v345, %v346" [kernel.cpp:501]   --->   Operation 2565 'fsub' 'v347' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 2566 [6/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2566 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 453 <SV = 52> <Delay = 8.62>
ST_453 : Operation 2567 [3/5] (7.25ns)   --->   "%v347 = fsub float %v345, %v346" [kernel.cpp:501]   --->   Operation 2567 'fsub' 'v347' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 2568 [5/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2568 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 454 <SV = 53> <Delay = 8.62>
ST_454 : Operation 2569 [2/5] (7.25ns)   --->   "%v347 = fsub float %v345, %v346" [kernel.cpp:501]   --->   Operation 2569 'fsub' 'v347' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 2570 [4/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2570 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 455 <SV = 54> <Delay = 8.62>
ST_455 : Operation 2571 [1/5] (7.25ns)   --->   "%v347 = fsub float %v345, %v346" [kernel.cpp:501]   --->   Operation 2571 'fsub' 'v347' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 2572 [3/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2572 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 456 <SV = 55> <Delay = 8.62>
ST_456 : Operation 2573 [2/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2573 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_456 : Operation 2574 [2/2] (4.43ns)   --->   "%v352 = fpext float %v347 to double" [kernel.cpp:506]   --->   Operation 2574 'fpext' 'v352' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 457 <SV = 56> <Delay = 8.62>
ST_457 : Operation 2575 [1/31] (8.62ns)   --->   "%v351 = call double @llvm.sqrt.f64(double %v350)" [kernel.cpp:505]   --->   Operation 2575 'dsqrt' 'v351' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_457 : Operation 2576 [1/2] (4.43ns)   --->   "%v352 = fpext float %v347 to double" [kernel.cpp:506]   --->   Operation 2576 'fpext' 'v352' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 458 <SV = 57> <Delay = 8.62>
ST_458 : Operation 2577 [31/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2577 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 58> <Delay = 8.62>
ST_459 : Operation 2578 [30/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2578 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 59> <Delay = 8.62>
ST_460 : Operation 2579 [29/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2579 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 60> <Delay = 8.62>
ST_461 : Operation 2580 [28/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2580 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 61> <Delay = 8.62>
ST_462 : Operation 2581 [27/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2581 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 62> <Delay = 8.62>
ST_463 : Operation 2582 [26/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2582 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 63> <Delay = 8.62>
ST_464 : Operation 2583 [25/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2583 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 64> <Delay = 8.62>
ST_465 : Operation 2584 [24/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2584 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 65> <Delay = 8.62>
ST_466 : Operation 2585 [23/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2585 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 66> <Delay = 8.62>
ST_467 : Operation 2586 [22/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2586 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 67> <Delay = 8.62>
ST_468 : Operation 2587 [21/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2587 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 68> <Delay = 8.62>
ST_469 : Operation 2588 [20/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2588 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 69> <Delay = 8.62>
ST_470 : Operation 2589 [19/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2589 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 70> <Delay = 8.62>
ST_471 : Operation 2590 [18/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2590 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 71> <Delay = 8.62>
ST_472 : Operation 2591 [17/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2591 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 72> <Delay = 8.62>
ST_473 : Operation 2592 [16/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2592 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 73> <Delay = 8.62>
ST_474 : Operation 2593 [15/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2593 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 74> <Delay = 8.62>
ST_475 : Operation 2594 [14/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2594 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 75> <Delay = 8.62>
ST_476 : Operation 2595 [13/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2595 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 76> <Delay = 8.62>
ST_477 : Operation 2596 [12/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2596 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 77> <Delay = 8.62>
ST_478 : Operation 2597 [11/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2597 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 78> <Delay = 8.62>
ST_479 : Operation 2598 [10/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2598 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 79> <Delay = 8.62>
ST_480 : Operation 2599 [9/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2599 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 80> <Delay = 8.62>
ST_481 : Operation 2600 [8/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2600 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 81> <Delay = 8.62>
ST_482 : Operation 2601 [7/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2601 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 82> <Delay = 8.62>
ST_483 : Operation 2602 [6/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2602 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 83> <Delay = 8.62>
ST_484 : Operation 2603 [5/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2603 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 84> <Delay = 8.62>
ST_485 : Operation 2604 [4/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2604 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 85> <Delay = 8.62>
ST_486 : Operation 2605 [3/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2605 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 86> <Delay = 8.62>
ST_487 : Operation 2606 [2/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2606 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 87> <Delay = 8.62>
ST_488 : Operation 2607 [1/31] (8.62ns)   --->   "%v353 = fdiv double %v352, %v351" [kernel.cpp:507]   --->   Operation 2607 'ddiv' 'v353' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 88> <Delay = 5.20>
ST_489 : Operation 2608 [2/2] (5.20ns)   --->   "%v354 = fptrunc double %v353 to float" [kernel.cpp:508]   --->   Operation 2608 'fptrunc' 'v354' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 490 <SV = 89> <Delay = 8.45>
ST_490 : Operation 2609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str60) nounwind" [kernel.cpp:498]   --->   Operation 2609 'specloopname' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 2610 [1/1] (0.00ns)   --->   "%v17_addr = getelementptr [9216 x float]* %v17, i64 0, i64 %sext_ln509" [kernel.cpp:509]   --->   Operation 2610 'getelementptr' 'v17_addr' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 2611 [1/2] (5.20ns)   --->   "%v354 = fptrunc double %v353 to float" [kernel.cpp:508]   --->   Operation 2611 'fptrunc' 'v354' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_490 : Operation 2612 [1/1] (3.25ns)   --->   "store float %v354, float* %v17_addr, align 4" [kernel.cpp:509]   --->   Operation 2612 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_490 : Operation 2613 [1/1] (0.00ns)   --->   "br label %42" [kernel.cpp:498]   --->   Operation 2613 'br' <Predicate = true> <Delay = 0.00>

State 491 <SV = 19> <Delay = 1.81>
ST_491 : Operation 2614 [1/1] (0.00ns)   --->   "%x_24_0 = phi i4 [ %x_24, %l_ffn_ln_outp_linear_x_24_end ], [ 0, %.preheader.preheader ]"   --->   Operation 2614 'phi' 'x_24_0' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 2615 [1/1] (1.30ns)   --->   "%icmp_ln512 = icmp eq i4 %x_24_0, -4" [kernel.cpp:512]   --->   Operation 2615 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 2616 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 2616 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 2617 [1/1] (1.73ns)   --->   "%x_24 = add i4 %x_24_0, 1" [kernel.cpp:512]   --->   Operation 2617 'add' 'x_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 2618 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %46, label %l_ffn_ln_outp_linear_x_24_begin" [kernel.cpp:512]   --->   Operation 2618 'br' <Predicate = true> <Delay = 0.00>
ST_491 : Operation 2619 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str61) nounwind" [kernel.cpp:512]   --->   Operation 2619 'specloopname' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_491 : Operation 2620 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str61)" [kernel.cpp:512]   --->   Operation 2620 'specregionbegin' 'tmp_44' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_491 : Operation 2621 [1/1] (0.00ns)   --->   "%tmp_123 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_24_0, i10 0)" [kernel.cpp:514]   --->   Operation 2621 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_491 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln514 = zext i14 %tmp_123 to i15" [kernel.cpp:514]   --->   Operation 2622 'zext' 'zext_ln514' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_491 : Operation 2623 [1/1] (0.00ns)   --->   "%tmp_124 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_24_0, i8 0)" [kernel.cpp:514]   --->   Operation 2623 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_491 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln514_2 = zext i12 %tmp_124 to i15" [kernel.cpp:514]   --->   Operation 2624 'zext' 'zext_ln514_2' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_491 : Operation 2625 [1/1] (1.81ns)   --->   "%sub_ln514 = sub i15 %zext_ln514, %zext_ln514_2" [kernel.cpp:514]   --->   Operation 2625 'sub' 'sub_ln514' <Predicate = (!icmp_ln512)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 2626 [1/1] (1.76ns)   --->   "br label %44" [kernel.cpp:513]   --->   Operation 2626 'br' <Predicate = (!icmp_ln512)> <Delay = 1.76>
ST_491 : Operation 2627 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:522]   --->   Operation 2627 'ret' <Predicate = (icmp_ln512)> <Delay = 0.00>

State 492 <SV = 20> <Delay = 5.19>
ST_492 : Operation 2628 [1/1] (0.00ns)   --->   "%y_19_0 = phi i10 [ 0, %l_ffn_ln_outp_linear_x_24_begin ], [ %y_19, %45 ]"   --->   Operation 2628 'phi' 'y_19_0' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 2629 [1/1] (1.77ns)   --->   "%icmp_ln513 = icmp eq i10 %y_19_0, -256" [kernel.cpp:513]   --->   Operation 2629 'icmp' 'icmp_ln513' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 2630 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 2630 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 2631 [1/1] (1.73ns)   --->   "%y_19 = add i10 %y_19_0, 1" [kernel.cpp:513]   --->   Operation 2631 'add' 'y_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 2632 [1/1] (0.00ns)   --->   "br i1 %icmp_ln513, label %l_ffn_ln_outp_linear_x_24_end, label %45" [kernel.cpp:513]   --->   Operation 2632 'br' <Predicate = true> <Delay = 0.00>
ST_492 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln514_1 = zext i10 %y_19_0 to i64" [kernel.cpp:514]   --->   Operation 2633 'zext' 'zext_ln514_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_492 : Operation 2634 [1/1] (0.00ns)   --->   "%zext_ln514_3 = zext i10 %y_19_0 to i15" [kernel.cpp:514]   --->   Operation 2634 'zext' 'zext_ln514_3' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_492 : Operation 2635 [1/1] (1.94ns)   --->   "%add_ln514 = add i15 %sub_ln514, %zext_ln514_3" [kernel.cpp:514]   --->   Operation 2635 'add' 'add_ln514' <Predicate = (!icmp_ln513)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln514 = sext i15 %add_ln514 to i64" [kernel.cpp:514]   --->   Operation 2636 'sext' 'sext_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_492 : Operation 2637 [1/1] (0.00ns)   --->   "%v17_addr_1 = getelementptr [9216 x float]* %v17, i64 0, i64 %sext_ln514" [kernel.cpp:514]   --->   Operation 2637 'getelementptr' 'v17_addr_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_492 : Operation 2638 [2/2] (3.25ns)   --->   "%v357 = load float* %v17_addr_1, align 4" [kernel.cpp:514]   --->   Operation 2638 'load' 'v357' <Predicate = (!icmp_ln513)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_492 : Operation 2639 [1/1] (0.00ns)   --->   "%v15_addr = getelementptr [768 x float]* %v15, i64 0, i64 %zext_ln514_1" [kernel.cpp:515]   --->   Operation 2639 'getelementptr' 'v15_addr' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_492 : Operation 2640 [2/2] (3.25ns)   --->   "%v358 = load float* %v15_addr, align 4" [kernel.cpp:515]   --->   Operation 2640 'load' 'v358' <Predicate = (!icmp_ln513)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_492 : Operation 2641 [1/1] (0.00ns)   --->   "%v16_addr = getelementptr [768 x float]* %v16, i64 0, i64 %zext_ln514_1" [kernel.cpp:517]   --->   Operation 2641 'getelementptr' 'v16_addr' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_492 : Operation 2642 [2/2] (3.25ns)   --->   "%v360 = load float* %v16_addr, align 4" [kernel.cpp:517]   --->   Operation 2642 'load' 'v360' <Predicate = (!icmp_ln513)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_492 : Operation 2643 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str61, i32 %tmp_44)" [kernel.cpp:521]   --->   Operation 2643 'specregionend' 'empty_167' <Predicate = (icmp_ln513)> <Delay = 0.00>
ST_492 : Operation 2644 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:512]   --->   Operation 2644 'br' <Predicate = (icmp_ln513)> <Delay = 0.00>

State 493 <SV = 21> <Delay = 3.25>
ST_493 : Operation 2645 [1/2] (3.25ns)   --->   "%v357 = load float* %v17_addr_1, align 4" [kernel.cpp:514]   --->   Operation 2645 'load' 'v357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_493 : Operation 2646 [1/2] (3.25ns)   --->   "%v358 = load float* %v15_addr, align 4" [kernel.cpp:515]   --->   Operation 2646 'load' 'v358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_493 : Operation 2647 [1/2] (3.25ns)   --->   "%v360 = load float* %v16_addr, align 4" [kernel.cpp:517]   --->   Operation 2647 'load' 'v360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 494 <SV = 22> <Delay = 5.70>
ST_494 : Operation 2648 [4/4] (5.70ns)   --->   "%v359 = fmul float %v357, %v358" [kernel.cpp:516]   --->   Operation 2648 'fmul' 'v359' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 23> <Delay = 5.70>
ST_495 : Operation 2649 [3/4] (5.70ns)   --->   "%v359 = fmul float %v357, %v358" [kernel.cpp:516]   --->   Operation 2649 'fmul' 'v359' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 24> <Delay = 5.70>
ST_496 : Operation 2650 [2/4] (5.70ns)   --->   "%v359 = fmul float %v357, %v358" [kernel.cpp:516]   --->   Operation 2650 'fmul' 'v359' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 25> <Delay = 5.70>
ST_497 : Operation 2651 [1/4] (5.70ns)   --->   "%v359 = fmul float %v357, %v358" [kernel.cpp:516]   --->   Operation 2651 'fmul' 'v359' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 26> <Delay = 7.25>
ST_498 : Operation 2652 [5/5] (7.25ns)   --->   "%v361 = fadd float %v359, %v360" [kernel.cpp:518]   --->   Operation 2652 'fadd' 'v361' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 27> <Delay = 7.25>
ST_499 : Operation 2653 [4/5] (7.25ns)   --->   "%v361 = fadd float %v359, %v360" [kernel.cpp:518]   --->   Operation 2653 'fadd' 'v361' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 28> <Delay = 7.25>
ST_500 : Operation 2654 [3/5] (7.25ns)   --->   "%v361 = fadd float %v359, %v360" [kernel.cpp:518]   --->   Operation 2654 'fadd' 'v361' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 29> <Delay = 7.25>
ST_501 : Operation 2655 [2/5] (7.25ns)   --->   "%v361 = fadd float %v359, %v360" [kernel.cpp:518]   --->   Operation 2655 'fadd' 'v361' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 30> <Delay = 7.25>
ST_502 : Operation 2656 [1/5] (7.25ns)   --->   "%v361 = fadd float %v359, %v360" [kernel.cpp:518]   --->   Operation 2656 'fadd' 'v361' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 31> <Delay = 3.25>
ST_503 : Operation 2657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str62) nounwind" [kernel.cpp:513]   --->   Operation 2657 'specloopname' <Predicate = true> <Delay = 0.00>
ST_503 : Operation 2658 [1/1] (3.25ns)   --->   "store float %v361, float* %v17_addr_1, align 4" [kernel.cpp:519]   --->   Operation 2658 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_503 : Operation 2659 [1/1] (0.00ns)   --->   "br label %44" [kernel.cpp:513]   --->   Operation 2659 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', kernel.cpp:37) [83]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', kernel.cpp:37) [83]  (0 ns)
	'sub' operation ('sub_ln44', kernel.cpp:44) [95]  (1.81 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', kernel.cpp:38) [98]  (0 ns)
	'sub' operation ('sub_ln45', kernel.cpp:45) [112]  (2.2 ns)

 <State 4>: 5.48ns
The critical path consists of the following:
	'phi' operation ('attn_sf_r1') with incoming values : ('attn_sf_r1', kernel.cpp:42) [119]  (0 ns)
	'add' operation ('add_ln45', kernel.cpp:45) [131]  (2.23 ns)
	'getelementptr' operation ('v1_V_addr', kernel.cpp:45) [133]  (0 ns)
	'load' operation ('v25.V', kernel.cpp:45) on array 'v1_V' [135]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v25.V', kernel.cpp:45) on array 'v1_V' [135]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_V_addr', kernel.cpp:44) [130]  (0 ns)
	'load' operation ('v24.V', kernel.cpp:44) on array 'v0_V' [134]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v24.V', kernel.cpp:44) on array 'v0_V' [134]  (3.25 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:48) [140]  (8.51 ns)

 <State 9>: 2.88ns
The critical path consists of the following:
	'add' operation ('v32.V', kernel.cpp:52) [143]  (2.88 ns)

 <State 10>: 5.57ns
The critical path consists of the following:
	'load' operation ('v35.V', kernel.cpp:58) on array 'v2_V' [148]  (3.25 ns)
	'add' operation ('v39.V', kernel.cpp:62) [149]  (2.31 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln63', kernel.cpp:63) of variable 'v39.V', kernel.cpp:62 on array 'attn_sf_Q.V', kernel.cpp:36 [150]  (3.25 ns)

 <State 12>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_0') with incoming values : ('x_0', kernel.cpp:67) [159]  (0 ns)
	'sub' operation ('sub_ln74', kernel.cpp:74) [171]  (1.81 ns)

 <State 13>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y_0') with incoming values : ('y_0', kernel.cpp:68) [174]  (0 ns)
	'sub' operation ('sub_ln75', kernel.cpp:75) [188]  (2.2 ns)

 <State 14>: 5.48ns
The critical path consists of the following:
	'phi' operation ('attn_sf_r11') with incoming values : ('attn_sf_r11', kernel.cpp:72) [195]  (0 ns)
	'add' operation ('add_ln75', kernel.cpp:75) [207]  (2.23 ns)
	'getelementptr' operation ('v3_V_addr', kernel.cpp:75) [209]  (0 ns)
	'load' operation ('v47.V', kernel.cpp:75) on array 'v3_V' [211]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('v47.V', kernel.cpp:75) on array 'v3_V' [211]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_V_addr_1', kernel.cpp:74) [206]  (0 ns)
	'load' operation ('v46.V', kernel.cpp:74) on array 'v0_V' [210]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('v46.V', kernel.cpp:74) on array 'v0_V' [210]  (3.25 ns)

 <State 18>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:78) [216]  (8.51 ns)

 <State 19>: 2.88ns
The critical path consists of the following:
	'add' operation ('v54.V', kernel.cpp:82) [219]  (2.88 ns)

 <State 20>: 5.57ns
The critical path consists of the following:
	'load' operation ('v57.V', kernel.cpp:88) on array 'v4_V' [224]  (3.25 ns)
	'add' operation ('v61.V', kernel.cpp:92) [225]  (2.31 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln93', kernel.cpp:93) of variable 'v61.V', kernel.cpp:92 on array 'attn_sf_K.V', kernel.cpp:66 [226]  (3.25 ns)

 <State 22>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_1') with incoming values : ('x_1', kernel.cpp:97) [235]  (0 ns)
	'sub' operation ('sub_ln104', kernel.cpp:104) [247]  (1.81 ns)

 <State 23>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y_1') with incoming values : ('y_1', kernel.cpp:98) [250]  (0 ns)
	'sub' operation ('sub_ln105', kernel.cpp:105) [264]  (2.2 ns)

 <State 24>: 5.48ns
The critical path consists of the following:
	'phi' operation ('attn_sf_r12') with incoming values : ('attn_sf_r12', kernel.cpp:102) [271]  (0 ns)
	'add' operation ('add_ln105', kernel.cpp:105) [283]  (2.23 ns)
	'getelementptr' operation ('v5_V_addr', kernel.cpp:105) [285]  (0 ns)
	'load' operation ('v69.V', kernel.cpp:105) on array 'v5_V' [287]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('v69.V', kernel.cpp:105) on array 'v5_V' [287]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_V_addr_2', kernel.cpp:104) [282]  (0 ns)
	'load' operation ('v68.V', kernel.cpp:104) on array 'v0_V' [286]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('v68.V', kernel.cpp:104) on array 'v0_V' [286]  (3.25 ns)

 <State 28>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:108) [292]  (8.51 ns)

 <State 29>: 2.88ns
The critical path consists of the following:
	'add' operation ('v76.V', kernel.cpp:112) [295]  (2.88 ns)

 <State 30>: 5.57ns
The critical path consists of the following:
	'load' operation ('v79.V', kernel.cpp:118) on array 'v6_V' [300]  (3.25 ns)
	'add' operation ('v83.V', kernel.cpp:122) [301]  (2.31 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln123', kernel.cpp:123) of variable 'v83.V', kernel.cpp:122 on array 'attn_sf_V.V', kernel.cpp:96 [302]  (3.25 ns)

 <State 32>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_2') with incoming values : ('x_2', kernel.cpp:127) [311]  (0 ns)
	'sub' operation ('sub_ln203', kernel.cpp:130) [323]  (1.81 ns)

 <State 33>: 5.2ns
The critical path consists of the following:
	'phi' operation ('y_2') with incoming values : ('y_2', kernel.cpp:128) [326]  (0 ns)
	'add' operation ('add_ln203_3', kernel.cpp:130) [334]  (1.94 ns)
	'getelementptr' operation ('attn_sf_context_V_ad', kernel.cpp:130) [336]  (0 ns)
	'store' operation ('store_ln130', kernel.cpp:130) of constant 0 on array 'attn_sf_context.V', kernel.cpp:126 [337]  (3.25 ns)

 <State 34>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x_3') with incoming values : ('x_3', kernel.cpp:135) [356]  (1.77 ns)

 <State 35>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_3') with incoming values : ('x_3', kernel.cpp:135) [356]  (0 ns)
	'sub' operation ('sub_ln137', kernel.cpp:137) [368]  (1.81 ns)

 <State 36>: 6.93ns
The critical path consists of the following:
	'phi' operation ('y_3') with incoming values : ('y_3', kernel.cpp:136) [373]  (0 ns)
	'add' operation ('add_ln137', kernel.cpp:137) [381]  (1.73 ns)
	'add' operation ('add_ln137_1', kernel.cpp:137) [383]  (1.94 ns)
	'getelementptr' operation ('attn_sf_Q_V_addr_1', kernel.cpp:137) [385]  (0 ns)
	'load' operation ('v92.V', kernel.cpp:137) on array 'attn_sf_Q.V', kernel.cpp:36 [386]  (3.25 ns)

 <State 37>: 6.51ns
The critical path consists of the following:
	'load' operation ('v92.V', kernel.cpp:137) on array 'attn_sf_Q.V', kernel.cpp:36 [386]  (3.25 ns)
	'store' operation ('store_ln138', kernel.cpp:138) of variable 'v92.V', kernel.cpp:137 on array 'attn_sf_Q_i.V', kernel.cpp:134 [391]  (3.25 ns)

 <State 38>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_4') with incoming values : ('x_4', kernel.cpp:142) [399]  (0 ns)
	'sub' operation ('sub_ln144', kernel.cpp:144) [411]  (1.81 ns)

 <State 39>: 6.93ns
The critical path consists of the following:
	'phi' operation ('y_4') with incoming values : ('y_4', kernel.cpp:143) [416]  (0 ns)
	'add' operation ('add_ln144', kernel.cpp:144) [424]  (1.73 ns)
	'add' operation ('add_ln144_1', kernel.cpp:144) [426]  (1.94 ns)
	'getelementptr' operation ('attn_sf_K_V_addr_1', kernel.cpp:144) [428]  (0 ns)
	'load' operation ('v96.V', kernel.cpp:144) on array 'attn_sf_K.V', kernel.cpp:66 [429]  (3.25 ns)

 <State 40>: 6.51ns
The critical path consists of the following:
	'load' operation ('v96.V', kernel.cpp:144) on array 'attn_sf_K.V', kernel.cpp:66 [429]  (3.25 ns)
	'store' operation ('store_ln145', kernel.cpp:145) of variable 'v96.V', kernel.cpp:144 on array 'attn_sf_K_i.V', kernel.cpp:141 [434]  (3.25 ns)

 <State 41>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_5') with incoming values : ('x_5', kernel.cpp:149) [442]  (0 ns)
	'sub' operation ('sub_ln151', kernel.cpp:151) [454]  (1.81 ns)

 <State 42>: 6.93ns
The critical path consists of the following:
	'phi' operation ('y_5') with incoming values : ('y_5', kernel.cpp:150) [459]  (0 ns)
	'add' operation ('add_ln151', kernel.cpp:151) [467]  (1.73 ns)
	'add' operation ('add_ln151_1', kernel.cpp:151) [469]  (1.94 ns)
	'getelementptr' operation ('attn_sf_V_V_addr_1', kernel.cpp:151) [471]  (0 ns)
	'load' operation ('v100.V', kernel.cpp:151) on array 'attn_sf_V.V', kernel.cpp:96 [472]  (3.25 ns)

 <State 43>: 6.51ns
The critical path consists of the following:
	'load' operation ('v100.V', kernel.cpp:151) on array 'attn_sf_V.V', kernel.cpp:96 [472]  (3.25 ns)
	'store' operation ('store_ln152', kernel.cpp:152) of variable 'v100.V', kernel.cpp:151 on array 'attn_sf_V_i.V', kernel.cpp:148 [477]  (3.25 ns)

 <State 44>: 1.92ns
The critical path consists of the following:
	'phi' operation ('x_6') with incoming values : ('x_6', kernel.cpp:156) [485]  (0 ns)
	'sub' operation ('sub_ln203_1', kernel.cpp:181) [499]  (1.92 ns)

 <State 45>: 1.82ns
The critical path consists of the following:
	'phi' operation ('y_6') with incoming values : ('y_6', kernel.cpp:157) [502]  (0 ns)
	'add' operation ('add_ln203_8', kernel.cpp:181) [513]  (1.82 ns)

 <State 46>: 7.9ns
The critical path consists of the following:
	'phi' operation ('v116.V') with incoming values : ('v116.V', kernel.cpp:172) [518]  (0 ns)
	'sub' operation ('sub_ln1148', kernel.cpp:179) [550]  (4.67 ns)
	'sub' operation ('sub_ln1148_1', kernel.cpp:179) [553]  (3.24 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('v107.V', kernel.cpp:163) on array 'attn_sf_Q_i.V', kernel.cpp:134 [533]  (3.25 ns)

 <State 48>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:167) [539]  (8.51 ns)

 <State 49>: 3.1ns
The critical path consists of the following:
	'add' operation ('v115.V', kernel.cpp:171) [544]  (3.1 ns)

 <State 50>: 3.96ns
The critical path consists of the following:
	'select' operation ('select_ln1148', kernel.cpp:179) [557]  (0.701 ns)
	'store' operation ('store_ln181', kernel.cpp:181) of variable 'select_ln1148', kernel.cpp:179 on array 'attn_sf_attention.V', kernel.cpp:155 [558]  (3.25 ns)

 <State 51>: 1.92ns
The critical path consists of the following:
	'phi' operation ('x_7') with incoming values : ('x_7', kernel.cpp:185) [567]  (0 ns)
	'sub' operation ('sub_ln187', kernel.cpp:187) [579]  (1.92 ns)

 <State 52>: 5.08ns
The critical path consists of the following:
	'phi' operation ('y_7') with incoming values : ('y_7', kernel.cpp:186) [582]  (0 ns)
	'add' operation ('add_ln187', kernel.cpp:187) [590]  (1.82 ns)
	'getelementptr' operation ('attn_sf_attention_V_1', kernel.cpp:187) [592]  (0 ns)
	'load' operation ('attn_sf_attention_V_2', kernel.cpp:187) on array 'attn_sf_attention.V', kernel.cpp:155 [594]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'load' operation ('attn_sf_attention_V_2', kernel.cpp:187) on array 'attn_sf_attention.V', kernel.cpp:155 [594]  (3.25 ns)

 <State 54>: 6.35ns
The critical path consists of the following:
	'sub' operation ('tmp.V', kernel.cpp:188) [598]  (2.26 ns)
	'select' operation ('tmp.V', kernel.cpp:188) [599]  (0.698 ns)
	'cttz' operation ('l', kernel.cpp:188) [603]  (3.4 ns)

 <State 55>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944_1', kernel.cpp:188) [604]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:188) [606]  (2.55 ns)
	'icmp' operation ('icmp_ln947_2', kernel.cpp:188) [608]  (2.47 ns)
	'and' operation ('a', kernel.cpp:188) [615]  (0 ns)
	'or' operation ('or_ln949_6', kernel.cpp:188) [621]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 56>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln958_1', kernel.cpp:188) [626]  (2.55 ns)
	'lshr' operation ('lshr_ln958_1', kernel.cpp:188) [627]  (0 ns)
	'select' operation ('m', kernel.cpp:188) [632]  (0 ns)
	'add' operation ('m', kernel.cpp:188) [634]  (4.42 ns)

 <State 57>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln964_1', kernel.cpp:188) [638]  (1.25 ns)
	'add' operation ('add_ln964_2', kernel.cpp:188) [641]  (3.67 ns)
	'select' operation ('v126', kernel.cpp:188) [646]  (0.698 ns)

 <State 58>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 59>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 60>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 61>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 62>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 63>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 64>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 65>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 66>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189) [647]  (7.68 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('attn_sf_attn_exp_add', kernel.cpp:190) [593]  (0 ns)
	'store' operation ('store_ln190', kernel.cpp:190) of variable 'v127', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:189 on array 'attn_sf_attn_exp', kernel.cpp:184 [648]  (3.25 ns)

 <State 68>: 1.92ns
The critical path consists of the following:
	'phi' operation ('x_8') with incoming values : ('x_8', kernel.cpp:194) [656]  (0 ns)
	'sub' operation ('sub_ln200', kernel.cpp:200) [669]  (1.92 ns)

 <State 69>: 5.08ns
The critical path consists of the following:
	'phi' operation ('attn_sf_r3') with incoming values : ('attn_sf_r3', kernel.cpp:198) [672]  (0 ns)
	'add' operation ('add_ln200', kernel.cpp:200) [681]  (1.82 ns)
	'getelementptr' operation ('attn_sf_attn_exp_add_1', kernel.cpp:200) [683]  (0 ns)
	'load' operation ('v133', kernel.cpp:200) on array 'attn_sf_attn_exp', kernel.cpp:184 [684]  (3.25 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'load' operation ('v133', kernel.cpp:200) on array 'attn_sf_attn_exp', kernel.cpp:184 [684]  (3.25 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v135', kernel.cpp:202) [685]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v135', kernel.cpp:202) [685]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v135', kernel.cpp:202) [685]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v135', kernel.cpp:202) [685]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v135', kernel.cpp:202) [685]  (7.26 ns)

 <State 76>: 2.32ns
The critical path consists of the following:
	'phi' operation ('x_9') with incoming values : ('x_9', kernel.cpp:210) [695]  (0 ns)
	'getelementptr' operation ('attn_sf_attn_sum_add_1', kernel.cpp:213) [709]  (0 ns)
	'load' operation ('v141', kernel.cpp:213) on array 'attn_sf_attn_sum', kernel.cpp:193 [710]  (2.32 ns)

 <State 77>: 2.32ns
The critical path consists of the following:
	'load' operation ('v141', kernel.cpp:213) on array 'attn_sf_attn_sum', kernel.cpp:193 [710]  (2.32 ns)

 <State 78>: 5.08ns
The critical path consists of the following:
	'phi' operation ('y_8') with incoming values : ('y_8', kernel.cpp:211) [713]  (0 ns)
	'add' operation ('add_ln212', kernel.cpp:212) [721]  (1.82 ns)
	'getelementptr' operation ('attn_sf_attn_exp_add_2', kernel.cpp:212) [723]  (0 ns)
	'load' operation ('v140', kernel.cpp:212) on array 'attn_sf_attn_exp', kernel.cpp:184 [725]  (3.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'load' operation ('v140', kernel.cpp:212) on array 'attn_sf_attn_exp', kernel.cpp:184 [725]  (3.25 ns)

 <State 80>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 81>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 82>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 83>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 84>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 85>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 86>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 87>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 88>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 89>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 90>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 91>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 92>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 93>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 94>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 95>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v142', kernel.cpp:214) [726]  (6.08 ns)

 <State 96>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:215) [727]  (4.44 ns)

 <State 97>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:215) [727]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:215) [739]  (1.55 ns)
	'icmp' operation ('icmp_ln581_1', kernel.cpp:215) [740]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:215) [743]  (0.697 ns)

 <State 98>: 8.27ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603_1', kernel.cpp:215) [748]  (1.99 ns)
	'and' operation ('and_ln603_2', kernel.cpp:215) [767]  (0.978 ns)
	'select' operation ('select_ln603_8', kernel.cpp:215) [768]  (4.61 ns)
	'select' operation ('select_ln603_10', kernel.cpp:215) [772]  (0 ns)
	'select' operation ('v143.V', kernel.cpp:215) [774]  (0.694 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('attn_sf_attn_sfm_V_a', kernel.cpp:216) [724]  (0 ns)
	'store' operation ('store_ln216', kernel.cpp:216) of variable 'v143.V', kernel.cpp:215 on array 'attn_sf_attn_sfm.V', kernel.cpp:209 [775]  (3.25 ns)

 <State 100>: 1.92ns
The critical path consists of the following:
	'phi' operation ('x_10') with incoming values : ('x_10', kernel.cpp:220) [783]  (0 ns)
	'sub' operation ('sub_ln227', kernel.cpp:227) [795]  (1.92 ns)

 <State 101>: 1.87ns
The critical path consists of the following:
	'phi' operation ('y_9') with incoming values : ('y_9', kernel.cpp:221) [800]  (0 ns)
	'add' operation ('y_9', kernel.cpp:221) [803]  (1.87 ns)

 <State 102>: 5.08ns
The critical path consists of the following:
	'phi' operation ('attn_sf_r4') with incoming values : ('attn_sf_r4', kernel.cpp:225) [815]  (0 ns)
	'add' operation ('add_ln227', kernel.cpp:227) [828]  (1.82 ns)
	'getelementptr' operation ('attn_sf_attn_sfm_V_a_1', kernel.cpp:227) [830]  (0 ns)
	'load' operation ('v150.V', kernel.cpp:227) on array 'attn_sf_attn_sfm.V', kernel.cpp:209 [831]  (3.25 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'load' operation ('v150.V', kernel.cpp:227) on array 'attn_sf_attn_sfm.V', kernel.cpp:209 [831]  (3.25 ns)

 <State 104>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:231) [837]  (8.51 ns)

 <State 105>: 2.88ns
The critical path consists of the following:
	'add' operation ('v158.V', kernel.cpp:235) [840]  (2.88 ns)

 <State 106>: 1.81ns
The critical path consists of the following:
	'phi' operation ('attn_sf_ct_m') with incoming values : ('attn_sf_ct_m', kernel.cpp:244) [853]  (0 ns)
	'sub' operation ('sub_ln203_4', kernel.cpp:247) [865]  (1.81 ns)

 <State 107>: 4.98ns
The critical path consists of the following:
	'phi' operation ('attn_sf_ct_n') with incoming values : ('attn_sf_ct_n', kernel.cpp:245) [870]  (0 ns)
	'add' operation ('add_ln246', kernel.cpp:246) [879]  (1.73 ns)
	'getelementptr' operation ('attn_sf_context_i_V_1', kernel.cpp:246) [881]  (0 ns)
	'load' operation ('v163.V', kernel.cpp:246) on array 'attn_sf_context_i.V', kernel.cpp:219 [882]  (3.25 ns)

 <State 108>: 6.51ns
The critical path consists of the following:
	'load' operation ('v163.V', kernel.cpp:246) on array 'attn_sf_context_i.V', kernel.cpp:219 [882]  (3.25 ns)
	'store' operation ('store_ln247', kernel.cpp:247) of variable 'v163.V', kernel.cpp:246 on array 'attn_sf_context.V', kernel.cpp:126 [888]  (3.25 ns)

 <State 109>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_11') with incoming values : ('x_11', kernel.cpp:252) [899]  (0 ns)
	'sub' operation ('sub_ln259', kernel.cpp:259) [911]  (1.81 ns)

 <State 110>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y_10') with incoming values : ('y_10', kernel.cpp:253) [914]  (0 ns)
	'sub' operation ('sub_ln260', kernel.cpp:260) [928]  (2.2 ns)

 <State 111>: 5.48ns
The critical path consists of the following:
	'phi' operation ('attn_ds_r') with incoming values : ('attn_ds_r', kernel.cpp:257) [935]  (0 ns)
	'add' operation ('add_ln260', kernel.cpp:260) [944]  (2.23 ns)
	'getelementptr' operation ('v7_V_addr', kernel.cpp:260) [946]  (0 ns)
	'load' operation ('v171.V', kernel.cpp:260) on array 'v7_V' [951]  (3.25 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'load' operation ('v171.V', kernel.cpp:260) on array 'v7_V' [951]  (3.25 ns)

 <State 113>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('attn_sf_context_V_ad_2', kernel.cpp:259) [949]  (0 ns)
	'load' operation ('v170.V', kernel.cpp:259) on array 'attn_sf_context.V', kernel.cpp:126 [950]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'load' operation ('v170.V', kernel.cpp:259) on array 'attn_sf_context.V', kernel.cpp:126 [950]  (3.25 ns)

 <State 115>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:263) [956]  (8.51 ns)

 <State 116>: 2.88ns
The critical path consists of the following:
	'add' operation ('v178.V', kernel.cpp:267) [959]  (2.88 ns)

 <State 117>: 5.57ns
The critical path consists of the following:
	'load' operation ('v181.V', kernel.cpp:273) on array 'v8_V' [964]  (3.25 ns)
	'add' operation ('v185.V', kernel.cpp:277) [965]  (2.31 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln278', kernel.cpp:278) of variable 'v185.V', kernel.cpp:277 on array 'attn_ds_outp.V', kernel.cpp:251 [966]  (3.25 ns)

 <State 119>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_12') with incoming values : ('x_12', kernel.cpp:282) [975]  (0 ns)
	'sub' operation ('sub_ln285', kernel.cpp:285) [987]  (1.81 ns)

 <State 120>: 5.2ns
The critical path consists of the following:
	'phi' operation ('y_11') with incoming values : ('y_11', kernel.cpp:283) [990]  (0 ns)
	'add' operation ('add_ln285', kernel.cpp:285) [998]  (1.94 ns)
	'getelementptr' operation ('attn_ds_outp_V_addr', kernel.cpp:284) [1001]  (0 ns)
	'load' operation ('v189.V', kernel.cpp:284) on array 'attn_ds_outp.V', kernel.cpp:251 [1003]  (3.25 ns)

 <State 121>: 5.57ns
The critical path consists of the following:
	'load' operation ('v189.V', kernel.cpp:284) on array 'attn_ds_outp.V', kernel.cpp:251 [1003]  (3.25 ns)
	'add' operation ('tmp.V', kernel.cpp:288) [1007]  (2.31 ns)

 <State 122>: 6.47ns
The critical path consists of the following:
	'sub' operation ('tmp.V', kernel.cpp:289) [1010]  (2.34 ns)
	'select' operation ('tmp.V', kernel.cpp:289) [1011]  (0.73 ns)
	'cttz' operation ('l', kernel.cpp:289) [1014]  (3.4 ns)

 <State 123>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', kernel.cpp:289) [1015]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:289) [1017]  (2.55 ns)
	'icmp' operation ('icmp_ln947', kernel.cpp:289) [1019]  (2.47 ns)
	'and' operation ('a', kernel.cpp:289) [1026]  (0 ns)
	'or' operation ('or_ln949_5', kernel.cpp:289) [1032]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 124>: 5.67ns
The critical path consists of the following:
	'shl' operation ('shl_ln958', kernel.cpp:289) [1041]  (0 ns)
	'select' operation ('m', kernel.cpp:289) [1042]  (0 ns)
	'add' operation ('m', kernel.cpp:289) [1044]  (4.42 ns)
	'select' operation ('select_ln964', kernel.cpp:289) [1048]  (1.25 ns)

 <State 125>: 7.62ns
The critical path consists of the following:
	'sub' operation ('sub_ln964', kernel.cpp:289) [1050]  (0 ns)
	'add' operation ('add_ln964', kernel.cpp:289) [1051]  (3.67 ns)
	'select' operation ('v194', kernel.cpp:289) [1056]  (0.698 ns)
	'store' operation ('store_ln290', kernel.cpp:290) of variable 'v194', kernel.cpp:289 on array 'attn_res_outp', kernel.cpp:281 [1057]  (3.25 ns)

 <State 126>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_13') with incoming values : ('x_13', kernel.cpp:294) [1065]  (0 ns)
	'sub' operation ('sub_ln300', kernel.cpp:300) [1078]  (1.81 ns)

 <State 127>: 6.08ns
The critical path consists of the following:
	'phi' operation ('v202') with incoming values : ('v202', kernel.cpp:302) [1081]  (0 ns)
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 128>: 3.25ns
The critical path consists of the following:
	'load' operation ('v200', kernel.cpp:300) on array 'attn_res_outp', kernel.cpp:281 [1093]  (3.25 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v202', kernel.cpp:302) [1094]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v202', kernel.cpp:302) [1094]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v202', kernel.cpp:302) [1094]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v202', kernel.cpp:302) [1094]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v202', kernel.cpp:302) [1094]  (7.26 ns)

 <State 134>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 135>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 136>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 137>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 138>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 139>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 140>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 141>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 142>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 143>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 144>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 145>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 146>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 147>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)

 <State 148>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v205', kernel.cpp:308) [1097]  (6.08 ns)
	'store' operation ('store_ln309', kernel.cpp:309) of variable 'v205', kernel.cpp:308 on array 'attn_ln_mean', kernel.cpp:293 [1099]  (2.32 ns)

 <State 149>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_14') with incoming values : ('x_14', kernel.cpp:312) [1105]  (0 ns)
	'sub' operation ('sub_ln318', kernel.cpp:318) [1118]  (1.81 ns)

 <State 150>: 6.08ns
The critical path consists of the following:
	'phi' operation ('v214') with incoming values : ('v214', kernel.cpp:321) [1121]  (0 ns)
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 151>: 3.25ns
The critical path consists of the following:
	'load' operation ('v211', kernel.cpp:318) on array 'attn_res_outp', kernel.cpp:281 [1133]  (3.25 ns)

 <State 152>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v212', kernel.cpp:319) [1134]  (5.7 ns)

 <State 153>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v212', kernel.cpp:319) [1134]  (5.7 ns)

 <State 154>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v212', kernel.cpp:319) [1134]  (5.7 ns)

 <State 155>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v212', kernel.cpp:319) [1134]  (5.7 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v214', kernel.cpp:321) [1135]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v214', kernel.cpp:321) [1135]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v214', kernel.cpp:321) [1135]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v214', kernel.cpp:321) [1135]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v214', kernel.cpp:321) [1135]  (7.26 ns)

 <State 161>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 162>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 163>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 164>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 165>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 166>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 167>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 168>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 169>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 170>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 171>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 172>: 8.02ns
The critical path consists of the following:
	'load' operation ('v218', kernel.cpp:328) on array 'attn_ln_mean', kernel.cpp:293 [1140]  (2.32 ns)
	'fmul' operation ('v219', kernel.cpp:329) [1141]  (5.7 ns)

 <State 173>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 174>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 175>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v217', kernel.cpp:327) [1138]  (6.08 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v220', kernel.cpp:330) [1142]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v220', kernel.cpp:330) [1142]  (7.26 ns)

 <State 178>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v220', kernel.cpp:330) [1142]  (7.26 ns)

 <State 179>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v220', kernel.cpp:330) [1142]  (7.26 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v220', kernel.cpp:330) [1142]  (7.26 ns)

 <State 181>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('attn_ln_var_addr_1', kernel.cpp:331) [1143]  (0 ns)
	'store' operation ('store_ln331', kernel.cpp:331) of variable 'v220', kernel.cpp:330 on array 'attn_ln_var', kernel.cpp:311 [1144]  (2.32 ns)

 <State 182>: 2.32ns
The critical path consists of the following:
	'phi' operation ('x_15') with incoming values : ('x_15', kernel.cpp:334) [1150]  (0 ns)
	'getelementptr' operation ('attn_ln_mean_addr_1', kernel.cpp:337) [1164]  (0 ns)
	'load' operation ('v225', kernel.cpp:337) on array 'attn_ln_mean', kernel.cpp:293 [1165]  (2.32 ns)

 <State 183>: 6.76ns
The critical path consists of the following:
	'load' operation ('v227', kernel.cpp:339) on array 'attn_ln_var', kernel.cpp:311 [1167]  (2.32 ns)
	'fpext' operation ('v228', kernel.cpp:340) [1168]  (4.44 ns)

 <State 184>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('v228', kernel.cpp:340) [1168]  (4.44 ns)

 <State 185>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v229', kernel.cpp:341) [1169]  (8.23 ns)

 <State 186>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v229', kernel.cpp:341) [1169]  (8.23 ns)

 <State 187>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v229', kernel.cpp:341) [1169]  (8.23 ns)

 <State 188>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v229', kernel.cpp:341) [1169]  (8.23 ns)

 <State 189>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v229', kernel.cpp:341) [1169]  (8.23 ns)

 <State 190>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 191>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 192>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 193>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 194>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 195>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 196>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 197>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 198>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 199>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 200>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 201>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 202>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 203>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 204>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 205>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 206>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 207>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 208>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 209>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 210>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 211>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 212>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 213>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 214>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 215>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 216>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 217>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 218>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 219>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 220>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v230', kernel.cpp:342) [1186]  (8.62 ns)

 <State 221>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 222>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 223>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 224>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 225>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 226>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 227>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 228>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 229>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 230>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 231>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 232>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 233>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 234>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 235>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 236>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 237>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 238>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 239>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 240>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 241>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 242>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 243>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 244>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 245>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 246>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 247>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 248>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 249>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 250>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 251>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v232', kernel.cpp:344) [1188]  (8.62 ns)

 <State 252>: 8.2ns
The critical path consists of the following:
	'sub' operation ('F2', kernel.cpp:345) [1200]  (1.55 ns)
	'icmp' operation ('icmp_ln581', kernel.cpp:345) [1201]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:345) [1204]  (0.697 ns)
	'icmp' operation ('icmp_ln585', kernel.cpp:345) [1208]  (1.99 ns)
	'xor' operation ('xor_ln585', kernel.cpp:345) [1222]  (0 ns)
	'and' operation ('and_ln585', kernel.cpp:345) [1223]  (0.978 ns)
	'select' operation ('select_ln603_1', kernel.cpp:345) [1230]  (0.993 ns)

 <State 253>: 8.56ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', kernel.cpp:345) [1211]  (0 ns)
	'select' operation ('select_ln603', kernel.cpp:345) [1228]  (4.61 ns)
	'select' operation ('select_ln603_2', kernel.cpp:345) [1232]  (0 ns)
	'select' operation ('select_ln603_3', kernel.cpp:345) [1234]  (0.694 ns)
	'store' operation ('store_ln346', kernel.cpp:346) of variable 'select_ln603_3', kernel.cpp:345 on array 'attn_ln_outp.V', kernel.cpp:333 [1235]  (3.25 ns)

 <State 254>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_16') with incoming values : ('x_16', kernel.cpp:349) [1243]  (0 ns)
	'sub' operation ('sub_ln351', kernel.cpp:351) [1255]  (1.81 ns)

 <State 255>: 5.2ns
The critical path consists of the following:
	'phi' operation ('y_13') with incoming values : ('y_13', kernel.cpp:350) [1258]  (0 ns)
	'add' operation ('add_ln351', kernel.cpp:351) [1267]  (1.94 ns)
	'getelementptr' operation ('attn_ln_outp_V_addr', kernel.cpp:351) [1269]  (0 ns)
	'load' operation ('tmp.V', kernel.cpp:351) on array 'attn_ln_outp.V', kernel.cpp:333 [1270]  (3.25 ns)

 <State 256>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp.V', kernel.cpp:351) on array 'attn_ln_outp.V', kernel.cpp:333 [1270]  (3.25 ns)

 <State 257>: 6.41ns
The critical path consists of the following:
	'sub' operation ('tmp.V', kernel.cpp:353) [1275]  (2.31 ns)
	'select' operation ('tmp.V', kernel.cpp:353) [1276]  (0.694 ns)
	'cttz' operation ('l', kernel.cpp:353) [1279]  (3.4 ns)

 <State 258>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944_2', kernel.cpp:353) [1280]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:353) [1282]  (2.55 ns)
	'icmp' operation ('icmp_ln947_4', kernel.cpp:353) [1284]  (2.47 ns)
	'and' operation ('a', kernel.cpp:353) [1291]  (0 ns)
	'or' operation ('or_ln949', kernel.cpp:353) [1297]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 259>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln958_2', kernel.cpp:353) [1302]  (2.55 ns)
	'lshr' operation ('lshr_ln958_2', kernel.cpp:353) [1303]  (0 ns)
	'select' operation ('m', kernel.cpp:353) [1308]  (0 ns)
	'add' operation ('m', kernel.cpp:353) [1310]  (4.42 ns)

 <State 260>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln964_2', kernel.cpp:353) [1314]  (1.25 ns)
	'add' operation ('add_ln964_1', kernel.cpp:353) [1317]  (3.67 ns)
	'select' operation ('v238', kernel.cpp:353) [1322]  (0.698 ns)

 <State 261>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v239', kernel.cpp:354) [1323]  (5.7 ns)

 <State 262>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v239', kernel.cpp:354) [1323]  (5.7 ns)

 <State 263>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v239', kernel.cpp:354) [1323]  (5.7 ns)

 <State 264>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v239', kernel.cpp:354) [1323]  (5.7 ns)

 <State 265>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v241', kernel.cpp:356) [1326]  (7.26 ns)

 <State 266>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v241', kernel.cpp:356) [1326]  (7.26 ns)

 <State 267>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v241', kernel.cpp:356) [1326]  (7.26 ns)

 <State 268>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v241', kernel.cpp:356) [1326]  (7.26 ns)

 <State 269>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v241', kernel.cpp:356) [1326]  (7.26 ns)

 <State 270>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:357) [1327]  (4.44 ns)

 <State 271>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:357) [1327]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:357) [1339]  (1.55 ns)
	'icmp' operation ('icmp_ln581_2', kernel.cpp:357) [1340]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:357) [1343]  (0.697 ns)

 <State 272>: 8.27ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603_2', kernel.cpp:357) [1348]  (1.99 ns)
	'and' operation ('and_ln603_1', kernel.cpp:357) [1367]  (0.978 ns)
	'select' operation ('select_ln603_4', kernel.cpp:357) [1368]  (4.61 ns)
	'select' operation ('select_ln603_6', kernel.cpp:357) [1372]  (0 ns)
	'select' operation ('v242.V', kernel.cpp:357) [1374]  (0.694 ns)

 <State 273>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln358', kernel.cpp:358) of variable 'v242.V', kernel.cpp:357 on array 'attn_ln_outp.V', kernel.cpp:333 [1375]  (3.25 ns)

 <State 274>: 2.08ns
The critical path consists of the following:
	'phi' operation ('x_17') with incoming values : ('x_17', kernel.cpp:362) [1383]  (0 ns)
	'sub' operation ('sub_ln203_2', kernel.cpp:388) [1399]  (2.08 ns)

 <State 275>: 2.26ns
The critical path consists of the following:
	'phi' operation ('y_14') with incoming values : ('y_14', kernel.cpp:363) [1402]  (0 ns)
	'sub' operation ('sub_ln370', kernel.cpp:370) [1416]  (2.26 ns)

 <State 276>: 5.54ns
The critical path consists of the following:
	'phi' operation ('ffn_ds1_r') with incoming values : ('ffn_ds1_r', kernel.cpp:367) [1423]  (0 ns)
	'add' operation ('add_ln370', kernel.cpp:370) [1432]  (2.28 ns)
	'getelementptr' operation ('v9_V_addr', kernel.cpp:370) [1434]  (0 ns)
	'load' operation ('v250.V', kernel.cpp:370) on array 'v9_V' [1439]  (3.25 ns)

 <State 277>: 3.25ns
The critical path consists of the following:
	'load' operation ('v250.V', kernel.cpp:370) on array 'v9_V' [1439]  (3.25 ns)

 <State 278>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('attn_ln_outp_V_addr_2', kernel.cpp:369) [1437]  (0 ns)
	'load' operation ('v249.V', kernel.cpp:369) on array 'attn_ln_outp.V', kernel.cpp:333 [1438]  (3.25 ns)

 <State 279>: 3.25ns
The critical path consists of the following:
	'load' operation ('v249.V', kernel.cpp:369) on array 'attn_ln_outp.V', kernel.cpp:333 [1438]  (3.25 ns)

 <State 280>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:373) [1444]  (8.51 ns)

 <State 281>: 2.88ns
The critical path consists of the following:
	'add' operation ('v257.V', kernel.cpp:377) [1447]  (2.88 ns)

 <State 282>: 5.57ns
The critical path consists of the following:
	'load' operation ('v260.V', kernel.cpp:383) on array 'v10_V' [1452]  (3.25 ns)
	'add' operation ('v264.V', kernel.cpp:387) [1453]  (2.31 ns)

 <State 283>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln388', kernel.cpp:388) of variable 'v264.V', kernel.cpp:387 on array 'ffn_ds1_outp.V', kernel.cpp:361 [1454]  (3.25 ns)

 <State 284>: 2.08ns
The critical path consists of the following:
	'phi' operation ('x_18') with incoming values : ('x_18', kernel.cpp:392) [1463]  (0 ns)
	'sub' operation ('sub_ln394', kernel.cpp:394) [1475]  (2.08 ns)

 <State 285>: 5.36ns
The critical path consists of the following:
	'phi' operation ('y_15') with incoming values : ('y_15', kernel.cpp:393) [1478]  (0 ns)
	'add' operation ('add_ln394', kernel.cpp:394) [1486]  (2.11 ns)
	'getelementptr' operation ('ffn_ds1_outp_V_addr', kernel.cpp:394) [1488]  (0 ns)
	'load' operation ('tmp.V', kernel.cpp:394) on array 'ffn_ds1_outp.V', kernel.cpp:361 [1490]  (3.25 ns)

 <State 286>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp.V', kernel.cpp:394) on array 'ffn_ds1_outp.V', kernel.cpp:361 [1490]  (3.25 ns)

 <State 287>: 6.41ns
The critical path consists of the following:
	'sub' operation ('tmp.V', kernel.cpp:395) [1493]  (2.31 ns)
	'select' operation ('tmp.V', kernel.cpp:395) [1494]  (0.694 ns)
	'cttz' operation ('l', kernel.cpp:395) [1497]  (3.4 ns)

 <State 288>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln894', kernel.cpp:395) [1498]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:395) [1500]  (2.55 ns)
	'icmp' operation ('icmp_ln897', kernel.cpp:395) [1502]  (2.47 ns)
	'and' operation ('a', kernel.cpp:395) [1509]  (0 ns)
	'or' operation ('or_ln899', kernel.cpp:395) [1515]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 289>: 8.22ns
The critical path consists of the following:
	'add' operation ('add_ln958_4', kernel.cpp:399) [1559]  (2.55 ns)
	'lshr' operation ('lshr_ln958_4', kernel.cpp:399) [1560]  (0 ns)
	'select' operation ('m', kernel.cpp:399) [1565]  (0 ns)
	'add' operation ('m', kernel.cpp:399) [1567]  (4.42 ns)
	'select' operation ('select_ln964_3', kernel.cpp:399) [1571]  (1.25 ns)

 <State 290>: 7.62ns
The critical path consists of the following:
	'sub' operation ('sub_ln964_4', kernel.cpp:399) [1573]  (0 ns)
	'add' operation ('add_ln964_4', kernel.cpp:399) [1574]  (3.67 ns)
	'select' operation ('v273', kernel.cpp:395) [1579]  (0.698 ns)
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (3.25 ns)

 <State 291>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 292>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 293>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 294>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 295>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 296>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 297>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 298>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 299>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 300>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 301>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 302>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 303>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 304>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 305>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 306>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 307>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 308>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 309>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 310>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 311>: 8.75ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (8.75 ns)

 <State 312>: 6.81ns
The critical path consists of the following:
	'call' operation ('v275', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:401) to 'pow_generic<float>' [1580]  (2.37 ns)
	'fpext' operation ('v276', kernel.cpp:402) [1581]  (4.44 ns)

 <State 313>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('v276', kernel.cpp:402) [1581]  (4.44 ns)

 <State 314>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v277', kernel.cpp:403) [1582]  (7.79 ns)

 <State 315>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v277', kernel.cpp:403) [1582]  (7.79 ns)

 <State 316>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v277', kernel.cpp:403) [1582]  (7.79 ns)

 <State 317>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v277', kernel.cpp:403) [1582]  (7.79 ns)

 <State 318>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v277', kernel.cpp:403) [1582]  (7.79 ns)

 <State 319>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('phitmp', kernel.cpp:395) [1539]  (7.79 ns)

 <State 320>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v279', kernel.cpp:405) [1584]  (8.23 ns)

 <State 321>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v279', kernel.cpp:405) [1584]  (8.23 ns)

 <State 322>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v279', kernel.cpp:405) [1584]  (8.23 ns)

 <State 323>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v279', kernel.cpp:405) [1584]  (8.23 ns)

 <State 324>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v279', kernel.cpp:405) [1584]  (8.23 ns)

 <State 325>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v280', kernel.cpp:406) [1585]  (7.79 ns)

 <State 326>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v280', kernel.cpp:406) [1585]  (7.79 ns)

 <State 327>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v280', kernel.cpp:406) [1585]  (7.79 ns)

 <State 328>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v280', kernel.cpp:406) [1585]  (7.79 ns)

 <State 329>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v280', kernel.cpp:406) [1585]  (7.79 ns)

 <State 330>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v280', kernel.cpp:406) [1585]  (7.79 ns)

 <State 331>: 8.23ns
The critical path consists of the following:
	'call' operation ('v281', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->kernel.cpp:407) to 'generic_tanh<double>' [1586]  (8.23 ns)

 <State 332>: 3.39ns
The critical path consists of the following:
	'call' operation ('v281', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->kernel.cpp:407) to 'generic_tanh<double>' [1586]  (3.39 ns)

 <State 333>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v283', kernel.cpp:409) [1587]  (8.23 ns)

 <State 334>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v283', kernel.cpp:409) [1587]  (8.23 ns)

 <State 335>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v283', kernel.cpp:409) [1587]  (8.23 ns)

 <State 336>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v283', kernel.cpp:409) [1587]  (8.23 ns)

 <State 337>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v283', kernel.cpp:409) [1587]  (8.23 ns)

 <State 338>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v284', kernel.cpp:410) [1588]  (7.79 ns)

 <State 339>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v284', kernel.cpp:410) [1588]  (7.79 ns)

 <State 340>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v284', kernel.cpp:410) [1588]  (7.79 ns)

 <State 341>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v284', kernel.cpp:410) [1588]  (7.79 ns)

 <State 342>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v284', kernel.cpp:410) [1588]  (7.79 ns)

 <State 343>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('v284', kernel.cpp:410) [1588]  (7.79 ns)

 <State 344>: 8.2ns
The critical path consists of the following:
	'sub' operation ('F2', kernel.cpp:411) [1600]  (1.55 ns)
	'icmp' operation ('icmp_ln581_3', kernel.cpp:411) [1601]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:411) [1604]  (0.697 ns)
	'icmp' operation ('icmp_ln585_3', kernel.cpp:411) [1608]  (1.99 ns)
	'xor' operation ('xor_ln585_3', kernel.cpp:411) [1622]  (0 ns)
	'and' operation ('and_ln585_6', kernel.cpp:411) [1623]  (0.978 ns)
	'select' operation ('select_ln603_13', kernel.cpp:411) [1630]  (0.993 ns)

 <State 345>: 8.56ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586_3', kernel.cpp:411) [1611]  (0 ns)
	'select' operation ('select_ln603_12', kernel.cpp:411) [1628]  (4.61 ns)
	'select' operation ('select_ln603_14', kernel.cpp:411) [1632]  (0 ns)
	'select' operation ('select_ln603_15', kernel.cpp:411) [1634]  (0.694 ns)
	'store' operation ('store_ln412', kernel.cpp:412) of variable 'select_ln603_15', kernel.cpp:411 on array 'ffn_gelu_outp.V', kernel.cpp:391 [1635]  (3.25 ns)

 <State 346>: 2.08ns
The critical path consists of the following:
	'phi' operation ('x_19') with incoming values : ('x_19', kernel.cpp:416) [1643]  (0 ns)
	'sub' operation ('sub_ln423', kernel.cpp:423) [1656]  (2.08 ns)

 <State 347>: 2.26ns
The critical path consists of the following:
	'phi' operation ('y_16') with incoming values : ('y_16', kernel.cpp:417) [1662]  (0 ns)
	'sub' operation ('sub_ln424', kernel.cpp:424) [1676]  (2.26 ns)

 <State 348>: 5.54ns
The critical path consists of the following:
	'phi' operation ('ffn_ds2_r') with incoming values : ('ffn_ds2_r', kernel.cpp:421) [1683]  (0 ns)
	'add' operation ('add_ln424', kernel.cpp:424) [1692]  (2.28 ns)
	'getelementptr' operation ('v11_V_addr', kernel.cpp:424) [1694]  (0 ns)
	'load' operation ('v293.V', kernel.cpp:424) on array 'v11_V' [1699]  (3.25 ns)

 <State 349>: 3.25ns
The critical path consists of the following:
	'load' operation ('v293.V', kernel.cpp:424) on array 'v11_V' [1699]  (3.25 ns)

 <State 350>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ffn_gelu_outp_V_addr', kernel.cpp:423) [1697]  (0 ns)
	'load' operation ('v292.V', kernel.cpp:423) on array 'ffn_gelu_outp.V', kernel.cpp:391 [1698]  (3.25 ns)

 <State 351>: 3.25ns
The critical path consists of the following:
	'load' operation ('v292.V', kernel.cpp:423) on array 'ffn_gelu_outp.V', kernel.cpp:391 [1698]  (3.25 ns)

 <State 352>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:427) [1704]  (8.51 ns)

 <State 353>: 2.88ns
The critical path consists of the following:
	'add' operation ('v300.V', kernel.cpp:431) [1707]  (2.88 ns)

 <State 354>: 5.57ns
The critical path consists of the following:
	'load' operation ('v303.V', kernel.cpp:437) on array 'v12_V' [1712]  (3.25 ns)
	'add' operation ('v307.V', kernel.cpp:441) [1713]  (2.31 ns)

 <State 355>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln442', kernel.cpp:442) of variable 'v307.V', kernel.cpp:441 on array 'ffn_ds2_outp.V', kernel.cpp:415 [1714]  (3.25 ns)

 <State 356>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_20') with incoming values : ('x_20', kernel.cpp:446) [1723]  (0 ns)
	'sub' operation ('sub_ln449', kernel.cpp:449) [1735]  (1.81 ns)

 <State 357>: 5.2ns
The critical path consists of the following:
	'phi' operation ('y_17') with incoming values : ('y_17', kernel.cpp:447) [1738]  (0 ns)
	'add' operation ('add_ln449', kernel.cpp:449) [1746]  (1.94 ns)
	'getelementptr' operation ('ffn_ds2_outp_V_addr', kernel.cpp:448) [1749]  (0 ns)
	'load' operation ('v311.V', kernel.cpp:448) on array 'ffn_ds2_outp.V', kernel.cpp:415 [1751]  (3.25 ns)

 <State 358>: 5.57ns
The critical path consists of the following:
	'load' operation ('v311.V', kernel.cpp:448) on array 'ffn_ds2_outp.V', kernel.cpp:415 [1751]  (3.25 ns)
	'add' operation ('tmp.V', kernel.cpp:452) [1755]  (2.31 ns)

 <State 359>: 6.47ns
The critical path consists of the following:
	'sub' operation ('tmp.V', kernel.cpp:453) [1758]  (2.34 ns)
	'select' operation ('tmp.V', kernel.cpp:453) [1759]  (0.73 ns)
	'cttz' operation ('l', kernel.cpp:453) [1762]  (3.4 ns)

 <State 360>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944_3', kernel.cpp:453) [1763]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:453) [1765]  (2.55 ns)
	'icmp' operation ('icmp_ln947_9', kernel.cpp:453) [1767]  (2.47 ns)
	'and' operation ('a', kernel.cpp:453) [1774]  (0 ns)
	'or' operation ('or_ln949_7', kernel.cpp:453) [1780]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 361>: 5.67ns
The critical path consists of the following:
	'shl' operation ('shl_ln958_3', kernel.cpp:453) [1789]  (0 ns)
	'select' operation ('m', kernel.cpp:453) [1790]  (0 ns)
	'add' operation ('m', kernel.cpp:453) [1792]  (4.42 ns)
	'select' operation ('select_ln964_4', kernel.cpp:453) [1796]  (1.25 ns)

 <State 362>: 7.62ns
The critical path consists of the following:
	'sub' operation ('sub_ln964_3', kernel.cpp:453) [1798]  (0 ns)
	'add' operation ('add_ln964_3', kernel.cpp:453) [1799]  (3.67 ns)
	'select' operation ('v316', kernel.cpp:453) [1804]  (0.698 ns)
	'store' operation ('store_ln454', kernel.cpp:454) of variable 'v316', kernel.cpp:453 on array 'ffn_res_outp', kernel.cpp:445 [1805]  (3.25 ns)

 <State 363>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_21') with incoming values : ('x_21', kernel.cpp:458) [1813]  (0 ns)
	'sub' operation ('sub_ln464', kernel.cpp:464) [1826]  (1.81 ns)

 <State 364>: 6.08ns
The critical path consists of the following:
	'phi' operation ('v324') with incoming values : ('v324', kernel.cpp:466) [1829]  (0 ns)
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 365>: 3.25ns
The critical path consists of the following:
	'load' operation ('v322', kernel.cpp:464) on array 'ffn_res_outp', kernel.cpp:445 [1841]  (3.25 ns)

 <State 366>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v324', kernel.cpp:466) [1842]  (7.26 ns)

 <State 367>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v324', kernel.cpp:466) [1842]  (7.26 ns)

 <State 368>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v324', kernel.cpp:466) [1842]  (7.26 ns)

 <State 369>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v324', kernel.cpp:466) [1842]  (7.26 ns)

 <State 370>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v324', kernel.cpp:466) [1842]  (7.26 ns)

 <State 371>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 372>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 373>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 374>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 375>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 376>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 377>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 378>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 379>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 380>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 381>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 382>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 383>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 384>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)

 <State 385>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v327', kernel.cpp:472) [1845]  (6.08 ns)
	'store' operation ('store_ln473', kernel.cpp:473) of variable 'v327', kernel.cpp:472 on array 'ffn_ln_mean', kernel.cpp:457 [1847]  (2.32 ns)

 <State 386>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_22') with incoming values : ('x_22', kernel.cpp:476) [1853]  (0 ns)
	'sub' operation ('sub_ln482', kernel.cpp:482) [1866]  (1.81 ns)

 <State 387>: 6.08ns
The critical path consists of the following:
	'phi' operation ('v336') with incoming values : ('v336', kernel.cpp:485) [1869]  (0 ns)
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 388>: 3.25ns
The critical path consists of the following:
	'load' operation ('v333', kernel.cpp:482) on array 'ffn_res_outp', kernel.cpp:445 [1881]  (3.25 ns)

 <State 389>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v334', kernel.cpp:483) [1882]  (5.7 ns)

 <State 390>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v334', kernel.cpp:483) [1882]  (5.7 ns)

 <State 391>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v334', kernel.cpp:483) [1882]  (5.7 ns)

 <State 392>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v334', kernel.cpp:483) [1882]  (5.7 ns)

 <State 393>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v336', kernel.cpp:485) [1883]  (7.26 ns)

 <State 394>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v336', kernel.cpp:485) [1883]  (7.26 ns)

 <State 395>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v336', kernel.cpp:485) [1883]  (7.26 ns)

 <State 396>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v336', kernel.cpp:485) [1883]  (7.26 ns)

 <State 397>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v336', kernel.cpp:485) [1883]  (7.26 ns)

 <State 398>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 399>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 400>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 401>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 402>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 403>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 404>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 405>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 406>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 407>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 408>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 409>: 8.02ns
The critical path consists of the following:
	'load' operation ('v340', kernel.cpp:492) on array 'ffn_ln_mean', kernel.cpp:457 [1888]  (2.32 ns)
	'fmul' operation ('v341', kernel.cpp:493) [1889]  (5.7 ns)

 <State 410>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 411>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 412>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v339', kernel.cpp:491) [1886]  (6.08 ns)

 <State 413>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v342', kernel.cpp:494) [1890]  (7.26 ns)

 <State 414>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v342', kernel.cpp:494) [1890]  (7.26 ns)

 <State 415>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v342', kernel.cpp:494) [1890]  (7.26 ns)

 <State 416>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v342', kernel.cpp:494) [1890]  (7.26 ns)

 <State 417>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v342', kernel.cpp:494) [1890]  (7.26 ns)

 <State 418>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('ffn_ln_var_addr_1', kernel.cpp:495) [1891]  (0 ns)
	'store' operation ('store_ln495', kernel.cpp:495) of variable 'v342', kernel.cpp:494 on array 'ffn_ln_var', kernel.cpp:475 [1892]  (2.32 ns)

 <State 419>: 2.32ns
The critical path consists of the following:
	'phi' operation ('x_23') with incoming values : ('x_23', kernel.cpp:497) [1898]  (0 ns)
	'getelementptr' operation ('ffn_ln_mean_addr_1', kernel.cpp:500) [1912]  (0 ns)
	'load' operation ('v346', kernel.cpp:500) on array 'ffn_ln_mean', kernel.cpp:457 [1913]  (2.32 ns)

 <State 420>: 6.76ns
The critical path consists of the following:
	'load' operation ('v348', kernel.cpp:502) on array 'ffn_ln_var', kernel.cpp:475 [1915]  (2.32 ns)
	'fpext' operation ('v349', kernel.cpp:503) [1916]  (4.44 ns)

 <State 421>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('v349', kernel.cpp:503) [1916]  (4.44 ns)

 <State 422>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v350', kernel.cpp:504) [1917]  (8.23 ns)

 <State 423>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v350', kernel.cpp:504) [1917]  (8.23 ns)

 <State 424>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v350', kernel.cpp:504) [1917]  (8.23 ns)

 <State 425>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v350', kernel.cpp:504) [1917]  (8.23 ns)

 <State 426>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('v350', kernel.cpp:504) [1917]  (8.23 ns)

 <State 427>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 428>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 429>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 430>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 431>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 432>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 433>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 434>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 435>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 436>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 437>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 438>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 439>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 440>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 441>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 442>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 443>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 444>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 445>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 446>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 447>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 448>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 449>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 450>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 451>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 452>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 453>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 454>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 455>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 456>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 457>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('v351', kernel.cpp:505) [1934]  (8.62 ns)

 <State 458>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 459>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 460>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 461>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 462>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 463>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 464>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 465>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 466>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 467>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 468>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 469>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 470>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 471>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 472>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 473>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 474>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 475>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 476>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 477>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 478>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 479>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 480>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 481>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 482>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 483>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 484>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 485>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 486>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 487>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 488>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('v353', kernel.cpp:507) [1936]  (8.62 ns)

 <State 489>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v354', kernel.cpp:508) [1937]  (5.2 ns)

 <State 490>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('v354', kernel.cpp:508) [1937]  (5.2 ns)
	'store' operation ('store_ln509', kernel.cpp:509) of variable 'v354', kernel.cpp:508 on array 'v17' [1938]  (3.25 ns)

 <State 491>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_24') with incoming values : ('x_24', kernel.cpp:512) [1946]  (0 ns)
	'sub' operation ('sub_ln514', kernel.cpp:514) [1958]  (1.81 ns)

 <State 492>: 5.2ns
The critical path consists of the following:
	'phi' operation ('y_19') with incoming values : ('y_19', kernel.cpp:513) [1961]  (0 ns)
	'add' operation ('add_ln514', kernel.cpp:514) [1970]  (1.94 ns)
	'getelementptr' operation ('v17_addr_1', kernel.cpp:514) [1972]  (0 ns)
	'load' operation ('v357', kernel.cpp:514) on array 'v17' [1973]  (3.25 ns)

 <State 493>: 3.25ns
The critical path consists of the following:
	'load' operation ('v357', kernel.cpp:514) on array 'v17' [1973]  (3.25 ns)

 <State 494>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v359', kernel.cpp:516) [1976]  (5.7 ns)

 <State 495>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v359', kernel.cpp:516) [1976]  (5.7 ns)

 <State 496>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v359', kernel.cpp:516) [1976]  (5.7 ns)

 <State 497>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v359', kernel.cpp:516) [1976]  (5.7 ns)

 <State 498>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v361', kernel.cpp:518) [1979]  (7.26 ns)

 <State 499>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v361', kernel.cpp:518) [1979]  (7.26 ns)

 <State 500>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v361', kernel.cpp:518) [1979]  (7.26 ns)

 <State 501>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v361', kernel.cpp:518) [1979]  (7.26 ns)

 <State 502>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v361', kernel.cpp:518) [1979]  (7.26 ns)

 <State 503>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln519', kernel.cpp:519) of variable 'v361', kernel.cpp:518 on array 'v17' [1980]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
