Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file D:\体系结构\16bit/cpu_16.vhd, automatic determination of correct order of compilation of files in project file cpu_16.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file D:\体系结构\16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:3313 - D:\体系结构\16bit/cpu_16.vhd Line 71. Undefined symbol 'cwr'.  Should it be: cr or mwr?
ERROR:HDLParsers:3313 - D:\体系结构\16bit/cpu_16.vhd Line 72. Undefined symbol 'crd'.  Should it be: mrd?
ERROR:HDLParsers:1209 - D:\体系结构\16bit/cpu_16.vhd Line 73. cwr: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - D:\体系结构\16bit/cpu_16.vhd Line 74. crd: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - D:\体系结构\16bit/cpu_16.vhd Line 83. Undefined symbol 'cond_ex_me'.
ERROR:HDLParsers:1209 - D:\体系结构\16bit/cpu_16.vhd Line 83. cond_ex_me: Undefined symbol (last report in this block)
ERROR:HDLParsers:1415 - D:\体系结构\16bit/cpu_16.vhd Line 134. Array select expression is not constrained.
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 159. A value is missing in case.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 177. parse error, unexpected IF, expecting CASE
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 201. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 203. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 205. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 207. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 209. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 211. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:3312 - D:\体系结构\16bit/cpu_16.vhd Line 224. Undefined symbol 'func_de_ex'.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 239. Index size for dimension 1 of npc_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 240. Index size for dimension 1 of a_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 239. Index size for dimension 1 of npc_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 240. Index size for dimension 1 of a_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 243. Index size for dimension 1 of b_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 244. Index size for dimension 1 of imm_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 243. Index size for dimension 1 of b_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 244. Index size for dimension 1 of imm_de_ex is not 17.
ERROR:HDLParsers:804 - D:\体系结构\16bit/cpu_16.vhd Line 250. Size of concat operation is different than size of the target.
ERROR:HDLParsers:3312 - D:\体系结构\16bit/cpu_16.vhd Line 261. Undefined symbol 'zy'.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 263. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:3313 - D:\体系结构\16bit/cpu_16.vhd Line 275. Undefined symbol 'lr'.  Should it be: pr, or, ir, hr or cr?
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 292. A value is missing in case.
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 303. A value is missing in case.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 337. parse error, unexpected AND, expecting SEMICOLON
ERROR:HDLParsers:800 - D:\体系结构\16bit/cpu_16.vhd Line 356. Type of pc is incompatible with type of lr.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 369. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 371. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 44640 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file D:\体系结构\16bit/cpu_16.vhd, automatic determination of correct order of compilation of files in project file cpu_16.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file D:\体系结构\16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:3312 - D:\体系结构\16bit/cpu_16.vhd Line 83. Undefined symbol 'cond_ex_me'.
ERROR:HDLParsers:1209 - D:\体系结构\16bit/cpu_16.vhd Line 83. cond_ex_me: Undefined symbol (last report in this block)
ERROR:HDLParsers:1415 - D:\体系结构\16bit/cpu_16.vhd Line 134. Array select expression is not constrained.
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 159. A value is missing in case.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 177. parse error, unexpected IF, expecting CASE
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 201. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 203. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 205. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 207. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 209. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 211. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:3312 - D:\体系结构\16bit/cpu_16.vhd Line 224. Undefined symbol 'func_de_ex'.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 239. Index size for dimension 1 of npc_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 240. Index size for dimension 1 of a_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 239. Index size for dimension 1 of npc_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 240. Index size for dimension 1 of a_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 243. Index size for dimension 1 of b_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 244. Index size for dimension 1 of imm_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 243. Index size for dimension 1 of b_de_ex is not 17.
ERROR:HDLParsers:837 - D:\体系结构\16bit/cpu_16.vhd Line 244. Index size for dimension 1 of imm_de_ex is not 17.
ERROR:HDLParsers:804 - D:\体系结构\16bit/cpu_16.vhd Line 250. Size of concat operation is different than size of the target.
ERROR:HDLParsers:3312 - D:\体系结构\16bit/cpu_16.vhd Line 261. Undefined symbol 'zy'.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 263. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:3313 - D:\体系结构\16bit/cpu_16.vhd Line 275. Undefined symbol 'lr'.  Should it be: pr, or, ir, hr or cr?
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 292. A value is missing in case.
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 303. A value is missing in case.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 337. parse error, unexpected AND, expecting SEMICOLON
ERROR:HDLParsers:800 - D:\体系结构\16bit/cpu_16.vhd Line 356. Type of pc is incompatible with type of lr.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 369. parse error, unexpected END, expecting SEMICOLON
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 371. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file D:\体系结构\16bit/cpu_16.vhd, automatic determination of correct order of compilation of files in project file cpu_16.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file D:\体系结构\16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:\体系结构\16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 160. A value is missing in case.
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 177. A value is missing in case.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 195. parse error, unexpected IF, expecting CASE
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 205. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 207. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 209. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 211. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 213. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 215. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 265. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 375. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file D:\体系结构\16bit/cpu_16.vhd, automatic determination of correct order of compilation of files in project file cpu_16.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file D:\体系结构\16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:\体系结构\16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
ERROR:HDLParsers:812 - D:\体系结构\16bit/cpu_16.vhd Line 160. A value is missing in case.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 206. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 208. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 210. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 212. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 214. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 216. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 268. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 378. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file D:\体系结构\16bit/cpu_16.vhd, automatic determination of correct order of compilation of files in project file cpu_16.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file D:\体系结构\16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:\体系结构\16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 207. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 209. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 211. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 213. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 215. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 217. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 269. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - D:\体系结构\16bit/cpu_16.vhd Line 379. parse error, unexpected PROCESS, expecting IF
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:/体系结构/16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 207. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 209. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 211. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 213. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 215. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 217. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 269. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:/体系结构/16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 207. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 209. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 211. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 213. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 215. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 217. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 269. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:/体系结构/16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 209. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 211. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 213. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 215. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 217. parse error, unexpected GE, expecting PIPE or ROW
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 269. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:/体系结构/16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 263. parse error, unexpected EQ, expecting OPENPAR or TICK or LSQBRACK
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:/体系结构/16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
ERROR:HDLParsers:164 - D:/体系结构/16bit/cpu_16.vhd Line 275. parse error, unexpected WHEN
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1415 - D:/体系结构/16bit/cpu_16.vhd Line 135. Array select expression is not constrained.
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 249: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 267: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
    Register <b_de_ex> equivalent to <a_de_ex> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <lmd>.
    Using one-hot encoding for signal <sal>.
    Found 16-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0001> created at line 154.
    Found 16-bit 8-to-1 multiplexer for signal <$n0010> created at line 190.
    Found 17-bit addsub for signal <$n0045>.
    Found 17-bit xor2 for signal <$n0089> created at line 258.
    Found 16-bit register for signal <a_de_ex>.
    Found 16-bit register for signal <b_de_ex>.
    Found 4-bit register for signal <code_de_ex>.
    Found 1-bit register for signal <func_de_ex>.
    Found 16-bit register for signal <imm_de_ex>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <npc_de_ex>.
    Found 16-bit register for signal <npc_fi_de>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 8-bit register for signal <sal>.
    Found 16-bit updown counter for signal <sp>.
    Found 16-bit register for signal <tmp>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:649 - Inout <co<31>> is never used.
WARNING:Xst:649 - Inout <co<30>> is never used.
WARNING:Xst:649 - Inout <co<29>> is never used.
WARNING:Xst:649 - Inout <co<28>> is never used.
WARNING:Xst:649 - Inout <co<27>> is never used.
WARNING:Xst:649 - Inout <co<26>> is never used.
WARNING:Xst:649 - Inout <co<25>> is never used.
WARNING:Xst:649 - Inout <co<24>> is never used.
WARNING:Xst:649 - Inout <co<23>> is never used.
WARNING:Xst:649 - Inout <co<22>> is never used.
WARNING:Xst:649 - Inout <co<21>> is never used.
WARNING:Xst:649 - Inout <co<20>> is never used.
WARNING:Xst:649 - Inout <co<19>> is never used.
WARNING:Xst:649 - Inout <co<18>> is never used.
WARNING:Xst:649 - Inout <co<17>> is never used.
WARNING:Xst:649 - Inout <co<16>> is never used.
WARNING:Xst:649 - Inout <co<15>> is never used.
WARNING:Xst:649 - Inout <co<14>> is never used.
WARNING:Xst:649 - Inout <co<13>> is never used.
WARNING:Xst:649 - Inout <co<12>> is never used.
WARNING:Xst:649 - Inout <co<11>> is never used.
WARNING:Xst:649 - Inout <co<10>> is never used.
WARNING:Xst:649 - Inout <co<9>> is never used.
WARNING:Xst:649 - Inout <co<8>> is never used.
WARNING:Xst:649 - Inout <co<7>> is never used.
WARNING:Xst:649 - Inout <co<6>> is never used.
WARNING:Xst:649 - Inout <co<5>> is never used.
WARNING:Xst:649 - Inout <co<4>> is never used.
WARNING:Xst:649 - Inout <co<3>> is never used.
WARNING:Xst:649 - Inout <co<2>> is never used.
WARNING:Xst:649 - Inout <co<1>> is never used.
WARNING:Xst:649 - Inout <co<0>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:653 - Signal <c_de_ex<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
    Summary:
	inferred   2 Counter(s).
	inferred 301 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 21
  4-bit register                   : 1
  1-bit register                   : 1
  16-bit register                  : 18
  8-bit register                   : 1
# Latches                          : 1
  16-bit latch                     : 1
# Counters                         : 2
  16-bit up counter                : 1
  16-bit updown counter            : 1
# Multiplexers                     : 6
  2-to-1 multiplexer               : 4
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  17-bit addsub                    : 1
# Xors                             : 1
  17-bit xor2                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sal_7> is unconnected in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_15> not replaced by logic
Sources are: a_de_ex_15:Q, b_de_ex_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_4> not replaced by logic
Sources are: pc_ren_4:Q, pc_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_7> not replaced by logic
Sources are: pc_ren_7:Q, pc_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_9> not replaced by logic
Sources are: pc_ren_9:Q, pc_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_11> not replaced by logic
Sources are: pc_ren_11:Q, pc_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_13> not replaced by logic
Sources are: pc_ren_13:Q, pc_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_15> not replaced by logic
Sources are: pc_ren_15:Q, pc_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_5> not replaced by logic
Sources are: pc_ren_5:Q, pc_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_3> not replaced by logic
Sources are: pc_ren_3:Q, pc_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_6> not replaced by logic
Sources are: pc_ren_6:Q, pc_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_8> not replaced by logic
Sources are: pc_ren_8:Q, pc_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_10> not replaced by logic
Sources are: pc_ren_10:Q, pc_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_12> not replaced by logic
Sources are: pc_ren_12:Q, pc_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_14> not replaced by logic
Sources are: pc_ren_14:Q, pc_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_14> not replaced by logic
Sources are: a_de_ex_14:Q, b_de_ex_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_0> not replaced by logic
Sources are: pc_ren_0:Q, pc_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_1> not replaced by logic
Sources are: pc_ren_1:Q, pc_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_2> not replaced by logic
Sources are: pc_ren_2:Q, pc_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_15> not replaced by logic
Sources are: ir_15:Q, ir_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_14> not replaced by logic
Sources are: ir_14:Q, ir_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_13> not replaced by logic
Sources are: ir_13:Q, ir_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_12> not replaced by logic
Sources are: ir_12:Q, ir_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_11> not replaced by logic
Sources are: ir_11:Q, ir_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_10> not replaced by logic
Sources are: ir_10:Q, ir_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_9> not replaced by logic
Sources are: ir_9:Q, ir_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_8> not replaced by logic
Sources are: ir_8:Q, ir_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_7> not replaced by logic
Sources are: ir_7:Q, ir_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_6> not replaced by logic
Sources are: ir_6:Q, ir_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_5> not replaced by logic
Sources are: ir_5:Q, ir_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_4> not replaced by logic
Sources are: ir_4:Q, ir_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_3> not replaced by logic
Sources are: ir_3:Q, ir_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_2> not replaced by logic
Sources are: ir_2:Q, ir_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_1> not replaced by logic
Sources are: ir_1:Q, ir_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_0> not replaced by logic
Sources are: ir_0:Q, ir_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_0> not replaced by logic
Sources are: a_de_ex_0:Q, b_de_ex_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_1> not replaced by logic
Sources are: a_de_ex_1:Q, b_de_ex_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_2> not replaced by logic
Sources are: a_de_ex_2:Q, b_de_ex_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_3> not replaced by logic
Sources are: a_de_ex_3:Q, b_de_ex_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_4> not replaced by logic
Sources are: a_de_ex_4:Q, b_de_ex_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_5> not replaced by logic
Sources are: a_de_ex_5:Q, b_de_ex_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_6> not replaced by logic
Sources are: a_de_ex_6:Q, b_de_ex_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_7> not replaced by logic
Sources are: a_de_ex_7:Q, b_de_ex_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_8> not replaced by logic
Sources are: a_de_ex_8:Q, b_de_ex_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_9> not replaced by logic
Sources are: a_de_ex_9:Q, b_de_ex_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_10> not replaced by logic
Sources are: a_de_ex_10:Q, b_de_ex_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_11> not replaced by logic
Sources are: a_de_ex_11:Q, b_de_ex_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_12> not replaced by logic
Sources are: a_de_ex_12:Q, b_de_ex_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_13> not replaced by logic
Sources are: a_de_ex_13:Q, b_de_ex_13:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.94 / 2.05 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 67004 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 249: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 267: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
    Register <b_de_ex> equivalent to <a_de_ex> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <lmd>.
    Using one-hot encoding for signal <sal>.
    Found 16-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0001> created at line 154.
    Found 16-bit 8-to-1 multiplexer for signal <$n0010> created at line 190.
    Found 17-bit addsub for signal <$n0045>.
    Found 17-bit xor2 for signal <$n0089> created at line 258.
    Found 16-bit register for signal <a_de_ex>.
    Found 16-bit register for signal <b_de_ex>.
    Found 4-bit register for signal <code_de_ex>.
    Found 1-bit register for signal <func_de_ex>.
    Found 16-bit register for signal <imm_de_ex>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <npc_de_ex>.
    Found 16-bit register for signal <npc_fi_de>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 8-bit register for signal <sal>.
    Found 16-bit updown counter for signal <sp>.
    Found 16-bit register for signal <tmp>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:649 - Inout <co<31>> is never used.
WARNING:Xst:649 - Inout <co<30>> is never used.
WARNING:Xst:649 - Inout <co<29>> is never used.
WARNING:Xst:649 - Inout <co<28>> is never used.
WARNING:Xst:649 - Inout <co<27>> is never used.
WARNING:Xst:649 - Inout <co<26>> is never used.
WARNING:Xst:649 - Inout <co<25>> is never used.
WARNING:Xst:649 - Inout <co<24>> is never used.
WARNING:Xst:649 - Inout <co<23>> is never used.
WARNING:Xst:649 - Inout <co<22>> is never used.
WARNING:Xst:649 - Inout <co<21>> is never used.
WARNING:Xst:649 - Inout <co<20>> is never used.
WARNING:Xst:649 - Inout <co<19>> is never used.
WARNING:Xst:649 - Inout <co<18>> is never used.
WARNING:Xst:649 - Inout <co<17>> is never used.
WARNING:Xst:649 - Inout <co<16>> is never used.
WARNING:Xst:649 - Inout <co<15>> is never used.
WARNING:Xst:649 - Inout <co<14>> is never used.
WARNING:Xst:649 - Inout <co<13>> is never used.
WARNING:Xst:649 - Inout <co<12>> is never used.
WARNING:Xst:649 - Inout <co<11>> is never used.
WARNING:Xst:649 - Inout <co<10>> is never used.
WARNING:Xst:649 - Inout <co<9>> is never used.
WARNING:Xst:649 - Inout <co<8>> is never used.
WARNING:Xst:649 - Inout <co<7>> is never used.
WARNING:Xst:649 - Inout <co<6>> is never used.
WARNING:Xst:649 - Inout <co<5>> is never used.
WARNING:Xst:649 - Inout <co<4>> is never used.
WARNING:Xst:649 - Inout <co<3>> is never used.
WARNING:Xst:649 - Inout <co<2>> is never used.
WARNING:Xst:649 - Inout <co<1>> is never used.
WARNING:Xst:649 - Inout <co<0>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:653 - Signal <c_de_ex<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <c_de_ex<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
    Summary:
	inferred   2 Counter(s).
	inferred 301 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 21
  4-bit register                   : 1
  1-bit register                   : 1
  16-bit register                  : 18
  8-bit register                   : 1
# Latches                          : 1
  16-bit latch                     : 1
# Counters                         : 2
  16-bit up counter                : 1
  16-bit updown counter            : 1
# Multiplexers                     : 6
  2-to-1 multiplexer               : 4
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  17-bit addsub                    : 1
# Xors                             : 1
  17-bit xor2                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sal_7> is unconnected in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_15> not replaced by logic
Sources are: a_de_ex_15:Q, b_de_ex_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_4> not replaced by logic
Sources are: pc_ren_4:Q, pc_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_7> not replaced by logic
Sources are: pc_ren_7:Q, pc_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_9> not replaced by logic
Sources are: pc_ren_9:Q, pc_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_11> not replaced by logic
Sources are: pc_ren_11:Q, pc_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_13> not replaced by logic
Sources are: pc_ren_13:Q, pc_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_15> not replaced by logic
Sources are: pc_ren_15:Q, pc_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_5> not replaced by logic
Sources are: pc_ren_5:Q, pc_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_3> not replaced by logic
Sources are: pc_ren_3:Q, pc_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_6> not replaced by logic
Sources are: pc_ren_6:Q, pc_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_8> not replaced by logic
Sources are: pc_ren_8:Q, pc_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_10> not replaced by logic
Sources are: pc_ren_10:Q, pc_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_12> not replaced by logic
Sources are: pc_ren_12:Q, pc_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_14> not replaced by logic
Sources are: pc_ren_14:Q, pc_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_14> not replaced by logic
Sources are: a_de_ex_14:Q, b_de_ex_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_0> not replaced by logic
Sources are: pc_ren_0:Q, pc_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_1> not replaced by logic
Sources are: pc_ren_1:Q, pc_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_2> not replaced by logic
Sources are: pc_ren_2:Q, pc_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_15> not replaced by logic
Sources are: ir_15:Q, ir_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_14> not replaced by logic
Sources are: ir_14:Q, ir_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_13> not replaced by logic
Sources are: ir_13:Q, ir_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_12> not replaced by logic
Sources are: ir_12:Q, ir_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_11> not replaced by logic
Sources are: ir_11:Q, ir_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_10> not replaced by logic
Sources are: ir_10:Q, ir_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_9> not replaced by logic
Sources are: ir_9:Q, ir_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_8> not replaced by logic
Sources are: ir_8:Q, ir_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_7> not replaced by logic
Sources are: ir_7:Q, ir_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_6> not replaced by logic
Sources are: ir_6:Q, ir_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_5> not replaced by logic
Sources are: ir_5:Q, ir_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_4> not replaced by logic
Sources are: ir_4:Q, ir_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_3> not replaced by logic
Sources are: ir_3:Q, ir_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_2> not replaced by logic
Sources are: ir_2:Q, ir_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_1> not replaced by logic
Sources are: ir_1:Q, ir_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_0> not replaced by logic
Sources are: ir_0:Q, ir_ren_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_0> not replaced by logic
Sources are: a_de_ex_0:Q, b_de_ex_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_1> not replaced by logic
Sources are: a_de_ex_1:Q, b_de_ex_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_2> not replaced by logic
Sources are: a_de_ex_2:Q, b_de_ex_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_3> not replaced by logic
Sources are: a_de_ex_3:Q, b_de_ex_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_4> not replaced by logic
Sources are: a_de_ex_4:Q, b_de_ex_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_5> not replaced by logic
Sources are: a_de_ex_5:Q, b_de_ex_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_6> not replaced by logic
Sources are: a_de_ex_6:Q, b_de_ex_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_7> not replaced by logic
Sources are: a_de_ex_7:Q, b_de_ex_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_8> not replaced by logic
Sources are: a_de_ex_8:Q, b_de_ex_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_9> not replaced by logic
Sources are: a_de_ex_9:Q, b_de_ex_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_10> not replaced by logic
Sources are: a_de_ex_10:Q, b_de_ex_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_11> not replaced by logic
Sources are: a_de_ex_11:Q, b_de_ex_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_12> not replaced by logic
Sources are: a_de_ex_12:Q, b_de_ex_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <b_de_ex_13> not replaced by logic
Sources are: a_de_ex_13:Q, b_de_ex_13:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.92 / 2.03 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 67004 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   569 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
    Register <b_de_ex> equivalent to <a_de_ex> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <lmd>.
    Using one-hot encoding for signal <sal>.
    Found 16-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0001> created at line 153.
    Found 16-bit 8-to-1 multiplexer for signal <$n0010> created at line 189.
    Found 17-bit addsub for signal <$n0045>.
    Found 17-bit xor2 for signal <$n0089> created at line 257.
    Found 16-bit register for signal <a_de_ex>.
    Found 16-bit register for signal <c_de_ex>.
    Found 4-bit register for signal <code_de_ex>.
    Found 1-bit register for signal <func_de_ex>.
    Found 16-bit register for signal <imm_de_ex>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <npc_de_ex>.
    Found 16-bit register for signal <npc_fi_de>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 8-bit register for signal <sal>.
    Found 16-bit updown counter for signal <sp>.
    Found 16-bit register for signal <tmp>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:649 - Inout <co<31>> is never used.
WARNING:Xst:649 - Inout <co<30>> is never used.
WARNING:Xst:649 - Inout <co<29>> is never used.
WARNING:Xst:649 - Inout <co<28>> is never used.
WARNING:Xst:649 - Inout <co<27>> is never used.
WARNING:Xst:649 - Inout <co<26>> is never used.
WARNING:Xst:649 - Inout <co<25>> is never used.
WARNING:Xst:649 - Inout <co<24>> is never used.
WARNING:Xst:649 - Inout <co<23>> is never used.
WARNING:Xst:649 - Inout <co<22>> is never used.
WARNING:Xst:649 - Inout <co<21>> is never used.
WARNING:Xst:649 - Inout <co<20>> is never used.
WARNING:Xst:649 - Inout <co<19>> is never used.
WARNING:Xst:649 - Inout <co<18>> is never used.
WARNING:Xst:649 - Inout <co<17>> is never used.
WARNING:Xst:649 - Inout <co<16>> is never used.
WARNING:Xst:649 - Inout <co<15>> is never used.
WARNING:Xst:649 - Inout <co<14>> is never used.
WARNING:Xst:649 - Inout <co<13>> is never used.
WARNING:Xst:649 - Inout <co<12>> is never used.
WARNING:Xst:649 - Inout <co<11>> is never used.
WARNING:Xst:649 - Inout <co<10>> is never used.
WARNING:Xst:649 - Inout <co<9>> is never used.
WARNING:Xst:649 - Inout <co<8>> is never used.
WARNING:Xst:649 - Inout <co<7>> is never used.
WARNING:Xst:649 - Inout <co<6>> is never used.
WARNING:Xst:649 - Inout <co<5>> is never used.
WARNING:Xst:649 - Inout <co<4>> is never used.
WARNING:Xst:649 - Inout <co<3>> is never used.
WARNING:Xst:649 - Inout <co<2>> is never used.
WARNING:Xst:649 - Inout <co<1>> is never used.
WARNING:Xst:649 - Inout <co<0>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
    Summary:
	inferred   2 Counter(s).
	inferred 301 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 21
  4-bit register                   : 1
  1-bit register                   : 1
  16-bit register                  : 18
  8-bit register                   : 1
# Latches                          : 1
  16-bit latch                     : 1
# Counters                         : 2
  16-bit up counter                : 1
  16-bit updown counter            : 1
# Multiplexers                     : 6
  2-to-1 multiplexer               : 4
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  17-bit addsub                    : 1
# Xors                             : 1
  17-bit xor2                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sal_7> is unconnected in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_7> not replaced by logic
Sources are: pc_ren_7:Q, pc_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_1> not replaced by logic
Sources are: pc_ren_1:Q, pc_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_3> not replaced by logic
Sources are: pc_ren_3:Q, pc_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_6> not replaced by logic
Sources are: pc_ren_6:Q, pc_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_0> not replaced by logic
Sources are: pc_ren_0:Q, pc_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_2> not replaced by logic
Sources are: pc_ren_2:Q, pc_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_4> not replaced by logic
Sources are: pc_ren_4:Q, pc_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_5> not replaced by logic
Sources are: pc_ren_5:Q, pc_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_15> not replaced by logic
Sources are: pc_ren_15:Q, pc_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_14> not replaced by logic
Sources are: pc_ren_14:Q, pc_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_15> not replaced by logic
Sources are: ir_15:Q, ir_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_14> not replaced by logic
Sources are: ir_14:Q, ir_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_13> not replaced by logic
Sources are: ir_13:Q, ir_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_12> not replaced by logic
Sources are: ir_12:Q, ir_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_11> not replaced by logic
Sources are: ir_11:Q, ir_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_13> not replaced by logic
Sources are: pc_ren_13:Q, pc_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_12> not replaced by logic
Sources are: pc_ren_12:Q, pc_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_11> not replaced by logic
Sources are: pc_ren_11:Q, pc_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_10> not replaced by logic
Sources are: pc_ren_10:Q, pc_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_9> not replaced by logic
Sources are: pc_ren_9:Q, pc_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_8> not replaced by logic
Sources are: pc_ren_8:Q, pc_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_10> not replaced by logic
Sources are: ir_10:Q, ir_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_9> not replaced by logic
Sources are: ir_9:Q, ir_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_8> not replaced by logic
Sources are: ir_8:Q, ir_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_7> not replaced by logic
Sources are: ir_7:Q, ir_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_6> not replaced by logic
Sources are: ir_6:Q, ir_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_5> not replaced by logic
Sources are: ir_5:Q, ir_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_4> not replaced by logic
Sources are: ir_4:Q, ir_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_3> not replaced by logic
Sources are: ir_3:Q, ir_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_2> not replaced by logic
Sources are: ir_2:Q, ir_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_1> not replaced by logic
Sources are: ir_1:Q, ir_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_0> not replaced by logic
Sources are: ir_0:Q, ir_ren_0:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.66 / 1.76 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 66684 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

ERROR:Xst:1531 - The evaluation period for this evaluation software has expired.
   Per the guidelines of the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs, this software will no longer operate.
   We are eager to assist you as you conclude your evaluation of the Xilinx
   solution. Your local Field Applications Engineer or salesperson is available
   to answer any questions or to assist you in the purchase of an annual
   software license. You may also contact Xilinx directly at eval@xilinx.com
   Thank you for evaluating the Xilinx solution. We appreciate your interest in
   Xilinx and we look forward to earning your confidence and your business.
Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

ERROR:Xst:1531 - The evaluation period for this evaluation software has expired.
   Per the guidelines of the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs, this software will no longer operate.
   We are eager to assist you as you conclude your evaluation of the Xilinx
   solution. Your local Field Applications Engineer or salesperson is available
   to answer any questions or to assist you in the purchase of an annual
   software license. You may also contact Xilinx directly at eval@xilinx.com
   Thank you for evaluating the Xilinx solution. We appreciate your interest in
   Xilinx and we look forward to earning your confidence and your business.
Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

ERROR:Xst:1531 - The evaluation period for this evaluation software has expired.
   Per the guidelines of the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs, this software will no longer operate.
   We are eager to assist you as you conclude your evaluation of the Xilinx
   solution. Your local Field Applications Engineer or salesperson is available
   to answer any questions or to assist you in the purchase of an annual
   software license. You may also contact Xilinx directly at eval@xilinx.com
   Thank you for evaluating the Xilinx solution. We appreciate your interest in
   Xilinx and we look forward to earning your confidence and your business.
Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
    Register <b_de_ex> equivalent to <a_de_ex> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <lmd>.
    Using one-hot encoding for signal <sal>.
    Found 16-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0001> created at line 153.
    Found 16-bit 8-to-1 multiplexer for signal <$n0010> created at line 189.
    Found 17-bit addsub for signal <$n0045>.
    Found 17-bit xor2 for signal <$n0089> created at line 257.
    Found 16-bit register for signal <a_de_ex>.
    Found 16-bit register for signal <c_de_ex>.
    Found 4-bit register for signal <code_de_ex>.
    Found 1-bit register for signal <func_de_ex>.
    Found 16-bit register for signal <imm_de_ex>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <npc_de_ex>.
    Found 16-bit register for signal <npc_fi_de>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 8-bit register for signal <sal>.
    Found 16-bit updown counter for signal <sp>.
    Found 16-bit register for signal <tmp>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:649 - Inout <co<31>> is never used.
WARNING:Xst:649 - Inout <co<30>> is never used.
WARNING:Xst:649 - Inout <co<29>> is never used.
WARNING:Xst:649 - Inout <co<28>> is never used.
WARNING:Xst:649 - Inout <co<27>> is never used.
WARNING:Xst:649 - Inout <co<26>> is never used.
WARNING:Xst:649 - Inout <co<25>> is never used.
WARNING:Xst:649 - Inout <co<24>> is never used.
WARNING:Xst:649 - Inout <co<23>> is never used.
WARNING:Xst:649 - Inout <co<22>> is never used.
WARNING:Xst:649 - Inout <co<21>> is never used.
WARNING:Xst:649 - Inout <co<20>> is never used.
WARNING:Xst:649 - Inout <co<19>> is never used.
WARNING:Xst:649 - Inout <co<18>> is never used.
WARNING:Xst:649 - Inout <co<17>> is never used.
WARNING:Xst:649 - Inout <co<16>> is never used.
WARNING:Xst:649 - Inout <co<15>> is never used.
WARNING:Xst:649 - Inout <co<14>> is never used.
WARNING:Xst:649 - Inout <co<13>> is never used.
WARNING:Xst:649 - Inout <co<12>> is never used.
WARNING:Xst:649 - Inout <co<11>> is never used.
WARNING:Xst:649 - Inout <co<10>> is never used.
WARNING:Xst:649 - Inout <co<9>> is never used.
WARNING:Xst:649 - Inout <co<8>> is never used.
WARNING:Xst:649 - Inout <co<7>> is never used.
WARNING:Xst:649 - Inout <co<6>> is never used.
WARNING:Xst:649 - Inout <co<5>> is never used.
WARNING:Xst:649 - Inout <co<4>> is never used.
WARNING:Xst:649 - Inout <co<3>> is never used.
WARNING:Xst:649 - Inout <co<2>> is never used.
WARNING:Xst:649 - Inout <co<1>> is never used.
WARNING:Xst:649 - Inout <co<0>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
    Summary:
	inferred   2 Counter(s).
	inferred 301 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 21
  4-bit register                   : 1
  1-bit register                   : 1
  16-bit register                  : 18
  8-bit register                   : 1
# Latches                          : 1
  16-bit latch                     : 1
# Counters                         : 2
  16-bit up counter                : 1
  16-bit updown counter            : 1
# Multiplexers                     : 6
  2-to-1 multiplexer               : 4
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  17-bit addsub                    : 1
# Xors                             : 1
  17-bit xor2                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sal_7> is unconnected in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_7> not replaced by logic
Sources are: pc_ren_7:Q, pc_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_1> not replaced by logic
Sources are: pc_ren_1:Q, pc_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_3> not replaced by logic
Sources are: pc_ren_3:Q, pc_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_6> not replaced by logic
Sources are: pc_ren_6:Q, pc_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_0> not replaced by logic
Sources are: pc_ren_0:Q, pc_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_2> not replaced by logic
Sources are: pc_ren_2:Q, pc_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_4> not replaced by logic
Sources are: pc_ren_4:Q, pc_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_5> not replaced by logic
Sources are: pc_ren_5:Q, pc_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_15> not replaced by logic
Sources are: pc_ren_15:Q, pc_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_14> not replaced by logic
Sources are: pc_ren_14:Q, pc_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_15> not replaced by logic
Sources are: ir_15:Q, ir_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_14> not replaced by logic
Sources are: ir_14:Q, ir_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_13> not replaced by logic
Sources are: ir_13:Q, ir_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_12> not replaced by logic
Sources are: ir_12:Q, ir_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_11> not replaced by logic
Sources are: ir_11:Q, ir_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_13> not replaced by logic
Sources are: pc_ren_13:Q, pc_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_12> not replaced by logic
Sources are: pc_ren_12:Q, pc_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_11> not replaced by logic
Sources are: pc_ren_11:Q, pc_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_10> not replaced by logic
Sources are: pc_ren_10:Q, pc_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_9> not replaced by logic
Sources are: pc_ren_9:Q, pc_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_8> not replaced by logic
Sources are: pc_ren_8:Q, pc_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_10> not replaced by logic
Sources are: ir_10:Q, ir_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_9> not replaced by logic
Sources are: ir_9:Q, ir_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_8> not replaced by logic
Sources are: ir_8:Q, ir_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_7> not replaced by logic
Sources are: ir_7:Q, ir_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_6> not replaced by logic
Sources are: ir_6:Q, ir_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_5> not replaced by logic
Sources are: ir_5:Q, ir_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_4> not replaced by logic
Sources are: ir_4:Q, ir_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_3> not replaced by logic
Sources are: ir_3:Q, ir_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_2> not replaced by logic
Sources are: ir_2:Q, ir_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_1> not replaced by logic
Sources are: ir_1:Q, ir_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_0> not replaced by logic
Sources are: ir_0:Q, ir_ren_0:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.61 / 2.73 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 65768 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <pc> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ir> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sal> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <a_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <b_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <c_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <imm_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <code_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <func_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srca_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srcb_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <dst_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_fi_de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tmp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r0> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r1> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r2> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r3> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r4> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r5> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r6> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r7> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lmd> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <cwr> is assigned but never used.
WARNING:Xst:646 - Signal <crd> is assigned but never used.
WARNING:Xst:646 - Signal <pc> is assigned but never used.
WARNING:Xst:646 - Signal <npc_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <ir> is assigned but never used.
WARNING:Xst:646 - Signal <tmp> is assigned but never used.
WARNING:Xst:646 - Signal <code_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <func_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <dst_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <codefunc> is assigned but never used.
WARNING:Xst:646 - Signal <sal> is assigned but never used.
WARNING:Xst:646 - Signal <a_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <b_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <c_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <imm_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <npc_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <code_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <func_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <fa> is assigned but never used.
WARNING:Xst:646 - Signal <fb> is assigned but never used.
WARNING:Xst:646 - Signal <ff> is assigned but never used.
WARNING:Xst:646 - Signal <aluout> is assigned but never used.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <cond> is assigned but never used.
WARNING:Xst:646 - Signal <lr> is assigned but never used.
WARNING:Xst:646 - Signal <r0> is assigned but never used.
WARNING:Xst:646 - Signal <r1> is assigned but never used.
WARNING:Xst:646 - Signal <r2> is assigned but never used.
WARNING:Xst:646 - Signal <r3> is assigned but never used.
WARNING:Xst:646 - Signal <r4> is assigned but never used.
WARNING:Xst:646 - Signal <r5> is assigned but never used.
WARNING:Xst:646 - Signal <r6> is assigned but never used.
WARNING:Xst:646 - Signal <r7> is assigned but never used.
WARNING:Xst:646 - Signal <fi> is assigned but never used.
WARNING:Xst:646 - Signal <de> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <crdx> is assigned but never used.
WARNING:Xst:646 - Signal <cwrx> is assigned but never used.
WARNING:Xst:646 - Signal <lmd> is assigned but never used.
    Found 16-bit tristate buffer for signal <db>.
WARNING:Xst:649 - Inout <ci<31>> is never used.
WARNING:Xst:649 - Inout <ci<30>> is never used.
WARNING:Xst:649 - Inout <ci<29>> is never used.
WARNING:Xst:649 - Inout <ci<28>> is never used.
WARNING:Xst:649 - Inout <ci<27>> is never used.
WARNING:Xst:649 - Inout <ci<26>> is never used.
WARNING:Xst:649 - Inout <ci<25>> is never used.
WARNING:Xst:649 - Inout <ci<24>> is never used.
WARNING:Xst:649 - Inout <ci<23>> is never used.
WARNING:Xst:649 - Inout <ci<22>> is never used.
WARNING:Xst:649 - Inout <ci<21>> is never used.
WARNING:Xst:649 - Inout <ci<20>> is never used.
WARNING:Xst:649 - Inout <ci<19>> is never used.
WARNING:Xst:649 - Inout <ci<18>> is never used.
WARNING:Xst:649 - Inout <ci<17>> is never used.
WARNING:Xst:649 - Inout <ci<16>> is never used.
WARNING:Xst:649 - Inout <ci<15>> is never used.
WARNING:Xst:649 - Inout <ci<14>> is never used.
WARNING:Xst:649 - Inout <ci<13>> is never used.
WARNING:Xst:649 - Inout <ci<12>> is never used.
WARNING:Xst:649 - Inout <ci<11>> is never used.
WARNING:Xst:649 - Inout <ci<10>> is never used.
WARNING:Xst:649 - Inout <ci<9>> is never used.
WARNING:Xst:649 - Inout <ci<8>> is never used.
WARNING:Xst:649 - Inout <ci<7>> is never used.
WARNING:Xst:649 - Inout <ci<6>> is never used.
WARNING:Xst:649 - Inout <ci<5>> is never used.
WARNING:Xst:649 - Inout <ci<4>> is never used.
WARNING:Xst:649 - Inout <ci<3>> is never used.
WARNING:Xst:649 - Inout <ci<2>> is never used.
WARNING:Xst:649 - Inout <ci<1>> is never used.
WARNING:Xst:649 - Inout <ci<0>> is never used.
WARNING:Xst:649 - Inout <co<31>> is never used.
WARNING:Xst:649 - Inout <co<30>> is never used.
WARNING:Xst:649 - Inout <co<29>> is never used.
WARNING:Xst:649 - Inout <co<28>> is never used.
WARNING:Xst:649 - Inout <co<27>> is never used.
WARNING:Xst:649 - Inout <co<26>> is never used.
WARNING:Xst:649 - Inout <co<25>> is never used.
WARNING:Xst:649 - Inout <co<24>> is never used.
WARNING:Xst:649 - Inout <co<23>> is never used.
WARNING:Xst:649 - Inout <co<22>> is never used.
WARNING:Xst:649 - Inout <co<21>> is never used.
WARNING:Xst:649 - Inout <co<20>> is never used.
WARNING:Xst:649 - Inout <co<19>> is never used.
WARNING:Xst:649 - Inout <co<18>> is never used.
WARNING:Xst:649 - Inout <co<17>> is never used.
WARNING:Xst:649 - Inout <co<16>> is never used.
WARNING:Xst:649 - Inout <co<15>> is never used.
WARNING:Xst:649 - Inout <co<14>> is never used.
WARNING:Xst:649 - Inout <co<13>> is never used.
WARNING:Xst:649 - Inout <co<12>> is never used.
WARNING:Xst:649 - Inout <co<11>> is never used.
WARNING:Xst:649 - Inout <co<10>> is never used.
WARNING:Xst:649 - Inout <co<9>> is never used.
WARNING:Xst:649 - Inout <co<8>> is never used.
WARNING:Xst:649 - Inout <co<7>> is never used.
WARNING:Xst:649 - Inout <co<6>> is never used.
WARNING:Xst:649 - Inout <co<5>> is never used.
WARNING:Xst:649 - Inout <co<4>> is never used.
WARNING:Xst:649 - Inout <co<3>> is never used.
WARNING:Xst:649 - Inout <co<2>> is never used.
WARNING:Xst:649 - Inout <co<1>> is never used.
WARNING:Xst:649 - Inout <co<0>> is never used.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <prix> is never used.
WARNING:Xst:647 - Input <krix> is never used.
    Summary:
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  16-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                       1  out of   1728     0%  
 Number of 4 input LUTs:                 1  out of   3456     0%  
 Number of bonded IOBs:                 40  out of    144    27%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.063ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\体系结构\16bit/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/体系结构/16bit/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...
ERROR:NgdBuild:755 - Line 40 in '16bit.ucf': Could not find net(s) 'mux<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 41 in '16bit.ucf': Could not find net(s) 'mux<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 42 in '16bit.ucf': Could not find net(s) 'mux<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 47 in '16bit.ucf': Could not find net(s) 'co<29>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 48 in '16bit.ucf': Could not find net(s) 'co<28>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 49 in '16bit.ucf': Could not find net(s) 'co<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 50 in '16bit.ucf': Could not find net(s) 'co<26>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 51 in '16bit.ucf': Could not find net(s) 'co<25>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 52 in '16bit.ucf': Could not find net(s) 'co<24>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 53 in '16bit.ucf': Could not find net(s) 'co<23>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 54 in '16bit.ucf': Could not find net(s) 'co<22>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 55 in '16bit.ucf': Could not find net(s) 'co<21>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 56 in '16bit.ucf': Could not find net(s) 'co<20>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 57 in '16bit.ucf': Could not find net(s) 'co<19>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 58 in '16bit.ucf': Could not find net(s) 'co<18>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 59 in '16bit.ucf': Could not find net(s) 'co<17>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 60 in '16bit.ucf': Could not find net(s) 'co<16>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 61 in '16bit.ucf': Could not find net(s) 'co<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 63 in '16bit.ucf': Could not find net(s) 'co<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 64 in '16bit.ucf': Could not find net(s) 'co<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 65 in '16bit.ucf': Could not find net(s) 'co<11>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 66 in '16bit.ucf': Could not find net(s) 'co<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 68 in '16bit.ucf': Could not find net(s) 'co<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 69 in '16bit.ucf': Could not find net(s) 'co<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 70 in '16bit.ucf': Could not find net(s) 'co<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 71 in '16bit.ucf': Could not find net(s) 'co<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 72 in '16bit.ucf': Could not find net(s) 'co<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 73 in '16bit.ucf': Could not find net(s) 'co<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 75 in '16bit.ucf': Could not find net(s) 'co<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 76 in '16bit.ucf': Could not find net(s) 'co<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 79 in '16bit.ucf': Could not find net(s) 'ci<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 80 in '16bit.ucf': Could not find net(s) 'ci<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 81 in '16bit.ucf': Could not find net(s) 'ci<29>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 82 in '16bit.ucf': Could not find net(s) 'ci<28>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 83 in '16bit.ucf': Could not find net(s) 'ci<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 84 in '16bit.ucf': Could not find net(s) 'ci<26>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 85 in '16bit.ucf': Could not find net(s) 'ci<25>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 86 in '16bit.ucf': Could not find net(s) 'ci<24>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 87 in '16bit.ucf': Could not find net(s) 'ci<23>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 88 in '16bit.ucf': Could not find net(s) 'ci<22>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 89 in '16bit.ucf': Could not find net(s) 'ci<21>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 90 in '16bit.ucf': Could not find net(s) 'ci<20>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 91 in '16bit.ucf': Could not find net(s) 'ci<19>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 92 in '16bit.ucf': Could not find net(s) 'ci<18>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 93 in '16bit.ucf': Could not find net(s) 'ci<17>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 94 in '16bit.ucf': Could not find net(s) 'ci<16>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 95 in '16bit.ucf': Could not find net(s) 'ci<15>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 96 in '16bit.ucf': Could not find net(s) 'ci<14>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 97 in '16bit.ucf': Could not find net(s) 'ci<13>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 98 in '16bit.ucf': Could not find net(s) 'ci<12>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 100 in '16bit.ucf': Could not find net(s) 'ci<10>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 101 in '16bit.ucf': Could not find net(s) 'ci<9>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 102 in '16bit.ucf': Could not find net(s) 'ci<8>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 103 in '16bit.ucf': Could not find net(s) 'ci<7>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 104 in '16bit.ucf': Could not find net(s) 'ci<6>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 105 in '16bit.ucf': Could not find net(s) 'ci<5>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 106 in '16bit.ucf': Could not find net(s) 'ci<4>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 107 in '16bit.ucf': Could not find net(s) 'ci<3>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 108 in '16bit.ucf': Could not find net(s) 'ci<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 109 in '16bit.ucf': Could not find net(s) 'ci<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 110 in '16bit.ucf': Could not find net(s) 'ci<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 126 in '16bit.ucf': Could not find net(s) 'PRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 127 in '16bit.ucf': Could not find net(s) 'KRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "16bit.ucf".

Writing NGDBUILD log file "cpu_16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <pc> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ir> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sal> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <a_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <b_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <c_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <imm_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <code_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <func_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srca_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srcb_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <dst_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_fi_de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tmp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r0> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r1> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r2> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r3> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r4> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r5> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r6> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r7> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lmd> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <cwr> is assigned but never used.
WARNING:Xst:646 - Signal <crd> is assigned but never used.
WARNING:Xst:646 - Signal <pc> is assigned but never used.
WARNING:Xst:646 - Signal <npc_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <ir> is assigned but never used.
WARNING:Xst:646 - Signal <tmp> is assigned but never used.
WARNING:Xst:646 - Signal <code_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <func_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <dst_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <codefunc> is assigned but never used.
WARNING:Xst:646 - Signal <sal> is assigned but never used.
WARNING:Xst:646 - Signal <a_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <b_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <c_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <imm_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <npc_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <code_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <func_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <fa> is assigned but never used.
WARNING:Xst:646 - Signal <fb> is assigned but never used.
WARNING:Xst:646 - Signal <ff> is assigned but never used.
WARNING:Xst:646 - Signal <aluout> is assigned but never used.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <cond> is assigned but never used.
WARNING:Xst:646 - Signal <lr> is assigned but never used.
WARNING:Xst:646 - Signal <r0> is assigned but never used.
WARNING:Xst:646 - Signal <r1> is assigned but never used.
WARNING:Xst:646 - Signal <r2> is assigned but never used.
WARNING:Xst:646 - Signal <r3> is assigned but never used.
WARNING:Xst:646 - Signal <r4> is assigned but never used.
WARNING:Xst:646 - Signal <r5> is assigned but never used.
WARNING:Xst:646 - Signal <r6> is assigned but never used.
WARNING:Xst:646 - Signal <r7> is assigned but never used.
WARNING:Xst:646 - Signal <fi> is assigned but never used.
WARNING:Xst:646 - Signal <de> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <crdx> is assigned but never used.
WARNING:Xst:646 - Signal <cwrx> is assigned but never used.
WARNING:Xst:646 - Signal <lmd> is assigned but never used.
    Found 16-bit tristate buffer for signal <db>.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <prix> is never used.
WARNING:Xst:647 - Input <krix> is never used.
    Summary:
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  16-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                       1  out of   1728     0%  
 Number of 4 input LUTs:                 1  out of   3456     0%  
 Number of bonded IOBs:                104  out of    144    72%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.063ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\体系结构\16bit/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/体系结构/16bit/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...
ERROR:NgdBuild:755 - Line 40 in '16bit.ucf': Could not find net(s) 'mux<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 41 in '16bit.ucf': Could not find net(s) 'mux<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 42 in '16bit.ucf': Could not find net(s) 'mux<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 126 in '16bit.ucf': Could not find net(s) 'PRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 127 in '16bit.ucf': Could not find net(s) 'KRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "16bit.ucf".

Writing NGDBUILD log file "cpu_16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <pc> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ir> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sal> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <a_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <b_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <c_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <imm_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <code_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <func_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srca_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srcb_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <dst_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_fi_de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tmp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r0> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r1> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r2> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r3> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r4> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r5> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r6> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r7> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lmd> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <cwr> is assigned but never used.
WARNING:Xst:646 - Signal <crd> is assigned but never used.
WARNING:Xst:646 - Signal <pc> is assigned but never used.
WARNING:Xst:646 - Signal <npc_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <ir> is assigned but never used.
WARNING:Xst:646 - Signal <tmp> is assigned but never used.
WARNING:Xst:646 - Signal <code_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <func_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <dst_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <codefunc> is assigned but never used.
WARNING:Xst:646 - Signal <sal> is assigned but never used.
WARNING:Xst:646 - Signal <a_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <b_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <c_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <imm_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <npc_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <code_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <func_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <fa> is assigned but never used.
WARNING:Xst:646 - Signal <fb> is assigned but never used.
WARNING:Xst:646 - Signal <ff> is assigned but never used.
WARNING:Xst:646 - Signal <aluout> is assigned but never used.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <cond> is assigned but never used.
WARNING:Xst:646 - Signal <lr> is assigned but never used.
WARNING:Xst:646 - Signal <r0> is assigned but never used.
WARNING:Xst:646 - Signal <r1> is assigned but never used.
WARNING:Xst:646 - Signal <r2> is assigned but never used.
WARNING:Xst:646 - Signal <r3> is assigned but never used.
WARNING:Xst:646 - Signal <r4> is assigned but never used.
WARNING:Xst:646 - Signal <r5> is assigned but never used.
WARNING:Xst:646 - Signal <r6> is assigned but never used.
WARNING:Xst:646 - Signal <r7> is assigned but never used.
WARNING:Xst:646 - Signal <fi> is assigned but never used.
WARNING:Xst:646 - Signal <de> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <crdx> is assigned but never used.
WARNING:Xst:646 - Signal <cwrx> is assigned but never used.
WARNING:Xst:646 - Signal <lmd> is assigned but never used.
    Found 16-bit tristate buffer for signal <db>.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
WARNING:Xst:647 - Input <prix> is never used.
WARNING:Xst:647 - Input <krix> is never used.
    Summary:
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  16-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                       1  out of   1728     0%  
 Number of 4 input LUTs:                 1  out of   3456     0%  
 Number of bonded IOBs:                104  out of    144    72%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.063ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\体系结构\16bit/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/体系结构/16bit/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...
ERROR:NgdBuild:755 - Line 40 in '16bit.ucf': Could not find net(s) 'mux<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 41 in '16bit.ucf': Could not find net(s) 'mux<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 42 in '16bit.ucf': Could not find net(s) 'mux<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 126 in '16bit.ucf': Could not find net(s) 'PRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 127 in '16bit.ucf': Could not find net(s) 'KRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "16bit.ucf".

Writing NGDBUILD log file "cpu_16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <pc> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ir> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sal> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <a_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <b_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <c_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <imm_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <code_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <func_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srca_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srcb_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <dst_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_fi_de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tmp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r0> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r1> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r2> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r3> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r4> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r5> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r6> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r7> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lmd> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <cwr> is assigned but never used.
WARNING:Xst:646 - Signal <crd> is assigned but never used.
WARNING:Xst:646 - Signal <pc> is assigned but never used.
WARNING:Xst:646 - Signal <npc_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <ir> is assigned but never used.
WARNING:Xst:646 - Signal <tmp> is assigned but never used.
WARNING:Xst:646 - Signal <code_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <func_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <dst_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <codefunc> is assigned but never used.
WARNING:Xst:646 - Signal <sal> is assigned but never used.
WARNING:Xst:646 - Signal <a_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <b_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <c_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <imm_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <npc_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <code_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <func_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <fa> is assigned but never used.
WARNING:Xst:646 - Signal <fb> is assigned but never used.
WARNING:Xst:646 - Signal <ff> is assigned but never used.
WARNING:Xst:646 - Signal <aluout> is assigned but never used.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <cond> is assigned but never used.
WARNING:Xst:646 - Signal <lr> is assigned but never used.
WARNING:Xst:646 - Signal <r0> is assigned but never used.
WARNING:Xst:646 - Signal <r1> is assigned but never used.
WARNING:Xst:646 - Signal <r2> is assigned but never used.
WARNING:Xst:646 - Signal <r3> is assigned but never used.
WARNING:Xst:646 - Signal <r4> is assigned but never used.
WARNING:Xst:646 - Signal <r5> is assigned but never used.
WARNING:Xst:646 - Signal <r6> is assigned but never used.
WARNING:Xst:646 - Signal <r7> is assigned but never used.
WARNING:Xst:646 - Signal <fi> is assigned but never used.
WARNING:Xst:646 - Signal <de> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <crdx> is assigned but never used.
WARNING:Xst:646 - Signal <cwrx> is assigned but never used.
WARNING:Xst:646 - Signal <lmd> is assigned but never used.
    Found 16-bit tristate buffer for signal <db>.
WARNING:Xst:647 - Input <prix> is never used.
WARNING:Xst:647 - Input <krix> is never used.
    Summary:
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  16-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                       1  out of   1728     0%  
 Number of 4 input LUTs:                 2  out of   3456     0%  
 Number of bonded IOBs:                107  out of    144    74%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.234ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\体系结构\16bit/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/体系结构/16bit/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...
ERROR:NgdBuild:755 - Line 126 in '16bit.ucf': Could not find net(s) 'PRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 127 in '16bit.ucf': Could not find net(s) 'KRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "16bit.ucf".

Writing NGDBUILD log file "cpu_16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Architecture behavioral of Entity cpu_16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <pc> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ir> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sal> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <a_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <b_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <c_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <imm_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <code_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <func_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srca_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srcb_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <dst_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_fi_de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tmp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r0> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r1> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r2> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r3> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r4> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r5> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r6> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r7> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lmd> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <cwr> is assigned but never used.
WARNING:Xst:646 - Signal <crd> is assigned but never used.
WARNING:Xst:646 - Signal <pc> is assigned but never used.
WARNING:Xst:646 - Signal <npc_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <ir> is assigned but never used.
WARNING:Xst:646 - Signal <tmp> is assigned but never used.
WARNING:Xst:646 - Signal <code_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <func_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <dst_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <codefunc> is assigned but never used.
WARNING:Xst:646 - Signal <sal> is assigned but never used.
WARNING:Xst:646 - Signal <a_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <b_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <c_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <imm_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <npc_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <code_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <func_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <fa> is assigned but never used.
WARNING:Xst:646 - Signal <fb> is assigned but never used.
WARNING:Xst:646 - Signal <ff> is assigned but never used.
WARNING:Xst:646 - Signal <aluout> is assigned but never used.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <cond> is assigned but never used.
WARNING:Xst:646 - Signal <lr> is assigned but never used.
WARNING:Xst:646 - Signal <r0> is assigned but never used.
WARNING:Xst:646 - Signal <r1> is assigned but never used.
WARNING:Xst:646 - Signal <r2> is assigned but never used.
WARNING:Xst:646 - Signal <r3> is assigned but never used.
WARNING:Xst:646 - Signal <r4> is assigned but never used.
WARNING:Xst:646 - Signal <r5> is assigned but never used.
WARNING:Xst:646 - Signal <r6> is assigned but never used.
WARNING:Xst:646 - Signal <r7> is assigned but never used.
WARNING:Xst:646 - Signal <fi> is assigned but never used.
WARNING:Xst:646 - Signal <de> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <crdx> is assigned but never used.
WARNING:Xst:646 - Signal <cwrx> is assigned but never used.
WARNING:Xst:646 - Signal <lmd> is assigned but never used.
    Found 16-bit tristate buffer for signal <db>.
WARNING:Xst:647 - Input <prix> is never used.
WARNING:Xst:647 - Input <krix> is never used.
    Summary:
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  16-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                       1  out of   1728     0%  
 Number of 4 input LUTs:                 2  out of   3456     0%  
 Number of bonded IOBs:                107  out of    144    74%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.234ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\体系结构\16bit/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/体系结构/16bit/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...
ERROR:NgdBuild:755 - Line 126 in '16bit.ucf': Could not find net(s) 'PRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 127 in '16bit.ucf': Could not find net(s) 'KRIX' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "16bit.ucf".

Writing NGDBUILD log file "cpu_16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
    Register <b_de_ex> equivalent to <a_de_ex> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <lmd>.
    Using one-hot encoding for signal <sal>.
    Found 16-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0001> created at line 153.
    Found 16-bit 8-to-1 multiplexer for signal <$n0010> created at line 189.
    Found 17-bit addsub for signal <$n0046>.
    Found 17-bit xor2 for signal <$n0090> created at line 257.
    Found 16-bit register for signal <a_de_ex>.
    Found 16-bit register for signal <c_de_ex>.
    Found 4-bit register for signal <code_de_ex>.
    Found 1-bit register for signal <func_de_ex>.
    Found 16-bit register for signal <imm_de_ex>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <npc_de_ex>.
    Found 16-bit register for signal <npc_fi_de>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 8-bit register for signal <sal>.
    Found 16-bit updown counter for signal <sp>.
    Found 16-bit register for signal <tmp>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
    Summary:
	inferred   2 Counter(s).
	inferred 301 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 21
  4-bit register                   : 1
  1-bit register                   : 1
  16-bit register                  : 18
  8-bit register                   : 1
# Latches                          : 1
  16-bit latch                     : 1
# Counters                         : 2
  16-bit up counter                : 1
  16-bit updown counter            : 1
# Multiplexers                     : 6
  2-to-1 multiplexer               : 4
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  17-bit addsub                    : 1
# Xors                             : 1
  17-bit xor2                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sal_7> is unconnected in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_1> not replaced by logic
Sources are: pc_ren_1:Q, pc_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_3> not replaced by logic
Sources are: pc_ren_3:Q, pc_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_5> not replaced by logic
Sources are: pc_ren_5:Q, pc_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_7> not replaced by logic
Sources are: pc_ren_7:Q, pc_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_9> not replaced by logic
Sources are: pc_ren_9:Q, pc_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_10> not replaced by logic
Sources are: pc_ren_10:Q, pc_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_12> not replaced by logic
Sources are: pc_ren_12:Q, pc_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_0> not replaced by logic
Sources are: pc_ren_0:Q, pc_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_2> not replaced by logic
Sources are: pc_ren_2:Q, pc_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_4> not replaced by logic
Sources are: pc_ren_4:Q, pc_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_6> not replaced by logic
Sources are: pc_ren_6:Q, pc_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_8> not replaced by logic
Sources are: pc_ren_8:Q, pc_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_11> not replaced by logic
Sources are: pc_ren_11:Q, pc_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_15> not replaced by logic
Sources are: ir_15:Q, ir_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_14> not replaced by logic
Sources are: ir_14:Q, ir_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_13> not replaced by logic
Sources are: ir_13:Q, ir_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_12> not replaced by logic
Sources are: ir_12:Q, ir_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_11> not replaced by logic
Sources are: ir_11:Q, ir_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_15> not replaced by logic
Sources are: pc_ren_15:Q, pc_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_14> not replaced by logic
Sources are: pc_ren_14:Q, pc_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_13> not replaced by logic
Sources are: pc_ren_13:Q, pc_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_10> not replaced by logic
Sources are: ir_10:Q, ir_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_9> not replaced by logic
Sources are: ir_9:Q, ir_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_8> not replaced by logic
Sources are: ir_8:Q, ir_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_7> not replaced by logic
Sources are: ir_7:Q, ir_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_6> not replaced by logic
Sources are: ir_6:Q, ir_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_5> not replaced by logic
Sources are: ir_5:Q, ir_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_4> not replaced by logic
Sources are: ir_4:Q, ir_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_3> not replaced by logic
Sources are: ir_3:Q, ir_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_2> not replaced by logic
Sources are: ir_2:Q, ir_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_1> not replaced by logic
Sources are: ir_1:Q, ir_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_0> not replaced by logic
Sources are: ir_0:Q, ir_ren_0:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.19 / 1.30 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 66024 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <pc> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <ir> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sal> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <a_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <b_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <c_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <imm_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <code_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <func_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srca_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <srcb_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <dst_de_ex> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <npc_fi_de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tmp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r0> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r1> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r2> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r3> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r4> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r5> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r6> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <r7> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <sp> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <lmd> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <cwr> is assigned but never used.
WARNING:Xst:646 - Signal <crd> is assigned but never used.
WARNING:Xst:646 - Signal <pc> is assigned but never used.
WARNING:Xst:646 - Signal <npc_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <ir> is assigned but never used.
WARNING:Xst:646 - Signal <tmp> is assigned but never used.
WARNING:Xst:646 - Signal <code_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <func_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <dst_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <codefunc> is assigned but never used.
WARNING:Xst:646 - Signal <sal> is assigned but never used.
WARNING:Xst:646 - Signal <a_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <b_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <c_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <imm_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <npc_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <code_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <func_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <fa> is assigned but never used.
WARNING:Xst:646 - Signal <fb> is assigned but never used.
WARNING:Xst:646 - Signal <ff> is assigned but never used.
WARNING:Xst:646 - Signal <aluout> is assigned but never used.
WARNING:Xst:646 - Signal <zy> is assigned but never used.
WARNING:Xst:646 - Signal <cond> is assigned but never used.
WARNING:Xst:646 - Signal <lr> is assigned but never used.
WARNING:Xst:646 - Signal <r0> is assigned but never used.
WARNING:Xst:646 - Signal <r1> is assigned but never used.
WARNING:Xst:646 - Signal <r2> is assigned but never used.
WARNING:Xst:646 - Signal <r3> is assigned but never used.
WARNING:Xst:646 - Signal <r4> is assigned but never used.
WARNING:Xst:646 - Signal <r5> is assigned but never used.
WARNING:Xst:646 - Signal <r6> is assigned but never used.
WARNING:Xst:646 - Signal <r7> is assigned but never used.
WARNING:Xst:646 - Signal <fi> is assigned but never used.
WARNING:Xst:646 - Signal <de> is assigned but never used.
WARNING:Xst:646 - Signal <sp> is assigned but never used.
WARNING:Xst:646 - Signal <crdx> is assigned but never used.
WARNING:Xst:646 - Signal <cwrx> is assigned but never used.
WARNING:Xst:646 - Signal <lmd> is assigned but never used.
    Found 16-bit tristate buffer for signal <db>.
    Summary:
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Tristates                        : 1
  16-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_16> ...

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                       2  out of   1728     0%  
 Number of 4 input LUTs:                 3  out of   3456     0%  
 Number of bonded IOBs:                109  out of    144    75%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 8.234ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\体系结构\16bit/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/体系结构/16bit/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "cpu_16.ngd" ...

Writing NGDBUILD log file "cpu_16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    0
   Number of Slices:                  2 out of  1,728    1%
   Number of Slices containing
      unrelated logic:                0 out of      2    0%
   Number of 4 input LUTs:            3 out of  3,456    1%
   Number of bonded IOBs:            93 out of    140   66%
Total equivalent gate count for design:  18
Additional JTAG gate count for IOBs:  4,464
Peak Memory Usage:  54 MB

Mapping completed.
See MAP report file "cpu_16_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_16_map.ncd cpu_16.ngd cpu_16.pcf
Mapping Module cpu_16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about
   thisproduct, please refer to the Evaluation Agreement, which was shipped
   toyou along with the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_16_map.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            93 out of 140    66%
      Number of LOCed External IOBs   87 out of 93     93%

   Number of SLICEs                    2 out of 1728    1%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:98973d) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:990a83) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 14 unrouted;       REAL time: 0 secs 

Phase 2: 14 unrouted;       REAL time: 0 secs 

Phase 3: 2 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 0 secs 

Generating "par" statistics.


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 02 15:03:16 2009
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_16 . . .
PAR command line: par -w -ol 2 -t 1 cpu_16_map.ncd cpu_16.ncd cpu_16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_16.pcf.

Tue Jun 02 15:03:17 2009

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "cpu_16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   1070 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/体系结构/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 248: The following signals are missing in the process sensitivity list:
   fb<7>, fb<5>, fb<3>, fb<1>, fa<6>, fa<4>, fa<2>, fa<0>, fa<15>, fa<13>, fa<11>, fa<9>, fb, fa.
WARNING:Xst:819 - D:/体系结构/16bit/cpu_16.vhd line 266: The following signals are missing in the process sensitivity list:
   zy, krix, prix.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <fi> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <de> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/体系结构/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <srcb_fi_de> is assigned but never used.
WARNING:Xst:646 - Signal <srca_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <srcb_de_ex> is assigned but never used.
WARNING:Xst:646 - Signal <dst_de_ex> is assigned but never used.
    Register <b_de_ex> equivalent to <a_de_ex> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <lmd>.
    Using one-hot encoding for signal <sal>.
    Found 16-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <$n0001> created at line 153.
    Found 16-bit 8-to-1 multiplexer for signal <$n0010> created at line 189.
    Found 17-bit addsub for signal <$n0046>.
    Found 17-bit xor2 for signal <$n0090> created at line 257.
    Found 16-bit register for signal <a_de_ex>.
    Found 16-bit register for signal <c_de_ex>.
    Found 4-bit register for signal <code_de_ex>.
    Found 1-bit register for signal <func_de_ex>.
    Found 16-bit register for signal <imm_de_ex>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <lr>.
    Found 16-bit register for signal <npc_de_ex>.
    Found 16-bit register for signal <npc_fi_de>.
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 8-bit register for signal <sal>.
    Found 16-bit updown counter for signal <sp>.
    Found 16-bit register for signal <tmp>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:646 - Signal <sal<7>> is assigned but never used.
    Summary:
	inferred   2 Counter(s).
	inferred 301 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  32 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 21
  4-bit register                   : 1
  1-bit register                   : 1
  16-bit register                  : 18
  8-bit register                   : 1
# Latches                          : 1
  16-bit latch                     : 1
# Counters                         : 2
  16-bit up counter                : 1
  16-bit updown counter            : 1
# Multiplexers                     : 6
  2-to-1 multiplexer               : 4
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  17-bit addsub                    : 1
# Xors                             : 1
  17-bit xor2                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sal_7> is unconnected in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_1> not replaced by logic
Sources are: pc_ren_1:Q, pc_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_3> not replaced by logic
Sources are: pc_ren_3:Q, pc_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_5> not replaced by logic
Sources are: pc_ren_5:Q, pc_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_7> not replaced by logic
Sources are: pc_ren_7:Q, pc_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_9> not replaced by logic
Sources are: pc_ren_9:Q, pc_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_10> not replaced by logic
Sources are: pc_ren_10:Q, pc_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_12> not replaced by logic
Sources are: pc_ren_12:Q, pc_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_0> not replaced by logic
Sources are: pc_ren_0:Q, pc_0:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_2> not replaced by logic
Sources are: pc_ren_2:Q, pc_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_4> not replaced by logic
Sources are: pc_ren_4:Q, pc_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_6> not replaced by logic
Sources are: pc_ren_6:Q, pc_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_8> not replaced by logic
Sources are: pc_ren_8:Q, pc_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_11> not replaced by logic
Sources are: pc_ren_11:Q, pc_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_15> not replaced by logic
Sources are: ir_15:Q, ir_ren_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_14> not replaced by logic
Sources are: ir_14:Q, ir_ren_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_13> not replaced by logic
Sources are: ir_13:Q, ir_ren_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_12> not replaced by logic
Sources are: ir_12:Q, ir_ren_12:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_11> not replaced by logic
Sources are: ir_11:Q, ir_ren_11:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_15> not replaced by logic
Sources are: pc_ren_15:Q, pc_15:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_14> not replaced by logic
Sources are: pc_ren_14:Q, pc_14:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <pc_13> not replaced by logic
Sources are: pc_ren_13:Q, pc_13:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_10> not replaced by logic
Sources are: ir_10:Q, ir_ren_10:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_9> not replaced by logic
Sources are: ir_9:Q, ir_ren_9:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_8> not replaced by logic
Sources are: ir_8:Q, ir_ren_8:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_7> not replaced by logic
Sources are: ir_7:Q, ir_ren_7:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_6> not replaced by logic
Sources are: ir_6:Q, ir_ren_6:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_5> not replaced by logic
Sources are: ir_5:Q, ir_ren_5:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_4> not replaced by logic
Sources are: ir_4:Q, ir_ren_4:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_3> not replaced by logic
Sources are: ir_3:Q, ir_ren_3:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_2> not replaced by logic
Sources are: ir_2:Q, ir_ren_2:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_1> not replaced by logic
Sources are: ir_1:Q, ir_ren_1:Q
WARNING:Xst:528 - Multi-source in Unit <cpu_16> on signal <ir_ren_0> not replaced by logic
Sources are: ir_0:Q, ir_ren_0:Q
ERROR:Xst:415 - Synthesis failed
CPU : 1.17 / 1.28 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 66024 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   559 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/CPU_16 is now defined in a different file: was D:/体系结构/16bit/cpu_16.vhd, now is D:/16bit/cpu_16.vhd
WARNING:HDLParsers:3215 - Unit work/CPU_16/BEHAVIORAL is now defined in a different file: was D:/体系结构/16bit/cpu_16.vhd, now is D:/16bit/cpu_16.vhd
Compiling vhdl file D:/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1401 - D:/16bit/cpu_16.vhd Line 66. Object co of mode OUT can not be read.
WARNING:HDLParsers:1406 - D:/16bit/cpu_16.vhd Line 66. No sensitivity list and no wait in the process
ERROR:HDLParsers:3313 - D:/16bit/cpu_16.vhd Line 98. Undefined symbol 'cwr'.  Should it be: cr or mwr?
ERROR:HDLParsers:3312 - D:/16bit/cpu_16.vhd Line 98. Undefined symbol 'cwrx'.
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 98. cwrx: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/16bit/cpu_16.vhd Line 99. Undefined symbol 'crd'.  Should it be: mrd?
ERROR:HDLParsers:3312 - D:/16bit/cpu_16.vhd Line 99. Undefined symbol 'crdx'.
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 99. crdx: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 100. crd: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 101. cwr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/16bit/cpu_16.vhd Line 169. Undefined symbol 'cwr'.  Should it be: cr or mwr?
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 169. cwr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/16bit/cpu_16.vhd Line 169. Undefined symbol 'crd'.  Should it be: mrd?
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 169. crd: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - D:/16bit/cpu_16.vhd Line 171. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/16bit/cpu_16.vhd Line 175. = can not have such operands in this context.
WARNING:HDLParsers:1406 - D:/16bit/cpu_16.vhd Line 169. No sensitivity list and no wait in the process
ERROR:HDLParsers:3402 - D:/16bit/cpu_16.vhd Line 343. Read symbol =, expecting <= or := 
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   559 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1401 - D:/16bit/cpu_16.vhd Line 66. Object co of mode OUT can not be read.
WARNING:HDLParsers:1406 - D:/16bit/cpu_16.vhd Line 66. No sensitivity list and no wait in the process
ERROR:HDLParsers:3313 - D:/16bit/cpu_16.vhd Line 98. Undefined symbol 'cwr'.  Should it be: cr or mwr?
ERROR:HDLParsers:3312 - D:/16bit/cpu_16.vhd Line 98. Undefined symbol 'cwrx'.
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 98. cwrx: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/16bit/cpu_16.vhd Line 99. Undefined symbol 'crd'.  Should it be: mrd?
ERROR:HDLParsers:3312 - D:/16bit/cpu_16.vhd Line 99. Undefined symbol 'crdx'.
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 99. crdx: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 100. crd: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 101. cwr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/16bit/cpu_16.vhd Line 169. Undefined symbol 'cwr'.  Should it be: cr or mwr?
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 169. cwr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - D:/16bit/cpu_16.vhd Line 169. Undefined symbol 'crd'.  Should it be: mrd?
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 169. crd: Undefined symbol (last report in this block)
ERROR:HDLParsers:808 - D:/16bit/cpu_16.vhd Line 171. = can not have such operands in this context.
ERROR:HDLParsers:808 - D:/16bit/cpu_16.vhd Line 175. = can not have such operands in this context.
WARNING:HDLParsers:1406 - D:/16bit/cpu_16.vhd Line 169. No sensitivity list and no wait in the process
ERROR:HDLParsers:3402 - D:/16bit/cpu_16.vhd Line 343. Read symbol =, expecting <= or := 
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   559 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:1401 - D:/16bit/cpu_16.vhd Line 67. Object co of mode OUT can not be read.
WARNING:HDLParsers:1406 - D:/16bit/cpu_16.vhd Line 67. No sensitivity list and no wait in the process
ERROR:HDLParsers:3312 - D:/16bit/cpu_16.vhd Line 99. Undefined symbol 'cwrx'.
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 99. cwrx: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - D:/16bit/cpu_16.vhd Line 100. Undefined symbol 'crdx'.
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 100. crdx: Undefined symbol (last report in this block)
ERROR:HDLParsers:3402 - D:/16bit/cpu_16.vhd Line 344. Read symbol =, expecting <= or := 
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   559 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:164 - D:/16bit/cpu_16.vhd Line 67. parse error, unexpected CLOSEPAR, expecting IDENTIFIER or STRING_LITERAL
ERROR:HDLParsers:164 - D:/16bit/cpu_16.vhd Line 76. parse error, unexpected PROCESS, expecting SEMICOLON
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   559 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:3312 - D:/16bit/cpu_16.vhd Line 96. Undefined symbol 'cwrx'.
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 96. cwrx: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - D:/16bit/cpu_16.vhd Line 97. Undefined symbol 'crdx'.
ERROR:HDLParsers:1209 - D:/16bit/cpu_16.vhd Line 97. crdx: Undefined symbol (last report in this block)
ERROR:HDLParsers:3402 - D:/16bit/cpu_16.vhd Line 341. Read symbol =, expecting <= or := 
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   559 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/16bit/cpu_16.vhd in Library work.
ERROR:HDLParsers:3402 - D:/16bit/cpu_16.vhd Line 341. Read symbol =, expecting <= or := 
--> 

Total memory usage is 44412 kilobytes


Error: XST failed
Reason: 

Completed process "Synthesize".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   559 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 77: The following signals are missing in the process sensitivity list:
   run, reset.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 167: The following signals are missing in the process sensitivity list:
   dout.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 180: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 197: The following signals are missing in the process sensitivity list:
   ff<16>.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 268: The following signals are missing in the process sensitivity list:
   irtck.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 320: The following signals are missing in the process sensitivity list:
   reset.
INFO:Xst:1304 - Contents of register <mxlr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <mxcc> is assigned but never used.
WARNING:Xst:646 - Signal <mxlr> is assigned but never used.
    Register <adre> equivalent to <irte> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 1-bit latch for signal <cy>.
    Using one-hot encoding for signal <mxa>.
    Using one-hot encoding for signal <mxb>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 4-to-1 multiplexer for signal <$n0066> created at line 226.
    Found 16-bit subtractor for signal <$n0067> created at line 243.
    Found 16-bit adder for signal <$n0122> created at line 227.
    Found 17-bit subtractor for signal <$n0130> created at line 190.
    Found 17-bit addsub for signal <$n0137>.
    Found 16-bit register for signal <adr>.
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <imm>.
    Found 16-bit register for signal <ir>.
    Found 1-bit register for signal <ire>.
    Found 16-bit register for signal <irn>.
    Found 16-bit register for signal <irt>.
    Found 1-bit register for signal <irte>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <lre>.
    Found 3-bit register for signal <mxa>.
    Found 5-bit register for signal <mxb>.
    Found 1-bit register for signal <mxc>.
    Found 1-bit register for signal <mxdc>.
    Found 2-bit register for signal <mxir>.
    Found 2-bit register for signal <mxpc>.
    Found 16-bit register for signal <pc>.
    Found 1-bit register for signal <pce>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 1-bit register for signal <rde>.
    Found 1-bit register for signal <re>.
    Found 16-bit 8-to-1 multiplexer for signal <routa>.
    Found 16-bit 8-to-1 multiplexer for signal <routb>.
    Found 3-bit register for signal <rs>.
    Found 3-bit register for signal <rsa>.
    Found 3-bit register for signal <rsb>.
    Found 3-bit register for signal <s>.
    Found 1-bit register for signal <wre>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<31>> is never assigned.
WARNING:Xst:1306 - Output <ci<30>> is never assigned.
WARNING:Xst:1306 - Output <ci<29>> is never assigned.
WARNING:Xst:1306 - Output <ci<28>> is never assigned.
WARNING:Xst:1306 - Output <ci<27>> is never assigned.
WARNING:Xst:1306 - Output <ci<26>> is never assigned.
WARNING:Xst:1306 - Output <ci<25>> is never assigned.
WARNING:Xst:1306 - Output <ci<24>> is never assigned.
WARNING:Xst:1306 - Output <co<31>> is never assigned.
WARNING:Xst:1306 - Output <co<30>> is never assigned.
WARNING:Xst:1306 - Output <co<29>> is never assigned.
WARNING:Xst:1306 - Output <co<28>> is never assigned.
WARNING:Xst:1306 - Output <co<27>> is never assigned.
WARNING:Xst:1306 - Output <co<26>> is never assigned.
WARNING:Xst:1306 - Output <co<25>> is never assigned.
WARNING:Xst:1306 - Output <co<24>> is never assigned.
WARNING:Xst:1306 - Output <co<23>> is never assigned.
WARNING:Xst:1306 - Output <co<22>> is never assigned.
WARNING:Xst:1306 - Output <co<21>> is never assigned.
WARNING:Xst:1306 - Output <co<20>> is never assigned.
WARNING:Xst:1306 - Output <co<19>> is never assigned.
WARNING:Xst:1306 - Output <co<18>> is never assigned.
WARNING:Xst:1306 - Output <co<17>> is never assigned.
WARNING:Xst:1306 - Output <co<16>> is never assigned.
WARNING:Xst:1306 - Output <co<15>> is never assigned.
WARNING:Xst:1306 - Output <co<14>> is never assigned.
WARNING:Xst:1306 - Output <co<13>> is never assigned.
WARNING:Xst:1306 - Output <co<12>> is never assigned.
WARNING:Xst:1306 - Output <co<11>> is never assigned.
WARNING:Xst:1306 - Output <co<10>> is never assigned.
WARNING:Xst:1306 - Output <co<9>> is never assigned.
WARNING:Xst:1306 - Output <co<8>> is never assigned.
WARNING:Xst:1306 - Output <co<7>> is never assigned.
WARNING:Xst:1306 - Output <co<6>> is never assigned.
WARNING:Xst:1306 - Output <co<5>> is never assigned.
WARNING:Xst:1306 - Output <co<4>> is never assigned.
WARNING:Xst:1306 - Output <co<3>> is never assigned.
WARNING:Xst:1306 - Output <co<2>> is never assigned.
WARNING:Xst:1306 - Output <co<1>> is never assigned.
WARNING:Xst:1306 - Output <co<0>> is never assigned.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
    Summary:
	inferred 275 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred  48 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 27
  16-bit register                  : 14
  2-bit register                   : 2
  3-bit register                   : 5
  5-bit register                   : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Multiplexers                     : 10
  2-to-1 multiplexer               : 7
  16-bit 4-to-1 multiplexer        : 1
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit subtractor                : 1
  16-bit adder                     : 1
  17-bit subtractor                : 1
  17-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <mxpc_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_15> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxa_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxb_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_0> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_3> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_4> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_5> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_12> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_13> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_14> is constant in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_16> ...
WARNING:Xst:1291 - FF/Latch <irn_9> is unconnected in block <cpu_16>.

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Register imm_12 equivalent to imm_10 has been removed
Register imm_11 equivalent to imm_10 has been removed
Register imm_13 equivalent to imm_10 has been removed
Register imm_14 equivalent to imm_10 has been removed
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 21.
FlipFlop mclk has been replicated 2 time(s)
FlipFlop mclk_2 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     298  out of   1728    17%  
 Number of Slice Flip Flops:           278  out of   3456     8%  
 Number of 4 input LUTs:               520  out of   3456    15%  
 Number of bonded IOBs:                 68  out of    144    47%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 85    |
crd1:o                             | NONE(*)(din_13_0)      | 16    |
mclk_2:q                           | NONE                   | 86    |
mclk_1:q                           | NONE                   | 87    |
clk                                | IBUF                   | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 20.524ns (Maximum Frequency: 48.723MHz)
   Minimum input arrival time before clock: 9.722ns
   Maximum output required time after clock: 23.934ns
   Maximum combinational path delay: 10.520ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\16bit/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/16bit/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...
ERROR:NgdBuild:755 - Line 40 in '16bit.ucf': Could not find net(s) 'mux<2>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 41 in '16bit.ucf': Could not find net(s) 'mux<1>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 42 in '16bit.ucf': Could not find net(s) 'mux<0>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "16bit.ucf".

Writing NGDBUILD log file "cpu_16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   559 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/16bit/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 77: The following signals are missing in the process sensitivity list:
   run, reset.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 167: The following signals are missing in the process sensitivity list:
   dout.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 180: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 197: The following signals are missing in the process sensitivity list:
   ff<16>.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 268: The following signals are missing in the process sensitivity list:
   irtck.
WARNING:Xst:819 - D:/16bit/cpu_16.vhd line 320: The following signals are missing in the process sensitivity list:
   reset.
INFO:Xst:1304 - Contents of register <mxlr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/16bit/cpu_16.vhd.
WARNING:Xst:646 - Signal <mxcc> is assigned but never used.
WARNING:Xst:646 - Signal <mxlr> is assigned but never used.
    Register <adre> equivalent to <irte> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 1-bit latch for signal <cy>.
    Using one-hot encoding for signal <mxa>.
    Using one-hot encoding for signal <mxb>.
    Found 16-bit tristate buffer for signal <db>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit 4-to-1 multiplexer for signal <$n0066> created at line 226.
    Found 16-bit subtractor for signal <$n0067> created at line 243.
    Found 16-bit adder for signal <$n0122> created at line 227.
    Found 17-bit subtractor for signal <$n0130> created at line 190.
    Found 17-bit addsub for signal <$n0137>.
    Found 16-bit register for signal <adr>.
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <imm>.
    Found 16-bit register for signal <ir>.
    Found 1-bit register for signal <ire>.
    Found 16-bit register for signal <irn>.
    Found 16-bit register for signal <irt>.
    Found 1-bit register for signal <irte>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <lre>.
    Found 3-bit register for signal <mxa>.
    Found 5-bit register for signal <mxb>.
    Found 1-bit register for signal <mxc>.
    Found 1-bit register for signal <mxdc>.
    Found 2-bit register for signal <mxir>.
    Found 2-bit register for signal <mxpc>.
    Found 16-bit register for signal <pc>.
    Found 1-bit register for signal <pce>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 1-bit register for signal <rde>.
    Found 1-bit register for signal <re>.
    Found 16-bit 8-to-1 multiplexer for signal <routa>.
    Found 16-bit 8-to-1 multiplexer for signal <routb>.
    Found 3-bit register for signal <rs>.
    Found 3-bit register for signal <rsa>.
    Found 3-bit register for signal <rsb>.
    Found 3-bit register for signal <s>.
    Found 1-bit register for signal <wre>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<31>> is never assigned.
WARNING:Xst:1306 - Output <ci<30>> is never assigned.
WARNING:Xst:1306 - Output <ci<29>> is never assigned.
WARNING:Xst:1306 - Output <ci<28>> is never assigned.
WARNING:Xst:1306 - Output <ci<27>> is never assigned.
WARNING:Xst:1306 - Output <ci<26>> is never assigned.
WARNING:Xst:1306 - Output <ci<25>> is never assigned.
WARNING:Xst:1306 - Output <ci<24>> is never assigned.
WARNING:Xst:1306 - Output <co<31>> is never assigned.
WARNING:Xst:1306 - Output <co<30>> is never assigned.
WARNING:Xst:1306 - Output <co<29>> is never assigned.
WARNING:Xst:1306 - Output <co<28>> is never assigned.
WARNING:Xst:1306 - Output <co<27>> is never assigned.
WARNING:Xst:1306 - Output <co<26>> is never assigned.
WARNING:Xst:1306 - Output <co<25>> is never assigned.
WARNING:Xst:1306 - Output <co<24>> is never assigned.
WARNING:Xst:1306 - Output <co<23>> is never assigned.
WARNING:Xst:1306 - Output <co<22>> is never assigned.
WARNING:Xst:1306 - Output <co<21>> is never assigned.
WARNING:Xst:1306 - Output <co<20>> is never assigned.
WARNING:Xst:1306 - Output <co<19>> is never assigned.
WARNING:Xst:1306 - Output <co<18>> is never assigned.
WARNING:Xst:1306 - Output <co<17>> is never assigned.
WARNING:Xst:1306 - Output <co<16>> is never assigned.
WARNING:Xst:1306 - Output <co<15>> is never assigned.
WARNING:Xst:1306 - Output <co<14>> is never assigned.
WARNING:Xst:1306 - Output <co<13>> is never assigned.
WARNING:Xst:1306 - Output <co<12>> is never assigned.
WARNING:Xst:1306 - Output <co<11>> is never assigned.
WARNING:Xst:1306 - Output <co<10>> is never assigned.
WARNING:Xst:1306 - Output <co<9>> is never assigned.
WARNING:Xst:1306 - Output <co<8>> is never assigned.
WARNING:Xst:1306 - Output <co<7>> is never assigned.
WARNING:Xst:1306 - Output <co<6>> is never assigned.
WARNING:Xst:1306 - Output <co<5>> is never assigned.
WARNING:Xst:1306 - Output <co<4>> is never assigned.
WARNING:Xst:1306 - Output <co<3>> is never assigned.
WARNING:Xst:1306 - Output <co<2>> is never assigned.
WARNING:Xst:1306 - Output <co<1>> is never assigned.
WARNING:Xst:1306 - Output <co<0>> is never assigned.
WARNING:Xst:647 - Input <mux<2>> is never used.
WARNING:Xst:647 - Input <mux<1>> is never used.
WARNING:Xst:647 - Input <mux<0>> is never used.
    Summary:
	inferred 275 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred  48 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 27
  16-bit register                  : 14
  2-bit register                   : 2
  3-bit register                   : 5
  5-bit register                   : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Multiplexers                     : 10
  2-to-1 multiplexer               : 7
  16-bit 4-to-1 multiplexer        : 1
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit subtractor                : 1
  16-bit adder                     : 1
  17-bit subtractor                : 1
  17-bit addsub                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <mxpc_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_15> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxa_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxb_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_0> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_3> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_4> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_5> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_12> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_13> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_14> is constant in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <cpu_16> ...
WARNING:Xst:1291 - FF/Latch <irn_9> is unconnected in block <cpu_16>.

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Register imm_12 equivalent to imm_10 has been removed
Register imm_11 equivalent to imm_10 has been removed
Register imm_13 equivalent to imm_10 has been removed
Register imm_14 equivalent to imm_10 has been removed
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 21.
FlipFlop mclk has been replicated 2 time(s)
FlipFlop mclk_2 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     298  out of   1728    17%  
 Number of Slice Flip Flops:           278  out of   3456     8%  
 Number of 4 input LUTs:               520  out of   3456    15%  
 Number of bonded IOBs:                 68  out of    144    47%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk:q                             | NONE                   | 85    |
crd1:o                             | NONE(*)(din_13_0)      | 16    |
mclk_2:q                           | NONE                   | 86    |
mclk_1:q                           | NONE                   | 87    |
clk                                | IBUF                   | 4     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 20.524ns (Maximum Frequency: 48.723MHz)
   Minimum input arrival time before clock: 9.722ns
   Maximum output required time after clock: 23.934ns
   Maximum combinational path delay: 10.520ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\16bit/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/16bit/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_16.ngd" ...

Writing NGDBUILD log file "cpu_16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                343 out of  1,728   19%
   Number of Slices containing
      unrelated logic:                0 out of    343    0%
   Total Number Slice Registers:    261 out of  3,456    7%
      Number used as Flip Flops:                  244
      Number used as Latches:                      17
   Total Number 4 input LUTs:       512 out of  3,456   14%
      Number used as LUTs:                        495
      Number used as a route-thru:                 17
   Number of bonded IOBs:            68 out of    140   48%
      IOB Flip Flops:                              17
Total equivalent gate count for design:  5,872
Additional JTAG gate count for IOBs:  3,264
Peak Memory Usage:  58 MB

Mapping completed.
See MAP report file "cpu_16_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_16_map.ncd cpu_16.ngd cpu_16.pcf
Mapping Module cpu_16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 559
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_16_map.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            68 out of 140    48%
      Number of LOCed External IOBs   66 out of 68     97%

   Number of SLICEs                  343 out of 1728   19%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d55) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....................
Phase 5.8 (Checksum:b43b41) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2401 unrouted;       REAL time: 0 secs 

Phase 2: 2274 unrouted;       REAL time: 0 secs 

Phase 3: 713 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.030     |  4.661      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   72   |  0.821     |  5.289      |
+----------------------------+----------+--------+------------+-------------+
|          crd_obuf          |   Local  |   19   |  1.531     |  2.916      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |   Local  |   47   |  2.659     |  4.078      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   49   |  3.267     |  5.130      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Fri Jun 12 15:22:36 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_16 . . .
PAR command line: par -w -ol 2 -t 1 cpu_16_map.ncd cpu_16.ncd cpu_16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_16.pcf.

Fri Jun 12 15:22:36 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net crd_obuf is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "cpu_16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   555 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/CPU_16 is now defined in a different file: was D:/16bit/cpu_16.vhd, now is D:/risc/Project/cpu_16.vhd
WARNING:HDLParsers:3215 - Unit work/CPU_16/BEHAVIORAL is now defined in a different file: was D:/16bit/cpu_16.vhd, now is D:/risc/Project/cpu_16.vhd
Compiling vhdl file D:/risc/Project/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 77: The following signals are missing in the process sensitivity list:
   run, reset.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 167: The following signals are missing in the process sensitivity list:
   dout.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 180: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 197: The following signals are missing in the process sensitivity list:
   ff<16>.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 268: The following signals are missing in the process sensitivity list:
   irtck.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 322: The following signals are missing in the process sensitivity list:
   reset.
INFO:Xst:1304 - Contents of register <mxlr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/risc/Project/cpu_16.vhd.
WARNING:Xst:646 - Signal <mxcc> is assigned but never used.
WARNING:Xst:646 - Signal <mxlr> is assigned but never used.
    Register <adre> equivalent to <irte> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 1-bit latch for signal <cy>.
    Using one-hot encoding for signal <mxa>.
    Using one-hot encoding for signal <mxb>.
    Using one-hot encoding for signal <mxpc>.
    Using one-hot encoding for signal <mxir>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit subtractor for signal <$n0067> created at line 243.
    Found 17-bit subtractor for signal <$n0127> created at line 190.
    Found 17-bit addsub for signal <$n0134>.
    Found 16-bit adder for signal <$n0158> created at line 227.
    Found 16-bit register for signal <adr>.
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <imm>.
    Found 16-bit register for signal <ir>.
    Found 1-bit register for signal <ire>.
    Found 16-bit register for signal <irn>.
    Found 16-bit register for signal <irt>.
    Found 1-bit register for signal <irte>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <lre>.
    Found 3-bit register for signal <mxa>.
    Found 5-bit register for signal <mxb>.
    Found 1-bit register for signal <mxc>.
    Found 1-bit register for signal <mxdc>.
    Found 3-bit register for signal <mxir>.
    Found 3-bit register for signal <mxpc>.
    Found 16-bit register for signal <pc>.
    Found 1-bit register for signal <pce>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 1-bit register for signal <rde>.
    Found 1-bit register for signal <re>.
    Found 16-bit 8-to-1 multiplexer for signal <routa>.
    Found 16-bit 8-to-1 multiplexer for signal <routb>.
    Found 3-bit register for signal <rs>.
    Found 3-bit register for signal <rsa>.
    Found 3-bit register for signal <rsb>.
    Found 3-bit register for signal <s>.
    Found 1-bit register for signal <wre>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <co<31>> is never assigned.
WARNING:Xst:1306 - Output <co<30>> is never assigned.
WARNING:Xst:1306 - Output <co<29>> is never assigned.
WARNING:Xst:1306 - Output <co<28>> is never assigned.
WARNING:Xst:1306 - Output <co<27>> is never assigned.
WARNING:Xst:1306 - Output <co<26>> is never assigned.
WARNING:Xst:1306 - Output <co<25>> is never assigned.
WARNING:Xst:1306 - Output <co<24>> is never assigned.
WARNING:Xst:1306 - Output <co<23>> is never assigned.
WARNING:Xst:1306 - Output <co<22>> is never assigned.
WARNING:Xst:1306 - Output <co<21>> is never assigned.
WARNING:Xst:1306 - Output <co<20>> is never assigned.
WARNING:Xst:1306 - Output <co<19>> is never assigned.
WARNING:Xst:1306 - Output <co<18>> is never assigned.
WARNING:Xst:1306 - Output <co<17>> is never assigned.
WARNING:Xst:1306 - Output <co<16>> is never assigned.
WARNING:Xst:1306 - Output <co<15>> is never assigned.
WARNING:Xst:1306 - Output <co<14>> is never assigned.
WARNING:Xst:1306 - Output <co<13>> is never assigned.
WARNING:Xst:1306 - Output <co<12>> is never assigned.
WARNING:Xst:1306 - Output <co<11>> is never assigned.
WARNING:Xst:1306 - Output <co<10>> is never assigned.
WARNING:Xst:1306 - Output <co<9>> is never assigned.
WARNING:Xst:1306 - Output <co<8>> is never assigned.
WARNING:Xst:1306 - Output <co<7>> is never assigned.
WARNING:Xst:1306 - Output <co<6>> is never assigned.
WARNING:Xst:1306 - Output <co<5>> is never assigned.
WARNING:Xst:1306 - Output <co<4>> is never assigned.
WARNING:Xst:1306 - Output <co<3>> is never assigned.
WARNING:Xst:1306 - Output <co<2>> is never assigned.
WARNING:Xst:1306 - Output <co<1>> is never assigned.
WARNING:Xst:1306 - Output <co<0>> is never assigned.
WARNING:Xst:646 - Signal <mxir<2>> is assigned but never used.
    Summary:
	inferred 271 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred  64 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 27
  16-bit register                  : 14
  3-bit register                   : 7
  5-bit register                   : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Multiplexers                     : 41
  2-to-1 multiplexer               : 7
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit subtractor                : 1
  17-bit subtractor                : 1
  17-bit addsub                    : 1
  16-bit adder                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <irn_15> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxa_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxb_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_0> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_3> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_4> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_5> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_12> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_13> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_14> is constant in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <mxir>.
WARNING:Xst:1291 - FF/Latch <mxir_2> is unconnected in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxpc_2> is constant in block <cpu_16>.

Optimizing unit <cpu_16> ...
WARNING:Xst:1291 - FF/Latch <irn_9> is unconnected in block <cpu_16>.

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Register imm_11 equivalent to imm_10 has been removed
Register imm_12 equivalent to imm_10 has been removed
Register imm_13 equivalent to imm_10 has been removed
Register imm_14 equivalent to imm_10 has been removed
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 25.
FlipFlop mclk has been replicated 2 time(s)
FlipFlop mclk_2 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     362  out of   1728    20%  
 Number of Slice Flip Flops:           279  out of   3456     8%  
 Number of 4 input LUTs:               650  out of   3456    18%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_1:q                           | NONE                   | 87    |
mclk_2:q                           | NONE                   | 86    |
clk                                | IBUF                   | 4     |
mclk:q                             | NONE                   | 86    |
crd1:o                             | NONE(*)(din_15_0)      | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 20.650ns (Maximum Frequency: 48.426MHz)
   Minimum input arrival time before clock: 9.722ns
   Maximum output required time after clock: 26.182ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\risc\project/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/risc/Project/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_16.ngd" ...

Writing NGDBUILD log file "cpu_16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                409 out of  1,728   23%
   Number of Slices containing
      unrelated logic:                0 out of    409    0%
   Total Number Slice Registers:    262 out of  3,456    7%
      Number used as Flip Flops:                  245
      Number used as Latches:                      17
   Total Number 4 input LUTs:       643 out of  3,456   18%
      Number used as LUTs:                        626
      Number used as a route-thru:                 17
   Number of bonded IOBs:            79 out of    140   56%
      IOB Flip Flops:                              17
Total equivalent gate count for design:  6,951
Additional JTAG gate count for IOBs:  3,792
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "cpu_16_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_16_map.ncd cpu_16.ngd cpu_16.pcf
Mapping Module cpu_16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 555
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_16_map.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            79 out of 140    56%
      Number of LOCed External IOBs   74 out of 79     93%

   Number of SLICEs                  409 out of 1728   23%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989e36) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..............
Phase 5.8 (Checksum:bd0f05) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2945 unrouted;       REAL time: 0 secs 

Phase 2: 2823 unrouted;       REAL time: 0 secs 

Phase 3: 909 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.138     |  4.593      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   72   |  2.116     |  3.595      |
+----------------------------+----------+--------+------------+-------------+
|          crd_obuf          |   Local  |   19   |  1.664     |  3.050      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |   Local  |   47   |  3.348     |  4.680      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   49   |  1.985     |  4.160      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 16 12:11:28 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_16 . . .
PAR command line: par -w -ol 2 -t 1 cpu_16_map.ncd cpu_16.ncd cpu_16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_16.pcf.

Tue Jun 16 12:11:28 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net crd_obuf is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "cpu_16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   555 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/risc/Project/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 69: The following signals are missing in the process sensitivity list:
   run, reset.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 159: The following signals are missing in the process sensitivity list:
   dout.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 172: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 189: The following signals are missing in the process sensitivity list:
   ff<16>.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 260: The following signals are missing in the process sensitivity list:
   irtck.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 314: The following signals are missing in the process sensitivity list:
   reset.
INFO:Xst:1304 - Contents of register <mxlr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/risc/Project/cpu_16.vhd.
WARNING:Xst:646 - Signal <mxcc> is assigned but never used.
WARNING:Xst:646 - Signal <mxlr> is assigned but never used.
    Register <adre> equivalent to <irte> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 1-bit latch for signal <cy>.
    Using one-hot encoding for signal <mxa>.
    Using one-hot encoding for signal <mxb>.
    Using one-hot encoding for signal <mxpc>.
    Using one-hot encoding for signal <mxir>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit subtractor for signal <$n0067> created at line 235.
    Found 17-bit subtractor for signal <$n0127> created at line 182.
    Found 17-bit addsub for signal <$n0134>.
    Found 16-bit adder for signal <$n0158> created at line 219.
    Found 16-bit register for signal <adr>.
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <imm>.
    Found 16-bit register for signal <ir>.
    Found 1-bit register for signal <ire>.
    Found 16-bit register for signal <irn>.
    Found 16-bit register for signal <irt>.
    Found 1-bit register for signal <irte>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <lre>.
    Found 3-bit register for signal <mxa>.
    Found 5-bit register for signal <mxb>.
    Found 1-bit register for signal <mxc>.
    Found 1-bit register for signal <mxdc>.
    Found 3-bit register for signal <mxir>.
    Found 3-bit register for signal <mxpc>.
    Found 16-bit register for signal <pc>.
    Found 1-bit register for signal <pce>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 1-bit register for signal <rde>.
    Found 1-bit register for signal <re>.
    Found 16-bit 8-to-1 multiplexer for signal <routa>.
    Found 16-bit 8-to-1 multiplexer for signal <routb>.
    Found 3-bit register for signal <rs>.
    Found 3-bit register for signal <rsa>.
    Found 3-bit register for signal <rsb>.
    Found 3-bit register for signal <s>.
    Found 1-bit register for signal <wre>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <co<31>> is never assigned.
WARNING:Xst:1306 - Output <co<30>> is never assigned.
WARNING:Xst:1306 - Output <co<29>> is never assigned.
WARNING:Xst:1306 - Output <co<28>> is never assigned.
WARNING:Xst:1306 - Output <co<27>> is never assigned.
WARNING:Xst:1306 - Output <co<26>> is never assigned.
WARNING:Xst:1306 - Output <co<25>> is never assigned.
WARNING:Xst:1306 - Output <co<24>> is never assigned.
WARNING:Xst:1306 - Output <co<23>> is never assigned.
WARNING:Xst:1306 - Output <co<22>> is never assigned.
WARNING:Xst:1306 - Output <co<21>> is never assigned.
WARNING:Xst:1306 - Output <co<20>> is never assigned.
WARNING:Xst:1306 - Output <co<19>> is never assigned.
WARNING:Xst:1306 - Output <co<18>> is never assigned.
WARNING:Xst:1306 - Output <co<17>> is never assigned.
WARNING:Xst:1306 - Output <co<16>> is never assigned.
WARNING:Xst:1306 - Output <co<15>> is never assigned.
WARNING:Xst:1306 - Output <co<14>> is never assigned.
WARNING:Xst:1306 - Output <co<13>> is never assigned.
WARNING:Xst:1306 - Output <co<12>> is never assigned.
WARNING:Xst:1306 - Output <co<11>> is never assigned.
WARNING:Xst:1306 - Output <co<10>> is never assigned.
WARNING:Xst:1306 - Output <co<9>> is never assigned.
WARNING:Xst:1306 - Output <co<8>> is never assigned.
WARNING:Xst:1306 - Output <co<7>> is never assigned.
WARNING:Xst:1306 - Output <co<6>> is never assigned.
WARNING:Xst:1306 - Output <co<5>> is never assigned.
WARNING:Xst:1306 - Output <co<4>> is never assigned.
WARNING:Xst:1306 - Output <co<3>> is never assigned.
WARNING:Xst:1306 - Output <co<2>> is never assigned.
WARNING:Xst:1306 - Output <co<1>> is never assigned.
WARNING:Xst:1306 - Output <co<0>> is never assigned.
WARNING:Xst:646 - Signal <mxir<2>> is assigned but never used.
    Summary:
	inferred 271 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred  64 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 27
  16-bit register                  : 14
  3-bit register                   : 7
  5-bit register                   : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Multiplexers                     : 41
  2-to-1 multiplexer               : 7
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit subtractor                : 1
  17-bit subtractor                : 1
  17-bit addsub                    : 1
  16-bit adder                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <irn_15> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxa_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxb_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_0> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_3> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_4> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_5> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_12> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_13> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_14> is constant in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <mxir>.
WARNING:Xst:1291 - FF/Latch <mxir_2> is unconnected in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxpc_2> is constant in block <cpu_16>.

Optimizing unit <cpu_16> ...
WARNING:Xst:1291 - FF/Latch <irn_9> is unconnected in block <cpu_16>.

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Register imm_11 equivalent to imm_10 has been removed
Register imm_12 equivalent to imm_10 has been removed
Register imm_13 equivalent to imm_10 has been removed
Register imm_14 equivalent to imm_10 has been removed
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 25.
FlipFlop mclk has been replicated 2 time(s)
FlipFlop mclk_2 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     362  out of   1728    20%  
 Number of Slice Flip Flops:           279  out of   3456     8%  
 Number of 4 input LUTs:               650  out of   3456    18%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_2:q                           | NONE                   | 86    |
mclk_1:q                           | NONE                   | 87    |
mclk:q                             | NONE                   | 86    |
clk                                | IBUF                   | 4     |
crd1:o                             | NONE(*)(din_11_0)      | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 20.650ns (Maximum Frequency: 48.426MHz)
   Minimum input arrival time before clock: 9.722ns
   Maximum output required time after clock: 26.182ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\risc\project/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/risc/Project/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_16.ngd" ...

Writing NGDBUILD log file "cpu_16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                409 out of  1,728   23%
   Number of Slices containing
      unrelated logic:                0 out of    409    0%
   Total Number Slice Registers:    262 out of  3,456    7%
      Number used as Flip Flops:                  245
      Number used as Latches:                      17
   Total Number 4 input LUTs:       643 out of  3,456   18%
      Number used as LUTs:                        626
      Number used as a route-thru:                 17
   Number of bonded IOBs:            79 out of    140   56%
      IOB Flip Flops:                              17
Total equivalent gate count for design:  6,951
Additional JTAG gate count for IOBs:  3,792
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "cpu_16_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_16_map.ncd cpu_16.ngd cpu_16.pcf
Mapping Module cpu_16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 555
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_16_map.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            79 out of 140    56%
      Number of LOCed External IOBs   74 out of 79     93%

   Number of SLICEs                  409 out of 1728   23%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989e36) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..............
Phase 5.8 (Checksum:bd0f05) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2945 unrouted;       REAL time: 0 secs 

Phase 2: 2823 unrouted;       REAL time: 0 secs 

Phase 3: 909 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.138     |  4.593      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   72   |  2.116     |  3.595      |
+----------------------------+----------+--------+------------+-------------+
|          crd_obuf          |   Local  |   19   |  1.664     |  3.050      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |   Local  |   47   |  3.348     |  4.680      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   49   |  1.985     |  4.160      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 16 12:34:50 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_16 . . .
PAR command line: par -w -ol 2 -t 1 cpu_16_map.ncd cpu_16.ncd cpu_16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_16.pcf.

Tue Jun 16 12:34:50 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net crd_obuf is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "cpu_16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   555 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/risc/Project/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 69: The following signals are missing in the process sensitivity list:
   run, reset.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 159: The following signals are missing in the process sensitivity list:
   dout.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 172: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 189: The following signals are missing in the process sensitivity list:
   ff<16>.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 260: The following signals are missing in the process sensitivity list:
   irtck.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 314: The following signals are missing in the process sensitivity list:
   reset.
INFO:Xst:1304 - Contents of register <mxlr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/risc/Project/cpu_16.vhd.
WARNING:Xst:646 - Signal <mxcc> is assigned but never used.
WARNING:Xst:646 - Signal <mxlr> is assigned but never used.
    Register <adre> equivalent to <irte> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 1-bit latch for signal <cy>.
    Using one-hot encoding for signal <mxa>.
    Using one-hot encoding for signal <mxb>.
    Using one-hot encoding for signal <mxpc>.
    Using one-hot encoding for signal <mxir>.
    Found 16-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<15:0>>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit subtractor for signal <$n0067> created at line 235.
    Found 17-bit subtractor for signal <$n0127> created at line 182.
    Found 17-bit addsub for signal <$n0134>.
    Found 16-bit adder for signal <$n0158> created at line 219.
    Found 16-bit register for signal <adr>.
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <imm>.
    Found 16-bit register for signal <ir>.
    Found 1-bit register for signal <ire>.
    Found 16-bit register for signal <irn>.
    Found 16-bit register for signal <irt>.
    Found 1-bit register for signal <irte>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <lre>.
    Found 3-bit register for signal <mxa>.
    Found 5-bit register for signal <mxb>.
    Found 1-bit register for signal <mxc>.
    Found 1-bit register for signal <mxdc>.
    Found 3-bit register for signal <mxir>.
    Found 3-bit register for signal <mxpc>.
    Found 16-bit register for signal <pc>.
    Found 1-bit register for signal <pce>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 1-bit register for signal <rde>.
    Found 1-bit register for signal <re>.
    Found 16-bit 8-to-1 multiplexer for signal <routa>.
    Found 16-bit 8-to-1 multiplexer for signal <routb>.
    Found 3-bit register for signal <rs>.
    Found 3-bit register for signal <rsa>.
    Found 3-bit register for signal <rsb>.
    Found 3-bit register for signal <s>.
    Found 1-bit register for signal <wre>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<31>> is never assigned.
WARNING:Xst:1306 - Output <ci<30>> is never assigned.
WARNING:Xst:1306 - Output <ci<29>> is never assigned.
WARNING:Xst:1306 - Output <ci<28>> is never assigned.
WARNING:Xst:1306 - Output <ci<27>> is never assigned.
WARNING:Xst:1306 - Output <ci<26>> is never assigned.
WARNING:Xst:1306 - Output <ci<25>> is never assigned.
WARNING:Xst:1306 - Output <ci<24>> is never assigned.
WARNING:Xst:1306 - Output <ci<23>> is never assigned.
WARNING:Xst:1306 - Output <ci<22>> is never assigned.
WARNING:Xst:1306 - Output <ci<21>> is never assigned.
WARNING:Xst:1306 - Output <ci<20>> is never assigned.
WARNING:Xst:1306 - Output <ci<19>> is never assigned.
WARNING:Xst:1306 - Output <ci<18>> is never assigned.
WARNING:Xst:1306 - Output <ci<17>> is never assigned.
WARNING:Xst:1306 - Output <ci<16>> is never assigned.
WARNING:Xst:1306 - Output <co<31>> is never assigned.
WARNING:Xst:1306 - Output <co<30>> is never assigned.
WARNING:Xst:1306 - Output <co<29>> is never assigned.
WARNING:Xst:1306 - Output <co<28>> is never assigned.
WARNING:Xst:1306 - Output <co<27>> is never assigned.
WARNING:Xst:1306 - Output <co<26>> is never assigned.
WARNING:Xst:1306 - Output <co<25>> is never assigned.
WARNING:Xst:1306 - Output <co<24>> is never assigned.
WARNING:Xst:1306 - Output <co<23>> is never assigned.
WARNING:Xst:1306 - Output <co<22>> is never assigned.
WARNING:Xst:1306 - Output <co<21>> is never assigned.
WARNING:Xst:1306 - Output <co<20>> is never assigned.
WARNING:Xst:1306 - Output <co<19>> is never assigned.
WARNING:Xst:1306 - Output <co<18>> is never assigned.
WARNING:Xst:1306 - Output <co<17>> is never assigned.
WARNING:Xst:1306 - Output <co<16>> is never assigned.
WARNING:Xst:1306 - Output <co<15>> is never assigned.
WARNING:Xst:1306 - Output <co<14>> is never assigned.
WARNING:Xst:1306 - Output <co<13>> is never assigned.
WARNING:Xst:1306 - Output <co<12>> is never assigned.
WARNING:Xst:1306 - Output <co<11>> is never assigned.
WARNING:Xst:1306 - Output <co<10>> is never assigned.
WARNING:Xst:1306 - Output <co<9>> is never assigned.
WARNING:Xst:1306 - Output <co<8>> is never assigned.
WARNING:Xst:1306 - Output <co<7>> is never assigned.
WARNING:Xst:1306 - Output <co<6>> is never assigned.
WARNING:Xst:1306 - Output <co<5>> is never assigned.
WARNING:Xst:1306 - Output <co<4>> is never assigned.
WARNING:Xst:1306 - Output <co<3>> is never assigned.
WARNING:Xst:1306 - Output <co<2>> is never assigned.
WARNING:Xst:1306 - Output <co<1>> is never assigned.
WARNING:Xst:1306 - Output <co<0>> is never assigned.
WARNING:Xst:646 - Signal <mxir<2>> is assigned but never used.
    Summary:
	inferred 271 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred  48 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 27
  16-bit register                  : 14
  3-bit register                   : 7
  5-bit register                   : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Multiplexers                     : 25
  2-to-1 multiplexer               : 7
  1-bit 8-to-1 multiplexer         : 16
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit subtractor                : 1
  17-bit subtractor                : 1
  17-bit addsub                    : 1
  16-bit adder                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <irn_15> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxa_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxb_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_0> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_3> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_4> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_5> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_12> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_13> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_14> is constant in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <mxir>.
WARNING:Xst:1291 - FF/Latch <mxir_2> is unconnected in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxpc_2> is constant in block <cpu_16>.

Optimizing unit <cpu_16> ...
WARNING:Xst:1291 - FF/Latch <irn_9> is unconnected in block <cpu_16>.

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Register imm_11 equivalent to imm_10 has been removed
Register imm_12 equivalent to imm_10 has been removed
Register imm_13 equivalent to imm_10 has been removed
Register imm_14 equivalent to imm_10 has been removed
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 23.
FlipFlop mclk has been replicated 2 time(s)
FlipFlop mclk_2 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     330  out of   1728    19%  
 Number of Slice Flip Flops:           279  out of   3456     8%  
 Number of 4 input LUTs:               586  out of   3456    16%  
 Number of bonded IOBs:                 63  out of    144    43%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 4     |
mclk_2:q                           | NONE                   | 86    |
mclk_1:q                           | NONE                   | 87    |
mclk:q                             | NONE                   | 86    |
crd1:o                             | NONE(*)(din_15_0)      | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 20.494ns (Maximum Frequency: 48.795MHz)
   Minimum input arrival time before clock: 9.722ns
   Maximum output required time after clock: 23.844ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\risc\project/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/risc/Project/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...
ERROR:NgdBuild:755 - Line 79 in '16bit.ucf': Could not find net(s) 'ci<31>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 80 in '16bit.ucf': Could not find net(s) 'ci<30>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 81 in '16bit.ucf': Could not find net(s) 'ci<29>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 82 in '16bit.ucf': Could not find net(s) 'ci<28>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 83 in '16bit.ucf': Could not find net(s) 'ci<27>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 84 in '16bit.ucf': Could not find net(s) 'ci<26>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 85 in '16bit.ucf': Could not find net(s) 'ci<25>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 86 in '16bit.ucf': Could not find net(s) 'ci<24>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 87 in '16bit.ucf': Could not find net(s) 'ci<23>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 88 in '16bit.ucf': Could not find net(s) 'ci<22>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 89 in '16bit.ucf': Could not find net(s) 'ci<21>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 90 in '16bit.ucf': Could not find net(s) 'ci<20>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 91 in '16bit.ucf': Could not find net(s) 'ci<19>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 92 in '16bit.ucf': Could not find net(s) 'ci<18>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 93 in '16bit.ucf': Could not find net(s) 'ci<17>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:NgdBuild:755 - Line 94 in '16bit.ucf': Could not find net(s) 'ci<16>' in
   the design.  To suppress this error use the -aul switch, specify the correct
   net name or remove the constraint.
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "16bit.ucf".

Writing NGDBUILD log file "cpu_16.bld"...
Error: NGDBUILD failed
Reason: 

Completed process "Translate".


Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   555 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/risc/Project/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 69: The following signals are missing in the process sensitivity list:
   run, reset.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 159: The following signals are missing in the process sensitivity list:
   dout.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 172: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 189: The following signals are missing in the process sensitivity list:
   ff<16>.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 260: The following signals are missing in the process sensitivity list:
   irtck.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 314: The following signals are missing in the process sensitivity list:
   reset.
INFO:Xst:1304 - Contents of register <mxlr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/risc/Project/cpu_16.vhd.
WARNING:Xst:646 - Signal <mxcc> is assigned but never used.
WARNING:Xst:646 - Signal <mxlr> is assigned but never used.
    Register <adre> equivalent to <irte> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 1-bit latch for signal <cy>.
    Using one-hot encoding for signal <mxa>.
    Using one-hot encoding for signal <mxb>.
    Using one-hot encoding for signal <mxpc>.
    Using one-hot encoding for signal <mxir>.
    Found 16-bit tristate buffer for signal <db>.
    Found 16-bit 8-to-1 multiplexer for signal <ci<15:0>>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit subtractor for signal <$n0067> created at line 235.
    Found 17-bit subtractor for signal <$n0127> created at line 182.
    Found 17-bit addsub for signal <$n0134>.
    Found 16-bit adder for signal <$n0158> created at line 219.
    Found 16-bit register for signal <adr>.
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <imm>.
    Found 16-bit register for signal <ir>.
    Found 1-bit register for signal <ire>.
    Found 16-bit register for signal <irn>.
    Found 16-bit register for signal <irt>.
    Found 1-bit register for signal <irte>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <lre>.
    Found 3-bit register for signal <mxa>.
    Found 5-bit register for signal <mxb>.
    Found 1-bit register for signal <mxc>.
    Found 1-bit register for signal <mxdc>.
    Found 3-bit register for signal <mxir>.
    Found 3-bit register for signal <mxpc>.
    Found 16-bit register for signal <pc>.
    Found 1-bit register for signal <pce>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 1-bit register for signal <rde>.
    Found 1-bit register for signal <re>.
    Found 16-bit 8-to-1 multiplexer for signal <routa>.
    Found 16-bit 8-to-1 multiplexer for signal <routb>.
    Found 3-bit register for signal <rs>.
    Found 3-bit register for signal <rsa>.
    Found 3-bit register for signal <rsb>.
    Found 3-bit register for signal <s>.
    Found 1-bit register for signal <wre>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <ci<31>> is never assigned.
WARNING:Xst:1306 - Output <ci<30>> is never assigned.
WARNING:Xst:1306 - Output <ci<29>> is never assigned.
WARNING:Xst:1306 - Output <ci<28>> is never assigned.
WARNING:Xst:1306 - Output <ci<27>> is never assigned.
WARNING:Xst:1306 - Output <ci<26>> is never assigned.
WARNING:Xst:1306 - Output <ci<25>> is never assigned.
WARNING:Xst:1306 - Output <ci<24>> is never assigned.
WARNING:Xst:1306 - Output <ci<23>> is never assigned.
WARNING:Xst:1306 - Output <ci<22>> is never assigned.
WARNING:Xst:1306 - Output <ci<21>> is never assigned.
WARNING:Xst:1306 - Output <ci<20>> is never assigned.
WARNING:Xst:1306 - Output <ci<19>> is never assigned.
WARNING:Xst:1306 - Output <ci<18>> is never assigned.
WARNING:Xst:1306 - Output <ci<17>> is never assigned.
WARNING:Xst:1306 - Output <ci<16>> is never assigned.
WARNING:Xst:1306 - Output <co<31>> is never assigned.
WARNING:Xst:1306 - Output <co<30>> is never assigned.
WARNING:Xst:1306 - Output <co<29>> is never assigned.
WARNING:Xst:1306 - Output <co<28>> is never assigned.
WARNING:Xst:1306 - Output <co<27>> is never assigned.
WARNING:Xst:1306 - Output <co<26>> is never assigned.
WARNING:Xst:1306 - Output <co<25>> is never assigned.
WARNING:Xst:1306 - Output <co<24>> is never assigned.
WARNING:Xst:1306 - Output <co<23>> is never assigned.
WARNING:Xst:1306 - Output <co<22>> is never assigned.
WARNING:Xst:1306 - Output <co<21>> is never assigned.
WARNING:Xst:1306 - Output <co<20>> is never assigned.
WARNING:Xst:1306 - Output <co<19>> is never assigned.
WARNING:Xst:1306 - Output <co<18>> is never assigned.
WARNING:Xst:1306 - Output <co<17>> is never assigned.
WARNING:Xst:1306 - Output <co<16>> is never assigned.
WARNING:Xst:1306 - Output <co<15>> is never assigned.
WARNING:Xst:1306 - Output <co<14>> is never assigned.
WARNING:Xst:1306 - Output <co<13>> is never assigned.
WARNING:Xst:1306 - Output <co<12>> is never assigned.
WARNING:Xst:1306 - Output <co<11>> is never assigned.
WARNING:Xst:1306 - Output <co<10>> is never assigned.
WARNING:Xst:1306 - Output <co<9>> is never assigned.
WARNING:Xst:1306 - Output <co<8>> is never assigned.
WARNING:Xst:1306 - Output <co<7>> is never assigned.
WARNING:Xst:1306 - Output <co<6>> is never assigned.
WARNING:Xst:1306 - Output <co<5>> is never assigned.
WARNING:Xst:1306 - Output <co<4>> is never assigned.
WARNING:Xst:1306 - Output <co<3>> is never assigned.
WARNING:Xst:1306 - Output <co<2>> is never assigned.
WARNING:Xst:1306 - Output <co<1>> is never assigned.
WARNING:Xst:1306 - Output <co<0>> is never assigned.
WARNING:Xst:646 - Signal <mxir<2>> is assigned but never used.
    Summary:
	inferred 271 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred  48 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 27
  16-bit register                  : 14
  3-bit register                   : 7
  5-bit register                   : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Multiplexers                     : 25
  2-to-1 multiplexer               : 7
  1-bit 8-to-1 multiplexer         : 16
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit subtractor                : 1
  17-bit subtractor                : 1
  17-bit addsub                    : 1
  16-bit adder                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <irn_15> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxa_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxb_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_0> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_3> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_4> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_5> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_12> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_13> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_14> is constant in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <mxir>.
WARNING:Xst:1291 - FF/Latch <mxir_2> is unconnected in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxpc_2> is constant in block <cpu_16>.

Optimizing unit <cpu_16> ...
WARNING:Xst:1291 - FF/Latch <irn_9> is unconnected in block <cpu_16>.

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Register imm_11 equivalent to imm_10 has been removed
Register imm_12 equivalent to imm_10 has been removed
Register imm_13 equivalent to imm_10 has been removed
Register imm_14 equivalent to imm_10 has been removed
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 23.
FlipFlop mclk has been replicated 2 time(s)
FlipFlop mclk_2 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     330  out of   1728    19%  
 Number of Slice Flip Flops:           279  out of   3456     8%  
 Number of 4 input LUTs:               586  out of   3456    16%  
 Number of bonded IOBs:                 63  out of    144    43%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF                   | 4     |
mclk_2:q                           | NONE                   | 86    |
mclk_1:q                           | NONE                   | 87    |
mclk:q                             | NONE                   | 86    |
crd1:o                             | NONE(*)(din_15_0)      | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 20.494ns (Maximum Frequency: 48.795MHz)
   Minimum input arrival time before clock: 9.722ns
   Maximum output required time after clock: 23.844ns
   Maximum combinational path delay: 12.519ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\risc\project/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/risc/Project/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_16.ngd" ...

Writing NGDBUILD log file "cpu_16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                376 out of  1,728   21%
   Number of Slices containing
      unrelated logic:                0 out of    376    0%
   Total Number Slice Registers:    262 out of  3,456    7%
      Number used as Flip Flops:                  245
      Number used as Latches:                      17
   Total Number 4 input LUTs:       578 out of  3,456   16%
      Number used as LUTs:                        561
      Number used as a route-thru:                 17
   Number of bonded IOBs:            63 out of    140   45%
      IOB Flip Flops:                              17
Total equivalent gate count for design:  6,417
Additional JTAG gate count for IOBs:  3,024
Peak Memory Usage:  58 MB

Mapping completed.
See MAP report file "cpu_16_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_16_map.ncd cpu_16.ngd cpu_16.pcf
Mapping Module cpu_16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 555
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_16_map.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            63 out of 140    45%
      Number of LOCed External IOBs   58 out of 63     92%

   Number of SLICEs                  376 out of 1728   21%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d91) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..................
Phase 5.8 (Checksum:b516e2) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2672 unrouted;       REAL time: 0 secs 

Phase 2: 2542 unrouted;       REAL time: 0 secs 

Phase 3: 822 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          crd_obuf          |Low-Skew  |   19   |  0.342     |  4.534      |
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.228     |  4.730      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   72   |  0.925     |  5.185      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |   Local  |   47   |  3.179     |  4.187      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   49   |  2.192     |  3.894      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 16 12:44:47 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_16 . . .
PAR command line: par -w -ol 2 -t 1 cpu_16_map.ncd cpu_16.ncd cpu_16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_16.pcf.

Tue Jun 16 12:44:48 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net crd_obuf is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "cpu_16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------

JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Scanning    cpu_16.vhd
Scanning    cpu_16.vhd
Writing cpu_16.jhd.

JHDPARSE complete -    0 errors,    0 warnings.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In
   555 days, this program will not operate. For more information about this
   product, please refer to the Evaluation Agreement, which was shipped to you
   along with the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/risc/Project/cpu_16.vhd in Library work.
Entity <cpu_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <cpu_16> (Architecture <behavioral>).
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 69: The following signals are missing in the process sensitivity list:
   run, reset.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 159: The following signals are missing in the process sensitivity list:
   dout.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 172: The following signals are missing in the process sensitivity list:
   fa, fb.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 189: The following signals are missing in the process sensitivity list:
   ff<16>.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 260: The following signals are missing in the process sensitivity list:
   irtck.
WARNING:Xst:819 - D:/risc/Project/cpu_16.vhd line 314: The following signals are missing in the process sensitivity list:
   reset.
INFO:Xst:1304 - Contents of register <mxlr> in unit <cpu_16> never changes during circuit operation. The register is replaced by logic.
Entity <cpu_16> analyzed. Unit <cpu_16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_16>.
    Related source file is D:/risc/Project/cpu_16.vhd.
WARNING:Xst:646 - Signal <mxcc> is assigned but never used.
WARNING:Xst:646 - Signal <mxlr> is assigned but never used.
    Register <adre> equivalent to <irte> has been removed
WARNING:Xst:737 - Found 16-bit latch for signal <din>.
WARNING:Xst:737 - Found 1-bit latch for signal <cy>.
    Using one-hot encoding for signal <mxa>.
    Using one-hot encoding for signal <mxb>.
    Using one-hot encoding for signal <mxpc>.
    Using one-hot encoding for signal <mxir>.
    Found 16-bit tristate buffer for signal <db>.
    Found 32-bit 8-to-1 multiplexer for signal <ci>.
    Found 1-bit register for signal <mclk>.
    Found 16-bit subtractor for signal <$n0067> created at line 235.
    Found 17-bit subtractor for signal <$n0127> created at line 182.
    Found 17-bit addsub for signal <$n0134>.
    Found 16-bit adder for signal <$n0158> created at line 219.
    Found 16-bit register for signal <adr>.
    Found 1-bit register for signal <ce>.
    Found 16-bit register for signal <imm>.
    Found 16-bit register for signal <ir>.
    Found 1-bit register for signal <ire>.
    Found 16-bit register for signal <irn>.
    Found 16-bit register for signal <irt>.
    Found 1-bit register for signal <irte>.
    Found 16-bit register for signal <lr>.
    Found 1-bit register for signal <lre>.
    Found 3-bit register for signal <mxa>.
    Found 5-bit register for signal <mxb>.
    Found 1-bit register for signal <mxc>.
    Found 1-bit register for signal <mxdc>.
    Found 3-bit register for signal <mxir>.
    Found 3-bit register for signal <mxpc>.
    Found 16-bit register for signal <pc>.
    Found 1-bit register for signal <pce>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 1-bit register for signal <rde>.
    Found 1-bit register for signal <re>.
    Found 16-bit 8-to-1 multiplexer for signal <routa>.
    Found 16-bit 8-to-1 multiplexer for signal <routb>.
    Found 3-bit register for signal <rs>.
    Found 3-bit register for signal <rsa>.
    Found 3-bit register for signal <rsb>.
    Found 3-bit register for signal <s>.
    Found 1-bit register for signal <wre>.
    Found 53 1-bit 2-to-1 multiplexers.
WARNING:Xst:1306 - Output <co<31>> is never assigned.
WARNING:Xst:1306 - Output <co<30>> is never assigned.
WARNING:Xst:1306 - Output <co<29>> is never assigned.
WARNING:Xst:1306 - Output <co<28>> is never assigned.
WARNING:Xst:1306 - Output <co<27>> is never assigned.
WARNING:Xst:1306 - Output <co<26>> is never assigned.
WARNING:Xst:1306 - Output <co<25>> is never assigned.
WARNING:Xst:1306 - Output <co<24>> is never assigned.
WARNING:Xst:1306 - Output <co<23>> is never assigned.
WARNING:Xst:1306 - Output <co<22>> is never assigned.
WARNING:Xst:1306 - Output <co<21>> is never assigned.
WARNING:Xst:1306 - Output <co<20>> is never assigned.
WARNING:Xst:1306 - Output <co<19>> is never assigned.
WARNING:Xst:1306 - Output <co<18>> is never assigned.
WARNING:Xst:1306 - Output <co<17>> is never assigned.
WARNING:Xst:1306 - Output <co<16>> is never assigned.
WARNING:Xst:1306 - Output <co<15>> is never assigned.
WARNING:Xst:1306 - Output <co<14>> is never assigned.
WARNING:Xst:1306 - Output <co<13>> is never assigned.
WARNING:Xst:1306 - Output <co<12>> is never assigned.
WARNING:Xst:1306 - Output <co<11>> is never assigned.
WARNING:Xst:1306 - Output <co<10>> is never assigned.
WARNING:Xst:1306 - Output <co<9>> is never assigned.
WARNING:Xst:1306 - Output <co<8>> is never assigned.
WARNING:Xst:1306 - Output <co<7>> is never assigned.
WARNING:Xst:1306 - Output <co<6>> is never assigned.
WARNING:Xst:1306 - Output <co<5>> is never assigned.
WARNING:Xst:1306 - Output <co<4>> is never assigned.
WARNING:Xst:1306 - Output <co<3>> is never assigned.
WARNING:Xst:1306 - Output <co<2>> is never assigned.
WARNING:Xst:1306 - Output <co<1>> is never assigned.
WARNING:Xst:1306 - Output <co<0>> is never assigned.
WARNING:Xst:646 - Signal <mxir<2>> is assigned but never used.
    Summary:
	inferred 271 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred  64 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpu_16> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 49
  1-bit register                   : 27
  16-bit register                  : 14
  3-bit register                   : 7
  5-bit register                   : 1
# Latches                          : 2
  16-bit latch                     : 1
  1-bit latch                      : 1
# Multiplexers                     : 41
  2-to-1 multiplexer               : 7
  1-bit 8-to-1 multiplexer         : 32
  16-bit 8-to-1 multiplexer        : 2
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 4
  16-bit subtractor                : 1
  17-bit subtractor                : 1
  17-bit addsub                    : 1
  16-bit adder                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <irn_15> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxa_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxb_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_0> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_1> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_2> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_3> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_4> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_5> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_12> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_13> is constant in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <irn_14> is constant in block <cpu_16>.
Library "C:/Xilinx/data/librtl.xst" Consulted
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <mxir>.
WARNING:Xst:1291 - FF/Latch <mxir_2> is unconnected in block <cpu_16>.
WARNING:Xst:1293 - FF/Latch  <mxpc_2> is constant in block <cpu_16>.

Optimizing unit <cpu_16> ...
WARNING:Xst:1291 - FF/Latch <irn_9> is unconnected in block <cpu_16>.

Mapping all equations...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.
Building and optimizing final netlist ...
Register imm_11 equivalent to imm_10 has been removed
Register imm_12 equivalent to imm_10 has been removed
Register imm_13 equivalent to imm_10 has been removed
Register imm_14 equivalent to imm_10 has been removed
Found area constraint ratio of 100 (+ 5) on block cpu_16, actual ratio is 25.
FlipFlop mclk has been replicated 2 time(s)
FlipFlop mclk_2 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-6 

 Number of Slices:                     362  out of   1728    20%  
 Number of Slice Flip Flops:           279  out of   3456     8%  
 Number of 4 input LUTs:               650  out of   3456    18%  
 Number of bonded IOBs:                 79  out of    144    54%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk_2:q                           | NONE                   | 86    |
mclk_1:q                           | NONE                   | 87    |
mclk:q                             | NONE                   | 86    |
clk                                | IBUF                   | 4     |
crd1:o                             | NONE(*)(din_11_0)      | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 20.650ns (Maximum Frequency: 48.426MHz)
   Minimum input arrival time before clock: 9.722ns
   Maximum output required time after clock: 26.182ns
   Maximum combinational path delay: 17.973ns

=========================================================================

Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -quiet -dd d:\risc\project/_ngo -uc 16bit.ucf
-insert_keep_hierarchy -p xc2s150-pq208-6 cpu_16.ngc cpu_16.ngd 

Reading NGO file "D:/risc/Project/cpu_16.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "16bit.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:479 - The input pad net 'clk' is driving one or more clock
   loads that should only use a dedicated clock buffer. This could result in
   large clock skews on this net. Check whether the correct type of BUF is being
   used to drive the clock buffer.

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "cpu_16.ngd" ...

Writing NGDBUILD log file "cpu_16.bld"...

NGDBUILD done.

Completed process "Translate".



Started process "Map".

Using target part "2s150pq208-6".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                409 out of  1,728   23%
   Number of Slices containing
      unrelated logic:                0 out of    409    0%
   Total Number Slice Registers:    262 out of  3,456    7%
      Number used as Flip Flops:                  245
      Number used as Latches:                      17
   Total Number 4 input LUTs:       643 out of  3,456   18%
      Number used as LUTs:                        626
      Number used as a route-thru:                 17
   Number of bonded IOBs:            79 out of    140   56%
      IOB Flip Flops:                              17
Total equivalent gate count for design:  6,951
Additional JTAG gate count for IOBs:  3,792
Peak Memory Usage:  59 MB

Mapping completed.
See MAP report file "cpu_16_map.mrp" for details.

Completed process "Map".

Mapping Module cpu_16 . . .
MAP command line:
map -quiet -p xc2s150-pq208-6 -cm area -pr b -k 4 -c 100 -tx off -o cpu_16_map.ncd cpu_16.ngd cpu_16.pcf
Mapping Module cpu_16: DONE



Started process "Place & Route".

Release 5.1i - Par F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.




Constraints file: cpu_16.pcf
WARNING:Par:214 - You are using an evaluation version of Xilinx Software. In 555
   days, this program will not operate. For more information about thisproduct,
   please refer to the Evaluation Agreement, which was shipped toyou along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact yourlocal
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to:eval@xilinx.com
   Thank You!

Loading device database for application par from file "cpu_16_map.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application par from file 'v150.nph' in environment
C:/Xilinx.
Device speed data version:  PRELIMINARY 1.25 2002-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            79 out of 140    56%
      Number of LOCed External IOBs   74 out of 79     93%

   Number of SLICEs                  409 out of 1728   23%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)


Phase 1.1
Phase 1.1 (Checksum:989e36) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..............
Phase 5.8 (Checksum:bd0f05) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file cpu_16.ncd.

Total REAL time to placer completion: 0 secs 
Total CPU time to placer completion: 0 secs 


Starting Router          REAL time: 0 secs 

Phase 1: 2945 unrouted;       REAL time: 0 secs 

Phase 2: 2823 unrouted;       REAL time: 0 secs 

Phase 3: 909 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Finished Router          REAL time: 0 secs 

Total REAL time to router completion: 0 secs 
Total CPU time to router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Max Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|          clk_ibuf          |   Local  |    5   |  0.138     |  4.593      |
+----------------------------+----------+--------+------------+-------------+
|         mclk_obuf          |   Local  |   72   |  2.116     |  3.595      |
+----------------------------+----------+--------+------------+-------------+
|          crd_obuf          |   Local  |   19   |  1.664     |  3.050      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_2          |   Local  |   47   |  3.348     |  4.680      |
+----------------------------+----------+--------+------------+-------------+
|            mclk_1          |   Local  |   49   |  1.985     |  4.160      |
+----------------------------+----------+--------+------------+-------------+


All signals are completely routed.

Total REAL time to par completion: 0 secs 
Total CPU time to par completion: 1 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file cpu_16.ncd.


PAR done.

Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Loading device database for application trce.exe from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application trce.exe from file 'v150.nph' in environment
C:/Xilinx.

Analysis completed Tue Jun 16 12:55:07 2015
--------------------------------------------------------------------------------

Generating Report ...


Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module cpu_16 . . .
PAR command line: par -w -ol 2 -t 1 cpu_16_map.ncd cpu_16.ncd cpu_16.pcf
PAR completed successfully




Started process "Generate Programming File".

Release 5.1i - Bitgen F.23
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.

Loading device database for application Bitgen from file "cpu_16.ncd".
   "cpu_16" is an NCD, version 2.37, device xc2s150, package pq208, speed -6
Loading device for application Bitgen from file 'v150.nph' in environment
C:/Xilinx.
Opened constraints file cpu_16.pcf.

Tue Jun 16 12:55:08 2015

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net crd_obuf is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "cpu_16.bit".
Bitstream generation is complete.

Completed process "Generate Programming File".


