read -sv run_verilog_mid/adder_32b_18_64_402fd99786a750faaf166d65ba030051.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_64_402fd99786a750faaf166d65ba030051_yosys.v
