=== RUN @ 20260226_204700 ===
Verilog  : ./verilog_src/ex1.v
Init     : 10
Target   : 01
Unroll k : 1

WARNING: for repeatability, setting FPU to use double precision
============================[ Problem Statistics ]=============================
|                                                                             |
|  Number of variables:            10                                         |
|  Number of clauses:              15                                         |
|  Parse time:                   0.00 s                                       |
|  Eliminated clauses:           0.00 Mb                                      |
|  Simplification time:          0.00 s                                       |
|                                                                             |
============================[ Search Statistics ]==============================
| Conflicts |          ORIGINAL         |          LEARNT          | Progress |
|           |    Vars  Clauses Literals |    Limit  Clauses Lit/Cl |          |
===============================================================================
===============================================================================
restarts              : 1
conflicts             : 0              (0 /sec)
decisions             : 1              (0.00 % random) (732 /sec)
propagations          : 8              (5852 /sec)
conflict literals     : 0              (-nan % deleted)
Memory used           : 22.00 MB
CPU time              : 0.001367 s

SATISFIABLE

=== Minisat Status ===
SAT

=== Full SAT Output ===
SAT
1 -2 -3 -4 -5 -6 7 -8 -9 10 0

=== Node Mapping ===
1:S1,0
2:S0,0
3:clock,0
4:A,0
5:X1,0
6:NS1,0
7:NS0,0
8:Y,0
9:S1,1
10:S0,1

=== END RUN ===
