git clone --depth 1 --no-tags https://github.com/Aymontsh/Single-Cycle-MIPS-Processor-Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/467058638
git clone --depth 1 --no-tags https://github.com/merledu/caravel_azadi_soc_iii.git f:/verilog_sva_gh_scraper/data/full_repos/468043930
git clone --depth 1 --no-tags https://github.com/AbdelrahmanHamdyy/Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/460663236
git clone --depth 1 --no-tags https://github.com/916219053/tongping.git f:/verilog_sva_gh_scraper/data/full_repos/459551610
git clone --depth 1 --no-tags https://github.com/lukamiloo/ELEC374-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/462122681
git clone --depth 1 --no-tags https://github.com/AlaaElattar/ALU-N-bit-number.git f:/verilog_sva_gh_scraper/data/full_repos/461884931
git clone --depth 1 --no-tags https://github.com/larcenous-lobotomy/mealy-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/461667448
git clone --depth 1 --no-tags https://github.com/Pfalra/FFFilamentrecycling.git f:/verilog_sva_gh_scraper/data/full_repos/460075910
git clone --depth 1 --no-tags https://github.com/Iris-ZJ-12/handshake.git f:/verilog_sva_gh_scraper/data/full_repos/459593717
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_IDC.git f:/verilog_sva_gh_scraper/data/full_repos/459974667
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/MIPS_32_BIT_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/459901023
git clone --depth 1 --no-tags https://github.com/abhinandann/8-to-3-bit-Priority-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/465737480
git clone --depth 1 --no-tags https://github.com/p-ram/verilog_Modules.git f:/verilog_sva_gh_scraper/data/full_repos/463865695
git clone --depth 1 --no-tags https://github.com/SamyukthaShrruthiKR-2907/3-bit-FLASH-ADC-using-eSim-.git f:/verilog_sva_gh_scraper/data/full_repos/468369716
git clone --depth 1 --no-tags https://github.com/peterwu-1031/risc-v-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/464527710
git clone --depth 1 --no-tags https://github.com/ajmager/CPU-Coding-Project.git f:/verilog_sva_gh_scraper/data/full_repos/455947304
git clone --depth 1 --no-tags https://github.com/SmbatDavtyan/Mux.git f:/verilog_sva_gh_scraper/data/full_repos/468342501
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/efpga_Openlane.git f:/verilog_sva_gh_scraper/data/full_repos/456480300
git clone --depth 1 --no-tags https://github.com/Computer-Engineering-Department-Archive/CE202-LC-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/455874613
git clone --depth 1 --no-tags https://github.com/ahmadkaleem123/ECE253Labs.git f:/verilog_sva_gh_scraper/data/full_repos/456203749
git clone --depth 1 --no-tags https://github.com/EslamMohmed/-MIPS-processor-Operations-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/457568215
git clone --depth 1 --no-tags https://github.com/Cole4563/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/457569300
git clone --depth 1 --no-tags https://github.com/singhrohaP/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/462423426
git clone --depth 1 --no-tags https://github.com/miteshvb/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/465333748
git clone --depth 1 --no-tags https://github.com/handerich/xxx.git f:/verilog_sva_gh_scraper/data/full_repos/464818717
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/7_seg.git f:/verilog_sva_gh_scraper/data/full_repos/464216124
git clone --depth 1 --no-tags https://github.com/jayhusemi/openc910.git f:/verilog_sva_gh_scraper/data/full_repos/465916535
git clone --depth 1 --no-tags https://github.com/537Cheese/HW3.git f:/verilog_sva_gh_scraper/data/full_repos/459845971
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2010.git f:/verilog_sva_gh_scraper/data/full_repos/460340371
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2017.git f:/verilog_sva_gh_scraper/data/full_repos/460343359
git clone --depth 1 --no-tags https://github.com/Romanchukk/matrixkeydecoder.git f:/verilog_sva_gh_scraper/data/full_repos/461014902
git clone --depth 1 --no-tags https://github.com/p-ram/Verilog_basics.git f:/verilog_sva_gh_scraper/data/full_repos/461478062
git clone --depth 1 --no-tags https://github.com/EPICcake808/COEN-122-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/457869822
git clone --depth 1 --no-tags https://github.com/kwiltsey/Lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/460630951
git clone --depth 1 --no-tags https://github.com/grifatron/Lab3CA.git f:/verilog_sva_gh_scraper/data/full_repos/460481594
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipA.git f:/verilog_sva_gh_scraper/data/full_repos/458996731
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/soc2.git f:/verilog_sva_gh_scraper/data/full_repos/458996573
git clone --depth 1 --no-tags https://github.com/jayeffe/Circuiti-Elettronici-Programmabili.git f:/verilog_sva_gh_scraper/data/full_repos/458162962
git clone --depth 1 --no-tags https://github.com/journey75/4-bit-adder---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/459245743
git clone --depth 1 --no-tags https://github.com/CadenZheng/infinitymp.git f:/verilog_sva_gh_scraper/data/full_repos/467778263
git clone --depth 1 --no-tags https://github.com/ioitami/ALU-1D-Checkoff.git f:/verilog_sva_gh_scraper/data/full_repos/467914809
git clone --depth 1 --no-tags https://github.com/puthukkaden/chronos_tdc.git f:/verilog_sva_gh_scraper/data/full_repos/467959154
git clone --depth 1 --no-tags https://github.com/brandon9838/Verilog-Implementation-of-Decision-Tree-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/466404891
git clone --depth 1 --no-tags https://github.com/alinurammar/ee180-lab4.git f:/verilog_sva_gh_scraper/data/full_repos/467333222
git clone --depth 1 --no-tags https://github.com/Kutk/2018-NCTU-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/468319006
git clone --depth 1 --no-tags https://github.com/Elavarasan0702/UNIVERSAL-TRIGERING-FLIP-FLOP.git f:/verilog_sva_gh_scraper/data/full_repos/468176095
git clone --depth 1 --no-tags https://github.com/cduong203/caravel_wireless.git f:/verilog_sva_gh_scraper/data/full_repos/468474264
git clone --depth 1 --no-tags https://github.com/jlebental/Verilog_Mips_SC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/468507598
git clone --depth 1 --no-tags https://github.com/artem-herashchenko/CompDevArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/459688147
git clone --depth 1 --no-tags https://github.com/mahiru23/54-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/462262454
git clone --depth 1 --no-tags https://github.com/yeyeyeadd/csc258.git f:/verilog_sva_gh_scraper/data/full_repos/467759242
git clone --depth 1 --no-tags https://github.com/moghun/Telephone-Convo-Sim.git f:/verilog_sva_gh_scraper/data/full_repos/467098403
git clone --depth 1 --no-tags https://github.com/TengTjinYang/fpgaT4.git f:/verilog_sva_gh_scraper/data/full_repos/466964405
git clone --depth 1 --no-tags https://github.com/jonnes-nascimento/SAP1.git f:/verilog_sva_gh_scraper/data/full_repos/466583096
git clone --depth 1 --no-tags https://github.com/Umaru-Xi/Bully.git f:/verilog_sva_gh_scraper/data/full_repos/466749284
git clone --depth 1 --no-tags https://github.com/Shivanesh13/Booth-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/466749025
git clone --depth 1 --no-tags https://github.com/ramachandra2002/Design-of-3bit-Flash-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/468055220
git clone --depth 1 --no-tags https://github.com/Ranji1226/Astable-Multivibrator-with-Decade-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/468175383
git clone --depth 1 --no-tags https://github.com/Mohamed-Sharaf/SAP-II-Modified-Verilog-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/465138730
git clone --depth 1 --no-tags https://github.com/rohinthram/esim_ms_staircase_wave.git f:/verilog_sva_gh_scraper/data/full_repos/466217761
git clone --depth 1 --no-tags https://github.com/dunicadavid/MazeSolver.git f:/verilog_sva_gh_scraper/data/full_repos/465227970
git clone --depth 1 --no-tags https://github.com/dingyw113/CS4341-Project.git f:/verilog_sva_gh_scraper/data/full_repos/457471848
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab2_Ivan.git f:/verilog_sva_gh_scraper/data/full_repos/455915778
git clone --depth 1 --no-tags https://github.com/towhid135/VLSI-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/456499427
git clone --depth 1 --no-tags https://github.com/Limmerse/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/458022155
git clone --depth 1 --no-tags https://github.com/ozayerislam-dsi/single_slave_spi.git f:/verilog_sva_gh_scraper/data/full_repos/457185268
git clone --depth 1 --no-tags https://github.com/athulRAJmr/3D-CHIPPER-NOC.git f:/verilog_sva_gh_scraper/data/full_repos/457542036
git clone --depth 1 --no-tags https://github.com/Schmadam4444/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/456972113
git clone --depth 1 --no-tags https://github.com/LaurCump/Wall_Follower_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/461823586
git clone --depth 1 --no-tags https://github.com/AlaaElattar/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/461884941
git clone --depth 1 --no-tags https://github.com/NCKUMaxSnake/Course_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/459007267
git clone --depth 1 --no-tags https://github.com/MoinakG2/n-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/459277146
git clone --depth 1 --no-tags https://github.com/nickh2000/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/458645487
git clone --depth 1 --no-tags https://github.com/Ramjip012/Digital.git f:/verilog_sva_gh_scraper/data/full_repos/462180616
git clone --depth 1 --no-tags https://github.com/Emmagon/FPGA_ALTERA_MAX10.git f:/verilog_sva_gh_scraper/data/full_repos/462409771
git clone --depth 1 --no-tags https://github.com/dicethrow/amtest.git f:/verilog_sva_gh_scraper/data/full_repos/462652391
git clone --depth 1 --no-tags https://github.com/shreyshakti/Activity---Simulation-based-Verification-.git f:/verilog_sva_gh_scraper/data/full_repos/462746845
git clone --depth 1 --no-tags https://github.com/SachinRatnam/synchronous-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/460809780
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/460698137
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2018.git f:/verilog_sva_gh_scraper/data/full_repos/460343600
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2012.git f:/verilog_sva_gh_scraper/data/full_repos/460341694
git clone --depth 1 --no-tags https://github.com/JuanSandu/iCE40-HX8K_robotics.git f:/verilog_sva_gh_scraper/data/full_repos/458841681
git clone --depth 1 --no-tags https://github.com/zixuan-pei/CPEN391-Project.git f:/verilog_sva_gh_scraper/data/full_repos/458904801
git clone --depth 1 --no-tags https://github.com/Ragebone/max10DebuggTool.git f:/verilog_sva_gh_scraper/data/full_repos/459736047
git clone --depth 1 --no-tags https://github.com/108062138/LOGICLAB01.git f:/verilog_sva_gh_scraper/data/full_repos/459925210
git clone --depth 1 --no-tags https://github.com/navaneethans/sdcard.git f:/verilog_sva_gh_scraper/data/full_repos/463409992
git clone --depth 1 --no-tags https://github.com/ZackReeves/Tank_Mayhem.git f:/verilog_sva_gh_scraper/data/full_repos/463188466
git clone --depth 1 --no-tags https://github.com/permissiondhr/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/463354955
git clone --depth 1 --no-tags https://github.com/Yfeng-44/combinator.chisel.git f:/verilog_sva_gh_scraper/data/full_repos/463333282
git clone --depth 1 --no-tags https://github.com/madrat01/ECE755_Project.git f:/verilog_sva_gh_scraper/data/full_repos/463333500
git clone --depth 1 --no-tags https://github.com/WenjunMarvin/EC311_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/462973934
git clone --depth 1 --no-tags https://github.com/alanlicz/EE371.git f:/verilog_sva_gh_scraper/data/full_repos/457238426
git clone --depth 1 --no-tags https://github.com/AhmedElDaly9/Single-Cycle-32-bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/466537341
git clone --depth 1 --no-tags https://github.com/gvidasdj/test2_chip.git f:/verilog_sva_gh_scraper/data/full_repos/460486086
git clone --depth 1 --no-tags https://github.com/TechDevSubhopriyo/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/460526881
git clone --depth 1 --no-tags https://github.com/tigrank15/engr378-labs.git f:/verilog_sva_gh_scraper/data/full_repos/462999638
git clone --depth 1 --no-tags https://github.com/vivekladhe37/auto_script.git f:/verilog_sva_gh_scraper/data/full_repos/466262929
git clone --depth 1 --no-tags https://github.com/Rylan-Bumbasi/MIPSMulticycle.git f:/verilog_sva_gh_scraper/data/full_repos/466553154
git clone --depth 1 --no-tags https://github.com/tv516/Audio-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/468080147
git clone --depth 1 --no-tags https://github.com/meihuikkk/50002-FPGA-16bits-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/467536189
