[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2577520 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128734 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7678995 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 04 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10185088 heartbeat IPC: 3.99 cumulative IPC: 3.927 (Simulation time: 00 hr 15 min 59 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12688497 cumulative IPC: 3.941 (Simulation time: 00 hr 19 min 57 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12688497 cumulative IPC: 3.941 (Simulation time: 00 hr 19 min 57 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12688499 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 19 min 57 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 17205444 heartbeat IPC: 2.214 cumulative IPC: 2.214 (Simulation time: 00 hr 25 min 52 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 22165456 heartbeat IPC: 2.016 cumulative IPC: 2.11 (Simulation time: 00 hr 31 min 56 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 27155798 heartbeat IPC: 2.004 cumulative IPC: 2.074 (Simulation time: 00 hr 37 min 40 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 32184504 heartbeat IPC: 1.989 cumulative IPC: 2.052 (Simulation time: 00 hr 43 min 29 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 37209078 heartbeat IPC: 1.99 cumulative IPC: 2.039 (Simulation time: 00 hr 49 min 18 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 42230434 heartbeat IPC: 1.991 cumulative IPC: 2.031 (Simulation time: 00 hr 55 min 08 sec)
Heartbeat CPU 0 instructions: 120000024 cycles: 47259492 heartbeat IPC: 1.988 cumulative IPC: 2.025 (Simulation time: 01 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 130000028 cycles: 52283824 heartbeat IPC: 1.99 cumulative IPC: 2.02 (Simulation time: 01 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 140000031 cycles: 57314635 heartbeat IPC: 1.988 cumulative IPC: 2.017 (Simulation time: 01 hr 12 min 47 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 49643244 cumulative IPC: 2.014 (Simulation time: 01 hr 18 min 40 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 49643244 cumulative IPC: 2.014 (Simulation time: 01 hr 18 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.014 instructions: 100000004 cycles: 49643244
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 105.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6808 HIT:       6803 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6808 HIT:       6803 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 697.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1324552 HIT:     917083 MISS:     407469 MSHR_MERGE:       1095
cpu0->cpu0_L2C LOAD         ACCESS:     137323 HIT:     133160 MISS:       4163 MSHR_MERGE:         12
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:       7206 MISS:     259020 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     654046 HIT:     637117 MISS:      16929 MSHR_MERGE:       1083
cpu0->cpu0_L2C WRITE        ACCESS:     266947 HIT:     139600 MISS:     127347 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     654131 ISSUED:     654046 USEFUL:        317 USELESS:        443
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 45.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19785972 HIT:   19785964 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19785972 HIT:   19785964 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 163 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44782675 HIT:   42615636 MISS:    2167039 MSHR_MERGE:    1763488
cpu0->cpu0_L1D LOAD         ACCESS:   31884790 HIT:   31741288 MISS:     143502 MSHR_MERGE:       6187
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12897875 HIT:   10874348 MISS:    2023527 MSHR_MERGE:    1757301
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 51.55 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18427747 HIT:   18427747 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18427747 HIT:   18427747 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42679420 HIT:   42668044 MISS:      11376 MSHR_MERGE:       4568
cpu0->cpu0_DTLB LOAD         ACCESS:   42679420 HIT:   42668044 MISS:      11376 MSHR_MERGE:       4568
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.523 cycles
cpu0->LLC TOTAL        ACCESS:     538401 HIT:     471499 MISS:      66902 MSHR_MERGE:        406
cpu0->LLC LOAD         ACCESS:       4151 HIT:       3803 MISS:        348 MSHR_MERGE:         28
cpu0->LLC RFO          ACCESS:     259020 HIT:     194443 MISS:      64577 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      15784 HIT:      14297 MISS:       1487 MSHR_MERGE:        378
cpu0->LLC WRITE        ACCESS:     259436 HIT:     258955 MISS:        481 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 203.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:      65996
  AVG DBUS CONGESTED CYCLE: 7.405
Channel 0 WQ ROW_BUFFER_HIT:       2070
  ROW_BUFFER_MISS:      63320
  FULL:          0
Channel 0 REFRESHES ISSUED:       4137
