WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250110 cumulative IPC: 4 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250110 cumulative IPC: 4 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 4283243 heartbeat IPC: 2.335 cumulative IPC: 1.648 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 10606423 heartbeat IPC: 1.581 cumulative IPC: 1.603 (Simulation time: 00 hr 03 min 08 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 12613154 cumulative IPC: 1.586 (Simulation time: 00 hr 04 min 02 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 12613154 cumulative IPC: 1.586 (Simulation time: 00 hr 04 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/644.nab_s-12459B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.586 instructions: 20000001 cycles: 12613154
CPU 0 Branch Prediction Accuracy: 90.66% MPKI: 13.42 Average ROB Occupancy at Mispredict: 31.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.292
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.1
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      13001 HIT:       8481 MISS:       4520
LLC LOAD         ACCESS:       7599 HIT:       6191 MISS:       1408
LLC RFO          ACCESS:       3096 HIT:          7 MISS:       3089
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2247 HIT:       2247 MISS:          0
LLC TRANSLATION  ACCESS:         59 HIT:         36 MISS:         23
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 91.88 cycles
cpu0_DTLB TOTAL        ACCESS:    4134141 HIT:    4128643 MISS:       5498
cpu0_DTLB LOAD         ACCESS:    4134141 HIT:    4128643 MISS:       5498
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.015 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    5610823 HIT:    5409226 MISS:     201597
cpu0_L1D LOAD         ACCESS:    3643924 HIT:    3496608 MISS:     147316
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1966830 HIT:    1912612 MISS:      54218
cpu0_L1D TRANSLATION  ACCESS:         69 HIT:          6 MISS:         63
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.19 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     126970 HIT:     116212 MISS:      10758
cpu0_L2C LOAD         ACCESS:     110814 HIT:     103215 MISS:       7599
cpu0_L2C RFO          ACCESS:       6514 HIT:       3418 MISS:       3096
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       9579 HIT:       9575 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:         63 HIT:          4 MISS:         59
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 59.02 cycles
cpu0_STLB TOTAL        ACCESS:       4212 HIT:       4143 MISS:         69
cpu0_STLB LOAD         ACCESS:       4212 HIT:       4143 MISS:         69
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 289.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3435
  ROW_BUFFER_MISS:       1085
 AVG DBUS CONGESTED CYCLE: 3.787
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
