
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 70000 components
defIn read 80000 components
defIn read 90000 components
defIn read 100000 components
defIn read 10000 nets
defIn read 20000 nets

design:      ibex_core
die area:    ( 0 0 ) ( 1186060 1196780 )
trackPts:    12
defvias:     4
#components: 132696
#terminals:  266
#snets:      2
#nets:       22166

reading guide ...
guideIn read 100000 guides

#guides:     173389
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
  complete 70000 instances
  complete 80000 instances
  complete 90000 instances
  complete 100000 instances
#unique instances = 105

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete 70000 insts
  complete 80000 insts
  complete 90000 insts
  complete 100000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 1355703
mcon shape region query size = 2221146
met1 shape region query size = 313885
via shape region query size = 13824
met2 shape region query size = 7070
via2 shape region query size = 13824
met3 shape region query size = 7018
via3 shape region query size = 13824
met4 shape region query size = 3600
via4 shape region query size = 128
met5 shape region query size = 146


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
Error: no ap for core_clock_gate_i.clk_gate/CLK
  complete 344 pins
Error: pin does not have access point
Error: pin does not have valid ap
Error: pin does not have valid ap
Error: pin does not have valid ap
Error: pin does not have valid ap
  complete 99 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 20000 groups
  complete 21969 groups
Expt1 runtime (pin-level access point gen): 0.817396
Expt2 runtime (design-level access pattern gen): 0.151674
#scanned instances     = 132696
#unique  instances     = 105
#stdCellGenAp          = 2681
#stdCellValidPlanarAp  = 62
#stdCellValidViaAp     = 1701
#stdCellPinNoAp        = 1
#stdCellPinCnt         = 73964
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 246.85 (MB), peak = 312.00 (MB)

post process guides ...
GCELLGRID X -1 DO 173 STEP 6900 ;
GCELLGRID Y -1 DO 171 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5
  complete 10000 nets
  complete 20000 nets

building cmap ... 

init guide query ...
  complete 10000 nets (guide)
  complete 20000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 63887
mcon guide region query size = 0
met1 guide region query size = 57227
via guide region query size = 0
met2 guide region query size = 31027
via2 guide region query size = 0
met3 guide region query size = 765
via3 guide region query size = 0
met4 guide region query size = 147
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 95061 vertical wires in 4 frboxes and 57992 horizontal wires in 4 frboxes.
Done with 13904 vertical wires in 4 frboxes and 21153 horizontal wires in 4 frboxes.

complete track assignment
cpu time = 00:00:20, elapsed time = 00:00:08, memory = 398.66 (MB), peak = 808.73 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.67 (MB), peak = 808.73 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:08, memory = 491.96 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:26, memory = 498.64 (MB)
    completing 30% with 18069 violations
    elapsed time = 00:00:28, memory = 432.52 (MB)
    completing 40% with 18069 violations
    elapsed time = 00:00:47, memory = 493.42 (MB)
    completing 50% with 18069 violations
    elapsed time = 00:00:58, memory = 503.63 (MB)
    completing 60% with 26076 violations
    elapsed time = 00:01:04, memory = 505.11 (MB)
    completing 70% with 26076 violations
    elapsed time = 00:01:26, memory = 528.22 (MB)
    completing 80% with 33292 violations
    elapsed time = 00:01:29, memory = 443.84 (MB)
    completing 90% with 33292 violations
    elapsed time = 00:01:53, memory = 534.02 (MB)
    completing 100% with 30700 violations
    elapsed time = 00:02:02, memory = 427.38 (MB)
  number of violations = 35403
cpu time = 00:08:08, elapsed time = 00:02:04, memory = 833.95 (MB), peak = 834.01 (MB)
total wire length = 1535694 um
total wire length on LAYER li1 = 459 um
total wire length on LAYER met1 = 695675 um
total wire length on LAYER met2 = 709821 um
total wire length on LAYER met3 = 90423 um
total wire length on LAYER met4 = 39314 um
total wire length on LAYER met5 = 0 um
total number of vias = 172874
up-via summary (total 172874):

-------------------------
 FR_MASTERSLICE         0
            li1     73194
           met1     95147
           met2      3861
           met3       672
           met4         0
-------------------------
                   172874


start 1st optimization iteration ...
    completing 10% with 35403 violations
    elapsed time = 00:00:07, memory = 942.91 (MB)
    completing 20% with 35403 violations
    elapsed time = 00:00:25, memory = 944.52 (MB)
    completing 30% with 31018 violations
    elapsed time = 00:00:27, memory = 857.12 (MB)
    completing 40% with 31018 violations
    elapsed time = 00:00:43, memory = 938.34 (MB)
    completing 50% with 31018 violations
    elapsed time = 00:00:53, memory = 933.84 (MB)
    completing 60% with 26821 violations
    elapsed time = 00:00:59, memory = 940.05 (MB)
    completing 70% with 26821 violations
    elapsed time = 00:01:18, memory = 942.20 (MB)
    completing 80% with 22813 violations
    elapsed time = 00:01:22, memory = 862.32 (MB)
    completing 90% with 22813 violations
    elapsed time = 00:01:41, memory = 943.38 (MB)
    completing 100% with 18843 violations
    elapsed time = 00:01:49, memory = 856.39 (MB)
  number of violations = 18876
cpu time = 00:07:17, elapsed time = 00:01:51, memory = 856.39 (MB), peak = 971.30 (MB)
total wire length = 1531205 um
total wire length on LAYER li1 = 474 um
total wire length on LAYER met1 = 691207 um
total wire length on LAYER met2 = 706121 um
total wire length on LAYER met3 = 93372 um
total wire length on LAYER met4 = 40029 um
total wire length on LAYER met5 = 0 um
total number of vias = 173135
up-via summary (total 173135):

-------------------------
 FR_MASTERSLICE         0
            li1     73182
           met1     94716
           met2      4427
           met3       810
           met4         0
-------------------------
                   173135


start 2nd optimization iteration ...
    completing 10% with 18876 violations
    elapsed time = 00:00:09, memory = 919.77 (MB)
    completing 20% with 18876 violations
    elapsed time = 00:00:25, memory = 946.47 (MB)
    completing 30% with 20546 violations
    elapsed time = 00:00:27, memory = 864.34 (MB)
    completing 40% with 20546 violations
    elapsed time = 00:00:45, memory = 950.09 (MB)
    completing 50% with 20546 violations
    elapsed time = 00:00:52, memory = 927.15 (MB)
    completing 60% with 20043 violations
    elapsed time = 00:01:03, memory = 931.80 (MB)
    completing 70% with 20043 violations
    elapsed time = 00:01:18, memory = 944.55 (MB)
    completing 80% with 20043 violations
    elapsed time = 00:01:20, memory = 886.39 (MB)
    completing 90% with 20043 violations
    elapsed time = 00:01:40, memory = 933.26 (MB)
    completing 100% with 18562 violations
    elapsed time = 00:01:45, memory = 874.05 (MB)
  number of violations = 18597
cpu time = 00:07:02, elapsed time = 00:01:47, memory = 874.05 (MB), peak = 971.30 (MB)
total wire length = 1529174 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 690005 um
total wire length on LAYER met2 = 705364 um
total wire length on LAYER met3 = 93451 um
total wire length on LAYER met4 = 39915 um
total wire length on LAYER met5 = 0 um
total number of vias = 172900
up-via summary (total 172900):

-------------------------
 FR_MASTERSLICE         0
            li1     73152
           met1     94474
           met2      4437
           met3       837
           met4         0
-------------------------
                   172900


start 3rd optimization iteration ...
    completing 10% with 18597 violations
    elapsed time = 00:00:06, memory = 907.43 (MB)
    completing 20% with 18597 violations
    elapsed time = 00:00:20, memory = 932.79 (MB)
    completing 30% with 15258 violations
    elapsed time = 00:00:23, memory = 861.11 (MB)
    completing 40% with 15258 violations
    elapsed time = 00:00:34, memory = 932.67 (MB)
    completing 50% with 15258 violations
    elapsed time = 00:00:43, memory = 921.55 (MB)
    completing 60% with 11622 violations
    elapsed time = 00:00:46, memory = 941.02 (MB)
    completing 70% with 11622 violations
    elapsed time = 00:00:59, memory = 950.88 (MB)
    completing 80% with 7548 violations
    elapsed time = 00:01:03, memory = 861.29 (MB)
    completing 90% with 7548 violations
    elapsed time = 00:01:17, memory = 939.66 (MB)
    completing 100% with 3385 violations
    elapsed time = 00:01:23, memory = 865.64 (MB)
  number of violations = 3400
cpu time = 00:05:31, elapsed time = 00:01:24, memory = 865.64 (MB), peak = 972.93 (MB)
total wire length = 1526605 um
total wire length on LAYER li1 = 435 um
total wire length on LAYER met1 = 651041 um
total wire length on LAYER met2 = 699099 um
total wire length on LAYER met3 = 129083 um
total wire length on LAYER met4 = 46945 um
total wire length on LAYER met5 = 0 um
total number of vias = 177334
up-via summary (total 177334):

-------------------------
 FR_MASTERSLICE         0
            li1     73176
           met1     95074
           met2      7772
           met3      1312
           met4         0
-------------------------
                   177334


start 4th optimization iteration ...
    completing 10% with 3400 violations
    elapsed time = 00:00:04, memory = 935.71 (MB)
    completing 20% with 3400 violations
    elapsed time = 00:00:12, memory = 932.31 (MB)
    completing 30% with 2916 violations
    elapsed time = 00:00:14, memory = 859.96 (MB)
    completing 40% with 2916 violations
    elapsed time = 00:00:21, memory = 945.66 (MB)
    completing 50% with 2916 violations
    elapsed time = 00:00:26, memory = 932.74 (MB)
    completing 60% with 2344 violations
    elapsed time = 00:00:29, memory = 924.08 (MB)
    completing 70% with 2344 violations
    elapsed time = 00:00:39, memory = 950.25 (MB)
    completing 80% with 1818 violations
    elapsed time = 00:00:43, memory = 868.55 (MB)
    completing 90% with 1818 violations
    elapsed time = 00:00:50, memory = 922.27 (MB)
    completing 100% with 1085 violations
    elapsed time = 00:00:55, memory = 834.76 (MB)
  number of violations = 1098
cpu time = 00:03:38, elapsed time = 00:00:56, memory = 834.76 (MB), peak = 976.81 (MB)
total wire length = 1526968 um
total wire length on LAYER li1 = 442 um
total wire length on LAYER met1 = 646894 um
total wire length on LAYER met2 = 696272 um
total wire length on LAYER met3 = 133529 um
total wire length on LAYER met4 = 49829 um
total wire length on LAYER met5 = 0 um
total number of vias = 178537
up-via summary (total 178537):

-------------------------
 FR_MASTERSLICE         0
            li1     73198
           met1     95446
           met2      8397
           met3      1496
           met4         0
-------------------------
                   178537


start 5th optimization iteration ...
    completing 10% with 1098 violations
    elapsed time = 00:00:02, memory = 940.20 (MB)
    completing 20% with 1098 violations
    elapsed time = 00:00:07, memory = 930.63 (MB)
    completing 30% with 863 violations
    elapsed time = 00:00:08, memory = 848.25 (MB)
    completing 40% with 863 violations
    elapsed time = 00:00:12, memory = 936.39 (MB)
    completing 50% with 863 violations
    elapsed time = 00:00:13, memory = 921.71 (MB)
    completing 60% with 551 violations
    elapsed time = 00:00:15, memory = 928.51 (MB)
    completing 70% with 551 violations
    elapsed time = 00:00:19, memory = 932.81 (MB)
    completing 80% with 360 violations
    elapsed time = 00:00:21, memory = 857.24 (MB)
    completing 90% with 360 violations
    elapsed time = 00:00:23, memory = 918.64 (MB)
    completing 100% with 157 violations
    elapsed time = 00:00:25, memory = 823.57 (MB)
  number of violations = 157
cpu time = 00:01:42, elapsed time = 00:00:26, memory = 823.57 (MB), peak = 976.81 (MB)
total wire length = 1527144 um
total wire length on LAYER li1 = 439 um
total wire length on LAYER met1 = 644671 um
total wire length on LAYER met2 = 695055 um
total wire length on LAYER met3 = 135852 um
total wire length on LAYER met4 = 51125 um
total wire length on LAYER met5 = 0 um
total number of vias = 178946
up-via summary (total 178946):

-------------------------
 FR_MASTERSLICE         0
            li1     73192
           met1     95555
           met2      8614
           met3      1585
           met4         0
-------------------------
                   178946


start 6th optimization iteration ...
    completing 10% with 157 violations
    elapsed time = 00:00:00, memory = 915.59 (MB)
    completing 20% with 157 violations
    elapsed time = 00:00:02, memory = 918.30 (MB)
    completing 30% with 103 violations
    elapsed time = 00:00:03, memory = 834.25 (MB)
    completing 40% with 103 violations
    elapsed time = 00:00:04, memory = 920.88 (MB)
    completing 50% with 103 violations
    elapsed time = 00:00:05, memory = 921.30 (MB)
    completing 60% with 81 violations
    elapsed time = 00:00:07, memory = 924.33 (MB)
    completing 70% with 81 violations
    elapsed time = 00:00:08, memory = 926.20 (MB)
    completing 80% with 40 violations
    elapsed time = 00:00:09, memory = 835.47 (MB)
    completing 90% with 40 violations
    elapsed time = 00:00:11, memory = 896.07 (MB)
    completing 100% with 27 violations
    elapsed time = 00:00:11, memory = 823.48 (MB)
  number of violations = 27
cpu time = 00:00:47, elapsed time = 00:00:12, memory = 823.48 (MB), peak = 976.81 (MB)
total wire length = 1527147 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644435 um
total wire length on LAYER met2 = 694774 um
total wire length on LAYER met3 = 136115 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179013
up-via summary (total 179013):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95587
           met2      8642
           met3      1594
           met4         0
-------------------------
                   179013


start 7th optimization iteration ...
    completing 10% with 27 violations
    elapsed time = 00:00:00, memory = 849.97 (MB)
    completing 20% with 27 violations
    elapsed time = 00:00:01, memory = 865.15 (MB)
    completing 30% with 24 violations
    elapsed time = 00:00:02, memory = 840.88 (MB)
    completing 40% with 24 violations
    elapsed time = 00:00:03, memory = 871.86 (MB)
    completing 50% with 24 violations
    elapsed time = 00:00:04, memory = 865.46 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:05, memory = 895.74 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:06, memory = 891.52 (MB)
    completing 80% with 15 violations
    elapsed time = 00:00:07, memory = 844.54 (MB)
    completing 90% with 15 violations
    elapsed time = 00:00:08, memory = 855.04 (MB)
    completing 100% with 11 violations
    elapsed time = 00:00:09, memory = 831.10 (MB)
  number of violations = 11
cpu time = 00:00:37, elapsed time = 00:00:09, memory = 831.10 (MB), peak = 976.81 (MB)
total wire length = 1527155 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644400 um
total wire length on LAYER met2 = 694775 um
total wire length on LAYER met3 = 136158 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179028
up-via summary (total 179028):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95598
           met2      8646
           met3      1594
           met4         0
-------------------------
                   179028


start 8th optimization iteration ...
    completing 10% with 11 violations
    elapsed time = 00:00:00, memory = 853.67 (MB)
    completing 20% with 11 violations
    elapsed time = 00:00:01, memory = 848.14 (MB)
    completing 30% with 9 violations
    elapsed time = 00:00:02, memory = 858.19 (MB)
    completing 40% with 9 violations
    elapsed time = 00:00:03, memory = 870.39 (MB)
    completing 50% with 9 violations
    elapsed time = 00:00:04, memory = 870.59 (MB)
    completing 60% with 3 violations
    elapsed time = 00:00:05, memory = 852.48 (MB)
    completing 70% with 3 violations
    elapsed time = 00:00:06, memory = 847.02 (MB)
    completing 80% with 3 violations
    elapsed time = 00:00:07, memory = 850.11 (MB)
    completing 90% with 3 violations
    elapsed time = 00:00:08, memory = 847.38 (MB)
    completing 100% with 3 violations
    elapsed time = 00:00:08, memory = 842.50 (MB)
  number of violations = 3
cpu time = 00:00:35, elapsed time = 00:00:09, memory = 842.50 (MB), peak = 976.81 (MB)
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644393 um
total wire length on LAYER met2 = 694772 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024


start 9th optimization iteration ...
    completing 10% with 3 violations
    elapsed time = 00:00:00, memory = 856.71 (MB)
    completing 20% with 3 violations
    elapsed time = 00:00:01, memory = 856.76 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 853.79 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 859.14 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 847.77 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 855.89 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 858.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:06, memory = 852.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:07, memory = 857.71 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:08, memory = 847.11 (MB)
  number of violations = 0
cpu time = 00:00:34, elapsed time = 00:00:08, memory = 847.11 (MB), peak = 976.81 (MB)
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644392 um
total wire length on LAYER met2 = 694773 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 853.74 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 848.69 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 852.55 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 849.45 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 848.56 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 851.68 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 857.10 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:06, memory = 847.81 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:07, memory = 847.85 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:08, memory = 847.77 (MB)
  number of violations = 0
cpu time = 00:00:34, elapsed time = 00:00:08, memory = 847.77 (MB), peak = 976.81 (MB)
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644392 um
total wire length on LAYER met2 = 694773 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 852.46 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 847.62 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 849.95 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 853.63 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 849.61 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 848.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 852.75 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 847.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:08, memory = 852.59 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 847.11 (MB)
  number of violations = 0
cpu time = 00:00:36, elapsed time = 00:00:09, memory = 847.11 (MB), peak = 976.81 (MB)
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644392 um
total wire length on LAYER met2 = 694773 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 849.31 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 847.11 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 849.48 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 849.07 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 847.11 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 849.41 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 848.66 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 848.81 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 849.85 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 847.37 (MB)
  number of violations = 0
cpu time = 00:00:39, elapsed time = 00:00:10, memory = 847.37 (MB), peak = 976.81 (MB)
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644392 um
total wire length on LAYER met2 = 694773 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 847.45 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 848.85 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 847.62 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 847.62 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 847.11 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 849.38 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 847.11 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 847.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 848.14 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 847.11 (MB)
  number of violations = 0
cpu time = 00:00:39, elapsed time = 00:00:09, memory = 847.11 (MB), peak = 976.81 (MB)
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644392 um
total wire length on LAYER met2 = 694773 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 849.86 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 849.19 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 847.88 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 849.21 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 847.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 847.48 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 849.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 848.14 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 847.96 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 847.11 (MB)
  number of violations = 0
cpu time = 00:00:39, elapsed time = 00:00:09, memory = 847.11 (MB), peak = 976.81 (MB)
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644392 um
total wire length on LAYER met2 = 694773 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 849.31 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 847.11 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 849.35 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 849.07 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 847.11 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 849.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 847.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 848.85 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 849.04 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 847.82 (MB)
  number of violations = 0
cpu time = 00:00:39, elapsed time = 00:00:09, memory = 847.82 (MB), peak = 976.81 (MB)
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644392 um
total wire length on LAYER met2 = 694773 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024


complete detail routing
total wire length = 1527154 um
total wire length on LAYER li1 = 438 um
total wire length on LAYER met1 = 644392 um
total wire length on LAYER met2 = 694773 um
total wire length on LAYER met3 = 136166 um
total wire length on LAYER met4 = 51384 um
total wire length on LAYER met5 = 0 um
total number of vias = 179024
up-via summary (total 179024):

-------------------------
 FR_MASTERSLICE         0
            li1     73190
           met1     95596
           met2      8644
           met3      1594
           met4         0
-------------------------
                   179024

cpu time = 00:39:45, elapsed time = 00:10:10, memory = 847.82 (MB), peak = 976.81 (MB)

post processing ...

Runtime taken (hrt): 626.364
