|CPU
A_REG[0] <= Datapath:inst.A[0]
A_REG[1] <= Datapath:inst.A[1]
A_REG[2] <= Datapath:inst.A[2]
A_REG[3] <= Datapath:inst.A[3]
A_REG[4] <= Datapath:inst.A[4]
A_REG[5] <= Datapath:inst.A[5]
A_REG[6] <= Datapath:inst.A[6]
A_REG[7] <= Datapath:inst.A[7]
RUN => Front_Panel:inst2.RUN
AUTO => Front_Panel:inst2.A_M
CLK => Front_Panel:inst2.clock
DATA_MEM_OUT[0] => Datapath:inst.DATA_MEM_OUT[0]
DATA_MEM_OUT[1] => Datapath:inst.DATA_MEM_OUT[1]
DATA_MEM_OUT[2] => Datapath:inst.DATA_MEM_OUT[2]
DATA_MEM_OUT[3] => Datapath:inst.DATA_MEM_OUT[3]
DATA_MEM_OUT[4] => Datapath:inst.DATA_MEM_OUT[4]
DATA_MEM_OUT[5] => Datapath:inst.DATA_MEM_OUT[5]
DATA_MEM_OUT[6] => Datapath:inst.DATA_MEM_OUT[6]
DATA_MEM_OUT[7] => Datapath:inst.DATA_MEM_OUT[7]
DATA_MEM_OUT[8] => Datapath:inst.DATA_MEM_OUT[8]
DATA_MEM_OUT[9] => Datapath:inst.DATA_MEM_OUT[9]
DATA_MEM_OUT[10] => Datapath:inst.DATA_MEM_OUT[10]
DATA_MEM_OUT[11] => Datapath:inst.DATA_MEM_OUT[11]
DATA_MEM_OUT[12] => Datapath:inst.DATA_MEM_OUT[12]
DATA_MEM_OUT[13] => Datapath:inst.DATA_MEM_OUT[13]
DATA_MEM_OUT[14] => Datapath:inst.DATA_MEM_OUT[14]
DATA_MEM_OUT[15] => Datapath:inst.DATA_MEM_OUT[15]
INST_MEM_OUT[0] => Datapath:inst.INSTR_MEM_OUT_DUMMY[0]
INST_MEM_OUT[1] => Datapath:inst.INSTR_MEM_OUT_DUMMY[1]
INST_MEM_OUT[2] => Datapath:inst.INSTR_MEM_OUT_DUMMY[2]
INST_MEM_OUT[3] => Datapath:inst.INSTR_MEM_OUT_DUMMY[3]
INST_MEM_OUT[4] => Datapath:inst.INSTR_MEM_OUT_DUMMY[4]
INST_MEM_OUT[5] => Datapath:inst.INSTR_MEM_OUT_DUMMY[5]
INST_MEM_OUT[6] => Datapath:inst.INSTR_MEM_OUT_DUMMY[6]
INST_MEM_OUT[7] => Datapath:inst.INSTR_MEM_OUT_DUMMY[7]
INST_MEM_OUT[8] => Datapath:inst.INSTR_MEM_OUT_DUMMY[8]
INST_MEM_OUT[9] => Datapath:inst.INSTR_MEM_OUT_DUMMY[9]
INST_MEM_OUT[10] => Datapath:inst.INSTR_MEM_OUT_DUMMY[10]
INST_MEM_OUT[11] => Datapath:inst.INSTR_MEM_OUT_DUMMY[11]
INST_MEM_OUT[12] => Datapath:inst.INSTR_MEM_OUT_DUMMY[12]
INST_MEM_OUT[13] => Datapath:inst.INSTR_MEM_OUT_DUMMY[13]
INST_MEM_OUT[14] => Datapath:inst.INSTR_MEM_OUT_DUMMY[14]
INST_MEM_OUT[15] => Datapath:inst.INSTR_MEM_OUT_DUMMY[15]
ABC[0] <= Datapath:inst.instr_mem_out[0]
ABC[1] <= Datapath:inst.instr_mem_out[1]
ABC[2] <= Datapath:inst.instr_mem_out[2]
ABC[3] <= Datapath:inst.instr_mem_out[3]
ABC[4] <= Datapath:inst.instr_mem_out[4]
ABC[5] <= Datapath:inst.instr_mem_out[5]
ABC[6] <= Datapath:inst.instr_mem_out[6]
ABC[7] <= Datapath:inst.instr_mem_out[7]
ABC[8] <= Datapath:inst.instr_mem_out[8]
ABC[9] <= Datapath:inst.instr_mem_out[9]
ABC[10] <= Datapath:inst.instr_mem_out[10]
ABC[11] <= Datapath:inst.instr_mem_out[11]
ABC[12] <= Datapath:inst.instr_mem_out[12]
ABC[13] <= Datapath:inst.instr_mem_out[13]
ABC[14] <= Datapath:inst.instr_mem_out[14]
ABC[15] <= Datapath:inst.instr_mem_out[15]
ALU_OUT[0] <= Datapath:inst.ALUOUT[0]
ALU_OUT[1] <= Datapath:inst.ALUOUT[1]
ALU_OUT[2] <= Datapath:inst.ALUOUT[2]
ALU_OUT[3] <= Datapath:inst.ALUOUT[3]
ALU_OUT[4] <= Datapath:inst.ALUOUT[4]
ALU_OUT[5] <= Datapath:inst.ALUOUT[5]
ALU_OUT[6] <= Datapath:inst.ALUOUT[6]
ALU_OUT[7] <= Datapath:inst.ALUOUT[7]
B_REG[0] <= Datapath:inst.OUT_Q[0]
B_REG[1] <= Datapath:inst.OUT_Q[1]
B_REG[2] <= Datapath:inst.OUT_Q[2]
B_REG[3] <= Datapath:inst.OUT_Q[3]
B_REG[4] <= Datapath:inst.OUT_Q[4]
B_REG[5] <= Datapath:inst.OUT_Q[5]
B_REG[6] <= Datapath:inst.OUT_Q[6]
B_REG[7] <= Datapath:inst.OUT_Q[7]
RF_A_READ_PORT[0] <= Datapath:inst.READ_DATA_A[0]
RF_A_READ_PORT[1] <= Datapath:inst.READ_DATA_A[1]
RF_A_READ_PORT[2] <= Datapath:inst.READ_DATA_A[2]
RF_A_READ_PORT[3] <= Datapath:inst.READ_DATA_A[3]
RF_A_READ_PORT[4] <= Datapath:inst.READ_DATA_A[4]
RF_A_READ_PORT[5] <= Datapath:inst.READ_DATA_A[5]
RF_A_READ_PORT[6] <= Datapath:inst.READ_DATA_A[6]
RF_A_READ_PORT[7] <= Datapath:inst.READ_DATA_A[7]
RF_B_READ_PORT[0] <= Datapath:inst.READ_DATA_B[0]
RF_B_READ_PORT[1] <= Datapath:inst.READ_DATA_B[1]
RF_B_READ_PORT[2] <= Datapath:inst.READ_DATA_B[2]
RF_B_READ_PORT[3] <= Datapath:inst.READ_DATA_B[3]
RF_B_READ_PORT[4] <= Datapath:inst.READ_DATA_B[4]
RF_B_READ_PORT[5] <= Datapath:inst.READ_DATA_B[5]
RF_B_READ_PORT[6] <= Datapath:inst.READ_DATA_B[6]
RF_B_READ_PORT[7] <= Datapath:inst.READ_DATA_B[7]
RF_W_ADDR[0] <= Datapath:inst.RF_W_ADDR[0]
RF_W_ADDR[1] <= Datapath:inst.RF_W_ADDR[1]
RF_W_ADDR[2] <= Datapath:inst.RF_W_ADDR[2]
RF_W_DATA[0] <= Datapath:inst.RF_W_DATA[0]
RF_W_DATA[1] <= Datapath:inst.RF_W_DATA[1]
RF_W_DATA[2] <= Datapath:inst.RF_W_DATA[2]
RF_W_DATA[3] <= Datapath:inst.RF_W_DATA[3]
RF_W_DATA[4] <= Datapath:inst.RF_W_DATA[4]
RF_W_DATA[5] <= Datapath:inst.RF_W_DATA[5]
RF_W_DATA[6] <= Datapath:inst.RF_W_DATA[6]
RF_W_DATA[7] <= Datapath:inst.RF_W_DATA[7]


|CPU|Datapath:inst
Qm1 <= DFF1:REG_Qm1.Q
RST => DFF1:REG_Qm1.Reset
RST => SHIFTREG8:REG_Q.Reset
RST => SHIFTREG8:REG_A.Reset
RST => PCREG:REG_PC.RST
RST => REG16:inst7.RST
RST => RegisterFile8x8:RF.RST
RST => DFF2:inst3.Reset
LDQ => DFF1:REG_Qm1.Enable
LDQ => SHIFTREG8:REG_Q.Enable
CLK => SHIFTREG8:REG_Q.CLK
CLK => SHIFTREG8:REG_A.CLK
CLK => PCREG:REG_PC.CLK
CLK => REG16:inst7.CLK
CLK => RegisterFile8x8:RF.CLK
CLK => Multiplier:Multiplier.CLK
CLK => DFF1:REG_Qm1.CLK
CLK => DFF2:inst3.CLK
CLK => INSTMEM:inst4.clock
CLK => DATAMEM:inst5.clock
LDA => SHIFTREG8:REG_A.Enable
A[0] <= SHIFTREG8:REG_A.Q[0]
A[1] <= SHIFTREG8:REG_A.Q[1]
A[2] <= SHIFTREG8:REG_A.Q[2]
A[3] <= SHIFTREG8:REG_A.Q[3]
A[4] <= SHIFTREG8:REG_A.Q[4]
A[5] <= SHIFTREG8:REG_A.Q[5]
A[6] <= SHIFTREG8:REG_A.Q[6]
A[7] <= SHIFTREG8:REG_A.Q[7]
SR_SEL => MUX2TO1:MUX_S.Select
MULT_SEL => MUX2TO1_8BIT:MULT_SEL_A.Select
MULT_SEL => MUX2TO1_8BIT:MULT_SEL_Q.Select
Cin => ap_function:ALU.cin
PC_EN => PCREG:REG_PC.EN
INST_REG_EN => REG16:inst7.EN
INSTR_MEM_OUT_DUMMY[0] => REG16:inst7.D[0]
INSTR_MEM_OUT_DUMMY[1] => REG16:inst7.D[1]
INSTR_MEM_OUT_DUMMY[2] => REG16:inst7.D[2]
INSTR_MEM_OUT_DUMMY[3] => REG16:inst7.D[3]
INSTR_MEM_OUT_DUMMY[4] => REG16:inst7.D[4]
INSTR_MEM_OUT_DUMMY[5] => REG16:inst7.D[5]
INSTR_MEM_OUT_DUMMY[6] => REG16:inst7.D[6]
INSTR_MEM_OUT_DUMMY[7] => REG16:inst7.D[7]
INSTR_MEM_OUT_DUMMY[8] => REG16:inst7.D[8]
INSTR_MEM_OUT_DUMMY[9] => REG16:inst7.D[9]
INSTR_MEM_OUT_DUMMY[10] => REG16:inst7.D[10]
INSTR_MEM_OUT_DUMMY[11] => REG16:inst7.D[11]
INSTR_MEM_OUT_DUMMY[12] => REG16:inst7.D[12]
INSTR_MEM_OUT_DUMMY[13] => REG16:inst7.D[13]
INSTR_MEM_OUT_DUMMY[14] => REG16:inst7.D[14]
INSTR_MEM_OUT_DUMMY[15] => REG16:inst7.D[15]
PC_MUX_SEL[0] => MUX4TO1_10BIT:MUX_PC.Select[0]
PC_MUX_SEL[1] => MUX4TO1_10BIT:MUX_PC.Select[1]
RF_EN => RegisterFile8x8:RF.WriteEN
INS_TYPE_MUX_SEL => MUX2TO1_3BIT:MUX_TYPE_SEL.Select
PLUS1_SEL => PLUS1_ADDER:PLUS1_ADDER.PLUS1_CTL
DATA_MEM_OUT[0] => MUX4TO1:MUX_D.IN3[0]
DATA_MEM_OUT[0] => ROUTER:ROUTER_LOGIC.IN_16Bit[0]
DATA_MEM_OUT[1] => MUX4TO1:MUX_D.IN3[1]
DATA_MEM_OUT[1] => ROUTER:ROUTER_LOGIC.IN_16Bit[1]
DATA_MEM_OUT[2] => MUX4TO1:MUX_D.IN3[2]
DATA_MEM_OUT[2] => ROUTER:ROUTER_LOGIC.IN_16Bit[2]
DATA_MEM_OUT[3] => MUX4TO1:MUX_D.IN3[3]
DATA_MEM_OUT[3] => ROUTER:ROUTER_LOGIC.IN_16Bit[3]
DATA_MEM_OUT[4] => MUX4TO1:MUX_D.IN3[4]
DATA_MEM_OUT[4] => ROUTER:ROUTER_LOGIC.IN_16Bit[4]
DATA_MEM_OUT[5] => MUX4TO1:MUX_D.IN3[5]
DATA_MEM_OUT[5] => ROUTER:ROUTER_LOGIC.IN_16Bit[5]
DATA_MEM_OUT[6] => MUX4TO1:MUX_D.IN3[6]
DATA_MEM_OUT[6] => ROUTER:ROUTER_LOGIC.IN_16Bit[6]
DATA_MEM_OUT[7] => MUX4TO1:MUX_D.IN3[7]
DATA_MEM_OUT[7] => ROUTER:ROUTER_LOGIC.IN_16Bit[7]
DATA_MEM_OUT[8] => MUX4TO1:MUX_D.IN2[0]
DATA_MEM_OUT[8] => ROUTER:ROUTER_LOGIC.IN_16Bit[8]
DATA_MEM_OUT[9] => MUX4TO1:MUX_D.IN2[1]
DATA_MEM_OUT[9] => ROUTER:ROUTER_LOGIC.IN_16Bit[9]
DATA_MEM_OUT[10] => MUX4TO1:MUX_D.IN2[2]
DATA_MEM_OUT[10] => ROUTER:ROUTER_LOGIC.IN_16Bit[10]
DATA_MEM_OUT[11] => MUX4TO1:MUX_D.IN2[3]
DATA_MEM_OUT[11] => ROUTER:ROUTER_LOGIC.IN_16Bit[11]
DATA_MEM_OUT[12] => MUX4TO1:MUX_D.IN2[4]
DATA_MEM_OUT[12] => ROUTER:ROUTER_LOGIC.IN_16Bit[12]
DATA_MEM_OUT[13] => MUX4TO1:MUX_D.IN2[5]
DATA_MEM_OUT[13] => ROUTER:ROUTER_LOGIC.IN_16Bit[13]
DATA_MEM_OUT[14] => MUX4TO1:MUX_D.IN2[6]
DATA_MEM_OUT[14] => ROUTER:ROUTER_LOGIC.IN_16Bit[14]
DATA_MEM_OUT[15] => MUX4TO1:MUX_D.IN2[7]
DATA_MEM_OUT[15] => ROUTER:ROUTER_LOGIC.IN_16Bit[15]
D_SEL[0] => MUX4TO1:MUX_D.Select[0]
D_SEL[1] => MUX4TO1:MUX_D.Select[1]
A_SEL[0] => MUX4TO1:MUX_A.Select[0]
A_SEL[1] => MUX4TO1:MUX_A.Select[1]
OAP[0] => ap_function:ALU.aop[0]
OAP[1] => ap_function:ALU.aop[1]
OAP[2] => ap_function:ALU.aop[2]
B_SEL[0] => MUX4TO1:MUX_B.Select[0]
B_SEL[1] => MUX4TO1:MUX_B.Select[1]
Product[0] <= Multiplier:Multiplier.Product[0]
Product[1] <= Multiplier:Multiplier.Product[1]
Product[2] <= Multiplier:Multiplier.Product[2]
Product[3] <= Multiplier:Multiplier.Product[3]
Product[4] <= Multiplier:Multiplier.Product[4]
Product[5] <= Multiplier:Multiplier.Product[5]
Product[6] <= Multiplier:Multiplier.Product[6]
Product[7] <= Multiplier:Multiplier.Product[7]
Product[8] <= Multiplier:Multiplier.Product[8]
Product[9] <= Multiplier:Multiplier.Product[9]
Product[10] <= Multiplier:Multiplier.Product[10]
Product[11] <= Multiplier:Multiplier.Product[11]
Product[12] <= Multiplier:Multiplier.Product[12]
Product[13] <= Multiplier:Multiplier.Product[13]
Product[14] <= Multiplier:Multiplier.Product[14]
Product[15] <= Multiplier:Multiplier.Product[15]
MULT_EN => Multiplier:Multiplier.Start
SR => SHIFTREG8:REG_A.ShiftRL[1]
SR => SHIFTREG8:REG_Q.ShiftRL[1]
SL => SHIFTREG8:REG_A.ShiftRL[0]
SL => SHIFTREG8:REG_Q.ShiftRL[0]
CO <= ap_function:ALU.cout
OVF <= ap_function:ALU.ovf
Z <= ap_function:ALU.z
N <= ap_function:ALU.n
ALUOUT[0] <= MUX2TO1_8BIT:MULT_SEL_A.Output[0]
ALUOUT[1] <= MUX2TO1_8BIT:MULT_SEL_A.Output[1]
ALUOUT[2] <= MUX2TO1_8BIT:MULT_SEL_A.Output[2]
ALUOUT[3] <= MUX2TO1_8BIT:MULT_SEL_A.Output[3]
ALUOUT[4] <= MUX2TO1_8BIT:MULT_SEL_A.Output[4]
ALUOUT[5] <= MUX2TO1_8BIT:MULT_SEL_A.Output[5]
ALUOUT[6] <= MUX2TO1_8BIT:MULT_SEL_A.Output[6]
ALUOUT[7] <= MUX2TO1_8BIT:MULT_SEL_A.Output[7]
DATA_MEM_ADDR_IN[0] <= CONCANITATING:inst2.Output[0]
DATA_MEM_ADDR_IN[1] <= CONCANITATING:inst2.Output[1]
DATA_MEM_ADDR_IN[2] <= CONCANITATING:inst2.Output[2]
DATA_MEM_ADDR_IN[3] <= CONCANITATING:inst2.Output[3]
DATA_MEM_ADDR_IN[4] <= CONCANITATING:inst2.Output[4]
DATA_MEM_ADDR_IN[5] <= CONCANITATING:inst2.Output[5]
DATA_MEM_ADDR_IN[6] <= CONCANITATING:inst2.Output[6]
DATA_MEM_ADDR_IN[7] <= CONCANITATING:inst2.Output[7]
DATA_MEM_ADDR_IN[8] <= CONCANITATING:inst2.Output[8]
DATA_MEM_ADDR_IN[9] <= CONCANITATING:inst2.Output[9]
DATA_MEM_SEL => DFF2:inst3.Enable
DATA_MEM_DATA_IN[0] <= MUX2TO1_16BIT:inst11.Output[0]
DATA_MEM_DATA_IN[1] <= MUX2TO1_16BIT:inst11.Output[1]
DATA_MEM_DATA_IN[2] <= MUX2TO1_16BIT:inst11.Output[2]
DATA_MEM_DATA_IN[3] <= MUX2TO1_16BIT:inst11.Output[3]
DATA_MEM_DATA_IN[4] <= MUX2TO1_16BIT:inst11.Output[4]
DATA_MEM_DATA_IN[5] <= MUX2TO1_16BIT:inst11.Output[5]
DATA_MEM_DATA_IN[6] <= MUX2TO1_16BIT:inst11.Output[6]
DATA_MEM_DATA_IN[7] <= MUX2TO1_16BIT:inst11.Output[7]
DATA_MEM_DATA_IN[8] <= MUX2TO1_16BIT:inst11.Output[8]
DATA_MEM_DATA_IN[9] <= MUX2TO1_16BIT:inst11.Output[9]
DATA_MEM_DATA_IN[10] <= MUX2TO1_16BIT:inst11.Output[10]
DATA_MEM_DATA_IN[11] <= MUX2TO1_16BIT:inst11.Output[11]
DATA_MEM_DATA_IN[12] <= MUX2TO1_16BIT:inst11.Output[12]
DATA_MEM_DATA_IN[13] <= MUX2TO1_16BIT:inst11.Output[13]
DATA_MEM_DATA_IN[14] <= MUX2TO1_16BIT:inst11.Output[14]
DATA_MEM_DATA_IN[15] <= MUX2TO1_16BIT:inst11.Output[15]
WB_SEL => MUX2TO1_16BIT:inst11.Select
UL_SEL => ROUTER:ROUTER_LOGIC.Select
instr_mem_out[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[8] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[9] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[10] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[11] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[12] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[13] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[14] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
instr_mem_out[15] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
OPCODE[0] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
OPCODE[1] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
OPCODE[2] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
OPCODE[3] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
OUT_Q[0] <= SHIFTREG8:REG_Q.Q[0]
OUT_Q[1] <= SHIFTREG8:REG_Q.Q[1]
OUT_Q[2] <= SHIFTREG8:REG_Q.Q[2]
OUT_Q[3] <= SHIFTREG8:REG_Q.Q[3]
OUT_Q[4] <= SHIFTREG8:REG_Q.Q[4]
OUT_Q[5] <= SHIFTREG8:REG_Q.Q[5]
OUT_Q[6] <= SHIFTREG8:REG_Q.Q[6]
OUT_Q[7] <= SHIFTREG8:REG_Q.Q[7]
READ_DATA_A[0] <= RegisterFile8x8:RF.Read_DataA[0]
READ_DATA_A[1] <= RegisterFile8x8:RF.Read_DataA[1]
READ_DATA_A[2] <= RegisterFile8x8:RF.Read_DataA[2]
READ_DATA_A[3] <= RegisterFile8x8:RF.Read_DataA[3]
READ_DATA_A[4] <= RegisterFile8x8:RF.Read_DataA[4]
READ_DATA_A[5] <= RegisterFile8x8:RF.Read_DataA[5]
READ_DATA_A[6] <= RegisterFile8x8:RF.Read_DataA[6]
READ_DATA_A[7] <= RegisterFile8x8:RF.Read_DataA[7]
READ_DATA_B[0] <= RegisterFile8x8:RF.Read_DataB[0]
READ_DATA_B[1] <= RegisterFile8x8:RF.Read_DataB[1]
READ_DATA_B[2] <= RegisterFile8x8:RF.Read_DataB[2]
READ_DATA_B[3] <= RegisterFile8x8:RF.Read_DataB[3]
READ_DATA_B[4] <= RegisterFile8x8:RF.Read_DataB[4]
READ_DATA_B[5] <= RegisterFile8x8:RF.Read_DataB[5]
READ_DATA_B[6] <= RegisterFile8x8:RF.Read_DataB[6]
READ_DATA_B[7] <= RegisterFile8x8:RF.Read_DataB[7]
RF_OUT_A[0] <= RegisterFile8x8:RF.Read_DataA[0]
RF_OUT_A[1] <= RegisterFile8x8:RF.Read_DataA[1]
RF_OUT_A[2] <= RegisterFile8x8:RF.Read_DataA[2]
RF_OUT_A[3] <= RegisterFile8x8:RF.Read_DataA[3]
RF_OUT_A[4] <= RegisterFile8x8:RF.Read_DataA[4]
RF_OUT_A[5] <= RegisterFile8x8:RF.Read_DataA[5]
RF_OUT_A[6] <= RegisterFile8x8:RF.Read_DataA[6]
RF_OUT_A[7] <= RegisterFile8x8:RF.Read_DataA[7]
RF_OUT_B[0] <= RegisterFile8x8:RF.Read_DataB[0]
RF_OUT_B[1] <= RegisterFile8x8:RF.Read_DataB[1]
RF_OUT_B[2] <= RegisterFile8x8:RF.Read_DataB[2]
RF_OUT_B[3] <= RegisterFile8x8:RF.Read_DataB[3]
RF_OUT_B[4] <= RegisterFile8x8:RF.Read_DataB[4]
RF_OUT_B[5] <= RegisterFile8x8:RF.Read_DataB[5]
RF_OUT_B[6] <= RegisterFile8x8:RF.Read_DataB[6]
RF_OUT_B[7] <= RegisterFile8x8:RF.Read_DataB[7]
RF_R_ADDR_B[0] <= MUX2TO1_3BIT:MUX_TYPE_SEL.Output[0]
RF_R_ADDR_B[1] <= MUX2TO1_3BIT:MUX_TYPE_SEL.Output[1]
RF_R_ADDR_B[2] <= MUX2TO1_3BIT:MUX_TYPE_SEL.Output[2]
RF_W_ADDR[0] <= PLUS1_ADDER:PLUS1_ADDER.Output[0]
RF_W_ADDR[1] <= PLUS1_ADDER:PLUS1_ADDER.Output[1]
RF_W_ADDR[2] <= PLUS1_ADDER:PLUS1_ADDER.Output[2]
RF_W_DATA[0] <= MUX4TO1:MUX_D.Output[0]
RF_W_DATA[1] <= MUX4TO1:MUX_D.Output[1]
RF_W_DATA[2] <= MUX4TO1:MUX_D.Output[2]
RF_W_DATA[3] <= MUX4TO1:MUX_D.Output[3]
RF_W_DATA[4] <= MUX4TO1:MUX_D.Output[4]
RF_W_DATA[5] <= MUX4TO1:MUX_D.Output[5]
RF_W_DATA[6] <= MUX4TO1:MUX_D.Output[6]
RF_W_DATA[7] <= MUX4TO1:MUX_D.Output[7]
WR_EN => DATAMEM:inst5.wren


|CPU|Datapath:inst|DFF1:REG_Qm1
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
D => Q.DATAB
CLK => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|SHIFTREG8:REG_Q
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
ShiftRL[0] => Equal0.IN1
ShiftRL[0] => Equal1.IN0
ShiftRL[1] => Equal0.IN0
ShiftRL[1] => Equal1.IN1
SIR => Q.DATAB
SIL => Q.DATAB
SOR <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOL <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|SHIFTREG8:REG_A
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
ShiftRL[0] => Equal0.IN1
ShiftRL[0] => Equal1.IN0
ShiftRL[1] => Equal0.IN0
ShiftRL[1] => Equal1.IN1
SIR => Q.DATAB
SIL => Q.DATAB
SOR <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SOL <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|MUX2TO1:MUX_S
IN0 => Output.DATAA
IN1 => Output.DATAB
Select => Decoder0.IN0
Output <= Output.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|MUX2TO1_8BIT:MULT_SEL_A
IN0[0] => Output.DATAA
IN0[1] => Output.DATAA
IN0[2] => Output.DATAA
IN0[3] => Output.DATAA
IN0[4] => Output.DATAA
IN0[5] => Output.DATAA
IN0[6] => Output.DATAA
IN0[7] => Output.DATAA
IN1[0] => Output.DATAB
IN1[1] => Output.DATAB
IN1[2] => Output.DATAB
IN1[3] => Output.DATAB
IN1[4] => Output.DATAB
IN1[5] => Output.DATAB
IN1[6] => Output.DATAB
IN1[7] => Output.DATAB
Select => Decoder0.IN0
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ap_function:ALU
a[0] => temp.IN1
a[0] => carry.IN1
a[0] => temp.IN0
a[0] => temp.IN0
a[0] => temp.IN0
a[0] => temp.IN0
a[0] => Add0.IN15
a[0] => temp.IN0
a[1] => temp.IN1
a[1] => carry.IN1
a[1] => temp.IN0
a[1] => temp.IN0
a[1] => temp.IN0
a[1] => temp.IN0
a[1] => Add0.IN14
a[1] => temp.IN0
a[2] => temp.IN1
a[2] => carry.IN1
a[2] => temp.IN0
a[2] => temp.IN0
a[2] => temp.IN0
a[2] => temp.IN0
a[2] => Add0.IN13
a[2] => temp.IN0
a[3] => temp.IN1
a[3] => carry.IN1
a[3] => temp.IN0
a[3] => temp.IN0
a[3] => temp.IN0
a[3] => temp.IN0
a[3] => Add0.IN12
a[3] => temp.IN0
a[4] => temp.IN1
a[4] => carry.IN1
a[4] => temp.IN0
a[4] => temp.IN0
a[4] => temp.IN0
a[4] => temp.IN0
a[4] => Add0.IN11
a[4] => temp.IN0
a[5] => temp.IN1
a[5] => carry.IN1
a[5] => temp.IN0
a[5] => temp.IN0
a[5] => temp.IN0
a[5] => temp.IN0
a[5] => Add0.IN10
a[5] => temp.IN0
a[6] => temp.IN1
a[6] => carry.IN1
a[6] => temp.IN0
a[6] => temp.IN0
a[6] => temp.IN0
a[6] => temp.IN0
a[6] => Add0.IN9
a[6] => temp.IN0
a[7] => temp.IN1
a[7] => carry.IN1
a[7] => temp.IN0
a[7] => temp.IN0
a[7] => temp.IN0
a[7] => temp.IN0
a[7] => temp.IN0
a[7] => Add0.IN16
b[0] => temp.IN1
b[0] => carry.IN1
b[0] => temp.IN1
b[0] => temp.IN1
b[0] => temp.IN1
b[0] => temp.IN1
b[0] => temp.IN1
b[0] => Add1.IN16
b[1] => temp.IN1
b[1] => carry.IN1
b[1] => temp.IN1
b[1] => temp.IN1
b[1] => temp.IN1
b[1] => temp.IN1
b[1] => temp.IN1
b[1] => Add1.IN15
b[2] => temp.IN1
b[2] => carry.IN1
b[2] => temp.IN1
b[2] => temp.IN1
b[2] => temp.IN1
b[2] => temp.IN1
b[2] => temp.IN1
b[2] => Add1.IN14
b[3] => temp.IN1
b[3] => carry.IN1
b[3] => temp.IN1
b[3] => temp.IN1
b[3] => temp.IN1
b[3] => temp.IN1
b[3] => temp.IN1
b[3] => Add1.IN13
b[4] => temp.IN1
b[4] => carry.IN1
b[4] => temp.IN1
b[4] => temp.IN1
b[4] => temp.IN1
b[4] => temp.IN1
b[4] => temp.IN1
b[4] => Add1.IN12
b[5] => temp.IN1
b[5] => carry.IN1
b[5] => temp.IN1
b[5] => temp.IN1
b[5] => temp.IN1
b[5] => temp.IN1
b[5] => temp.IN1
b[5] => Add1.IN11
b[6] => temp.IN1
b[6] => carry.IN1
b[6] => temp.IN1
b[6] => temp.IN1
b[6] => temp.IN1
b[6] => temp.IN1
b[6] => temp.IN1
b[6] => Add1.IN10
b[7] => temp.IN1
b[7] => carry.IN1
b[7] => temp.IN1
b[7] => temp.IN1
b[7] => temp.IN1
b[7] => temp.IN1
b[7] => temp.IN1
b[7] => Add1.IN9
aop[0] => Mux8.IN10
aop[0] => Mux9.IN10
aop[0] => Mux10.IN10
aop[0] => Mux11.IN10
aop[0] => Mux12.IN10
aop[0] => Mux13.IN10
aop[0] => Mux14.IN10
aop[0] => Mux15.IN10
aop[0] => Mux16.IN10
aop[0] => Mux7.IN10
aop[0] => Mux6.IN10
aop[0] => Mux5.IN10
aop[0] => Mux4.IN10
aop[0] => Mux3.IN10
aop[0] => Mux2.IN10
aop[0] => Mux1.IN10
aop[0] => Mux0.IN10
aop[1] => Mux8.IN9
aop[1] => Mux9.IN9
aop[1] => Mux10.IN9
aop[1] => Mux11.IN9
aop[1] => Mux12.IN9
aop[1] => Mux13.IN9
aop[1] => Mux14.IN9
aop[1] => Mux15.IN9
aop[1] => Mux16.IN9
aop[1] => Mux7.IN9
aop[1] => Mux6.IN9
aop[1] => Mux5.IN9
aop[1] => Mux4.IN9
aop[1] => Mux3.IN9
aop[1] => Mux2.IN9
aop[1] => Mux1.IN9
aop[1] => Mux0.IN9
aop[2] => Mux8.IN8
aop[2] => Mux9.IN8
aop[2] => Mux10.IN8
aop[2] => Mux11.IN8
aop[2] => Mux12.IN8
aop[2] => Mux13.IN8
aop[2] => Mux14.IN8
aop[2] => Mux15.IN8
aop[2] => Mux16.IN8
aop[2] => Mux7.IN8
aop[2] => Mux6.IN8
aop[2] => Mux5.IN8
aop[2] => Mux4.IN8
aop[2] => Mux3.IN8
aop[2] => Mux2.IN8
aop[2] => Mux1.IN8
aop[2] => Mux0.IN8
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ovf <= ovf.DB_MAX_OUTPUT_PORT_TYPE
cin => temp.IN1
cin => carry.IN1
cin => temp.IN1
cin => carry.IN1
cin => temp.IN1
cin => carry.IN1
cout <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
n <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|MUX4TO1:MUX_A
IN0[0] => Mux7.IN0
IN0[1] => Mux6.IN0
IN0[2] => Mux5.IN0
IN0[3] => Mux4.IN0
IN0[4] => Mux3.IN0
IN0[5] => Mux2.IN0
IN0[6] => Mux1.IN0
IN0[7] => Mux0.IN0
IN1[0] => Mux7.IN1
IN1[1] => Mux6.IN1
IN1[2] => Mux5.IN1
IN1[3] => Mux4.IN1
IN1[4] => Mux3.IN1
IN1[5] => Mux2.IN1
IN1[6] => Mux1.IN1
IN1[7] => Mux0.IN1
IN2[0] => Mux7.IN2
IN2[1] => Mux6.IN2
IN2[2] => Mux5.IN2
IN2[3] => Mux4.IN2
IN2[4] => Mux3.IN2
IN2[5] => Mux2.IN2
IN2[6] => Mux1.IN2
IN2[7] => Mux0.IN2
IN3[0] => Mux7.IN3
IN3[1] => Mux6.IN3
IN3[2] => Mux5.IN3
IN3[3] => Mux4.IN3
IN3[4] => Mux3.IN3
IN3[5] => Mux2.IN3
IN3[6] => Mux1.IN3
IN3[7] => Mux0.IN3
Select[0] => Mux0.IN5
Select[0] => Mux1.IN5
Select[0] => Mux2.IN5
Select[0] => Mux3.IN5
Select[0] => Mux4.IN5
Select[0] => Mux5.IN5
Select[0] => Mux6.IN5
Select[0] => Mux7.IN5
Select[1] => Mux0.IN4
Select[1] => Mux1.IN4
Select[1] => Mux2.IN4
Select[1] => Mux3.IN4
Select[1] => Mux4.IN4
Select[1] => Mux5.IN4
Select[1] => Mux6.IN4
Select[1] => Mux7.IN4
Output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|PCREG:REG_PC
CLK => Address[0]~reg0.CLK
CLK => Address[1]~reg0.CLK
CLK => Address[2]~reg0.CLK
CLK => Address[3]~reg0.CLK
CLK => Address[4]~reg0.CLK
CLK => Address[5]~reg0.CLK
CLK => Address[6]~reg0.CLK
CLK => Address[7]~reg0.CLK
CLK => Address[8]~reg0.CLK
CLK => Address[9]~reg0.CLK
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
RST => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
EN => Address.OUTPUTSELECT
New_Address[0] => Add0.IN20
New_Address[1] => Add0.IN19
New_Address[2] => Add0.IN18
New_Address[3] => Add0.IN17
New_Address[4] => Add0.IN16
New_Address[5] => Add0.IN15
New_Address[6] => Add0.IN14
New_Address[7] => Add0.IN13
New_Address[8] => Add0.IN12
New_Address[9] => Add0.IN11
Address[0] <= Address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[1] <= Address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[2] <= Address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[3] <= Address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[4] <= Address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[5] <= Address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[6] <= Address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[7] <= Address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[8] <= Address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[9] <= Address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|MUX4TO1_10BIT:MUX_PC
IN0[0] => Mux9.IN0
IN0[1] => Mux8.IN0
IN0[2] => Mux7.IN0
IN0[3] => Mux6.IN0
IN0[4] => Mux5.IN0
IN0[5] => Mux4.IN0
IN0[6] => Mux3.IN0
IN0[7] => Mux2.IN0
IN0[8] => Mux1.IN0
IN0[9] => Mux0.IN0
IN1[0] => Mux9.IN1
IN1[1] => Mux8.IN1
IN1[2] => Mux7.IN1
IN1[3] => Mux6.IN1
IN1[4] => Mux5.IN1
IN1[5] => Mux4.IN1
IN1[6] => Mux3.IN1
IN1[7] => Mux2.IN1
IN1[8] => Mux1.IN1
IN1[9] => Mux0.IN1
IN2[0] => Mux9.IN2
IN2[1] => Mux8.IN2
IN2[2] => Mux7.IN2
IN2[3] => Mux6.IN2
IN2[4] => Mux5.IN2
IN2[5] => Mux4.IN2
IN2[6] => Mux3.IN2
IN2[7] => Mux2.IN2
IN2[8] => Mux1.IN2
IN2[9] => Mux0.IN2
IN3[0] => Mux9.IN3
IN3[1] => Mux8.IN3
IN3[2] => Mux7.IN3
IN3[3] => Mux6.IN3
IN3[4] => Mux5.IN3
IN3[5] => Mux4.IN3
IN3[6] => Mux3.IN3
IN3[7] => Mux2.IN3
IN3[8] => Mux1.IN3
IN3[9] => Mux0.IN3
Select[0] => Mux0.IN5
Select[0] => Mux1.IN5
Select[0] => Mux2.IN5
Select[0] => Mux3.IN5
Select[0] => Mux4.IN5
Select[0] => Mux5.IN5
Select[0] => Mux6.IN5
Select[0] => Mux7.IN5
Select[0] => Mux8.IN5
Select[0] => Mux9.IN5
Select[1] => Mux0.IN4
Select[1] => Mux1.IN4
Select[1] => Mux2.IN4
Select[1] => Mux3.IN4
Select[1] => Mux4.IN4
Select[1] => Mux5.IN4
Select[1] => Mux6.IN4
Select[1] => Mux7.IN4
Select[1] => Mux8.IN4
Select[1] => Mux9.IN4
Output[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|REG16:inst7
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
CLK => Q[2]~reg0.CLK
CLK => Q[3]~reg0.CLK
CLK => Q[4]~reg0.CLK
CLK => Q[5]~reg0.CLK
CLK => Q[6]~reg0.CLK
CLK => Q[7]~reg0.CLK
CLK => Q[8]~reg0.CLK
CLK => Q[9]~reg0.CLK
CLK => Q[10]~reg0.CLK
CLK => Q[11]~reg0.CLK
CLK => Q[12]~reg0.CLK
CLK => Q[13]~reg0.CLK
CLK => Q[14]~reg0.CLK
CLK => Q[15]~reg0.CLK
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
RST => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT
EN => Q.OUTPUTSELECT


|CPU|Datapath:inst|CONCANITATING:inst1
IN_2Bit[0] => Output[8].DATAIN
IN_2Bit[1] => Output[9].DATAIN
IN_8Bit[0] => Output[0].DATAIN
IN_8Bit[1] => Output[1].DATAIN
IN_8Bit[2] => Output[2].DATAIN
IN_8Bit[3] => Output[3].DATAIN
IN_8Bit[4] => Output[4].DATAIN
IN_8Bit[5] => Output[5].DATAIN
IN_8Bit[6] => Output[6].DATAIN
IN_8Bit[7] => Output[7].DATAIN
Output[0] <= IN_8Bit[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= IN_8Bit[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= IN_8Bit[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= IN_8Bit[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= IN_8Bit[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= IN_8Bit[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= IN_8Bit[6].DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= IN_8Bit[7].DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= IN_2Bit[0].DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= IN_2Bit[1].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|RegisterFile8x8:RF
CLK => reg7[0].CLK
CLK => reg7[1].CLK
CLK => reg7[2].CLK
CLK => reg7[3].CLK
CLK => reg7[4].CLK
CLK => reg7[5].CLK
CLK => reg7[6].CLK
CLK => reg7[7].CLK
CLK => reg6[0].CLK
CLK => reg6[1].CLK
CLK => reg6[2].CLK
CLK => reg6[3].CLK
CLK => reg6[4].CLK
CLK => reg6[5].CLK
CLK => reg6[6].CLK
CLK => reg6[7].CLK
CLK => reg5[0].CLK
CLK => reg5[1].CLK
CLK => reg5[2].CLK
CLK => reg5[3].CLK
CLK => reg5[4].CLK
CLK => reg5[5].CLK
CLK => reg5[6].CLK
CLK => reg5[7].CLK
CLK => reg4[0].CLK
CLK => reg4[1].CLK
CLK => reg4[2].CLK
CLK => reg4[3].CLK
CLK => reg4[4].CLK
CLK => reg4[5].CLK
CLK => reg4[6].CLK
CLK => reg4[7].CLK
CLK => reg3[0].CLK
CLK => reg3[1].CLK
CLK => reg3[2].CLK
CLK => reg3[3].CLK
CLK => reg3[4].CLK
CLK => reg3[5].CLK
CLK => reg3[6].CLK
CLK => reg3[7].CLK
CLK => reg2[0].CLK
CLK => reg2[1].CLK
CLK => reg2[2].CLK
CLK => reg2[3].CLK
CLK => reg2[4].CLK
CLK => reg2[5].CLK
CLK => reg2[6].CLK
CLK => reg2[7].CLK
CLK => reg1[0].CLK
CLK => reg1[1].CLK
CLK => reg1[2].CLK
CLK => reg1[3].CLK
CLK => reg1[4].CLK
CLK => reg1[5].CLK
CLK => reg1[6].CLK
CLK => reg1[7].CLK
CLK => reg0[0].CLK
CLK => reg0[1].CLK
CLK => reg0[2].CLK
CLK => reg0[3].CLK
CLK => reg0[4].CLK
CLK => reg0[5].CLK
CLK => reg0[6].CLK
CLK => reg0[7].CLK
WriteEN => reg7.OUTPUTSELECT
WriteEN => reg7.OUTPUTSELECT
WriteEN => reg7.OUTPUTSELECT
WriteEN => reg7.OUTPUTSELECT
WriteEN => reg7.OUTPUTSELECT
WriteEN => reg7.OUTPUTSELECT
WriteEN => reg7.OUTPUTSELECT
WriteEN => reg7.OUTPUTSELECT
WriteEN => reg6.OUTPUTSELECT
WriteEN => reg6.OUTPUTSELECT
WriteEN => reg6.OUTPUTSELECT
WriteEN => reg6.OUTPUTSELECT
WriteEN => reg6.OUTPUTSELECT
WriteEN => reg6.OUTPUTSELECT
WriteEN => reg6.OUTPUTSELECT
WriteEN => reg6.OUTPUTSELECT
WriteEN => reg5.OUTPUTSELECT
WriteEN => reg5.OUTPUTSELECT
WriteEN => reg5.OUTPUTSELECT
WriteEN => reg5.OUTPUTSELECT
WriteEN => reg5.OUTPUTSELECT
WriteEN => reg5.OUTPUTSELECT
WriteEN => reg5.OUTPUTSELECT
WriteEN => reg5.OUTPUTSELECT
WriteEN => reg4.OUTPUTSELECT
WriteEN => reg4.OUTPUTSELECT
WriteEN => reg4.OUTPUTSELECT
WriteEN => reg4.OUTPUTSELECT
WriteEN => reg4.OUTPUTSELECT
WriteEN => reg4.OUTPUTSELECT
WriteEN => reg4.OUTPUTSELECT
WriteEN => reg4.OUTPUTSELECT
WriteEN => reg3.OUTPUTSELECT
WriteEN => reg3.OUTPUTSELECT
WriteEN => reg3.OUTPUTSELECT
WriteEN => reg3.OUTPUTSELECT
WriteEN => reg3.OUTPUTSELECT
WriteEN => reg3.OUTPUTSELECT
WriteEN => reg3.OUTPUTSELECT
WriteEN => reg3.OUTPUTSELECT
WriteEN => reg2.OUTPUTSELECT
WriteEN => reg2.OUTPUTSELECT
WriteEN => reg2.OUTPUTSELECT
WriteEN => reg2.OUTPUTSELECT
WriteEN => reg2.OUTPUTSELECT
WriteEN => reg2.OUTPUTSELECT
WriteEN => reg2.OUTPUTSELECT
WriteEN => reg2.OUTPUTSELECT
WriteEN => reg1.OUTPUTSELECT
WriteEN => reg1.OUTPUTSELECT
WriteEN => reg1.OUTPUTSELECT
WriteEN => reg1.OUTPUTSELECT
WriteEN => reg1.OUTPUTSELECT
WriteEN => reg1.OUTPUTSELECT
WriteEN => reg1.OUTPUTSELECT
WriteEN => reg1.OUTPUTSELECT
WriteEN => reg0.OUTPUTSELECT
WriteEN => reg0.OUTPUTSELECT
WriteEN => reg0.OUTPUTSELECT
WriteEN => reg0.OUTPUTSELECT
WriteEN => reg0.OUTPUTSELECT
WriteEN => reg0.OUTPUTSELECT
WriteEN => reg0.OUTPUTSELECT
WriteEN => reg0.OUTPUTSELECT
RST => reg0.OUTPUTSELECT
RST => reg0.OUTPUTSELECT
RST => reg0.OUTPUTSELECT
RST => reg0.OUTPUTSELECT
RST => reg0.OUTPUTSELECT
RST => reg0.OUTPUTSELECT
RST => reg0.OUTPUTSELECT
RST => reg0.OUTPUTSELECT
RST => reg1.OUTPUTSELECT
RST => reg1.OUTPUTSELECT
RST => reg1.OUTPUTSELECT
RST => reg1.OUTPUTSELECT
RST => reg1.OUTPUTSELECT
RST => reg1.OUTPUTSELECT
RST => reg1.OUTPUTSELECT
RST => reg1.OUTPUTSELECT
RST => reg2.OUTPUTSELECT
RST => reg2.OUTPUTSELECT
RST => reg2.OUTPUTSELECT
RST => reg2.OUTPUTSELECT
RST => reg2.OUTPUTSELECT
RST => reg2.OUTPUTSELECT
RST => reg2.OUTPUTSELECT
RST => reg2.OUTPUTSELECT
RST => reg3.OUTPUTSELECT
RST => reg3.OUTPUTSELECT
RST => reg3.OUTPUTSELECT
RST => reg3.OUTPUTSELECT
RST => reg3.OUTPUTSELECT
RST => reg3.OUTPUTSELECT
RST => reg3.OUTPUTSELECT
RST => reg3.OUTPUTSELECT
RST => reg4.OUTPUTSELECT
RST => reg4.OUTPUTSELECT
RST => reg4.OUTPUTSELECT
RST => reg4.OUTPUTSELECT
RST => reg4.OUTPUTSELECT
RST => reg4.OUTPUTSELECT
RST => reg4.OUTPUTSELECT
RST => reg4.OUTPUTSELECT
RST => reg5.OUTPUTSELECT
RST => reg5.OUTPUTSELECT
RST => reg5.OUTPUTSELECT
RST => reg5.OUTPUTSELECT
RST => reg5.OUTPUTSELECT
RST => reg5.OUTPUTSELECT
RST => reg5.OUTPUTSELECT
RST => reg5.OUTPUTSELECT
RST => reg6.OUTPUTSELECT
RST => reg6.OUTPUTSELECT
RST => reg6.OUTPUTSELECT
RST => reg6.OUTPUTSELECT
RST => reg6.OUTPUTSELECT
RST => reg6.OUTPUTSELECT
RST => reg6.OUTPUTSELECT
RST => reg6.OUTPUTSELECT
RST => reg7.OUTPUTSELECT
RST => reg7.OUTPUTSELECT
RST => reg7.OUTPUTSELECT
RST => reg7.OUTPUTSELECT
RST => reg7.OUTPUTSELECT
RST => reg7.OUTPUTSELECT
RST => reg7.OUTPUTSELECT
RST => reg7.OUTPUTSELECT
Write_Address[0] => Decoder0.IN2
Write_Address[1] => Decoder0.IN1
Write_Address[2] => Decoder0.IN0
Write_Data[0] => reg7.DATAB
Write_Data[0] => reg6.DATAB
Write_Data[0] => reg5.DATAB
Write_Data[0] => reg4.DATAB
Write_Data[0] => reg3.DATAB
Write_Data[0] => reg2.DATAB
Write_Data[0] => reg1.DATAB
Write_Data[0] => reg0.DATAB
Write_Data[1] => reg7.DATAB
Write_Data[1] => reg6.DATAB
Write_Data[1] => reg5.DATAB
Write_Data[1] => reg4.DATAB
Write_Data[1] => reg3.DATAB
Write_Data[1] => reg2.DATAB
Write_Data[1] => reg1.DATAB
Write_Data[1] => reg0.DATAB
Write_Data[2] => reg7.DATAB
Write_Data[2] => reg6.DATAB
Write_Data[2] => reg5.DATAB
Write_Data[2] => reg4.DATAB
Write_Data[2] => reg3.DATAB
Write_Data[2] => reg2.DATAB
Write_Data[2] => reg1.DATAB
Write_Data[2] => reg0.DATAB
Write_Data[3] => reg7.DATAB
Write_Data[3] => reg6.DATAB
Write_Data[3] => reg5.DATAB
Write_Data[3] => reg4.DATAB
Write_Data[3] => reg3.DATAB
Write_Data[3] => reg2.DATAB
Write_Data[3] => reg1.DATAB
Write_Data[3] => reg0.DATAB
Write_Data[4] => reg7.DATAB
Write_Data[4] => reg6.DATAB
Write_Data[4] => reg5.DATAB
Write_Data[4] => reg4.DATAB
Write_Data[4] => reg3.DATAB
Write_Data[4] => reg2.DATAB
Write_Data[4] => reg1.DATAB
Write_Data[4] => reg0.DATAB
Write_Data[5] => reg7.DATAB
Write_Data[5] => reg6.DATAB
Write_Data[5] => reg5.DATAB
Write_Data[5] => reg4.DATAB
Write_Data[5] => reg3.DATAB
Write_Data[5] => reg2.DATAB
Write_Data[5] => reg1.DATAB
Write_Data[5] => reg0.DATAB
Write_Data[6] => reg7.DATAB
Write_Data[6] => reg6.DATAB
Write_Data[6] => reg5.DATAB
Write_Data[6] => reg4.DATAB
Write_Data[6] => reg3.DATAB
Write_Data[6] => reg2.DATAB
Write_Data[6] => reg1.DATAB
Write_Data[6] => reg0.DATAB
Write_Data[7] => reg7.DATAB
Write_Data[7] => reg6.DATAB
Write_Data[7] => reg5.DATAB
Write_Data[7] => reg4.DATAB
Write_Data[7] => reg3.DATAB
Write_Data[7] => reg2.DATAB
Write_Data[7] => reg1.DATAB
Write_Data[7] => reg0.DATAB
Read_AddressA[0] => Equal0.IN31
Read_AddressA[0] => Equal1.IN0
Read_AddressA[0] => Equal2.IN31
Read_AddressA[0] => Equal3.IN1
Read_AddressA[0] => Equal4.IN31
Read_AddressA[0] => Equal5.IN1
Read_AddressA[0] => Equal6.IN31
Read_AddressA[0] => Equal7.IN2
Read_AddressA[1] => Equal0.IN30
Read_AddressA[1] => Equal1.IN31
Read_AddressA[1] => Equal2.IN0
Read_AddressA[1] => Equal3.IN0
Read_AddressA[1] => Equal4.IN30
Read_AddressA[1] => Equal5.IN31
Read_AddressA[1] => Equal6.IN1
Read_AddressA[1] => Equal7.IN1
Read_AddressA[2] => Equal0.IN29
Read_AddressA[2] => Equal1.IN30
Read_AddressA[2] => Equal2.IN30
Read_AddressA[2] => Equal3.IN31
Read_AddressA[2] => Equal4.IN0
Read_AddressA[2] => Equal5.IN0
Read_AddressA[2] => Equal6.IN0
Read_AddressA[2] => Equal7.IN0
Read_DataA[0] <= Read_DataA.DB_MAX_OUTPUT_PORT_TYPE
Read_DataA[1] <= Read_DataA.DB_MAX_OUTPUT_PORT_TYPE
Read_DataA[2] <= Read_DataA.DB_MAX_OUTPUT_PORT_TYPE
Read_DataA[3] <= Read_DataA.DB_MAX_OUTPUT_PORT_TYPE
Read_DataA[4] <= Read_DataA.DB_MAX_OUTPUT_PORT_TYPE
Read_DataA[5] <= Read_DataA.DB_MAX_OUTPUT_PORT_TYPE
Read_DataA[6] <= Read_DataA.DB_MAX_OUTPUT_PORT_TYPE
Read_DataA[7] <= Read_DataA.DB_MAX_OUTPUT_PORT_TYPE
Read_AddressB[0] => Equal8.IN31
Read_AddressB[0] => Equal9.IN0
Read_AddressB[0] => Equal10.IN31
Read_AddressB[0] => Equal11.IN1
Read_AddressB[0] => Equal12.IN31
Read_AddressB[0] => Equal13.IN1
Read_AddressB[0] => Equal14.IN31
Read_AddressB[0] => Equal15.IN2
Read_AddressB[1] => Equal8.IN30
Read_AddressB[1] => Equal9.IN31
Read_AddressB[1] => Equal10.IN0
Read_AddressB[1] => Equal11.IN0
Read_AddressB[1] => Equal12.IN30
Read_AddressB[1] => Equal13.IN31
Read_AddressB[1] => Equal14.IN1
Read_AddressB[1] => Equal15.IN1
Read_AddressB[2] => Equal8.IN29
Read_AddressB[2] => Equal9.IN30
Read_AddressB[2] => Equal10.IN30
Read_AddressB[2] => Equal11.IN31
Read_AddressB[2] => Equal12.IN0
Read_AddressB[2] => Equal13.IN0
Read_AddressB[2] => Equal14.IN0
Read_AddressB[2] => Equal15.IN0
Read_DataB[0] <= Read_DataB.DB_MAX_OUTPUT_PORT_TYPE
Read_DataB[1] <= Read_DataB.DB_MAX_OUTPUT_PORT_TYPE
Read_DataB[2] <= Read_DataB.DB_MAX_OUTPUT_PORT_TYPE
Read_DataB[3] <= Read_DataB.DB_MAX_OUTPUT_PORT_TYPE
Read_DataB[4] <= Read_DataB.DB_MAX_OUTPUT_PORT_TYPE
Read_DataB[5] <= Read_DataB.DB_MAX_OUTPUT_PORT_TYPE
Read_DataB[6] <= Read_DataB.DB_MAX_OUTPUT_PORT_TYPE
Read_DataB[7] <= Read_DataB.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|MUX2TO1_3BIT:MUX_TYPE_SEL
IN0[0] => Output.DATAA
IN0[1] => Output.DATAA
IN0[2] => Output.DATAA
IN1[0] => Output.DATAB
IN1[1] => Output.DATAB
IN1[2] => Output.DATAB
Select => Decoder0.IN0
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|PLUS1_ADDER:PLUS1_ADDER
Plus1[0] => Add0.IN6
Plus1[1] => Add0.IN5
Plus1[2] => Add0.IN4
Plus0[0] => Output.DATAA
Plus0[1] => Output.DATAA
Plus0[2] => Output.DATAA
PLUS1_CTL => Decoder0.IN0
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|MUX4TO1:MUX_D
IN0[0] => Mux7.IN0
IN0[1] => Mux6.IN0
IN0[2] => Mux5.IN0
IN0[3] => Mux4.IN0
IN0[4] => Mux3.IN0
IN0[5] => Mux2.IN0
IN0[6] => Mux1.IN0
IN0[7] => Mux0.IN0
IN1[0] => Mux7.IN1
IN1[1] => Mux6.IN1
IN1[2] => Mux5.IN1
IN1[3] => Mux4.IN1
IN1[4] => Mux3.IN1
IN1[5] => Mux2.IN1
IN1[6] => Mux1.IN1
IN1[7] => Mux0.IN1
IN2[0] => Mux7.IN2
IN2[1] => Mux6.IN2
IN2[2] => Mux5.IN2
IN2[3] => Mux4.IN2
IN2[4] => Mux3.IN2
IN2[5] => Mux2.IN2
IN2[6] => Mux1.IN2
IN2[7] => Mux0.IN2
IN3[0] => Mux7.IN3
IN3[1] => Mux6.IN3
IN3[2] => Mux5.IN3
IN3[3] => Mux4.IN3
IN3[4] => Mux3.IN3
IN3[5] => Mux2.IN3
IN3[6] => Mux1.IN3
IN3[7] => Mux0.IN3
Select[0] => Mux0.IN5
Select[0] => Mux1.IN5
Select[0] => Mux2.IN5
Select[0] => Mux3.IN5
Select[0] => Mux4.IN5
Select[0] => Mux5.IN5
Select[0] => Mux6.IN5
Select[0] => Mux7.IN5
Select[1] => Mux0.IN4
Select[1] => Mux1.IN4
Select[1] => Mux2.IN4
Select[1] => Mux3.IN4
Select[1] => Mux4.IN4
Select[1] => Mux5.IN4
Select[1] => Mux6.IN4
Select[1] => Mux7.IN4
Output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|MUX4TO1:MUX_B
IN0[0] => Mux7.IN0
IN0[1] => Mux6.IN0
IN0[2] => Mux5.IN0
IN0[3] => Mux4.IN0
IN0[4] => Mux3.IN0
IN0[5] => Mux2.IN0
IN0[6] => Mux1.IN0
IN0[7] => Mux0.IN0
IN1[0] => Mux7.IN1
IN1[1] => Mux6.IN1
IN1[2] => Mux5.IN1
IN1[3] => Mux4.IN1
IN1[4] => Mux3.IN1
IN1[5] => Mux2.IN1
IN1[6] => Mux1.IN1
IN1[7] => Mux0.IN1
IN2[0] => Mux7.IN2
IN2[1] => Mux6.IN2
IN2[2] => Mux5.IN2
IN2[3] => Mux4.IN2
IN2[4] => Mux3.IN2
IN2[5] => Mux2.IN2
IN2[6] => Mux1.IN2
IN2[7] => Mux0.IN2
IN3[0] => Mux7.IN3
IN3[1] => Mux6.IN3
IN3[2] => Mux5.IN3
IN3[3] => Mux4.IN3
IN3[4] => Mux3.IN3
IN3[5] => Mux2.IN3
IN3[6] => Mux1.IN3
IN3[7] => Mux0.IN3
Select[0] => Mux0.IN5
Select[0] => Mux1.IN5
Select[0] => Mux2.IN5
Select[0] => Mux3.IN5
Select[0] => Mux4.IN5
Select[0] => Mux5.IN5
Select[0] => Mux6.IN5
Select[0] => Mux7.IN5
Select[1] => Mux0.IN4
Select[1] => Mux1.IN4
Select[1] => Mux2.IN4
Select[1] => Mux3.IN4
Select[1] => Mux4.IN4
Select[1] => Mux5.IN4
Select[1] => Mux6.IN4
Select[1] => Mux7.IN4
Output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|SIGNEXT6T08:SIGN_EXT_I_TYPE
Unextended[0] => Extended[0].DATAIN
Unextended[1] => Extended[1].DATAIN
Unextended[2] => Extended[2].DATAIN
Unextended[3] => Extended[3].DATAIN
Unextended[4] => Extended[4].DATAIN
Unextended[5] => Extended[5].DATAIN
Unextended[5] => Extended[7].DATAIN
Unextended[5] => Extended[6].DATAIN
Extended[0] <= Unextended[0].DB_MAX_OUTPUT_PORT_TYPE
Extended[1] <= Unextended[1].DB_MAX_OUTPUT_PORT_TYPE
Extended[2] <= Unextended[2].DB_MAX_OUTPUT_PORT_TYPE
Extended[3] <= Unextended[3].DB_MAX_OUTPUT_PORT_TYPE
Extended[4] <= Unextended[4].DB_MAX_OUTPUT_PORT_TYPE
Extended[5] <= Unextended[5].DB_MAX_OUTPUT_PORT_TYPE
Extended[6] <= Unextended[5].DB_MAX_OUTPUT_PORT_TYPE
Extended[7] <= Unextended[5].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|Multiplier:Multiplier
Product[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Product[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Product[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Product[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Product[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Product[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Product[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Product[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Product[8] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
Product[9] <= A[1].DB_MAX_OUTPUT_PORT_TYPE
Product[10] <= A[2].DB_MAX_OUTPUT_PORT_TYPE
Product[11] <= A[3].DB_MAX_OUTPUT_PORT_TYPE
Product[12] <= A[4].DB_MAX_OUTPUT_PORT_TYPE
Product[13] <= A[5].DB_MAX_OUTPUT_PORT_TYPE
Product[14] <= A[6].DB_MAX_OUTPUT_PORT_TYPE
Product[15] <= A[7].DB_MAX_OUTPUT_PORT_TYPE
Busy <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
Multiplicand[0] => M.DATAB
Multiplicand[1] => M.DATAB
Multiplicand[2] => M.DATAB
Multiplicand[3] => M.DATAB
Multiplicand[4] => M.DATAB
Multiplicand[5] => M.DATAB
Multiplicand[6] => M.DATAB
Multiplicand[7] => M.DATAB
Multiplier[0] => Q.DATAB
Multiplier[1] => Q.DATAB
Multiplier[2] => Q.DATAB
Multiplier[3] => Q.DATAB
Multiplier[4] => Q.DATAB
Multiplier[5] => Q.DATAB
Multiplier[6] => Q.DATAB
Multiplier[7] => Q.DATAB
CLK => Count[0].CLK
CLK => Count[1].CLK
CLK => Count[2].CLK
CLK => Count[3].CLK
CLK => Count[4].CLK
CLK => Q_1.CLK
CLK => Q[0].CLK
CLK => Q[1].CLK
CLK => Q[2].CLK
CLK => Q[3].CLK
CLK => Q[4].CLK
CLK => Q[5].CLK
CLK => Q[6].CLK
CLK => Q[7].CLK
CLK => M[0].CLK
CLK => M[1].CLK
CLK => M[2].CLK
CLK => M[3].CLK
CLK => M[4].CLK
CLK => M[5].CLK
CLK => M[6].CLK
CLK => M[7].CLK
CLK => A[0].CLK
CLK => A[1].CLK
CLK => A[2].CLK
CLK => A[3].CLK
CLK => A[4].CLK
CLK => A[5].CLK
CLK => A[6].CLK
CLK => A[7].CLK
Start => A.OUTPUTSELECT
Start => A.OUTPUTSELECT
Start => A.OUTPUTSELECT
Start => A.OUTPUTSELECT
Start => A.OUTPUTSELECT
Start => A.OUTPUTSELECT
Start => A.OUTPUTSELECT
Start => M.OUTPUTSELECT
Start => M.OUTPUTSELECT
Start => M.OUTPUTSELECT
Start => M.OUTPUTSELECT
Start => M.OUTPUTSELECT
Start => M.OUTPUTSELECT
Start => M.OUTPUTSELECT
Start => M.OUTPUTSELECT
Start => Q.OUTPUTSELECT
Start => Q.OUTPUTSELECT
Start => Q.OUTPUTSELECT
Start => Q.OUTPUTSELECT
Start => Q.OUTPUTSELECT
Start => Q.OUTPUTSELECT
Start => Q.OUTPUTSELECT
Start => Q.OUTPUTSELECT
Start => Q_1.OUTPUTSELECT
Start => Count.OUTPUTSELECT
Start => Count.OUTPUTSELECT
Start => Count.OUTPUTSELECT
Start => Count.OUTPUTSELECT
Start => Count.OUTPUTSELECT


|CPU|Datapath:inst|Multiplier:Multiplier|ALU:Adder
out[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Add0.IN8
a[1] => Add0.IN7
a[2] => Add0.IN6
a[3] => Add0.IN5
a[4] => Add0.IN4
a[5] => Add0.IN3
a[6] => Add0.IN2
a[7] => Add0.IN1
b[0] => Add0.IN16
b[1] => Add0.IN15
b[2] => Add0.IN14
b[3] => Add0.IN13
b[4] => Add0.IN12
b[5] => Add0.IN11
b[6] => Add0.IN10
b[7] => Add0.IN9
cin => Add1.IN16


|CPU|Datapath:inst|Multiplier:Multiplier|ALU:Subtractor
out[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
a[0] => Add0.IN8
a[1] => Add0.IN7
a[2] => Add0.IN6
a[3] => Add0.IN5
a[4] => Add0.IN4
a[5] => Add0.IN3
a[6] => Add0.IN2
a[7] => Add0.IN1
b[0] => Add0.IN16
b[1] => Add0.IN15
b[2] => Add0.IN14
b[3] => Add0.IN13
b[4] => Add0.IN12
b[5] => Add0.IN11
b[6] => Add0.IN10
b[7] => Add0.IN9
cin => Add1.IN16


|CPU|Datapath:inst|MUX2TO1_8BIT:MULT_SEL_Q
IN0[0] => Output.DATAA
IN0[1] => Output.DATAA
IN0[2] => Output.DATAA
IN0[3] => Output.DATAA
IN0[4] => Output.DATAA
IN0[5] => Output.DATAA
IN0[6] => Output.DATAA
IN0[7] => Output.DATAA
IN1[0] => Output.DATAB
IN1[1] => Output.DATAB
IN1[2] => Output.DATAB
IN1[3] => Output.DATAB
IN1[4] => Output.DATAB
IN1[5] => Output.DATAB
IN1[6] => Output.DATAB
IN1[7] => Output.DATAB
Select => Decoder0.IN0
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|CONCANITATING:inst2
IN_2Bit[0] => Output[8].DATAIN
IN_2Bit[1] => Output[9].DATAIN
IN_8Bit[0] => Output[0].DATAIN
IN_8Bit[1] => Output[1].DATAIN
IN_8Bit[2] => Output[2].DATAIN
IN_8Bit[3] => Output[3].DATAIN
IN_8Bit[4] => Output[4].DATAIN
IN_8Bit[5] => Output[5].DATAIN
IN_8Bit[6] => Output[6].DATAIN
IN_8Bit[7] => Output[7].DATAIN
Output[0] <= IN_8Bit[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= IN_8Bit[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= IN_8Bit[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= IN_8Bit[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= IN_8Bit[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= IN_8Bit[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= IN_8Bit[6].DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= IN_8Bit[7].DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= IN_2Bit[0].DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= IN_2Bit[1].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|DFF2:inst3
Reset => Q.OUTPUTSELECT
Reset => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
D[0] => Q.DATAB
D[1] => Q.DATAB
CLK => Q[0]~reg0.CLK
CLK => Q[1]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|MUX2TO1_16BIT:inst11
IN0[0] => Output.DATAA
IN0[1] => Output.DATAA
IN0[2] => Output.DATAA
IN0[3] => Output.DATAA
IN0[4] => Output.DATAA
IN0[5] => Output.DATAA
IN0[6] => Output.DATAA
IN0[7] => Output.DATAA
IN0[8] => Output.DATAA
IN0[9] => Output.DATAA
IN0[10] => Output.DATAA
IN0[11] => Output.DATAA
IN0[12] => Output.DATAA
IN0[13] => Output.DATAA
IN0[14] => Output.DATAA
IN0[15] => Output.DATAA
IN1[0] => Output.DATAB
IN1[1] => Output.DATAB
IN1[2] => Output.DATAB
IN1[3] => Output.DATAB
IN1[4] => Output.DATAB
IN1[5] => Output.DATAB
IN1[6] => Output.DATAB
IN1[7] => Output.DATAB
IN1[8] => Output.DATAB
IN1[9] => Output.DATAB
IN1[10] => Output.DATAB
IN1[11] => Output.DATAB
IN1[12] => Output.DATAB
IN1[13] => Output.DATAB
IN1[14] => Output.DATAB
IN1[15] => Output.DATAB
Select => Decoder0.IN0
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|SIGNEXT8T016:inst6
Unextended[0] => Extended[0].DATAIN
Unextended[1] => Extended[1].DATAIN
Unextended[2] => Extended[2].DATAIN
Unextended[3] => Extended[3].DATAIN
Unextended[4] => Extended[4].DATAIN
Unextended[5] => Extended[5].DATAIN
Unextended[6] => Extended[6].DATAIN
Unextended[7] => Extended[7].DATAIN
Unextended[7] => Extended[15].DATAIN
Unextended[7] => Extended[14].DATAIN
Unextended[7] => Extended[13].DATAIN
Unextended[7] => Extended[12].DATAIN
Unextended[7] => Extended[11].DATAIN
Unextended[7] => Extended[10].DATAIN
Unextended[7] => Extended[9].DATAIN
Unextended[7] => Extended[8].DATAIN
Extended[0] <= Unextended[0].DB_MAX_OUTPUT_PORT_TYPE
Extended[1] <= Unextended[1].DB_MAX_OUTPUT_PORT_TYPE
Extended[2] <= Unextended[2].DB_MAX_OUTPUT_PORT_TYPE
Extended[3] <= Unextended[3].DB_MAX_OUTPUT_PORT_TYPE
Extended[4] <= Unextended[4].DB_MAX_OUTPUT_PORT_TYPE
Extended[5] <= Unextended[5].DB_MAX_OUTPUT_PORT_TYPE
Extended[6] <= Unextended[6].DB_MAX_OUTPUT_PORT_TYPE
Extended[7] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE
Extended[8] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE
Extended[9] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE
Extended[10] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE
Extended[11] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE
Extended[12] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE
Extended[13] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE
Extended[14] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE
Extended[15] <= Unextended[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|ROUTER:ROUTER_LOGIC
IN_16Bit[0] => Output.DATAB
IN_16Bit[1] => Output.DATAB
IN_16Bit[2] => Output.DATAB
IN_16Bit[3] => Output.DATAB
IN_16Bit[4] => Output.DATAB
IN_16Bit[5] => Output.DATAB
IN_16Bit[6] => Output.DATAB
IN_16Bit[7] => Output.DATAB
IN_16Bit[8] => Output.DATAA
IN_16Bit[9] => Output.DATAA
IN_16Bit[10] => Output.DATAA
IN_16Bit[11] => Output.DATAA
IN_16Bit[12] => Output.DATAA
IN_16Bit[13] => Output.DATAA
IN_16Bit[14] => Output.DATAA
IN_16Bit[15] => Output.DATAA
IN_8Bit[0] => Output.DATAB
IN_8Bit[0] => Output.DATAA
IN_8Bit[1] => Output.DATAB
IN_8Bit[1] => Output.DATAA
IN_8Bit[2] => Output.DATAB
IN_8Bit[2] => Output.DATAA
IN_8Bit[3] => Output.DATAB
IN_8Bit[3] => Output.DATAA
IN_8Bit[4] => Output.DATAB
IN_8Bit[4] => Output.DATAA
IN_8Bit[5] => Output.DATAB
IN_8Bit[5] => Output.DATAA
IN_8Bit[6] => Output.DATAB
IN_8Bit[6] => Output.DATAA
IN_8Bit[7] => Output.DATAB
IN_8Bit[7] => Output.DATAA
Select => Decoder0.IN0
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Output.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|INSTMEM:inst4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ima1:auto_generated.address_a[0]
address_a[1] => altsyncram_ima1:auto_generated.address_a[1]
address_a[2] => altsyncram_ima1:auto_generated.address_a[2]
address_a[3] => altsyncram_ima1:auto_generated.address_a[3]
address_a[4] => altsyncram_ima1:auto_generated.address_a[4]
address_a[5] => altsyncram_ima1:auto_generated.address_a[5]
address_a[6] => altsyncram_ima1:auto_generated.address_a[6]
address_a[7] => altsyncram_ima1:auto_generated.address_a[7]
address_a[8] => altsyncram_ima1:auto_generated.address_a[8]
address_a[9] => altsyncram_ima1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ima1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ima1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ima1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ima1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ima1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ima1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ima1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ima1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ima1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ima1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ima1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ima1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ima1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ima1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ima1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ima1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ima1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated
address_a[0] => altsyncram_51a2:altsyncram1.address_a[0]
address_a[1] => altsyncram_51a2:altsyncram1.address_a[1]
address_a[2] => altsyncram_51a2:altsyncram1.address_a[2]
address_a[3] => altsyncram_51a2:altsyncram1.address_a[3]
address_a[4] => altsyncram_51a2:altsyncram1.address_a[4]
address_a[5] => altsyncram_51a2:altsyncram1.address_a[5]
address_a[6] => altsyncram_51a2:altsyncram1.address_a[6]
address_a[7] => altsyncram_51a2:altsyncram1.address_a[7]
address_a[8] => altsyncram_51a2:altsyncram1.address_a[8]
address_a[9] => altsyncram_51a2:altsyncram1.address_a[9]
clock0 => altsyncram_51a2:altsyncram1.clock0
q_a[0] <= altsyncram_51a2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_51a2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_51a2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_51a2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_51a2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_51a2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_51a2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_51a2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_51a2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_51a2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_51a2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_51a2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_51a2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_51a2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_51a2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_51a2:altsyncram1.q_a[15]


|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE


|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|DATAMEM:inst5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component
wren_a => altsyncram_cse1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cse1:auto_generated.data_a[0]
data_a[1] => altsyncram_cse1:auto_generated.data_a[1]
data_a[2] => altsyncram_cse1:auto_generated.data_a[2]
data_a[3] => altsyncram_cse1:auto_generated.data_a[3]
data_a[4] => altsyncram_cse1:auto_generated.data_a[4]
data_a[5] => altsyncram_cse1:auto_generated.data_a[5]
data_a[6] => altsyncram_cse1:auto_generated.data_a[6]
data_a[7] => altsyncram_cse1:auto_generated.data_a[7]
data_a[8] => altsyncram_cse1:auto_generated.data_a[8]
data_a[9] => altsyncram_cse1:auto_generated.data_a[9]
data_a[10] => altsyncram_cse1:auto_generated.data_a[10]
data_a[11] => altsyncram_cse1:auto_generated.data_a[11]
data_a[12] => altsyncram_cse1:auto_generated.data_a[12]
data_a[13] => altsyncram_cse1:auto_generated.data_a[13]
data_a[14] => altsyncram_cse1:auto_generated.data_a[14]
data_a[15] => altsyncram_cse1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cse1:auto_generated.address_a[0]
address_a[1] => altsyncram_cse1:auto_generated.address_a[1]
address_a[2] => altsyncram_cse1:auto_generated.address_a[2]
address_a[3] => altsyncram_cse1:auto_generated.address_a[3]
address_a[4] => altsyncram_cse1:auto_generated.address_a[4]
address_a[5] => altsyncram_cse1:auto_generated.address_a[5]
address_a[6] => altsyncram_cse1:auto_generated.address_a[6]
address_a[7] => altsyncram_cse1:auto_generated.address_a[7]
address_a[8] => altsyncram_cse1:auto_generated.address_a[8]
address_a[9] => altsyncram_cse1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cse1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cse1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cse1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cse1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cse1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cse1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cse1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cse1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cse1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cse1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cse1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cse1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cse1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cse1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cse1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cse1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cse1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated
address_a[0] => altsyncram_0da2:altsyncram1.address_a[0]
address_a[1] => altsyncram_0da2:altsyncram1.address_a[1]
address_a[2] => altsyncram_0da2:altsyncram1.address_a[2]
address_a[3] => altsyncram_0da2:altsyncram1.address_a[3]
address_a[4] => altsyncram_0da2:altsyncram1.address_a[4]
address_a[5] => altsyncram_0da2:altsyncram1.address_a[5]
address_a[6] => altsyncram_0da2:altsyncram1.address_a[6]
address_a[7] => altsyncram_0da2:altsyncram1.address_a[7]
address_a[8] => altsyncram_0da2:altsyncram1.address_a[8]
address_a[9] => altsyncram_0da2:altsyncram1.address_a[9]
clock0 => altsyncram_0da2:altsyncram1.clock0
data_a[0] => altsyncram_0da2:altsyncram1.data_a[0]
data_a[1] => altsyncram_0da2:altsyncram1.data_a[1]
data_a[2] => altsyncram_0da2:altsyncram1.data_a[2]
data_a[3] => altsyncram_0da2:altsyncram1.data_a[3]
data_a[4] => altsyncram_0da2:altsyncram1.data_a[4]
data_a[5] => altsyncram_0da2:altsyncram1.data_a[5]
data_a[6] => altsyncram_0da2:altsyncram1.data_a[6]
data_a[7] => altsyncram_0da2:altsyncram1.data_a[7]
data_a[8] => altsyncram_0da2:altsyncram1.data_a[8]
data_a[9] => altsyncram_0da2:altsyncram1.data_a[9]
data_a[10] => altsyncram_0da2:altsyncram1.data_a[10]
data_a[11] => altsyncram_0da2:altsyncram1.data_a[11]
data_a[12] => altsyncram_0da2:altsyncram1.data_a[12]
data_a[13] => altsyncram_0da2:altsyncram1.data_a[13]
data_a[14] => altsyncram_0da2:altsyncram1.data_a[14]
data_a[15] => altsyncram_0da2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_0da2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_0da2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_0da2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_0da2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_0da2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_0da2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_0da2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_0da2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_0da2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_0da2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_0da2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_0da2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_0da2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_0da2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_0da2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_0da2:altsyncram1.q_a[15]
wren_a => altsyncram_0da2:altsyncram1.wren_a


|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE


|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|CPU|Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU|ControlUnit:inst3
instruction[0] => Selector10.IN5
instruction[0] => Mux2.IN15
instruction[1] => Selector9.IN5
instruction[1] => Mux1.IN15
instruction[2] => Selector8.IN5
instruction[2] => Mux0.IN15
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Equal1.IN7
instruction[12] => Equal2.IN7
instruction[13] => Equal1.IN6
instruction[13] => Equal2.IN6
instruction[14] => Equal1.IN5
instruction[14] => Equal2.IN5
instruction[15] => Equal1.IN4
instruction[15] => Equal2.IN4
PC_RST => ~NO_FANOUT~
RST <= RST~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK => OAP[0]~reg0.CLK
CLK => OAP[1]~reg0.CLK
CLK => OAP[2]~reg0.CLK
CLK => RF_EN~reg0.CLK
CLK => PLUS1_SEL~reg0.CLK
CLK => PC_MUX_SEL[0]~reg0.CLK
CLK => PC_MUX_SEL[1]~reg0.CLK
CLK => MUL_SEL~reg0.CLK
CLK => MULT_EN~reg0.CLK
CLK => LDQ~reg0.CLK
CLK => LDA~reg0.CLK
CLK => INST_TYPE_MUX_SEL~reg0.CLK
CLK => D_SEL[0]~reg0.CLK
CLK => D_SEL[1]~reg0.CLK
CLK => B_SEL[0]~reg0.CLK
CLK => B_SEL[1]~reg0.CLK
CLK => A_SEL[0]~reg0.CLK
CLK => A_SEL[1]~reg0.CLK
CLK => INST_REG_EN~reg0.CLK
CLK => PC_EN~reg0.CLK
CLK => Avaible.CLK
CLK => Count[0].CLK
CLK => Count[1].CLK
CLK => Count[2].CLK
CLK => Count[3].CLK
CLK => RST~reg0.CLK
RF_EN <= RF_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
MULT_EN <= MULT_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LDA <= LDA~reg0.DB_MAX_OUTPUT_PORT_TYPE
LDQ <= LDQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_MUX_SEL[0] <= PC_MUX_SEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_MUX_SEL[1] <= PC_MUX_SEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SR_SEL <= <GND>
PLUS1_SEL <= PLUS1_SEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
SR <= <GND>
SL <= <GND>
A_SEL[0] <= A_SEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_SEL[1] <= A_SEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SEL[0] <= B_SEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_SEL[1] <= B_SEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_EN <= PC_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
MUL_SEL <= MUL_SEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
INST_TYPE_MUX_SEL <= INST_TYPE_MUX_SEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_SEL[0] <= D_SEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D_SEL[1] <= D_SEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OAP[0] <= OAP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OAP[1] <= OAP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OAP[2] <= OAP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_MEM_SEL <= <GND>
Cin <= <GND>
WB_SEL <= <GND>
UL_SEL <= <GND>
WR_EN <= <GND>
INST_REG_EN <= INST_REG_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_FLAG => ~NO_FANOUT~
N_FLAG => ~NO_FANOUT~


|CPU|Front_Panel:inst2
RUN => A_M_ind$latch.LATCH_ENABLE
RUN => CLK$latch.LATCH_ENABLE
RUN => RUN_ind.DATAIN
CLR => PC_RST.DATAIN
CLR => CLR_ind.DATAIN
A_M => CLK.OUTPUTSELECT
A_M => A_M_ind$latch.DATAIN
MAN_CLK => CLK.DATAB
CLK <= CLK$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => CLK.DATAA
RUN_ind <= RUN.DB_MAX_OUTPUT_PORT_TYPE
CLR_ind <= CLR.DB_MAX_OUTPUT_PORT_TYPE
A_M_ind <= A_M_ind$latch.DB_MAX_OUTPUT_PORT_TYPE
PC_RST <= CLR.DB_MAX_OUTPUT_PORT_TYPE


