Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: CPU8BIT2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU8BIT2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU8BIT2"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : CPU8BIT2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/407 - 426/J9/CPU.vhd" in Library work.
Entity <cpu8bit2> compiled.
Entity <cpu8bit2> (Architecture <cpu_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU8BIT2> in library <work> (architecture <cpu_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU8BIT2> in library <work> (Architecture <cpu_arch>).
WARNING:Xst:790 - "D:/407 - 426/J9/CPU.vhd" line 60: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "D:/407 - 426/J9/CPU.vhd" line 64: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <CPU8BIT2> analyzed. Unit <CPU8BIT2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CPU8BIT2>.
    Related source file is "D:/407 - 426/J9/CPU.vhd".
WARNING:Xst:1781 - Signal <RAM<31:5>> is used but never assigned. Tied to default value.
    Found 32x8-bit ROM for signal <dataI$varindex0000> created at line 60.
    Found 32x8-bit ROM for signal <$varindex0000> created at line 64.
    Found 8-bit tristate buffer for signal <data>.
    Found 6-bit register for signal <adreg>.
    Found 9-bit register for signal <akku>.
    Found 9-bit adder for signal <akku_7$add0000> created at line 69.
    Found 6-bit register for signal <pc>.
    Found 6-bit adder for signal <pc$add0000> created at line 61.
    Found 3-bit register for signal <states>.
    Summary:
	inferred   2 ROM(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <CPU8BIT2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 9
 3-bit register                                        : 1
 6-bit register                                        : 2
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU8BIT2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU8BIT2, actual ratio is 1.
FlipFlop states_0 has been replicated 1 time(s)
FlipFlop states_1 has been replicated 1 time(s)
FlipFlop states_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU8BIT2.ngr
Top Level Output File Name         : CPU8BIT2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 98
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 3
#      LUT2                        : 4
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 16
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 39
#      LUT4_D                      : 1
#      LUT4_L                      : 8
#      MUXCY                       : 8
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 27
#      FDC                         : 21
#      FDCE                        : 6
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 8
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       41  out of   3584     1%  
 Number of Slice Flip Flops:             27  out of   7168     0%  
 Number of 4 input LUTs:                 79  out of   7168     1%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    141    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_inv(rst_inv1_INV_0:O)          | NONE(adreg_0)          | 27    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.450ns (Maximum Frequency: 118.345MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.855ns
   Maximum combinational path delay: 8.039ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.450ns (frequency: 118.345MHz)
  Total number of paths / destination ports: 805 / 33
-------------------------------------------------------------------------
Delay:               8.450ns (Levels of Logic = 13)
  Source:            adreg_0 (FF)
  Destination:       akku_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: adreg_0 to akku_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.626   1.245  adreg_0 (adreg_0)
     LUT4:I0->O            1   0.479   0.704  dataI_mux0000<0>_SW0_SW0 (N35)
     LUT4_L:I3->LO         1   0.479   0.159  dataI_mux0000<0>_SW0 (N21)
     LUT4:I2->O            1   0.479   0.851  dataI_mux0000<0> (dataI_mux0000<0>)
     LUT2:I1->O            1   0.479   0.000  Madd_akku_7_add0000_lut<0> (Madd_akku_7_add0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Madd_akku_7_add0000_cy<0> (Madd_akku_7_add0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_7_add0000_cy<1> (Madd_akku_7_add0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_7_add0000_cy<2> (Madd_akku_7_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_7_add0000_cy<3> (Madd_akku_7_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_7_add0000_cy<4> (Madd_akku_7_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_7_add0000_cy<5> (Madd_akku_7_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_akku_7_add0000_cy<6> (Madd_akku_7_add0000_cy<6>)
     XORCY:CI->O           1   0.786   0.740  Madd_akku_7_add0000_xor<7> (akku_7_add0000<7>)
     LUT3:I2->O            1   0.479   0.000  akku_7_mux0000 (akku_7_mux0000)
     FDC:D                     0.176          akku_7
    ----------------------------------------
    Total                      8.450ns (4.751ns logic, 3.699ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 43 / 16
-------------------------------------------------------------------------
Offset:              8.855ns (Levels of Logic = 3)
  Source:            states_0 (FF)
  Destination:       we (PAD)
  Source Clock:      clk rising

  Data Path: states_0 to we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.626   1.846  states_0 (states_0)
     LUT4:I0->O            1   0.479   0.000  we_or00001 (we_or0000)
     MUXF5:I0->O           1   0.314   0.681  we_or0000_f5 (we_OBUF)
     OBUF:I->O                 4.909          we_OBUF (we)
    ----------------------------------------
    Total                      8.855ns (6.328ns logic, 2.527ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               8.039ns (Levels of Logic = 4)
  Source:            clk (PAD)
  Destination:       we (PAD)

  Data Path: clk to we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.941  clk_IBUF (clk_IBUF1)
     LUT4:I1->O            1   0.479   0.000  we_or00001 (we_or0000)
     MUXF5:I0->O           1   0.314   0.681  we_or0000_f5 (we_OBUF)
     OBUF:I->O                 4.909          we_OBUF (we)
    ----------------------------------------
    Total                      8.039ns (6.417ns logic, 1.622ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.49 secs
 
--> 

Total memory usage is 261936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

