module tb_circuit_1;
    reg a, b, c;
    wire G, F;
    // Connect to the circuit
    circuit_1 uut (
        .a(a), .b(b), .c(c),
        .G(G), .F(F)
    );

    initial begin
        $dumpfile("dump.vcd");
        $dumpvars(1);
        a=0; b=0; c=0; #10;
        a=0; b=0; c=1; #10;
        a=0; b=1; c=0; #10;
        a=0; b=1; c=1; #10;
        a=1; b=0; c=0; #10;
        a=1; b=0; c=1; #10;
        a=1; b=1; c=0; #10;
        a=1; b=1; c=1; #10;
        
        $finish;
    end
endmodule