# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name seg_buf_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_63 \
    op interface \
    ports { seg_buf_63 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name seg_buf_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_62 \
    op interface \
    ports { seg_buf_62 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name seg_buf_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_61 \
    op interface \
    ports { seg_buf_61 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name seg_buf_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_60 \
    op interface \
    ports { seg_buf_60 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name seg_buf_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_59 \
    op interface \
    ports { seg_buf_59 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name seg_buf_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_58 \
    op interface \
    ports { seg_buf_58 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name seg_buf_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_57 \
    op interface \
    ports { seg_buf_57 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name seg_buf_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_56 \
    op interface \
    ports { seg_buf_56 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name seg_buf_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_55 \
    op interface \
    ports { seg_buf_55 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name seg_buf_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_54 \
    op interface \
    ports { seg_buf_54 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name seg_buf_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_53 \
    op interface \
    ports { seg_buf_53 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name seg_buf_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_52 \
    op interface \
    ports { seg_buf_52 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name seg_buf_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_51 \
    op interface \
    ports { seg_buf_51 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name seg_buf_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_50 \
    op interface \
    ports { seg_buf_50 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name seg_buf_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_49 \
    op interface \
    ports { seg_buf_49 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name seg_buf_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_48 \
    op interface \
    ports { seg_buf_48 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name seg_buf_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_47 \
    op interface \
    ports { seg_buf_47 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name seg_buf_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_46 \
    op interface \
    ports { seg_buf_46 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name seg_buf_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_45 \
    op interface \
    ports { seg_buf_45 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name seg_buf_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_44 \
    op interface \
    ports { seg_buf_44 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name seg_buf_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_43 \
    op interface \
    ports { seg_buf_43 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name seg_buf_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_42 \
    op interface \
    ports { seg_buf_42 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name seg_buf_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_41 \
    op interface \
    ports { seg_buf_41 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name seg_buf_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_40 \
    op interface \
    ports { seg_buf_40 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name seg_buf_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_39 \
    op interface \
    ports { seg_buf_39 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name seg_buf_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_38 \
    op interface \
    ports { seg_buf_38 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name seg_buf_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_37 \
    op interface \
    ports { seg_buf_37 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name seg_buf_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_36 \
    op interface \
    ports { seg_buf_36 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name seg_buf_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_35 \
    op interface \
    ports { seg_buf_35 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name seg_buf_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_34 \
    op interface \
    ports { seg_buf_34 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name seg_buf_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_33 \
    op interface \
    ports { seg_buf_33 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name seg_buf_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_32 \
    op interface \
    ports { seg_buf_32 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name seg_buf_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_31 \
    op interface \
    ports { seg_buf_31 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name seg_buf_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_30 \
    op interface \
    ports { seg_buf_30 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name seg_buf_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_29 \
    op interface \
    ports { seg_buf_29 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name seg_buf_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_28 \
    op interface \
    ports { seg_buf_28 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name seg_buf_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_27 \
    op interface \
    ports { seg_buf_27 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name seg_buf_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_26 \
    op interface \
    ports { seg_buf_26 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name seg_buf_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_25 \
    op interface \
    ports { seg_buf_25 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name seg_buf_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_24 \
    op interface \
    ports { seg_buf_24 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name seg_buf_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_23 \
    op interface \
    ports { seg_buf_23 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name seg_buf_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_22 \
    op interface \
    ports { seg_buf_22 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name seg_buf_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_21 \
    op interface \
    ports { seg_buf_21 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name seg_buf_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_20 \
    op interface \
    ports { seg_buf_20 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name seg_buf_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_19 \
    op interface \
    ports { seg_buf_19 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name seg_buf_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_18 \
    op interface \
    ports { seg_buf_18 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name seg_buf_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_17 \
    op interface \
    ports { seg_buf_17 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name seg_buf_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_16 \
    op interface \
    ports { seg_buf_16 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name seg_buf_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_15 \
    op interface \
    ports { seg_buf_15 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name seg_buf_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_14 \
    op interface \
    ports { seg_buf_14 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name seg_buf_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_13 \
    op interface \
    ports { seg_buf_13 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name seg_buf_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_12 \
    op interface \
    ports { seg_buf_12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name seg_buf_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_11 \
    op interface \
    ports { seg_buf_11 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name seg_buf_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_10 \
    op interface \
    ports { seg_buf_10 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name seg_buf_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_9 \
    op interface \
    ports { seg_buf_9 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name seg_buf_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_8 \
    op interface \
    ports { seg_buf_8 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name seg_buf_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_7 \
    op interface \
    ports { seg_buf_7 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name seg_buf_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_6 \
    op interface \
    ports { seg_buf_6 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name seg_buf_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_5 \
    op interface \
    ports { seg_buf_5 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name seg_buf_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_4 \
    op interface \
    ports { seg_buf_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name seg_buf_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_3 \
    op interface \
    ports { seg_buf_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name seg_buf_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_2 \
    op interface \
    ports { seg_buf_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name seg_buf_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_1 \
    op interface \
    ports { seg_buf_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name seg_buf \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf \
    op interface \
    ports { seg_buf { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name trunc_ln145_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln145_1 \
    op interface \
    ports { trunc_ln145_1 { I 512 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name conv73_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv73_out \
    op interface \
    ports { conv73_out { O 8 vector } conv73_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name conv71_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv71_out \
    op interface \
    ports { conv71_out { O 8 vector } conv71_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name conv69_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv69_out \
    op interface \
    ports { conv69_out { O 8 vector } conv69_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name conv67_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv67_out \
    op interface \
    ports { conv67_out { O 8 vector } conv67_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name conv65_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv65_out \
    op interface \
    ports { conv65_out { O 8 vector } conv65_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name conv63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv63_out \
    op interface \
    ports { conv63_out { O 8 vector } conv63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name conv61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv61_out \
    op interface \
    ports { conv61_out { O 8 vector } conv61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name conv59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv59_out \
    op interface \
    ports { conv59_out { O 8 vector } conv59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name conv57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv57_out \
    op interface \
    ports { conv57_out { O 8 vector } conv57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name conv55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv55_out \
    op interface \
    ports { conv55_out { O 8 vector } conv55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name conv53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv53_out \
    op interface \
    ports { conv53_out { O 8 vector } conv53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name conv51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv51_out \
    op interface \
    ports { conv51_out { O 8 vector } conv51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name conv49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv49_out \
    op interface \
    ports { conv49_out { O 8 vector } conv49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name conv47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv47_out \
    op interface \
    ports { conv47_out { O 8 vector } conv47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name conv45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv45_out \
    op interface \
    ports { conv45_out { O 8 vector } conv45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name conv43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv43_out \
    op interface \
    ports { conv43_out { O 8 vector } conv43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name conv41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv41_out \
    op interface \
    ports { conv41_out { O 8 vector } conv41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name conv39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv39_out \
    op interface \
    ports { conv39_out { O 8 vector } conv39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name conv37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv37_out \
    op interface \
    ports { conv37_out { O 8 vector } conv37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name conv35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv35_out \
    op interface \
    ports { conv35_out { O 8 vector } conv35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name conv33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv33_out \
    op interface \
    ports { conv33_out { O 8 vector } conv33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name conv31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv31_out \
    op interface \
    ports { conv31_out { O 8 vector } conv31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name conv29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv29_out \
    op interface \
    ports { conv29_out { O 8 vector } conv29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name conv27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv27_out \
    op interface \
    ports { conv27_out { O 8 vector } conv27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name conv25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv25_out \
    op interface \
    ports { conv25_out { O 8 vector } conv25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name conv23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv23_out \
    op interface \
    ports { conv23_out { O 8 vector } conv23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name conv21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv21_out \
    op interface \
    ports { conv21_out { O 8 vector } conv21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name conv19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv19_out \
    op interface \
    ports { conv19_out { O 8 vector } conv19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name conv17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv17_out \
    op interface \
    ports { conv17_out { O 8 vector } conv17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name conv15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv15_out \
    op interface \
    ports { conv15_out { O 8 vector } conv15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name conv13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv13_out \
    op interface \
    ports { conv13_out { O 8 vector } conv13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name conv11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv11_out \
    op interface \
    ports { conv11_out { O 8 vector } conv11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name seg_buf_127_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_127_out \
    op interface \
    ports { seg_buf_127_out { O 8 vector } seg_buf_127_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name seg_buf_126_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_126_out \
    op interface \
    ports { seg_buf_126_out { O 8 vector } seg_buf_126_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name seg_buf_125_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_125_out \
    op interface \
    ports { seg_buf_125_out { O 8 vector } seg_buf_125_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name seg_buf_124_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_124_out \
    op interface \
    ports { seg_buf_124_out { O 8 vector } seg_buf_124_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name seg_buf_123_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_123_out \
    op interface \
    ports { seg_buf_123_out { O 8 vector } seg_buf_123_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name seg_buf_122_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_122_out \
    op interface \
    ports { seg_buf_122_out { O 8 vector } seg_buf_122_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name seg_buf_121_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_121_out \
    op interface \
    ports { seg_buf_121_out { O 8 vector } seg_buf_121_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name seg_buf_120_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_120_out \
    op interface \
    ports { seg_buf_120_out { O 8 vector } seg_buf_120_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name seg_buf_119_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_119_out \
    op interface \
    ports { seg_buf_119_out { O 8 vector } seg_buf_119_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name seg_buf_118_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_118_out \
    op interface \
    ports { seg_buf_118_out { O 8 vector } seg_buf_118_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name seg_buf_117_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_117_out \
    op interface \
    ports { seg_buf_117_out { O 8 vector } seg_buf_117_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name seg_buf_116_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_116_out \
    op interface \
    ports { seg_buf_116_out { O 8 vector } seg_buf_116_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name seg_buf_115_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_115_out \
    op interface \
    ports { seg_buf_115_out { O 8 vector } seg_buf_115_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name seg_buf_114_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_114_out \
    op interface \
    ports { seg_buf_114_out { O 8 vector } seg_buf_114_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name seg_buf_113_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_113_out \
    op interface \
    ports { seg_buf_113_out { O 8 vector } seg_buf_113_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name seg_buf_112_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_112_out \
    op interface \
    ports { seg_buf_112_out { O 8 vector } seg_buf_112_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name seg_buf_111_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_111_out \
    op interface \
    ports { seg_buf_111_out { O 8 vector } seg_buf_111_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name seg_buf_110_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_110_out \
    op interface \
    ports { seg_buf_110_out { O 8 vector } seg_buf_110_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name seg_buf_109_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_109_out \
    op interface \
    ports { seg_buf_109_out { O 8 vector } seg_buf_109_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name seg_buf_108_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_108_out \
    op interface \
    ports { seg_buf_108_out { O 8 vector } seg_buf_108_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name seg_buf_107_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_107_out \
    op interface \
    ports { seg_buf_107_out { O 8 vector } seg_buf_107_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name seg_buf_106_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_106_out \
    op interface \
    ports { seg_buf_106_out { O 8 vector } seg_buf_106_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name seg_buf_105_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_105_out \
    op interface \
    ports { seg_buf_105_out { O 8 vector } seg_buf_105_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name seg_buf_104_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_104_out \
    op interface \
    ports { seg_buf_104_out { O 8 vector } seg_buf_104_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name seg_buf_103_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_103_out \
    op interface \
    ports { seg_buf_103_out { O 8 vector } seg_buf_103_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name seg_buf_102_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_102_out \
    op interface \
    ports { seg_buf_102_out { O 8 vector } seg_buf_102_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name seg_buf_101_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_101_out \
    op interface \
    ports { seg_buf_101_out { O 8 vector } seg_buf_101_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name seg_buf_100_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_100_out \
    op interface \
    ports { seg_buf_100_out { O 8 vector } seg_buf_100_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name seg_buf_99_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_99_out \
    op interface \
    ports { seg_buf_99_out { O 8 vector } seg_buf_99_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name seg_buf_98_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_98_out \
    op interface \
    ports { seg_buf_98_out { O 8 vector } seg_buf_98_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name seg_buf_97_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_97_out \
    op interface \
    ports { seg_buf_97_out { O 8 vector } seg_buf_97_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name seg_buf_96_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_96_out \
    op interface \
    ports { seg_buf_96_out { O 8 vector } seg_buf_96_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha256_flow_control_loop_pipe_sequential_init_U
set CompName sha256_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha256_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


