
#Begin clock constraint
define_clock -name {_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock} {n:_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_out_inferred_clock} -period 7.931 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 3.965 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {HyperRAM_Memory_Interface_Top|clk} {p:HyperRAM_Memory_Interface_Top|clk} -period 6.345 -clockgroup Autoconstr_clkgroup_1 -rise 0.000 -fall 3.172 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_x2p_inferred_clock} {n:_~hpram_top_HyperRAM_Memory_Interface_Top_|clk_x2p_inferred_clock} -period 100000.000 -clockgroup Autoconstr_clkgroup_2 -rise 0.000 -fall 50000.000 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {_~hpram_wd_HyperRAM_Memory_Interface_Top_|step_derived_clock[0]} {n:_~hpram_wd_HyperRAM_Memory_Interface_Top_|step_derived_clock[0]} -period 15861.850 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 7930.925 -route 0.000 
#End clock constraint

#Begin clock constraint
define_clock -name {_~hpram_init_HyperRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]} {n:_~hpram_init_HyperRAM_Memory_Interface_Top_|read_calibration[0]_VALUE_derived_clock[0]} -period 15861.850 -clockgroup Autoconstr_clkgroup_0 -rise 0.000 -fall 7930.925 -route 0.000 
#End clock constraint
