/// Auto-generated register definitions for SMC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::smc {

// ============================================================================
// SMC - Static Memory Controller
// Base Address: 0x400E0000
// ============================================================================

/// SMC Register Structure
struct SMC_Registers {

    /// SMC NFC Configuration Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CFG;

    /// SMC NFC Control Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t CTRL;

    /// SMC NFC Status Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR;

    /// SMC NFC Interrupt Enable Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t IER;

    /// SMC NFC Interrupt Disable Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t IDR;

    /// SMC NFC Interrupt Mask Register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR;

    /// SMC NFC Address Cycle Zero Register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ADDR;

    /// SMC Bank Address Register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BANK;

    /// SMC ECC Control Register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t ECC_CTRL;

    /// SMC ECC Mode Register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ECC_MD;

    /// SMC ECC Status 1 Register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_SR1;

    /// SMC ECC Parity 0 Register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR0;

    /// SMC ECC Parity 0 Register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR0_W9BIT;

    /// SMC ECC Parity 0 Register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR0_W8BIT;

    /// SMC ECC parity 1 Register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR1;

    /// SMC ECC parity 1 Register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR1_W9BIT;

    /// SMC ECC parity 1 Register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR1_W8BIT;

    /// SMC ECC status 2 Register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_SR2;

    /// SMC ECC parity 2 Register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR2;

    /// SMC ECC parity 2 Register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR2_W8BIT;

    /// SMC ECC parity 3 Register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR3;

    /// SMC ECC parity 3 Register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR3_W8BIT;

    /// SMC ECC parity 4 Register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR4;

    /// SMC ECC parity 4 Register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR4_W8BIT;

    /// SMC ECC parity 5 Register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR5;

    /// SMC ECC parity 5 Register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR5_W8BIT;

    /// SMC ECC parity 6 Register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR6;

    /// SMC ECC parity 6 Register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR6_W8BIT;

    /// SMC ECC parity 7 Register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR7;

    /// SMC ECC parity 7 Register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR7_W8BIT;

    /// SMC ECC parity 8 Register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR8;

    /// SMC ECC parity 9 Register
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR9;

    /// SMC ECC parity 10 Register
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR10;

    /// SMC ECC parity 11 Register
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR11;

    /// SMC ECC parity 12 Register
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR12;

    /// SMC ECC parity 13 Register
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR13;

    /// SMC ECC parity 14 Register
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR14;

    /// SMC ECC parity 15 Register
    /// Offset: 0x006C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ECC_PR15;

    /// SMC Setup Register (CS_number = 0)
    /// Offset: 0x0070
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t SETUP0;

    /// SMC Pulse Register (CS_number = 0)
    /// Offset: 0x0074
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t PULSE0;

    /// SMC Cycle Register (CS_number = 0)
    /// Offset: 0x0078
    /// Reset value: 0x00030003
    /// Access: read-write
    volatile uint32_t CYCLE0;

    /// SMC Timings Register (CS_number = 0)
    /// Offset: 0x007C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMINGS0;

    /// SMC Mode Register (CS_number = 0)
    /// Offset: 0x0080
    /// Reset value: 0x10000003
    /// Access: read-write
    volatile uint32_t MODE0;

    /// SMC Setup Register (CS_number = 1)
    /// Offset: 0x0084
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t SETUP1;

    /// SMC Pulse Register (CS_number = 1)
    /// Offset: 0x0088
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t PULSE1;

    /// SMC Cycle Register (CS_number = 1)
    /// Offset: 0x008C
    /// Reset value: 0x00030003
    /// Access: read-write
    volatile uint32_t CYCLE1;

    /// SMC Timings Register (CS_number = 1)
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMINGS1;

    /// SMC Mode Register (CS_number = 1)
    /// Offset: 0x0094
    /// Reset value: 0x10000003
    /// Access: read-write
    volatile uint32_t MODE1;

    /// SMC Setup Register (CS_number = 2)
    /// Offset: 0x0098
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t SETUP2;

    /// SMC Pulse Register (CS_number = 2)
    /// Offset: 0x009C
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t PULSE2;

    /// SMC Cycle Register (CS_number = 2)
    /// Offset: 0x00A0
    /// Reset value: 0x00030003
    /// Access: read-write
    volatile uint32_t CYCLE2;

    /// SMC Timings Register (CS_number = 2)
    /// Offset: 0x00A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMINGS2;

    /// SMC Mode Register (CS_number = 2)
    /// Offset: 0x00A8
    /// Reset value: 0x10000003
    /// Access: read-write
    volatile uint32_t MODE2;

    /// SMC Setup Register (CS_number = 3)
    /// Offset: 0x00AC
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t SETUP3;

    /// SMC Pulse Register (CS_number = 3)
    /// Offset: 0x00B0
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t PULSE3;

    /// SMC Cycle Register (CS_number = 3)
    /// Offset: 0x00B4
    /// Reset value: 0x00030003
    /// Access: read-write
    volatile uint32_t CYCLE3;

    /// SMC Timings Register (CS_number = 3)
    /// Offset: 0x00B8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMINGS3;

    /// SMC Mode Register (CS_number = 3)
    /// Offset: 0x00BC
    /// Reset value: 0x10000003
    /// Access: read-write
    volatile uint32_t MODE3;

    /// SMC Setup Register (CS_number = 4)
    /// Offset: 0x00C0
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t SETUP4;

    /// SMC Pulse Register (CS_number = 4)
    /// Offset: 0x00C4
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t PULSE4;

    /// SMC Cycle Register (CS_number = 4)
    /// Offset: 0x00C8
    /// Reset value: 0x00030003
    /// Access: read-write
    volatile uint32_t CYCLE4;

    /// SMC Timings Register (CS_number = 4)
    /// Offset: 0x00CC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMINGS4;

    /// SMC Mode Register (CS_number = 4)
    /// Offset: 0x00D0
    /// Reset value: 0x10000003
    /// Access: read-write
    volatile uint32_t MODE4;

    /// SMC Setup Register (CS_number = 5)
    /// Offset: 0x00D4
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t SETUP5;

    /// SMC Pulse Register (CS_number = 5)
    /// Offset: 0x00D8
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t PULSE5;

    /// SMC Cycle Register (CS_number = 5)
    /// Offset: 0x00DC
    /// Reset value: 0x00030003
    /// Access: read-write
    volatile uint32_t CYCLE5;

    /// SMC Timings Register (CS_number = 5)
    /// Offset: 0x00E0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMINGS5;

    /// SMC Mode Register (CS_number = 5)
    /// Offset: 0x00E4
    /// Reset value: 0x10000003
    /// Access: read-write
    volatile uint32_t MODE5;

    /// SMC Setup Register (CS_number = 6)
    /// Offset: 0x00E8
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t SETUP6;

    /// SMC Pulse Register (CS_number = 6)
    /// Offset: 0x00EC
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t PULSE6;

    /// SMC Cycle Register (CS_number = 6)
    /// Offset: 0x00F0
    /// Reset value: 0x00030003
    /// Access: read-write
    volatile uint32_t CYCLE6;

    /// SMC Timings Register (CS_number = 6)
    /// Offset: 0x00F4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMINGS6;

    /// SMC Mode Register (CS_number = 6)
    /// Offset: 0x00F8
    /// Reset value: 0x10000003
    /// Access: read-write
    volatile uint32_t MODE6;

    /// SMC Setup Register (CS_number = 7)
    /// Offset: 0x00FC
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t SETUP7;

    /// SMC Pulse Register (CS_number = 7)
    /// Offset: 0x0100
    /// Reset value: 0x01010101
    /// Access: read-write
    volatile uint32_t PULSE7;

    /// SMC Cycle Register (CS_number = 7)
    /// Offset: 0x0104
    /// Reset value: 0x00030003
    /// Access: read-write
    volatile uint32_t CYCLE7;

    /// SMC Timings Register (CS_number = 7)
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TIMINGS7;

    /// SMC Mode Register (CS_number = 7)
    /// Offset: 0x010C
    /// Reset value: 0x10000003
    /// Access: read-write
    volatile uint32_t MODE7;

    /// SMC OCMS Register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OCMS;

    /// SMC OCMS KEY1 Register
    /// Offset: 0x0114
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t KEY1;

    /// SMC OCMS KEY2 Register
    /// Offset: 0x0118
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t KEY2;
    uint8_t RESERVED_011C[200]; ///< Reserved

    /// Write Protection Control Register
    /// Offset: 0x01E4
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t WPCR;

    /// Write Protection Status Register
    /// Offset: 0x01E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(SMC_Registers) >= 492, "SMC_Registers size mismatch");

/// SMC peripheral instance
constexpr SMC_Registers* SMC = 
    reinterpret_cast<SMC_Registers*>(0x400E0000);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::smc
