

================================================================
== Vitis HLS Report for 'GradConvolution'
================================================================
* Date:           Wed Aug 11 13:56:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Gradient_convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1_VITIS_LOOP_60_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    373|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     91|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|     182|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     347|    566|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_64_2_1_U1  |mul_32ns_32ns_64_2_1  |        0|   0|  165|  50|    0|
    |mul_8ns_8ns_16_1_1_U2    |mul_8ns_8ns_16_1_1    |        0|   0|    0|  41|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   0|  165|  91|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_217_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln59_fu_185_p2                |         +|   0|  0|  71|          64|           1|
    |column_1_fu_256_p2                |         +|   0|  0|  38|          31|           1|
    |sub_fu_180_p2                     |         +|   0|  0|  39|          32|           2|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_200_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln60_fu_195_p2               |      icmp|   0|  0|  18|          32|          32|
    |out_element_int_last_V_fu_251_p2  |      icmp|   0|  0|  18|          32|          32|
    |out_element_int_user_V_fu_245_p2  |      icmp|   0|  0|  17|          31|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln66_fu_239_p2                 |        or|   0|  0|  31|          31|          31|
    |select_ln59_1_fu_223_p3           |    select|   0|  0|  31|           1|          31|
    |select_ln59_fu_205_p3             |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 373|         357|         234|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1        |  14|          3|    1|          3|
    |ap_phi_mux_line_phi_fu_148_p4  |   9|          2|   31|         62|
    |column_reg_155                 |   9|          2|   31|         62|
    |indvar_flatten_reg_133         |   9|          2|   64|        128|
    |line_reg_144                   |   9|          2|   31|         62|
    |stream_in_1_TDATA_blk_n        |   9|          2|    1|          2|
    |stream_in_2_TDATA_blk_n        |   9|          2|    1|          2|
    |stream_out_TDATA_blk_n         |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 102|         22|  162|        328|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |column_reg_155                   |  31|   0|   31|          0|
    |icmp_ln59_reg_306                |   1|   0|    1|          0|
    |in_element_int_1_data_V_reg_315  |   8|   0|    8|          0|
    |in_element_int_2_data_V_reg_320  |   8|   0|    8|          0|
    |indvar_flatten_reg_133           |  64|   0|   64|          0|
    |line_reg_144                     |  31|   0|   31|          0|
    |out_element_int_last_V_reg_330   |   1|   0|    1|          0|
    |out_element_int_user_V_reg_325   |   1|   0|    1|          0|
    |select_ln59_1_reg_310            |  31|   0|   31|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 182|   0|  182|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       GradConvolution|  return value|
|stream_in_1_TDATA   |   in|    8|        axis|  stream_in_1_V_data_V|       pointer|
|stream_in_1_TVALID  |   in|    1|        axis|  stream_in_1_V_data_V|       pointer|
|stream_in_1_TREADY  |  out|    1|        axis|  stream_in_1_V_last_V|       pointer|
|stream_in_1_TLAST   |   in|    1|        axis|  stream_in_1_V_last_V|       pointer|
|stream_in_1_TKEEP   |   in|    1|        axis|  stream_in_1_V_keep_V|       pointer|
|stream_in_1_TSTRB   |   in|    1|        axis|  stream_in_1_V_strb_V|       pointer|
|stream_in_1_TUSER   |   in|    1|        axis|  stream_in_1_V_user_V|       pointer|
|stream_in_2_TDATA   |   in|    8|        axis|  stream_in_2_V_data_V|       pointer|
|stream_in_2_TVALID  |   in|    1|        axis|  stream_in_2_V_data_V|       pointer|
|stream_in_2_TREADY  |  out|    1|        axis|  stream_in_2_V_last_V|       pointer|
|stream_in_2_TLAST   |   in|    1|        axis|  stream_in_2_V_last_V|       pointer|
|stream_in_2_TKEEP   |   in|    1|        axis|  stream_in_2_V_keep_V|       pointer|
|stream_in_2_TSTRB   |   in|    1|        axis|  stream_in_2_V_strb_V|       pointer|
|stream_in_2_TUSER   |   in|    1|        axis|  stream_in_2_V_user_V|       pointer|
|stream_out_TDATA    |  out|   16|        axis|   stream_out_V_data_V|       pointer|
|stream_out_TREADY   |   in|    1|        axis|   stream_out_V_data_V|       pointer|
|stream_out_TVALID   |  out|    1|        axis|   stream_out_V_last_V|       pointer|
|stream_out_TLAST    |  out|    1|        axis|   stream_out_V_last_V|       pointer|
|stream_out_TKEEP    |  out|    2|        axis|   stream_out_V_keep_V|       pointer|
|stream_out_TSTRB    |  out|    2|        axis|   stream_out_V_strb_V|       pointer|
|stream_out_TUSER    |  out|    1|        axis|   stream_out_V_user_V|       pointer|
|image_w             |   in|   32|   ap_stable|               image_w|        scalar|
|image_h             |   in|   32|   ap_stable|               image_h|        scalar|
+--------------------+-----+-----+------------+----------------------+--------------+

