// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.348375,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=38,HLS_SYN_FF=1585,HLS_SYN_LUT=1561,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [175:0] x_V;
output  [10:0] y_0_V;
output   y_0_V_ap_vld;
output  [10:0] y_1_V;
output   y_1_V_ap_vld;
output  [10:0] y_2_V;
output   y_2_V_ap_vld;
output  [10:0] y_3_V;
output   y_3_V_ap_vld;
output  [10:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [175:0] x_V_preg;
reg   [175:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [10:0] trunc_ln1117_fu_177_p1;
reg  signed [10:0] trunc_ln1117_reg_1394;
wire  signed [10:0] tmp_1_fu_181_p4;
reg  signed [10:0] tmp_1_reg_1399;
reg  signed [10:0] tmp_1_reg_1399_pp0_iter1_reg;
reg  signed [10:0] tmp_1_reg_1399_pp0_iter2_reg;
wire  signed [20:0] sext_ln1192_fu_191_p1;
reg  signed [20:0] sext_ln1192_reg_1410;
reg  signed [20:0] sext_ln1192_reg_1410_pp0_iter1_reg;
wire  signed [21:0] sext_ln1117_fu_195_p1;
reg  signed [21:0] sext_ln1117_reg_1415;
wire  signed [10:0] tmp_2_fu_203_p4;
reg  signed [10:0] tmp_2_reg_1421;
reg  signed [10:0] tmp_2_reg_1421_pp0_iter1_reg;
reg  signed [10:0] tmp_2_reg_1421_pp0_iter2_reg;
wire  signed [20:0] mul_ln1192_fu_1143_p2;
reg  signed [20:0] mul_ln1192_reg_1431;
wire  signed [20:0] sext_ln1192_2_fu_225_p1;
reg  signed [20:0] sext_ln1192_2_reg_1436;
reg  signed [20:0] sext_ln1192_2_reg_1436_pp0_iter1_reg;
wire  signed [20:0] mul_ln1192_1_fu_1149_p2;
reg  signed [20:0] mul_ln1192_1_reg_1443;
wire  signed [10:0] p_Val2_6_fu_233_p4;
reg  signed [10:0] p_Val2_6_reg_1448;
reg  signed [10:0] p_Val2_6_reg_1448_pp0_iter1_reg;
wire  signed [11:0] r_V_2_fu_243_p3;
reg  signed [11:0] r_V_2_reg_1464;
reg  signed [11:0] r_V_2_reg_1464_pp0_iter1_reg;
wire  signed [22:0] r_V_48_fu_1155_p2;
reg  signed [22:0] r_V_48_reg_1469;
wire   [20:0] trunc_ln1192_fu_255_p1;
reg   [20:0] trunc_ln1192_reg_1474;
wire  signed [21:0] sext_ln1118_13_fu_258_p1;
reg  signed [21:0] sext_ln1118_13_reg_1479;
reg  signed [10:0] tmp_4_reg_1485;
reg  signed [10:0] tmp_4_reg_1485_pp0_iter1_reg;
reg  signed [10:0] tmp_4_reg_1485_pp0_iter2_reg;
wire  signed [10:0] tmp_5_fu_272_p4;
reg  signed [10:0] tmp_5_reg_1492;
reg  signed [10:0] tmp_5_reg_1492_pp0_iter1_reg;
reg  signed [10:0] tmp_5_reg_1492_pp0_iter2_reg;
wire  signed [21:0] r_V_36_fu_1162_p2;
reg  signed [21:0] r_V_36_reg_1504;
wire  signed [21:0] r_V_43_fu_1168_p2;
reg  signed [21:0] r_V_43_reg_1509;
wire  signed [21:0] r_V_45_fu_1174_p2;
reg  signed [21:0] r_V_45_reg_1514;
wire  signed [25:0] sext_ln1192_1_fu_286_p1;
reg  signed [25:0] sext_ln1192_1_reg_1519;
wire  signed [12:0] r_V_8_fu_318_p3;
reg  signed [12:0] r_V_8_reg_1524;
wire  signed [13:0] r_V_47_fu_329_p2;
reg  signed [13:0] r_V_47_reg_1529;
(* use_dsp48 = "no" *) wire   [25:0] add_ln1192_2_fu_363_p2;
reg   [25:0] add_ln1192_2_reg_1534;
wire  signed [21:0] r_V_12_fu_1189_p2;
reg  signed [21:0] r_V_12_reg_1539;
wire  signed [23:0] r_V_22_fu_1194_p2;
reg  signed [23:0] r_V_22_reg_1544;
wire  signed [11:0] r_V_1_fu_378_p3;
reg  signed [11:0] r_V_1_reg_1549;
wire  signed [22:0] r_V_23_fu_1200_p2;
reg  signed [22:0] r_V_23_reg_1555;
wire  signed [13:0] r_V_50_fu_389_p2;
reg  signed [13:0] r_V_50_reg_1560;
reg  signed [13:0] r_V_50_reg_1560_pp0_iter2_reg;
wire  signed [21:0] r_V_51_fu_1206_p2;
reg  signed [21:0] r_V_51_reg_1566;
wire  signed [22:0] r_V_32_fu_1211_p2;
reg  signed [22:0] r_V_32_reg_1571;
wire  signed [15:0] sext_ln1192_19_fu_398_p1;
reg  signed [15:0] sext_ln1192_19_reg_1576;
reg  signed [15:0] sext_ln1192_19_reg_1576_pp0_iter2_reg;
wire   [15:0] r_V_35_fu_401_p2;
reg  signed [15:0] r_V_35_reg_1581;
wire  signed [21:0] mul_ln1118_fu_1217_p2;
reg  signed [21:0] mul_ln1118_reg_1586;
wire  signed [25:0] mul_ln1192_20_fu_1222_p2;
reg  signed [25:0] mul_ln1192_20_reg_1591;
wire   [20:0] trunc_ln1192_1_fu_410_p1;
reg   [20:0] trunc_ln1192_1_reg_1596;
wire  signed [20:0] mul_ln1192_27_fu_1228_p2;
reg  signed [20:0] mul_ln1192_27_reg_1601;
wire  signed [25:0] mul_ln1192_24_fu_1234_p2;
reg  signed [25:0] mul_ln1192_24_reg_1606;
wire  signed [25:0] mul_ln1192_25_fu_1240_p2;
reg  signed [25:0] mul_ln1192_25_reg_1611;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln1192_2_fu_464_p2;
reg   [25:0] sub_ln1192_2_reg_1616;
wire  signed [20:0] mul_ln1192_5_fu_1261_p2;
reg  signed [20:0] mul_ln1192_5_reg_1621;
wire   [30:0] add_ln1192_6_fu_535_p2;
reg   [30:0] add_ln1192_6_reg_1626;
wire  signed [25:0] mul_ln1192_9_fu_1287_p2;
reg  signed [25:0] mul_ln1192_9_reg_1631;
wire  signed [25:0] mul_ln1192_10_fu_1293_p2;
reg  signed [25:0] mul_ln1192_10_reg_1636;
wire  signed [20:0] grp_fu_1299_p3;
reg  signed [20:0] mul_ln1192_11_reg_1641;
wire  signed [20:0] grp_fu_1306_p3;
reg  signed [20:0] mul_ln1192_12_reg_1646;
wire   [15:0] r_V_52_fu_569_p2;
reg   [15:0] r_V_52_reg_1651;
wire   [25:0] add_ln1192_10_fu_618_p2;
reg   [25:0] add_ln1192_10_reg_1656;
wire  signed [20:0] mul_ln1192_16_fu_1341_p2;
reg  signed [20:0] mul_ln1192_16_reg_1661;
wire  signed [20:0] mul_ln1192_17_fu_1347_p2;
reg  signed [20:0] mul_ln1192_17_reg_1666;
wire   [25:0] add_ln1192_13_fu_659_p2;
reg   [25:0] add_ln1192_13_reg_1671;
wire  signed [20:0] mul_ln1192_22_fu_1368_p2;
reg  signed [20:0] mul_ln1192_22_reg_1676;
wire   [25:0] shl_ln1192_19_fu_668_p3;
reg   [25:0] shl_ln1192_19_reg_1681;
wire  signed [20:0] mul_ln1192_23_fu_1373_p2;
reg  signed [20:0] mul_ln1192_23_reg_1686;
reg   [10:0] trunc_ln708_4_reg_1691;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [11:0] r_V_fu_213_p3;
wire   [25:0] shl_ln1192_1_fu_302_p3;
wire   [25:0] shl_ln_fu_289_p3;
wire  signed [13:0] sext_ln1118_6_fu_325_p1;
wire  signed [13:0] sext_ln1118_4_fu_315_p1;
wire   [23:0] rhs_V_fu_335_p3;
wire  signed [25:0] sext_ln1192_3_fu_343_p1;
wire   [25:0] sub_ln1192_fu_309_p2;
wire   [25:0] shl_ln1192_2_fu_356_p3;
wire  signed [25:0] grp_fu_1180_p3;
wire  signed [10:0] r_V_35_fu_401_p1;
wire   [13:0] r_V_53_fu_446_p3;
wire  signed [20:0] grp_fu_1253_p3;
wire  signed [25:0] grp_fu_1246_p3;
wire   [25:0] shl_ln1192_3_fu_457_p3;
wire  signed [12:0] r_V_6_fu_472_p3;
wire  signed [25:0] mul_ln1192_6_fu_1266_p2;
wire  signed [25:0] mul_ln1192_7_fu_1273_p2;
wire   [30:0] shl_ln1192_6_fu_509_p3;
wire   [30:0] shl_ln1192_5_fu_493_p3;
wire  signed [20:0] mul_ln1192_8_fu_1280_p2;
wire   [30:0] shl_ln1192_7_fu_528_p3;
wire   [30:0] sub_ln1192_4_fu_516_p2;
wire  signed [13:0] r_V_3_fu_544_p3;
wire   [14:0] shl_ln1118_6_fu_558_p3;
wire  signed [15:0] sext_ln1118_20_fu_565_p1;
wire  signed [15:0] sext_ln1118_5_fu_431_p1;
wire  signed [12:0] shl_ln1118_7_fu_588_p3;
wire  signed [20:0] grp_fu_1323_p3;
wire  signed [25:0] grp_fu_1314_p3;
wire   [25:0] shl_ln1192_11_fu_599_p3;
wire  signed [20:0] grp_fu_1332_p3;
wire   [25:0] shl_ln1192_12_fu_611_p3;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln1192_9_fu_606_p2;
wire  signed [20:0] mul_ln1192_21_fu_1361_p2;
wire  signed [25:0] grp_fu_1353_p3;
wire   [25:0] shl_ln1192_16_fu_640_p3;
wire   [25:0] shl_ln1192_17_fu_652_p3;
(* use_dsp48 = "no" *) wire   [25:0] sub_ln1192_13_fu_647_p2;
wire  signed [13:0] r_V_54_fu_678_p3;
wire   [25:0] sub_ln1192_18_fu_689_p2;
wire  signed [14:0] sext_ln1118_19_fu_551_p1;
wire  signed [14:0] sext_ln1118_3_fu_428_p1;
wire   [14:0] r_V_55_fu_701_p2;
wire   [24:0] rhs_V_9_fu_707_p3;
wire   [25:0] sub_ln1192_19_fu_695_p2;
wire  signed [25:0] sext_ln1192_29_fu_715_p1;
wire   [25:0] add_ln1192_18_fu_719_p2;
wire   [30:0] shl_ln1192_22_fu_733_p3;
wire   [30:0] shl_ln1192_21_fu_725_p3;
wire  signed [14:0] sext_ln1118_8_fu_453_p1;
wire  signed [14:0] sext_ln700_fu_434_p1;
wire   [14:0] r_V_56_fu_746_p2;
wire   [29:0] rhs_V_10_fu_752_p3;
wire   [30:0] add_ln1192_19_fu_740_p2;
wire  signed [30:0] sext_ln1192_32_fu_760_p1;
wire   [30:0] shl_ln1192_23_fu_770_p3;
wire   [30:0] sub_ln1192_20_fu_764_p2;
wire  signed [20:0] grp_fu_1379_p3;
wire   [30:0] add_ln1192_20_fu_777_p2;
wire   [30:0] shl_ln1192_24_fu_783_p3;
wire   [30:0] sub_ln1192_21_fu_790_p2;
wire   [30:0] ret_V_4_fu_796_p2;
wire   [24:0] rhs_V_1_fu_812_p3;
wire  signed [25:0] sext_ln1192_7_fu_819_p1;
wire   [14:0] shl_ln1118_5_fu_838_p3;
wire  signed [15:0] sext_ln1118_12_fu_845_p1;
wire  signed [15:0] sext_ln1118_9_fu_828_p1;
wire   [25:0] shl_ln1192_4_fu_831_p3;
wire   [25:0] add_ln1192_3_fu_823_p2;
wire   [15:0] r_V_49_fu_849_p2;
wire   [25:0] add_ln1192_4_fu_855_p2;
wire   [25:0] rhs_V_2_fu_861_p3;
wire   [25:0] sub_ln1192_3_fu_869_p2;
wire   [25:0] ret_V_fu_875_p2;
wire   [30:0] shl_ln1192_8_fu_892_p3;
wire   [30:0] shl_ln1192_9_fu_904_p3;
wire   [30:0] sub_ln1192_5_fu_899_p2;
wire   [30:0] shl_ln1192_s_fu_917_p3;
wire   [30:0] add_ln1192_7_fu_911_p2;
wire   [30:0] add_ln1192_8_fu_924_p2;
wire   [30:0] shl_ln1192_10_fu_930_p3;
wire   [30:0] sub_ln1192_6_fu_937_p2;
wire   [30:0] rhs_V_3_fu_943_p3;
wire   [30:0] sub_ln1192_7_fu_950_p2;
wire   [30:0] ret_V_1_fu_956_p2;
wire   [25:0] shl_ln1192_13_fu_973_p3;
wire   [25:0] sub_ln1192_10_fu_980_p2;
wire   [25:0] shl_ln1192_14_fu_985_p3;
wire  signed [15:0] mul_ln1192_18_fu_1388_p2;
wire   [25:0] shl_ln1192_15_fu_998_p3;
wire   [25:0] sub_ln1192_11_fu_992_p2;
wire   [25:0] add_ln1192_11_fu_1005_p2;
wire   [25:0] ret_V_2_fu_1011_p2;
wire   [25:0] shl_ln1192_18_fu_1028_p3;
wire   [25:0] sub_ln1192_14_fu_1035_p2;
wire   [25:0] shl_ln1192_20_fu_1045_p3;
wire   [25:0] add_ln1192_14_fu_1040_p2;
wire   [23:0] rhs_V_5_fu_1058_p3;
wire  signed [25:0] sext_ln1192_25_fu_1065_p1;
wire   [25:0] add_ln1192_15_fu_1052_p2;
wire   [23:0] rhs_V_6_fu_1075_p3;
wire   [25:0] add_ln1192_16_fu_1069_p2;
wire  signed [25:0] sext_ln1192_26_fu_1082_p1;
wire   [23:0] rhs_V_7_fu_1092_p3;
wire   [25:0] sub_ln1192_15_fu_1086_p2;
wire  signed [25:0] sext_ln1192_27_fu_1099_p1;
wire   [20:0] rhs_V_8_fu_1109_p3;
wire   [25:0] sub_ln1192_16_fu_1103_p2;
wire  signed [25:0] sext_ln1192_28_fu_1116_p1;
wire   [25:0] sub_ln1192_17_fu_1120_p2;
wire   [25:0] ret_V_3_fu_1126_p2;
wire  signed [10:0] r_V_36_fu_1162_p0;
wire  signed [10:0] r_V_36_fu_1162_p1;
wire  signed [10:0] r_V_43_fu_1168_p0;
wire  signed [21:0] sext_ln1118_21_fu_282_p1;
wire  signed [10:0] r_V_45_fu_1174_p0;
wire  signed [10:0] r_V_45_fu_1174_p1;
wire  signed [10:0] grp_fu_1180_p1;
wire   [25:0] grp_fu_1180_p2;
wire  signed [10:0] r_V_12_fu_1189_p1;
wire  signed [11:0] r_V_23_fu_1200_p0;
wire  signed [22:0] sext_ln1116_3_fu_385_p1;
wire  signed [10:0] r_V_51_fu_1206_p0;
wire  signed [10:0] r_V_51_fu_1206_p1;
wire  signed [11:0] r_V_32_fu_1211_p0;
wire  signed [10:0] mul_ln1118_fu_1217_p1;
wire  signed [10:0] mul_ln1192_20_fu_1222_p1;
wire  signed [10:0] mul_ln1192_24_fu_1234_p1;
wire  signed [25:0] sext_ln1192_31_fu_422_p1;
wire  signed [10:0] mul_ln1192_25_fu_1240_p1;
wire  signed [10:0] grp_fu_1246_p1;
wire  signed [13:0] grp_fu_1253_p1;
wire  signed [10:0] grp_fu_1253_p2;
wire  signed [10:0] mul_ln1192_5_fu_1261_p1;
wire  signed [10:0] mul_ln1192_6_fu_1266_p1;
wire  signed [25:0] sext_ln1192_9_fu_487_p1;
wire  signed [10:0] mul_ln1192_7_fu_1273_p1;
wire  signed [25:0] sext_ln1192_12_fu_506_p1;
wire  signed [10:0] mul_ln1192_8_fu_1280_p1;
wire  signed [20:0] sext_ln1118_17_fu_522_p1;
wire  signed [21:0] mul_ln1192_9_fu_1287_p0;
wire  signed [25:0] sext_ln1192_13_fu_541_p1;
wire  signed [10:0] mul_ln1192_9_fu_1287_p1;
wire  signed [21:0] mul_ln1192_10_fu_1293_p0;
wire  signed [10:0] mul_ln1192_10_fu_1293_p1;
wire  signed [13:0] grp_fu_1299_p0;
wire  signed [10:0] grp_fu_1299_p1;
wire  signed [10:0] grp_fu_1299_p2;
wire  signed [13:0] grp_fu_1306_p0;
wire  signed [10:0] grp_fu_1306_p2;
wire  signed [20:0] sext_ln1192_16_fu_555_p1;
wire  signed [10:0] grp_fu_1314_p1;
wire   [25:0] grp_fu_1314_p2;
wire  signed [10:0] grp_fu_1323_p2;
wire  signed [20:0] sext_ln1192_17_fu_575_p1;
wire  signed [10:0] grp_fu_1332_p2;
wire  signed [10:0] mul_ln1192_16_fu_1341_p1;
wire  signed [10:0] mul_ln1192_17_fu_1347_p0;
wire  signed [10:0] mul_ln1192_17_fu_1347_p1;
wire  signed [10:0] mul_ln1192_21_fu_1361_p1;
wire  signed [10:0] mul_ln1192_22_fu_1368_p1;
wire  signed [10:0] mul_ln1192_23_fu_1373_p1;
wire  signed [10:0] grp_fu_1379_p2;
wire   [6:0] mul_ln1192_18_fu_1388_p0;
wire  signed [10:0] mul_ln1192_18_fu_1388_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 x_V_preg = 176'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_12s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_12s_11s_21_1_1_U1(
    .din0(r_V_fu_213_p3),
    .din1(tmp_1_fu_181_p4),
    .dout(mul_ln1192_fu_1143_p2)
);

myproject_mul_mul_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_11s_11s_21_1_1_U2(
    .din0(tmp_2_fu_203_p4),
    .din1(trunc_ln1117_fu_177_p1),
    .dout(mul_ln1192_1_fu_1149_p2)
);

myproject_mul_mul_12s_11s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_12s_11s_23_1_1_U3(
    .din0(r_V_2_fu_243_p3),
    .din1(tmp_1_fu_181_p4),
    .dout(r_V_48_fu_1155_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U4(
    .din0(r_V_36_fu_1162_p0),
    .din1(r_V_36_fu_1162_p1),
    .dout(r_V_36_fu_1162_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U5(
    .din0(r_V_43_fu_1168_p0),
    .din1(tmp_1_fu_181_p4),
    .dout(r_V_43_fu_1168_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U6(
    .din0(r_V_45_fu_1174_p0),
    .din1(r_V_45_fu_1174_p1),
    .dout(r_V_45_fu_1174_p2)
);

myproject_mac_muladd_23s_11s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_23s_11s_26ns_26_1_1_U7(
    .din0(r_V_48_reg_1469),
    .din1(grp_fu_1180_p1),
    .din2(grp_fu_1180_p2),
    .dout(grp_fu_1180_p3)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U8(
    .din0(tmp_2_reg_1421),
    .din1(r_V_12_fu_1189_p1),
    .dout(r_V_12_fu_1189_p2)
);

myproject_mul_mul_13s_11s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_13s_11s_24_1_1_U9(
    .din0(r_V_8_fu_318_p3),
    .din1(p_Val2_6_reg_1448),
    .dout(r_V_22_fu_1194_p2)
);

myproject_mul_mul_12s_11s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_12s_11s_23_1_1_U10(
    .din0(r_V_23_fu_1200_p0),
    .din1(p_Val2_6_reg_1448),
    .dout(r_V_23_fu_1200_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U11(
    .din0(r_V_51_fu_1206_p0),
    .din1(r_V_51_fu_1206_p1),
    .dout(r_V_51_fu_1206_p2)
);

myproject_mul_mul_12s_11s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_12s_11s_23_1_1_U12(
    .din0(r_V_32_fu_1211_p0),
    .din1(tmp_5_reg_1492),
    .dout(r_V_32_fu_1211_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U13(
    .din0(trunc_ln1117_reg_1394),
    .din1(mul_ln1118_fu_1217_p1),
    .dout(mul_ln1118_fu_1217_p2)
);

myproject_mul_mul_22s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_22s_11s_26_1_1_U14(
    .din0(r_V_36_reg_1504),
    .din1(mul_ln1192_20_fu_1222_p1),
    .dout(mul_ln1192_20_fu_1222_p2)
);

myproject_mul_mul_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_11s_11s_21_1_1_U15(
    .din0(tmp_5_reg_1492),
    .din1(p_Val2_6_reg_1448),
    .dout(mul_ln1192_27_fu_1228_p2)
);

myproject_mul_mul_22s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_22s_11s_26_1_1_U16(
    .din0(r_V_43_reg_1509),
    .din1(mul_ln1192_24_fu_1234_p1),
    .dout(mul_ln1192_24_fu_1234_p2)
);

myproject_mul_mul_22s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_22s_11s_26_1_1_U17(
    .din0(r_V_45_reg_1514),
    .din1(mul_ln1192_25_fu_1240_p1),
    .dout(mul_ln1192_25_fu_1240_p2)
);

myproject_mac_mulsub_22s_11s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_mulsub_22s_11s_26ns_26_1_1_U18(
    .din0(r_V_12_reg_1539),
    .din1(grp_fu_1246_p1),
    .din2(add_ln1192_2_reg_1534),
    .dout(grp_fu_1246_p3)
);

myproject_am_addmul_12s_14s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_am_addmul_12s_14s_11s_21_1_1_U19(
    .din0(r_V_2_reg_1464_pp0_iter1_reg),
    .din1(grp_fu_1253_p1),
    .din2(grp_fu_1253_p2),
    .dout(grp_fu_1253_p3)
);

myproject_mul_mul_13s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_13s_11s_21_1_1_U20(
    .din0(r_V_6_fu_472_p3),
    .din1(mul_ln1192_5_fu_1261_p1),
    .dout(mul_ln1192_5_fu_1261_p2)
);

myproject_mul_mul_24s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_24s_11s_26_1_1_U21(
    .din0(r_V_22_reg_1544),
    .din1(mul_ln1192_6_fu_1266_p1),
    .dout(mul_ln1192_6_fu_1266_p2)
);

myproject_mul_mul_23s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_23s_11s_26_1_1_U22(
    .din0(r_V_23_reg_1555),
    .din1(mul_ln1192_7_fu_1273_p1),
    .dout(mul_ln1192_7_fu_1273_p2)
);

myproject_mul_mul_14s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_14s_11s_21_1_1_U23(
    .din0(r_V_50_reg_1560),
    .din1(mul_ln1192_8_fu_1280_p1),
    .dout(mul_ln1192_8_fu_1280_p2)
);

myproject_mul_mul_22s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_22s_11s_26_1_1_U24(
    .din0(mul_ln1192_9_fu_1287_p0),
    .din1(mul_ln1192_9_fu_1287_p1),
    .dout(mul_ln1192_9_fu_1287_p2)
);

myproject_mul_mul_22s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_22s_11s_26_1_1_U25(
    .din0(mul_ln1192_10_fu_1293_p0),
    .din1(mul_ln1192_10_fu_1293_p1),
    .dout(mul_ln1192_10_fu_1293_p2)
);

myproject_am_addmul_14s_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_am_addmul_14s_11s_11s_21_1_1_U26(
    .din0(grp_fu_1299_p0),
    .din1(grp_fu_1299_p1),
    .din2(grp_fu_1299_p2),
    .dout(grp_fu_1299_p3)
);

myproject_am_submul_14s_12s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_am_submul_14s_12s_11s_21_1_1_U27(
    .din0(grp_fu_1306_p0),
    .din1(r_V_1_reg_1549),
    .din2(grp_fu_1306_p2),
    .dout(grp_fu_1306_p3)
);

myproject_mac_mul_sub_23s_11s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_mul_sub_23s_11s_26ns_26_1_1_U28(
    .din0(r_V_32_reg_1571),
    .din1(grp_fu_1314_p1),
    .din2(grp_fu_1314_p2),
    .dout(grp_fu_1314_p3)
);

myproject_am_submul_13s_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_am_submul_13s_11s_11s_21_1_1_U29(
    .din0(shl_ln1118_7_fu_588_p3),
    .din1(tmp_1_reg_1399_pp0_iter1_reg),
    .din2(grp_fu_1323_p2),
    .dout(grp_fu_1323_p3)
);

myproject_am_submul_13s_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_am_submul_13s_11s_11s_21_1_1_U30(
    .din0(r_V_6_fu_472_p3),
    .din1(tmp_2_reg_1421_pp0_iter1_reg),
    .din2(grp_fu_1332_p2),
    .dout(grp_fu_1332_p3)
);

myproject_mul_mul_16s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_16s_11s_21_1_1_U31(
    .din0(r_V_35_reg_1581),
    .din1(mul_ln1192_16_fu_1341_p1),
    .dout(mul_ln1192_16_fu_1341_p2)
);

myproject_mul_mul_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_11s_11s_21_1_1_U32(
    .din0(mul_ln1192_17_fu_1347_p0),
    .din1(mul_ln1192_17_fu_1347_p1),
    .dout(mul_ln1192_17_fu_1347_p2)
);

myproject_mac_mulsub_22s_11s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_mulsub_22s_11s_26s_26_1_1_U33(
    .din0(mul_ln1118_reg_1586),
    .din1(p_Val2_6_reg_1448_pp0_iter1_reg),
    .din2(mul_ln1192_20_reg_1591),
    .dout(grp_fu_1353_p3)
);

myproject_mul_mul_14s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_14s_11s_21_1_1_U34(
    .din0(r_V_3_fu_544_p3),
    .din1(mul_ln1192_21_fu_1361_p1),
    .dout(mul_ln1192_21_fu_1361_p2)
);

myproject_mul_mul_12s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_12s_11s_21_1_1_U35(
    .din0(r_V_1_reg_1549),
    .din1(mul_ln1192_22_fu_1368_p1),
    .dout(mul_ln1192_22_fu_1368_p2)
);

myproject_mul_mul_14s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_14s_11s_21_1_1_U36(
    .din0(r_V_47_reg_1529),
    .din1(mul_ln1192_23_fu_1373_p1),
    .dout(mul_ln1192_23_fu_1373_p2)
);

myproject_am_submul_14s_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_am_submul_14s_11s_11s_21_1_1_U37(
    .din0(r_V_54_fu_678_p3),
    .din1(tmp_5_reg_1492_pp0_iter1_reg),
    .din2(grp_fu_1379_p2),
    .dout(grp_fu_1379_p3)
);

myproject_mul_mul_7ns_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_7ns_11s_16_1_1_U38(
    .din0(mul_ln1192_18_fu_1388_p0),
    .din1(mul_ln1192_18_fu_1388_p1),
    .dout(mul_ln1192_18_fu_1388_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 176'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_10_reg_1656 <= add_ln1192_10_fu_618_p2;
        add_ln1192_13_reg_1671 <= add_ln1192_13_fu_659_p2;
        add_ln1192_6_reg_1626[30 : 5] <= add_ln1192_6_fu_535_p2[30 : 5];
        mul_ln1192_10_reg_1636 <= mul_ln1192_10_fu_1293_p2;
        mul_ln1192_16_reg_1661 <= mul_ln1192_16_fu_1341_p2;
        mul_ln1192_17_reg_1666 <= mul_ln1192_17_fu_1347_p2;
        mul_ln1192_22_reg_1676 <= mul_ln1192_22_fu_1368_p2;
        mul_ln1192_23_reg_1686 <= mul_ln1192_23_fu_1373_p2;
        mul_ln1192_5_reg_1621 <= mul_ln1192_5_fu_1261_p2;
        mul_ln1192_9_reg_1631 <= mul_ln1192_9_fu_1287_p2;
        r_V_50_reg_1560_pp0_iter2_reg <= r_V_50_reg_1560;
        r_V_52_reg_1651[15 : 2] <= r_V_52_fu_569_p2[15 : 2];
        sext_ln1192_19_reg_1576_pp0_iter2_reg <= sext_ln1192_19_reg_1576;
        shl_ln1192_19_reg_1681[25 : 5] <= shl_ln1192_19_fu_668_p3[25 : 5];
        sub_ln1192_2_reg_1616 <= sub_ln1192_2_fu_464_p2;
        tmp_1_reg_1399_pp0_iter2_reg <= tmp_1_reg_1399_pp0_iter1_reg;
        tmp_2_reg_1421_pp0_iter2_reg <= tmp_2_reg_1421_pp0_iter1_reg;
        tmp_4_reg_1485_pp0_iter2_reg <= tmp_4_reg_1485_pp0_iter1_reg;
        tmp_5_reg_1492_pp0_iter2_reg <= tmp_5_reg_1492_pp0_iter1_reg;
        trunc_ln708_4_reg_1691 <= {{ret_V_4_fu_796_p2[30:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_2_reg_1534 <= add_ln1192_2_fu_363_p2;
        mul_ln1118_reg_1586 <= mul_ln1118_fu_1217_p2;
        mul_ln1192_1_reg_1443 <= mul_ln1192_1_fu_1149_p2;
        mul_ln1192_20_reg_1591 <= mul_ln1192_20_fu_1222_p2;
        mul_ln1192_24_reg_1606 <= mul_ln1192_24_fu_1234_p2;
        mul_ln1192_25_reg_1611 <= mul_ln1192_25_fu_1240_p2;
        mul_ln1192_27_reg_1601 <= mul_ln1192_27_fu_1228_p2;
        mul_ln1192_reg_1431 <= mul_ln1192_fu_1143_p2;
        p_Val2_6_reg_1448 <= {{x_V_in_sig[164:154]}};
        p_Val2_6_reg_1448_pp0_iter1_reg <= p_Val2_6_reg_1448;
        r_V_12_reg_1539 <= r_V_12_fu_1189_p2;
        r_V_1_reg_1549[11 : 1] <= r_V_1_fu_378_p3[11 : 1];
        r_V_22_reg_1544 <= r_V_22_fu_1194_p2;
        r_V_23_reg_1555 <= r_V_23_fu_1200_p2;
        r_V_2_reg_1464[11 : 1] <= r_V_2_fu_243_p3[11 : 1];
        r_V_2_reg_1464_pp0_iter1_reg[11 : 1] <= r_V_2_reg_1464[11 : 1];
        r_V_32_reg_1571 <= r_V_32_fu_1211_p2;
        r_V_35_reg_1581 <= r_V_35_fu_401_p2;
        r_V_36_reg_1504 <= r_V_36_fu_1162_p2;
        r_V_43_reg_1509 <= r_V_43_fu_1168_p2;
        r_V_45_reg_1514 <= r_V_45_fu_1174_p2;
        r_V_47_reg_1529 <= r_V_47_fu_329_p2;
        r_V_48_reg_1469 <= r_V_48_fu_1155_p2;
        r_V_50_reg_1560 <= r_V_50_fu_389_p2;
        r_V_51_reg_1566 <= r_V_51_fu_1206_p2;
        r_V_8_reg_1524[12 : 2] <= r_V_8_fu_318_p3[12 : 2];
        sext_ln1117_reg_1415 <= sext_ln1117_fu_195_p1;
        sext_ln1118_13_reg_1479 <= sext_ln1118_13_fu_258_p1;
        sext_ln1192_19_reg_1576 <= sext_ln1192_19_fu_398_p1;
        sext_ln1192_1_reg_1519 <= sext_ln1192_1_fu_286_p1;
        sext_ln1192_2_reg_1436 <= sext_ln1192_2_fu_225_p1;
        sext_ln1192_2_reg_1436_pp0_iter1_reg <= sext_ln1192_2_reg_1436;
        sext_ln1192_reg_1410 <= sext_ln1192_fu_191_p1;
        sext_ln1192_reg_1410_pp0_iter1_reg <= sext_ln1192_reg_1410;
        tmp_1_reg_1399 <= {{x_V_in_sig[175:165]}};
        tmp_1_reg_1399_pp0_iter1_reg <= tmp_1_reg_1399;
        tmp_2_reg_1421 <= {{x_V_in_sig[32:22]}};
        tmp_2_reg_1421_pp0_iter1_reg <= tmp_2_reg_1421;
        tmp_4_reg_1485 <= {{x_V_in_sig[54:44]}};
        tmp_4_reg_1485_pp0_iter1_reg <= tmp_4_reg_1485;
        tmp_5_reg_1492 <= {{x_V_in_sig[43:33]}};
        tmp_5_reg_1492_pp0_iter1_reg <= tmp_5_reg_1492;
        trunc_ln1117_reg_1394 <= trunc_ln1117_fu_177_p1;
        trunc_ln1192_1_reg_1596 <= trunc_ln1192_1_fu_410_p1;
        trunc_ln1192_reg_1474 <= trunc_ln1192_fu_255_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mul_ln1192_11_reg_1641 <= grp_fu_1299_p3;
        mul_ln1192_12_reg_1646 <= grp_fu_1306_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_618_p2 = (shl_ln1192_12_fu_611_p3 + sub_ln1192_9_fu_606_p2);

assign add_ln1192_11_fu_1005_p2 = (shl_ln1192_15_fu_998_p3 + sub_ln1192_11_fu_992_p2);

assign add_ln1192_13_fu_659_p2 = (shl_ln1192_17_fu_652_p3 + sub_ln1192_13_fu_647_p2);

assign add_ln1192_14_fu_1040_p2 = (shl_ln1192_19_reg_1681 + sub_ln1192_14_fu_1035_p2);

assign add_ln1192_15_fu_1052_p2 = (shl_ln1192_20_fu_1045_p3 + add_ln1192_14_fu_1040_p2);

assign add_ln1192_16_fu_1069_p2 = ($signed(sext_ln1192_25_fu_1065_p1) + $signed(add_ln1192_15_fu_1052_p2));

assign add_ln1192_18_fu_719_p2 = ($signed(sub_ln1192_19_fu_695_p2) + $signed(sext_ln1192_29_fu_715_p1));

assign add_ln1192_19_fu_740_p2 = (shl_ln1192_22_fu_733_p3 + shl_ln1192_21_fu_725_p3);

assign add_ln1192_20_fu_777_p2 = (shl_ln1192_23_fu_770_p3 + sub_ln1192_20_fu_764_p2);

assign add_ln1192_2_fu_363_p2 = ($signed(shl_ln1192_2_fu_356_p3) + $signed(grp_fu_1180_p3));

assign add_ln1192_3_fu_823_p2 = ($signed(sext_ln1192_7_fu_819_p1) + $signed(sub_ln1192_2_reg_1616));

assign add_ln1192_4_fu_855_p2 = (shl_ln1192_4_fu_831_p3 + add_ln1192_3_fu_823_p2);

assign add_ln1192_6_fu_535_p2 = (shl_ln1192_7_fu_528_p3 + sub_ln1192_4_fu_516_p2);

assign add_ln1192_7_fu_911_p2 = (shl_ln1192_9_fu_904_p3 + sub_ln1192_5_fu_899_p2);

assign add_ln1192_8_fu_924_p2 = (shl_ln1192_s_fu_917_p3 + add_ln1192_7_fu_911_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1180_p1 = sext_ln1192_1_fu_286_p1;

assign grp_fu_1180_p2 = ($signed(sext_ln1192_3_fu_343_p1) + $signed(sub_ln1192_fu_309_p2));

assign grp_fu_1246_p1 = sext_ln1192_1_reg_1519;

assign grp_fu_1253_p1 = sext_ln1118_8_fu_453_p1;

assign grp_fu_1253_p2 = sext_ln1192_2_reg_1436_pp0_iter1_reg;

assign grp_fu_1299_p0 = sext_ln1118_19_fu_551_p1;

assign grp_fu_1299_p1 = sext_ln1118_3_fu_428_p1;

assign grp_fu_1299_p2 = sext_ln1192_reg_1410_pp0_iter1_reg;

assign grp_fu_1306_p0 = sext_ln1118_19_fu_551_p1;

assign grp_fu_1306_p2 = sext_ln1192_16_fu_555_p1;

assign grp_fu_1314_p1 = sext_ln1192_12_fu_506_p1;

assign grp_fu_1314_p2 = {{p_Val2_6_reg_1448_pp0_iter1_reg}, {15'd0}};

assign grp_fu_1323_p2 = sext_ln1192_17_fu_575_p1;

assign grp_fu_1332_p2 = sext_ln1192_17_fu_575_p1;

assign grp_fu_1379_p2 = sext_ln1192_17_fu_575_p1;

assign mul_ln1118_fu_1217_p1 = sext_ln1118_13_reg_1479;

assign mul_ln1192_10_fu_1293_p0 = sext_ln1192_13_fu_541_p1;

assign mul_ln1192_10_fu_1293_p1 = sext_ln1192_12_fu_506_p1;

assign mul_ln1192_16_fu_1341_p1 = sext_ln1192_17_fu_575_p1;

assign mul_ln1192_17_fu_1347_p0 = sext_ln1192_16_fu_555_p1;

assign mul_ln1192_17_fu_1347_p1 = sext_ln1192_17_fu_575_p1;

assign mul_ln1192_18_fu_1388_p0 = 16'd58;

assign mul_ln1192_18_fu_1388_p1 = sext_ln1192_19_reg_1576_pp0_iter2_reg;

assign mul_ln1192_20_fu_1222_p1 = sext_ln1192_1_fu_286_p1;

assign mul_ln1192_21_fu_1361_p1 = sext_ln1118_17_fu_522_p1;

assign mul_ln1192_22_fu_1368_p1 = sext_ln1192_2_reg_1436_pp0_iter1_reg;

assign mul_ln1192_23_fu_1373_p1 = sext_ln1192_16_fu_555_p1;

assign mul_ln1192_24_fu_1234_p1 = sext_ln1192_31_fu_422_p1;

assign mul_ln1192_25_fu_1240_p1 = sext_ln1192_31_fu_422_p1;

assign mul_ln1192_5_fu_1261_p1 = sext_ln1192_2_reg_1436_pp0_iter1_reg;

assign mul_ln1192_6_fu_1266_p1 = sext_ln1192_9_fu_487_p1;

assign mul_ln1192_7_fu_1273_p1 = sext_ln1192_12_fu_506_p1;

assign mul_ln1192_8_fu_1280_p1 = sext_ln1118_17_fu_522_p1;

assign mul_ln1192_9_fu_1287_p0 = sext_ln1192_13_fu_541_p1;

assign mul_ln1192_9_fu_1287_p1 = sext_ln1192_9_fu_487_p1;

assign p_Val2_6_fu_233_p4 = {{x_V_in_sig[164:154]}};

assign r_V_12_fu_1189_p1 = sext_ln1117_reg_1415;

assign r_V_1_fu_378_p3 = {{p_Val2_6_reg_1448}, {1'd0}};

assign r_V_23_fu_1200_p0 = sext_ln1116_3_fu_385_p1;

assign r_V_2_fu_243_p3 = {{tmp_1_fu_181_p4}, {1'd0}};

assign r_V_32_fu_1211_p0 = sext_ln1116_3_fu_385_p1;

assign r_V_35_fu_401_p1 = tmp_5_reg_1492;

assign r_V_35_fu_401_p2 = ($signed({{1'b0}, {16'd11}}) * $signed(r_V_35_fu_401_p1));

assign r_V_36_fu_1162_p0 = sext_ln1118_13_fu_258_p1;

assign r_V_36_fu_1162_p1 = sext_ln1118_13_fu_258_p1;

assign r_V_3_fu_544_p3 = {{p_Val2_6_reg_1448_pp0_iter1_reg}, {3'd0}};

assign r_V_43_fu_1168_p0 = sext_ln1118_21_fu_282_p1;

assign r_V_45_fu_1174_p0 = sext_ln1118_21_fu_282_p1;

assign r_V_45_fu_1174_p1 = sext_ln1118_21_fu_282_p1;

assign r_V_47_fu_329_p2 = ($signed(sext_ln1118_6_fu_325_p1) - $signed(sext_ln1118_4_fu_315_p1));

assign r_V_49_fu_849_p2 = ($signed(sext_ln1118_12_fu_845_p1) + $signed(sext_ln1118_9_fu_828_p1));

assign r_V_50_fu_389_p2 = ($signed(sext_ln1118_6_fu_325_p1) + $signed(sext_ln1118_4_fu_315_p1));

assign r_V_51_fu_1206_p0 = sext_ln1118_13_reg_1479;

assign r_V_51_fu_1206_p1 = sext_ln1117_reg_1415;

assign r_V_52_fu_569_p2 = ($signed(sext_ln1118_20_fu_565_p1) - $signed(sext_ln1118_5_fu_431_p1));

assign r_V_53_fu_446_p3 = {{tmp_1_reg_1399_pp0_iter1_reg}, {3'd0}};

assign r_V_54_fu_678_p3 = {{tmp_5_reg_1492_pp0_iter1_reg}, {3'd0}};

assign r_V_55_fu_701_p2 = ($signed(sext_ln1118_19_fu_551_p1) - $signed(sext_ln1118_3_fu_428_p1));

assign r_V_56_fu_746_p2 = ($signed(sext_ln1118_8_fu_453_p1) - $signed(sext_ln700_fu_434_p1));

assign r_V_6_fu_472_p3 = {{tmp_2_reg_1421_pp0_iter1_reg}, {2'd0}};

assign r_V_8_fu_318_p3 = {{p_Val2_6_reg_1448}, {2'd0}};

assign r_V_fu_213_p3 = {{trunc_ln1117_fu_177_p1}, {1'd0}};

assign ret_V_1_fu_956_p2 = ($signed(31'd2120220672) + $signed(sub_ln1192_7_fu_950_p2));

assign ret_V_2_fu_1011_p2 = ($signed(26'd66781184) + $signed(add_ln1192_11_fu_1005_p2));

assign ret_V_3_fu_1126_p2 = ($signed(26'd66617344) + $signed(sub_ln1192_17_fu_1120_p2));

assign ret_V_4_fu_796_p2 = ($signed(31'd2133852160) + $signed(sub_ln1192_21_fu_790_p2));

assign ret_V_fu_875_p2 = ($signed(26'd66387968) + $signed(sub_ln1192_3_fu_869_p2));

assign rhs_V_10_fu_752_p3 = {{r_V_56_fu_746_p2}, {15'd0}};

assign rhs_V_1_fu_812_p3 = {{tmp_1_reg_1399_pp0_iter2_reg}, {14'd0}};

assign rhs_V_2_fu_861_p3 = {{r_V_49_fu_849_p2}, {10'd0}};

assign rhs_V_3_fu_943_p3 = {{r_V_52_reg_1651}, {15'd0}};

assign rhs_V_5_fu_1058_p3 = {{r_V_50_reg_1560_pp0_iter2_reg}, {10'd0}};

assign rhs_V_6_fu_1075_p3 = {{tmp_1_reg_1399_pp0_iter2_reg}, {13'd0}};

assign rhs_V_7_fu_1092_p3 = {{tmp_5_reg_1492_pp0_iter2_reg}, {13'd0}};

assign rhs_V_8_fu_1109_p3 = {{tmp_4_reg_1485_pp0_iter2_reg}, {10'd0}};

assign rhs_V_9_fu_707_p3 = {{r_V_55_fu_701_p2}, {10'd0}};

assign rhs_V_fu_335_p3 = {{r_V_47_fu_329_p2}, {10'd0}};

assign sext_ln1116_3_fu_385_p1 = r_V_1_fu_378_p3;

assign sext_ln1117_fu_195_p1 = tmp_1_fu_181_p4;

assign sext_ln1118_12_fu_845_p1 = $signed(shl_ln1118_5_fu_838_p3);

assign sext_ln1118_13_fu_258_p1 = p_Val2_6_fu_233_p4;

assign sext_ln1118_17_fu_522_p1 = p_Val2_6_reg_1448_pp0_iter1_reg;

assign sext_ln1118_19_fu_551_p1 = r_V_3_fu_544_p3;

assign sext_ln1118_20_fu_565_p1 = $signed(shl_ln1118_6_fu_558_p3);

assign sext_ln1118_21_fu_282_p1 = tmp_5_fu_272_p4;

assign sext_ln1118_3_fu_428_p1 = p_Val2_6_reg_1448_pp0_iter1_reg;

assign sext_ln1118_4_fu_315_p1 = p_Val2_6_reg_1448;

assign sext_ln1118_5_fu_431_p1 = r_V_8_reg_1524;

assign sext_ln1118_6_fu_325_p1 = r_V_8_fu_318_p3;

assign sext_ln1118_8_fu_453_p1 = $signed(r_V_53_fu_446_p3);

assign sext_ln1118_9_fu_828_p1 = tmp_2_reg_1421_pp0_iter2_reg;

assign sext_ln1192_12_fu_506_p1 = tmp_4_reg_1485_pp0_iter1_reg;

assign sext_ln1192_13_fu_541_p1 = r_V_51_reg_1566;

assign sext_ln1192_16_fu_555_p1 = tmp_4_reg_1485_pp0_iter1_reg;

assign sext_ln1192_17_fu_575_p1 = tmp_5_reg_1492_pp0_iter1_reg;

assign sext_ln1192_19_fu_398_p1 = tmp_5_reg_1492;

assign sext_ln1192_1_fu_286_p1 = tmp_2_reg_1421;

assign sext_ln1192_25_fu_1065_p1 = $signed(rhs_V_5_fu_1058_p3);

assign sext_ln1192_26_fu_1082_p1 = $signed(rhs_V_6_fu_1075_p3);

assign sext_ln1192_27_fu_1099_p1 = $signed(rhs_V_7_fu_1092_p3);

assign sext_ln1192_28_fu_1116_p1 = $signed(rhs_V_8_fu_1109_p3);

assign sext_ln1192_29_fu_715_p1 = $signed(rhs_V_9_fu_707_p3);

assign sext_ln1192_2_fu_225_p1 = tmp_2_fu_203_p4;

assign sext_ln1192_31_fu_422_p1 = tmp_5_reg_1492;

assign sext_ln1192_32_fu_760_p1 = $signed(rhs_V_10_fu_752_p3);

assign sext_ln1192_3_fu_343_p1 = $signed(rhs_V_fu_335_p3);

assign sext_ln1192_7_fu_819_p1 = $signed(rhs_V_1_fu_812_p3);

assign sext_ln1192_9_fu_487_p1 = tmp_1_reg_1399_pp0_iter1_reg;

assign sext_ln1192_fu_191_p1 = tmp_1_fu_181_p4;

assign sext_ln700_fu_434_p1 = tmp_1_reg_1399_pp0_iter1_reg;

assign shl_ln1118_5_fu_838_p3 = {{tmp_2_reg_1421_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_6_fu_558_p3 = {{p_Val2_6_reg_1448_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_7_fu_588_p3 = {{tmp_1_reg_1399_pp0_iter1_reg}, {2'd0}};

assign shl_ln1192_10_fu_930_p3 = {{mul_ln1192_12_reg_1646}, {10'd0}};

assign shl_ln1192_11_fu_599_p3 = {{grp_fu_1323_p3}, {5'd0}};

assign shl_ln1192_12_fu_611_p3 = {{grp_fu_1332_p3}, {5'd0}};

assign shl_ln1192_13_fu_973_p3 = {{mul_ln1192_16_reg_1661}, {5'd0}};

assign shl_ln1192_14_fu_985_p3 = {{mul_ln1192_17_reg_1666}, {5'd0}};

assign shl_ln1192_15_fu_998_p3 = {{mul_ln1192_18_fu_1388_p2}, {10'd0}};

assign shl_ln1192_16_fu_640_p3 = {{mul_ln1192_21_fu_1361_p2}, {5'd0}};

assign shl_ln1192_17_fu_652_p3 = {{trunc_ln1192_1_reg_1596}, {5'd0}};

assign shl_ln1192_18_fu_1028_p3 = {{mul_ln1192_22_reg_1676}, {5'd0}};

assign shl_ln1192_19_fu_668_p3 = {{mul_ln1192_27_reg_1601}, {5'd0}};

assign shl_ln1192_1_fu_302_p3 = {{mul_ln1192_1_reg_1443}, {5'd0}};

assign shl_ln1192_20_fu_1045_p3 = {{mul_ln1192_23_reg_1686}, {5'd0}};

assign shl_ln1192_21_fu_725_p3 = {{add_ln1192_18_fu_719_p2}, {5'd0}};

assign shl_ln1192_22_fu_733_p3 = {{mul_ln1192_24_reg_1606}, {5'd0}};

assign shl_ln1192_23_fu_770_p3 = {{mul_ln1192_25_reg_1611}, {5'd0}};

assign shl_ln1192_24_fu_783_p3 = {{grp_fu_1379_p3}, {10'd0}};

assign shl_ln1192_2_fu_356_p3 = {{trunc_ln1192_reg_1474}, {5'd0}};

assign shl_ln1192_3_fu_457_p3 = {{grp_fu_1253_p3}, {5'd0}};

assign shl_ln1192_4_fu_831_p3 = {{mul_ln1192_5_reg_1621}, {5'd0}};

assign shl_ln1192_5_fu_493_p3 = {{mul_ln1192_6_fu_1266_p2}, {5'd0}};

assign shl_ln1192_6_fu_509_p3 = {{mul_ln1192_7_fu_1273_p2}, {5'd0}};

assign shl_ln1192_7_fu_528_p3 = {{mul_ln1192_8_fu_1280_p2}, {10'd0}};

assign shl_ln1192_8_fu_892_p3 = {{mul_ln1192_9_reg_1631}, {5'd0}};

assign shl_ln1192_9_fu_904_p3 = {{mul_ln1192_10_reg_1636}, {5'd0}};

assign shl_ln1192_s_fu_917_p3 = {{mul_ln1192_11_reg_1641}, {10'd0}};

assign shl_ln_fu_289_p3 = {{mul_ln1192_reg_1431}, {5'd0}};

assign sub_ln1192_10_fu_980_p2 = (add_ln1192_10_reg_1656 - shl_ln1192_13_fu_973_p3);

assign sub_ln1192_11_fu_992_p2 = (sub_ln1192_10_fu_980_p2 - shl_ln1192_14_fu_985_p3);

assign sub_ln1192_13_fu_647_p2 = ($signed(grp_fu_1353_p3) - $signed(shl_ln1192_16_fu_640_p3));

assign sub_ln1192_14_fu_1035_p2 = (add_ln1192_13_reg_1671 - shl_ln1192_18_fu_1028_p3);

assign sub_ln1192_15_fu_1086_p2 = ($signed(add_ln1192_16_fu_1069_p2) - $signed(sext_ln1192_26_fu_1082_p1));

assign sub_ln1192_16_fu_1103_p2 = ($signed(sub_ln1192_15_fu_1086_p2) - $signed(sext_ln1192_27_fu_1099_p1));

assign sub_ln1192_17_fu_1120_p2 = ($signed(sub_ln1192_16_fu_1103_p2) - $signed(sext_ln1192_28_fu_1116_p1));

assign sub_ln1192_18_fu_689_p2 = (26'd0 - shl_ln1192_17_fu_652_p3);

assign sub_ln1192_19_fu_695_p2 = (sub_ln1192_18_fu_689_p2 - shl_ln1192_19_fu_668_p3);

assign sub_ln1192_20_fu_764_p2 = ($signed(add_ln1192_19_fu_740_p2) - $signed(sext_ln1192_32_fu_760_p1));

assign sub_ln1192_21_fu_790_p2 = (add_ln1192_20_fu_777_p2 - shl_ln1192_24_fu_783_p3);

assign sub_ln1192_2_fu_464_p2 = ($signed(grp_fu_1246_p3) - $signed(shl_ln1192_3_fu_457_p3));

assign sub_ln1192_3_fu_869_p2 = (add_ln1192_4_fu_855_p2 - rhs_V_2_fu_861_p3);

assign sub_ln1192_4_fu_516_p2 = (shl_ln1192_6_fu_509_p3 - shl_ln1192_5_fu_493_p3);

assign sub_ln1192_5_fu_899_p2 = (add_ln1192_6_reg_1626 - shl_ln1192_8_fu_892_p3);

assign sub_ln1192_6_fu_937_p2 = (add_ln1192_8_fu_924_p2 - shl_ln1192_10_fu_930_p3);

assign sub_ln1192_7_fu_950_p2 = (sub_ln1192_6_fu_937_p2 - rhs_V_3_fu_943_p3);

assign sub_ln1192_9_fu_606_p2 = ($signed(grp_fu_1314_p3) - $signed(shl_ln1192_11_fu_599_p3));

assign sub_ln1192_fu_309_p2 = (shl_ln1192_1_fu_302_p3 - shl_ln_fu_289_p3);

assign tmp_1_fu_181_p4 = {{x_V_in_sig[175:165]}};

assign tmp_2_fu_203_p4 = {{x_V_in_sig[32:22]}};

assign tmp_5_fu_272_p4 = {{x_V_in_sig[43:33]}};

assign trunc_ln1117_fu_177_p1 = x_V_in_sig[10:0];

assign trunc_ln1192_1_fu_410_p1 = r_V_51_fu_1206_p2[20:0];

assign trunc_ln1192_fu_255_p1 = r_V_48_fu_1155_p2[20:0];

assign y_0_V = {{ret_V_fu_875_p2[25:15]}};

assign y_1_V = {{ret_V_1_fu_956_p2[30:20]}};

assign y_2_V = {{ret_V_2_fu_1011_p2[25:15]}};

assign y_3_V = {{ret_V_3_fu_1126_p2[25:15]}};

assign y_4_V = trunc_ln708_4_reg_1691;

always @ (posedge ap_clk) begin
    r_V_2_reg_1464[0] <= 1'b0;
    r_V_2_reg_1464_pp0_iter1_reg[0] <= 1'b0;
    r_V_8_reg_1524[1:0] <= 2'b00;
    r_V_1_reg_1549[0] <= 1'b0;
    add_ln1192_6_reg_1626[4:0] <= 5'b00000;
    r_V_52_reg_1651[1:0] <= 2'b00;
    shl_ln1192_19_reg_1681[4:0] <= 5'b00000;
end

endmodule //myproject
