Normal SoC
============

topology - diplomacy
---------------------
- address map
- bus node
- bus protocol -> amba/tilelink


config - parameter
--------------------


clock tree
--------------
- internal generate
- div
- source select -> mux
- sdc


reset tree
--------------
- source
- sync clock
- order 


power domain
--------------
- dut group
- upf


memory system
--------------
- cache node
- memory size
- memory topology -> location


regmapper
--------------
- register config input


gpio map
--------------
- pad share
- pin matrix


dma channel
------------
- connect
- reuse channel


interrupt connect
------------------
- connect
- map
- low power wake up


doc
--------------
- code <-> doc


fpga version
-----------------


testbench -> verification
--------------------------


software
-----------------


