#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 11 23:16:22 2017
# Process ID: 5655
# Current directory: /home/goma/Documents/Work/AES/RUN
# Command line: vivado
# Log file: /home/goma/Documents/Work/AES/RUN/vivado.log
# Journal file: /home/goma/Documents/Work/AES/RUN/vivado.jou
#-----------------------------------------------------------
start_gui
create_project AES /home/goma/Documents/Work/AES/RUN/AES -part xc7z010clg225-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
add_files -norecurse /home/goma/Documents/Work/AES/invSubBytes.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:20:57 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:23:34 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:24:31 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:25:21 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:26:03 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg225-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 6545.758 ; gain = 319.258 ; free physical = 11467 ; free virtual = 13534
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 100 -input_pins -datasheet -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
add_files -norecurse /home/goma/Documents/Work/AES/timing_tester.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:47:31 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
file mkdir /home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1
file mkdir /home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new
close [ open /home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc w ]
add_files -fileset constrs_1 /home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:51:53 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg225-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 7136.539 ; gain = 0.000 ; free physical = 10868 ; free virtual = 13064
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 50 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7136.539 ; gain = 0.000 ; free physical = 10845 ; free virtual = 13031
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:54:17 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep 11 23:56:17 2017] Launched synth_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg225-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
set_property target_constrs_file /home/goma/Documents/Work/AES/RUN/AES/AES.srcs/constrs_1/new/constraint.xdc [current_fileset -constrset]
launch_runs impl_1 -jobs 2
[Mon Sep 11 23:59:25 2017] Launched impl_1...
Run output will be captured here: /home/goma/Documents/Work/AES/RUN/AES/AES.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goma/Documents/Work/AES/RUN/.Xil/Vivado-5655-tamamo/dcp16/timing_tester.xdc]
Finished Parsing XDC File [/home/goma/Documents/Work/AES/RUN/.Xil/Vivado-5655-tamamo/dcp16/timing_tester.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7152.582 ; gain = 0.000 ; free physical = 10695 ; free virtual = 12894
Restored from archive | CPU: 0.010000 secs | Memory: 0.089447 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7152.582 ; gain = 0.000 ; free physical = 10695 ; free virtual = 12894
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 00:01:46 2017...
