# Reading G:/Altera/modelsim_ase/tcl/vsim/pref.tcl 
# do gcd_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying G:\Altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied G:\Altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+L:/FPGA_Proj/My_GCD/rtl {L:/FPGA_Proj/My_GCD/rtl/gcd_datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module gcd_datapath
# 
# Top level modules:
# 	gcd_datapath
# vlog -vlog01compat -work work +incdir+L:/FPGA_Proj/My_GCD/rtl {L:/FPGA_Proj/My_GCD/rtl/gcd_control.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module gcd_control
# 
# Top level modules:
# 	gcd_control
# vlog -vlog01compat -work work +incdir+L:/FPGA_Proj/My_GCD/rtl {L:/FPGA_Proj/My_GCD/rtl/gcd.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module gcd
# 
# Top level modules:
# 	gcd
# 
# vlog -vlog01compat -work work +incdir+L:/FPGA_Proj/My_GCD/simulation/modelsim {L:/FPGA_Proj/My_GCD/simulation/modelsim/gcd.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module gcd_test
# ** Error: L:/FPGA_Proj/My_GCD/simulation/modelsim/gcd.vt(92): near "@": syntax error, unexpected '@'
# ** Error: G:/Altera/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./gcd_run_msim_rtl_verilog.do line 12
# G:/Altera/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+L:/FPGA_Proj/My_GCD/simulation/modelsim {L:/FPGA_Proj/My_GCD/simulation/modelsim/gcd.vt}"
