Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr  5 12:24:31 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.749        0.000                      0                 2374        0.093        0.000                      0                 2374        4.020        0.000                       0                  1304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.749        0.000                      0                 2354        0.093        0.000                      0                 2354        4.020        0.000                       0                  1304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.366        0.000                      0                   20        1.233        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 2.037ns (32.732%)  route 4.186ns (67.268%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  arithmetic_i/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.049    arithmetic_i/_inferred__0/i__carry__2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.271 r  arithmetic_i/_inferred__0/i__carry__3/O[0]
                         net (fo=16, routed)          0.735    11.005    calculator_fsm_i/ans_ff_reg[16][0]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.299    11.304 r  calculator_fsm_i/ans_ff[24]_i_1/O
                         net (fo=1, routed)           0.000    11.304    arithmetic_i/ans_ff_reg[31]_2[24]
    SLICE_X37Y8          FDRE                                         r  arithmetic_i/ans_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.444    14.785    arithmetic_i/CLK
    SLICE_X37Y8          FDRE                                         r  arithmetic_i/ans_ff_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.029    15.054    arithmetic_i/ans_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 2.037ns (32.748%)  route 4.183ns (67.252%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  arithmetic_i/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.049    arithmetic_i/_inferred__0/i__carry__2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.271 r  arithmetic_i/_inferred__0/i__carry__3/O[0]
                         net (fo=16, routed)          0.732    11.002    calculator_fsm_i/ans_ff_reg[16][0]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.299    11.301 r  calculator_fsm_i/ans_ff[25]_i_1/O
                         net (fo=1, routed)           0.000    11.301    arithmetic_i/ans_ff_reg[31]_2[25]
    SLICE_X37Y8          FDRE                                         r  arithmetic_i/ans_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.444    14.785    arithmetic_i/CLK
    SLICE_X37Y8          FDRE                                         r  arithmetic_i/ans_ff_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.031    15.056    arithmetic_i/ans_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 2.037ns (32.920%)  route 4.151ns (67.080%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  arithmetic_i/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.049    arithmetic_i/_inferred__0/i__carry__2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.271 r  arithmetic_i/_inferred__0/i__carry__3/O[0]
                         net (fo=16, routed)          0.699    10.970    calculator_fsm_i/ans_ff_reg[16][0]
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.299    11.269 r  calculator_fsm_i/ans_ff[29]_i_1/O
                         net (fo=1, routed)           0.000    11.269    arithmetic_i/ans_ff_reg[31]_2[29]
    SLICE_X36Y9          FDRE                                         r  arithmetic_i/ans_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.443    14.784    arithmetic_i/CLK
    SLICE_X36Y9          FDRE                                         r  arithmetic_i/ans_ff_reg[29]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.029    15.053    arithmetic_i/ans_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 2.037ns (32.936%)  route 4.148ns (67.064%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  arithmetic_i/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.049    arithmetic_i/_inferred__0/i__carry__2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.271 r  arithmetic_i/_inferred__0/i__carry__3/O[0]
                         net (fo=16, routed)          0.696    10.967    calculator_fsm_i/ans_ff_reg[16][0]
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.299    11.266 r  calculator_fsm_i/ans_ff[30]_i_1/O
                         net (fo=1, routed)           0.000    11.266    arithmetic_i/ans_ff_reg[31]_2[30]
    SLICE_X36Y9          FDRE                                         r  arithmetic_i/ans_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.443    14.784    arithmetic_i/CLK
    SLICE_X36Y9          FDRE                                         r  arithmetic_i/ans_ff_reg[30]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.031    15.055    arithmetic_i/ans_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 2.037ns (32.937%)  route 4.148ns (67.063%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  arithmetic_i/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.049    arithmetic_i/_inferred__0/i__carry__2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.271 r  arithmetic_i/_inferred__0/i__carry__3/O[0]
                         net (fo=16, routed)          0.696    10.967    calculator_fsm_i/ans_ff_reg[16][0]
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.299    11.266 r  calculator_fsm_i/ans_ff[31]_i_2/O
                         net (fo=1, routed)           0.000    11.266    arithmetic_i/ans_ff_reg[31]_2[31]
    SLICE_X36Y9          FDRE                                         r  arithmetic_i/ans_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.443    14.784    arithmetic_i/CLK
    SLICE_X36Y9          FDRE                                         r  arithmetic_i/ans_ff_reg[31]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.031    15.055    arithmetic_i/ans_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 2.037ns (33.223%)  route 4.094ns (66.777%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  arithmetic_i/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.049    arithmetic_i/_inferred__0/i__carry__2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.271 r  arithmetic_i/_inferred__0/i__carry__3/O[0]
                         net (fo=16, routed)          0.643    10.914    calculator_fsm_i/ans_ff_reg[16][0]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.299    11.213 r  calculator_fsm_i/ans_ff[26]_i_1/O
                         net (fo=1, routed)           0.000    11.213    arithmetic_i/ans_ff_reg[31]_2[26]
    SLICE_X37Y8          FDRE                                         r  arithmetic_i/ans_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.444    14.785    arithmetic_i/CLK
    SLICE_X37Y8          FDRE                                         r  arithmetic_i/ans_ff_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.031    15.056    arithmetic_i/ans_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.037ns (33.229%)  route 4.093ns (66.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  arithmetic_i/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.049    arithmetic_i/_inferred__0/i__carry__2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.271 r  arithmetic_i/_inferred__0/i__carry__3/O[0]
                         net (fo=16, routed)          0.642    10.913    calculator_fsm_i/ans_ff_reg[16][0]
    SLICE_X37Y8          LUT6 (Prop_lut6_I1_O)        0.299    11.212 r  calculator_fsm_i/ans_ff[27]_i_1/O
                         net (fo=1, routed)           0.000    11.212    arithmetic_i/ans_ff_reg[31]_2[27]
    SLICE_X37Y8          FDRE                                         r  arithmetic_i/ans_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.444    14.785    arithmetic_i/CLK
    SLICE_X37Y8          FDRE                                         r  arithmetic_i/ans_ff_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.032    15.057    arithmetic_i/ans_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 2.021ns (33.437%)  route 4.023ns (66.563%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.248 r  arithmetic_i/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.572    10.819    calculator_fsm_i/ans_ff_reg[15][3]
    SLICE_X38Y6          LUT6 (Prop_lut6_I3_O)        0.306    11.125 r  calculator_fsm_i/ans_ff[15]_i_1/O
                         net (fo=1, routed)           0.000    11.125    arithmetic_i/ans_ff_reg[31]_2[15]
    SLICE_X38Y6          FDRE                                         r  arithmetic_i/ans_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.445    14.786    arithmetic_i/CLK
    SLICE_X38Y6          FDRE                                         r  arithmetic_i/ans_ff_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y6          FDRE (Setup_fdre_C_D)        0.077    15.103    arithmetic_i/ans_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 2.037ns (34.174%)  route 3.924ns (65.826%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  arithmetic_i/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.049    arithmetic_i/_inferred__0/i__carry__2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.271 r  arithmetic_i/_inferred__0/i__carry__3/O[0]
                         net (fo=16, routed)          0.472    10.743    calculator_fsm_i/ans_ff_reg[16][0]
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.299    11.042 r  calculator_fsm_i/ans_ff[22]_i_1/O
                         net (fo=1, routed)           0.000    11.042    arithmetic_i/ans_ff_reg[31]_2[22]
    SLICE_X37Y6          FDRE                                         r  arithmetic_i/ans_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.445    14.786    arithmetic_i/CLK
    SLICE_X37Y6          FDRE                                         r  arithmetic_i/ans_ff_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y6          FDRE (Setup_fdre_C_D)        0.031    15.057    arithmetic_i/ans_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 calculator_fsm_i/op_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 2.039ns (33.972%)  route 3.963ns (66.027%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.560     5.081    calculator_fsm_i/CLK
    SLICE_X38Y14         FDRE                                         r  calculator_fsm_i/op_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  calculator_fsm_i/op_ff_reg[2]/Q
                         net (fo=86, routed)          3.452     9.051    calculator_fsm_i/Q[1]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.175 r  calculator_fsm_i/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.175    arithmetic_i/S[0]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.707 r  arithmetic_i/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.707    arithmetic_i/_inferred__0/i__carry_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  arithmetic_i/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.821    arithmetic_i/_inferred__0/i__carry__0_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  arithmetic_i/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.935    arithmetic_i/_inferred__0/i__carry__1_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.269 r  arithmetic_i/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.511    10.780    calculator_fsm_i/ans_ff_reg[15][1]
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.303    11.083 r  calculator_fsm_i/ans_ff[13]_i_1/O
                         net (fo=1, routed)           0.000    11.083    arithmetic_i/ans_ff_reg[31]_2[13]
    SLICE_X38Y5          FDRE                                         r  arithmetic_i/ans_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.445    14.786    arithmetic_i/CLK
    SLICE_X38Y5          FDRE                                         r  arithmetic_i/ans_ff_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y5          FDRE (Setup_fdre_C_D)        0.081    15.107    arithmetic_i/ans_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  4.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_reg/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.163%)  route 0.132ns (50.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.564     1.447    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_reg/aclk
    SLICE_X55Y10         FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_reg/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_reg/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.132     1.707    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_1[15]
    SLICE_X56Y11         SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.835     1.962    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/aclk
    SLICE_X56Y11         SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/CLK
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.614    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_reg/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.926%)  route 0.180ns (56.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.564     1.447    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_reg/aclk
    SLICE_X55Y10         FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_reg/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_reg/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.180     1.768    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_1[7]
    SLICE_X56Y10         SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.835     1.962    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/aclk
    SLICE_X56Y10         SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/CLK
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y10         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.667    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_shift_del/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.566     1.449    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_shift_del/aclk
    SLICE_X53Y4          FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_shift_del/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_shift_del/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/Q
                         net (fo=1, routed)           0.054     1.644    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/Q[3]
    SLICE_X52Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.689 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/opt_has_pipe.first_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.689    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/opt_has_pipe.first_q_reg[5]_0[3]
    SLICE_X52Y4          FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.837     1.964    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/aclk
    SLICE_X52Y4          FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y4          FDRE (Hold_fdre_C_D)         0.121     1.583    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[2].i_shift_ctrl/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 arithmetic_i/nolabel_line296/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/ans_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    arithmetic_i/nolabel_line296/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X39Y4          FDRE                                         r  arithmetic_i/nolabel_line296/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  arithmetic_i/nolabel_line296/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][9]/Q
                         net (fo=1, routed)           0.054     1.641    calculator_fsm_i/P[9]
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.686 r  calculator_fsm_i/ans_ff[9]_i_1/O
                         net (fo=1, routed)           0.000     1.686    arithmetic_i/ans_ff_reg[31]_2[9]
    SLICE_X38Y4          FDRE                                         r  arithmetic_i/ans_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.832     1.959    arithmetic_i/CLK
    SLICE_X38Y4          FDRE                                         r  arithmetic_i/ans_ff_reg[9]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.121     1.580    arithmetic_i/ans_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl23/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.560     1.443    arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X45Y15         FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.115     1.700    arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X42Y15         SRLC32E                                      r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl23/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.827     1.954    arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y15         SRLC32E                                      r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl23/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X42Y15         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.593    arithmetic_i/div_gen_0_i/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[24].pipe_reg[24][0]_srl23
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.825%)  route 0.232ns (62.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.567     1.450    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X51Y2          FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/Q
                         net (fo=3, routed)           0.232     1.823    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/m_axis_result_tdata[8]
    RAMB18_X1Y0          RAMB18E1                                     r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.879     2.007    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.712    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.590     1.473    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/aclk
    SLICE_X58Y13         FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.170     1.785    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/out[15]
    SLICE_X60Y13         SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.859     1.986    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/aclk
    SLICE_X60Y13         SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/CLK
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.671    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.667%)  route 0.233ns (62.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.567     1.450    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X51Y2          FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/Q
                         net (fo=3, routed)           0.233     1.824    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/m_axis_result_tdata[8]
    RAMB18_X1Y0          RAMB18E1                                     r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.878     2.006    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/aclk
    RAMB18_X1Y0          RAMB18E1                                     r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.711    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.274%)  route 0.132ns (50.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.593     1.476    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/aclk
    SLICE_X61Y9          FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_reg/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.132     1.736    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/out[7]
    SLICE_X60Y9          SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.863     1.990    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/aclk
    SLICE_X60Y9          SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/CLK
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.619    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.566     1.449    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/aclk
    SLICE_X51Y6          FDRE                                         r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.100     1.690    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.first_q_reg_n_0_[6]
    SLICE_X52Y7          SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.836     1.963    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/aclk
    SLICE_X52Y7          SRL16E                                       r  arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][6]_srl6/CLK
                         clock pessimism             -0.499     1.464    
    SLICE_X52Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.573    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][6]_srl6
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y0     arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_addsub/i_vx5_sp3.i_trivial.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y4     arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y6     arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_add/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y3     arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_multadd/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y5     arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[1].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y7     arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_mult/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y1     arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y14   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y14   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y14   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][12]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y14   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][13]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y14   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][14]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y14   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][15]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y14   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][8]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y14   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[7].pipe_reg[7][9]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3    arithmetic_i/nolabel_line296/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y3    arithmetic_i/nolabel_line296/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y9    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y9    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_est_carousel/opt_has_pipe.i_pipe[2].pipe_reg[2][18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y2    arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_nd_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2_lopt_merged/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y10   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y11   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y11   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y11   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y11   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y11   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y11   arithmetic_i/div_gen_0_i/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_splice[2].i_denom_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]_srl2/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.419ns (14.009%)  route 2.572ns (85.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.572     8.078    seven_seg_ctrl_i/reset
    SLICE_X43Y11         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.444    14.785    seven_seg_ctrl_i/CLK
    SLICE_X43Y11         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[0]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X43Y11         FDCE (Recov_fdce_C_CLR)     -0.580    14.444    seven_seg_ctrl_i/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.419ns (14.009%)  route 2.572ns (85.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.572     8.078    seven_seg_ctrl_i/reset
    SLICE_X43Y11         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.444    14.785    seven_seg_ctrl_i/CLK
    SLICE_X43Y11         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X43Y11         FDCE (Recov_fdce_C_CLR)     -0.580    14.444    seven_seg_ctrl_i/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.419ns (14.009%)  route 2.572ns (85.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.572     8.078    seven_seg_ctrl_i/reset
    SLICE_X43Y11         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.444    14.785    seven_seg_ctrl_i/CLK
    SLICE_X43Y11         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X43Y11         FDCE (Recov_fdce_C_CLR)     -0.580    14.444    seven_seg_ctrl_i/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.419ns (14.009%)  route 2.572ns (85.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.572     8.078    seven_seg_ctrl_i/reset
    SLICE_X43Y11         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.444    14.785    seven_seg_ctrl_i/CLK
    SLICE_X43Y11         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[3]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X43Y11         FDCE (Recov_fdce_C_CLR)     -0.580    14.444    seven_seg_ctrl_i/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.419ns (14.798%)  route 2.412ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.412     7.919    seven_seg_ctrl_i/reset
    SLICE_X43Y15         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.441    14.782    seven_seg_ctrl_i/CLK
    SLICE_X43Y15         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[16]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDCE (Recov_fdce_C_CLR)     -0.580    14.441    seven_seg_ctrl_i/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.419ns (14.798%)  route 2.412ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.412     7.919    seven_seg_ctrl_i/reset
    SLICE_X43Y15         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.441    14.782    seven_seg_ctrl_i/CLK
    SLICE_X43Y15         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDCE (Recov_fdce_C_CLR)     -0.580    14.441    seven_seg_ctrl_i/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.419ns (14.798%)  route 2.412ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.412     7.919    seven_seg_ctrl_i/reset
    SLICE_X43Y15         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.441    14.782    seven_seg_ctrl_i/CLK
    SLICE_X43Y15         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[18]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDCE (Recov_fdce_C_CLR)     -0.580    14.441    seven_seg_ctrl_i/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.419ns (14.798%)  route 2.412ns (85.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.412     7.919    seven_seg_ctrl_i/reset
    SLICE_X43Y15         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.441    14.782    seven_seg_ctrl_i/CLK
    SLICE_X43Y15         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[19]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDCE (Recov_fdce_C_CLR)     -0.580    14.441    seven_seg_ctrl_i/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.419ns (15.487%)  route 2.287ns (84.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.287     7.793    seven_seg_ctrl_i/reset
    SLICE_X43Y13         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.442    14.783    seven_seg_ctrl_i/CLK
    SLICE_X43Y13         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[10]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y13         FDCE (Recov_fdce_C_CLR)     -0.580    14.442    seven_seg_ctrl_i/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.419ns (15.487%)  route 2.287ns (84.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.566     5.087    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.419     5.506 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         2.287     7.793    seven_seg_ctrl_i/reset
    SLICE_X43Y13         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.442    14.783    seven_seg_ctrl_i/CLK
    SLICE_X43Y13         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[11]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y13         FDCE (Recov_fdce_C_CLR)     -0.580    14.442    seven_seg_ctrl_i/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  6.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.128ns (11.646%)  route 0.971ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         0.971     2.545    seven_seg_ctrl_i/reset
    SLICE_X43Y12         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.829     1.956    seven_seg_ctrl_i/CLK
    SLICE_X43Y12         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[4]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X43Y12         FDCE (Remov_fdce_C_CLR)     -0.146     1.312    seven_seg_ctrl_i/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.128ns (11.646%)  route 0.971ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         0.971     2.545    seven_seg_ctrl_i/reset
    SLICE_X43Y12         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.829     1.956    seven_seg_ctrl_i/CLK
    SLICE_X43Y12         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[5]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X43Y12         FDCE (Remov_fdce_C_CLR)     -0.146     1.312    seven_seg_ctrl_i/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.128ns (11.646%)  route 0.971ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         0.971     2.545    seven_seg_ctrl_i/reset
    SLICE_X43Y12         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.829     1.956    seven_seg_ctrl_i/CLK
    SLICE_X43Y12         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[6]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X43Y12         FDCE (Remov_fdce_C_CLR)     -0.146     1.312    seven_seg_ctrl_i/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.128ns (11.646%)  route 0.971ns (88.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         0.971     2.545    seven_seg_ctrl_i/reset
    SLICE_X43Y12         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.829     1.956    seven_seg_ctrl_i/CLK
    SLICE_X43Y12         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[7]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X43Y12         FDCE (Remov_fdce_C_CLR)     -0.146     1.312    seven_seg_ctrl_i/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.128ns (11.573%)  route 0.978ns (88.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         0.978     2.552    seven_seg_ctrl_i/reset
    SLICE_X43Y14         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.955    seven_seg_ctrl_i/CLK
    SLICE_X43Y14         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[12]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X43Y14         FDCE (Remov_fdce_C_CLR)     -0.146     1.311    seven_seg_ctrl_i/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.128ns (11.573%)  route 0.978ns (88.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         0.978     2.552    seven_seg_ctrl_i/reset
    SLICE_X43Y14         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.955    seven_seg_ctrl_i/CLK
    SLICE_X43Y14         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[13]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X43Y14         FDCE (Remov_fdce_C_CLR)     -0.146     1.311    seven_seg_ctrl_i/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.128ns (11.573%)  route 0.978ns (88.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         0.978     2.552    seven_seg_ctrl_i/reset
    SLICE_X43Y14         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.955    seven_seg_ctrl_i/CLK
    SLICE_X43Y14         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[14]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X43Y14         FDCE (Remov_fdce_C_CLR)     -0.146     1.311    seven_seg_ctrl_i/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.128ns (11.573%)  route 0.978ns (88.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         0.978     2.552    seven_seg_ctrl_i/reset
    SLICE_X43Y14         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.955    seven_seg_ctrl_i/CLK
    SLICE_X43Y14         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[15]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X43Y14         FDCE (Remov_fdce_C_CLR)     -0.146     1.311    seven_seg_ctrl_i/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.128ns (11.106%)  route 1.025ns (88.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         1.025     2.599    seven_seg_ctrl_i/reset
    SLICE_X43Y13         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.955    seven_seg_ctrl_i/CLK
    SLICE_X43Y13         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[10]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X43Y13         FDCE (Remov_fdce_C_CLR)     -0.146     1.311    seven_seg_ctrl_i/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 all_clear_i/reset_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_ctrl_i/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.128ns (11.106%)  route 1.025ns (88.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.563     1.446    all_clear_i/CLK
    SLICE_X41Y3          FDRE                                         r  all_clear_i/reset_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.128     1.574 f  all_clear_i/reset_ff_reg/Q
                         net (fo=190, routed)         1.025     2.599    seven_seg_ctrl_i/reset
    SLICE_X43Y13         FDCE                                         f  seven_seg_ctrl_i/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.828     1.955    seven_seg_ctrl_i/CLK
    SLICE_X43Y13         FDCE                                         r  seven_seg_ctrl_i/refresh_counter_reg[11]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X43Y13         FDCE (Remov_fdce_C_CLR)     -0.146     1.311    seven_seg_ctrl_i/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  1.288    





