
ALARM_SYSTEM_BLUE_BILL_F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001798  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080018c8  080018c8  000118c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001904  08001904  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08001904  08001904  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001904  08001904  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001904  08001904  00011904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001908  08001908  00011908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  0800190c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000028  08001934  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  08001934  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003e8f  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000ec3  00000000  00000000  00023f23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000003e0  00000000  00000000  00024de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002f1  00000000  00000000  000251c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001ae7  00000000  00000000  000254b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004b75  00000000  00000000  00026fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000665c  00000000  00000000  0002bb15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000c70  00000000  00000000  00032174  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00032de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000028 	.word	0x20000028
 800014c:	00000000 	.word	0x00000000
 8000150:	080018b0 	.word	0x080018b0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000002c 	.word	0x2000002c
 800016c:	080018b0 	.word	0x080018b0

08000170 <AFIO_U8SetEXTIPort>:
 * @param : EXTI_Line -> Options of All Available EXTI Lines
 * @param : GPIO_Port -> Options of All Available Ports
 * @return: ErrorStatus to Indicate if function Worked Correctly or NOT
 */
uint8_t AFIO_U8SetEXTIPort( AFIO_EXTI_Line EXTI_Line, AFIO_Port_t GPIO_Port)
{
 8000170:	b480      	push	{r7}
 8000172:	b085      	sub	sp, #20
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	460a      	mov	r2, r1
 800017a:	71fb      	strb	r3, [r7, #7]
 800017c:	4613      	mov	r3, r2
 800017e:	71bb      	strb	r3, [r7, #6]
	uint8_t Error_State = OK;
 8000180:	2300      	movs	r3, #0
 8000182:	73fb      	strb	r3, [r7, #15]

	if ( (EXTI_Line < Max_EXTI_Line) && (GPIO_Port < Max_GPIO_Port) )
 8000184:	79fb      	ldrb	r3, [r7, #7]
 8000186:	2b0f      	cmp	r3, #15
 8000188:	d826      	bhi.n	80001d8 <AFIO_U8SetEXTIPort+0x68>
 800018a:	79bb      	ldrb	r3, [r7, #6]
 800018c:	2b07      	cmp	r3, #7
 800018e:	d823      	bhi.n	80001d8 <AFIO_U8SetEXTIPort+0x68>
	{
		uint8_t REG_Number = EXTI_Line /4 ;
 8000190:	79fb      	ldrb	r3, [r7, #7]
 8000192:	089b      	lsrs	r3, r3, #2
 8000194:	73bb      	strb	r3, [r7, #14]

		uint8_t Bits_Number = (EXTI_Line %4 ) *4 ;
 8000196:	79fb      	ldrb	r3, [r7, #7]
 8000198:	f003 0303 	and.w	r3, r3, #3
 800019c:	b2db      	uxtb	r3, r3
 800019e:	009b      	lsls	r3, r3, #2
 80001a0:	737b      	strb	r3, [r7, #13]

		/*Clear the Required 4 Bits*/
		AFIO->EXTICR[REG_Number] &=(~(0b1111 << Bits_Number));
 80001a2:	4a11      	ldr	r2, [pc, #68]	; (80001e8 <AFIO_U8SetEXTIPort+0x78>)
 80001a4:	7bbb      	ldrb	r3, [r7, #14]
 80001a6:	3302      	adds	r3, #2
 80001a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ac:	7b7b      	ldrb	r3, [r7, #13]
 80001ae:	210f      	movs	r1, #15
 80001b0:	fa01 f303 	lsl.w	r3, r1, r3
 80001b4:	43db      	mvns	r3, r3
 80001b6:	4618      	mov	r0, r3
 80001b8:	490b      	ldr	r1, [pc, #44]	; (80001e8 <AFIO_U8SetEXTIPort+0x78>)
 80001ba:	7bbb      	ldrb	r3, [r7, #14]
 80001bc:	4002      	ands	r2, r0
 80001be:	3302      	adds	r3, #2
 80001c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		AFIO->EXTICR[REG_Number]= ( GPIO_Port << Bits_Number ) ;
 80001c4:	79ba      	ldrb	r2, [r7, #6]
 80001c6:	7b7b      	ldrb	r3, [r7, #13]
 80001c8:	fa02 f103 	lsl.w	r1, r2, r3
 80001cc:	4a06      	ldr	r2, [pc, #24]	; (80001e8 <AFIO_U8SetEXTIPort+0x78>)
 80001ce:	7bbb      	ldrb	r3, [r7, #14]
 80001d0:	3302      	adds	r3, #2
 80001d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	{
 80001d6:	e001      	b.n	80001dc <AFIO_U8SetEXTIPort+0x6c>
	}
	else
	{
		Error_State = NOK;
 80001d8:	2301      	movs	r3, #1
 80001da:	73fb      	strb	r3, [r7, #15]
	}
	return Error_State;
 80001dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3714      	adds	r7, #20
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
 80001e8:	40010000 	.word	0x40010000

080001ec <RCC_Clock_Init>:
SPI_CONFIGS_t *SPICONFIG;

uint8_t RecivedData[30] ={0};

void RCC_Clock_Init(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0
    RCC_APB2EnableClock(APB2_IOPA);
 80001f0:	2002      	movs	r0, #2
 80001f2:	f000 fdfd 	bl	8000df0 <RCC_APB2EnableClock>
    RCC_APB2EnableClock(APB2_IOPB);
 80001f6:	2003      	movs	r0, #3
 80001f8:	f000 fdfa 	bl	8000df0 <RCC_APB2EnableClock>
	RCC_APB2EnableClock(APB2_IOPC);
 80001fc:	2004      	movs	r0, #4
 80001fe:	f000 fdf7 	bl	8000df0 <RCC_APB2EnableClock>
	RCC_APB2EnableClock(APB2_SPI1);
 8000202:	200c      	movs	r0, #12
 8000204:	f000 fdf4 	bl	8000df0 <RCC_APB2EnableClock>
	RCC_APB2EnableClock(APB2_AFIO);
 8000208:	2000      	movs	r0, #0
 800020a:	f000 fdf1 	bl	8000df0 <RCC_APB2EnableClock>
}
 800020e:	bf00      	nop
 8000210:	bd80      	pop	{r7, pc}

08000212 <Pins_Init>:
void Pins_Init(void)
{
 8000212:	b580      	push	{r7, lr}
 8000214:	b086      	sub	sp, #24
 8000216:	af00      	add	r7, sp, #0
	/* RED LED1 Configuration*/
	LED_Init(PORTA ,PIN2);
 8000218:	2102      	movs	r1, #2
 800021a:	2000      	movs	r0, #0
 800021c:	f000 fd90 	bl	8000d40 <LED_Init>
	/* GREEN LED Configuration*/
	LED_Init(PORTC ,PIN15);
 8000220:	210f      	movs	r1, #15
 8000222:	2002      	movs	r0, #2
 8000224:	f000 fd8c 	bl	8000d40 <LED_Init>
	/*BUZZER Configuration*/
	BZR_Init();
 8000228:	f000 f96e 	bl	8000508 <BZR_Init>

	/* Initialize the EXTI Pin */
	GPIO_PinConfig_t EXTI_PC1 = {.Port = PORTC, .PinNum = PIN13, .Mode = INPUT,  .Input = PULLUP_PULLDOWN};
 800022c:	f107 0310 	add.w	r3, r7, #16
 8000230:	2200      	movs	r2, #0
 8000232:	601a      	str	r2, [r3, #0]
 8000234:	711a      	strb	r2, [r3, #4]
 8000236:	2302      	movs	r3, #2
 8000238:	743b      	strb	r3, [r7, #16]
 800023a:	230d      	movs	r3, #13
 800023c:	747b      	strb	r3, [r7, #17]
 800023e:	2302      	movs	r3, #2
 8000240:	74fb      	strb	r3, [r7, #19]

	/* Initialize the EXTI Pin */
	GPIO_u8PinInit(&EXTI_PC1);
 8000242:	f107 0310 	add.w	r3, r7, #16
 8000246:	4618      	mov	r0, r3
 8000248:	f000 fc7a 	bl	8000b40 <GPIO_u8PinInit>

	/* SPI Pins Configuration */
	/* MOSI Pin */
	GPIO_PinConfig_t MOSI_PIN = {.Mode = INPUT, .Input = FLOATING, .PinNum = PIN7, .Port = PORTA};
 800024c:	f107 0308 	add.w	r3, r7, #8
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]
 8000254:	711a      	strb	r2, [r3, #4]
 8000256:	2307      	movs	r3, #7
 8000258:	727b      	strb	r3, [r7, #9]
 800025a:	2301      	movs	r3, #1
 800025c:	72fb      	strb	r3, [r7, #11]

	/* SCK Pin */
	GPIO_PinConfig_t SCK_PIN = {.Mode = INPUT, .Input = FLOATING, .PinNum = PIN5, .Port = PORTA};
 800025e:	463b      	mov	r3, r7
 8000260:	2200      	movs	r2, #0
 8000262:	601a      	str	r2, [r3, #0]
 8000264:	711a      	strb	r2, [r3, #4]
 8000266:	2305      	movs	r3, #5
 8000268:	707b      	strb	r3, [r7, #1]
 800026a:	2301      	movs	r3, #1
 800026c:	70fb      	strb	r3, [r7, #3]

	/* Initialize SPI1 Pins */
	GPIO_u8PinInit(&MOSI_PIN);
 800026e:	f107 0308 	add.w	r3, r7, #8
 8000272:	4618      	mov	r0, r3
 8000274:	f000 fc64 	bl	8000b40 <GPIO_u8PinInit>
	GPIO_u8PinInit(&SCK_PIN);
 8000278:	463b      	mov	r3, r7
 800027a:	4618      	mov	r0, r3
 800027c:	f000 fc60 	bl	8000b40 <GPIO_u8PinInit>
}
 8000280:	bf00      	nop
 8000282:	3718      	adds	r7, #24
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}

08000288 <SPI1_Init>:
void SPI1_Init(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
		static SPI_CONFIGS_t SPI1_Config =
			{
				.CRC_State = CRC_STATE_DISABLED, .Chip_Mode = CHIP_MODE_SLAVE, .Clock_Phase = CLOCK_PHASE_CAPTURE_FIRST, .Clock_Polarity = CLOCK_POLARITY_IDLE_LOW, .Frame_Size = DATA_FRAME_SIZE_8BITS, .Frame_Type = FRAME_FORMAT_MSB_FIRST, .SPI_Num = SPI_NUMBER1, .Slave_Manage_State = SLAVE_MANAGE_SW_SLAVE_ACTIVE, .Transfer_Mode = TRANSFER_MODE_FULL_DUPLEX};

		/* Initialize SPI */
		SPI_Init(&SPI1_Config);
 800028c:	4803      	ldr	r0, [pc, #12]	; (800029c <SPI1_Init+0x14>)
 800028e:	f000 fdc5 	bl	8000e1c <SPI_Init>

		/* Initialize SPI1 Configuration Struct Globally */
		SPICONFIG = &SPI1_Config;
 8000292:	4b03      	ldr	r3, [pc, #12]	; (80002a0 <SPI1_Init+0x18>)
 8000294:	4a01      	ldr	r2, [pc, #4]	; (800029c <SPI1_Init+0x14>)
 8000296:	601a      	str	r2, [r3, #0]
}
 8000298:	bf00      	nop
 800029a:	bd80      	pop	{r7, pc}
 800029c:	20000000 	.word	0x20000000
 80002a0:	20000044 	.word	0x20000044

080002a4 <EXTI13_Init>:
void EXTI13_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
	/* Initialize the EXTI Configuration */
	EXTI_Confg PC1_EXTIConfig = {.LINE = EXTI13, .Mode = Enable, .Trigger = RaisingEdge, .EXTI_CallBackFunc = &EXTI13_ISR};
 80002aa:	4a09      	ldr	r2, [pc, #36]	; (80002d0 <EXTI13_Init+0x2c>)
 80002ac:	463b      	mov	r3, r7
 80002ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002b2:	e883 0003 	stmia.w	r3, {r0, r1}

	/* Initialize the EXTI */
	EXTI_Init(&PC1_EXTIConfig);
 80002b6:	463b      	mov	r3, r7
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 fa8d 	bl	80007d8 <EXTI_Init>

	/* Initialize the AFIO For EXTI13 */
	AFIO_U8SetEXTIPort(AFIO_EXTI13, AFIO_PortC);
 80002be:	2102      	movs	r1, #2
 80002c0:	200d      	movs	r0, #13
 80002c2:	f7ff ff55 	bl	8000170 <AFIO_U8SetEXTIPort>
}
 80002c6:	bf00      	nop
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	080018c8 	.word	0x080018c8

080002d4 <Interrupts_Init>:
void Interrupts_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
	NVIC_EnableIRQ(NVIC_IRQ_SPI1);
 80002d8:	2023      	movs	r0, #35	; 0x23
 80002da:	f000 fd5f 	bl	8000d9c <NVIC_EnableIRQ>
	NVIC_EnableIRQ(NVIC_IRQ_EXTI15_10);
 80002de:	2028      	movs	r0, #40	; 0x28
 80002e0:	f000 fd5c 	bl	8000d9c <NVIC_EnableIRQ>
	NVIC_EnableIRQ(NVIC_IRQ_SPI1);
 80002e4:	2023      	movs	r0, #35	; 0x23
 80002e6:	f000 fd59 	bl	8000d9c <NVIC_EnableIRQ>
}
 80002ea:	bf00      	nop
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <DisplayAlarmInfo>:
void DisplayAlarmInfo(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
	CLCD_voidSendCmd(1);
 80002f6:	2001      	movs	r0, #1
 80002f8:	f000 f976 	bl	80005e8 <CLCD_voidSendCmd>

	uint8_t counter=0;
 80002fc:	2300      	movs	r3, #0
 80002fe:	71fb      	strb	r3, [r7, #7]
	for(counter=1 ; RecivedData[counter] != 13 ;counter++)
 8000300:	2301      	movs	r3, #1
 8000302:	71fb      	strb	r3, [r7, #7]
 8000304:	e01b      	b.n	800033e <DisplayAlarmInfo+0x4e>
	{
		if(counter == 1)
 8000306:	79fb      	ldrb	r3, [r7, #7]
 8000308:	2b01      	cmp	r3, #1
 800030a:	d10f      	bne.n	800032c <DisplayAlarmInfo+0x3c>
		{
			CLCD_u8SendString("Alarm Number=");
 800030c:	4818      	ldr	r0, [pc, #96]	; (8000370 <DisplayAlarmInfo+0x80>)
 800030e:	f000 f9bf 	bl	8000690 <CLCD_u8SendString>
			CLCD_voidSendData(RecivedData[counter] + 48);
 8000312:	79fb      	ldrb	r3, [r7, #7]
 8000314:	4a17      	ldr	r2, [pc, #92]	; (8000374 <DisplayAlarmInfo+0x84>)
 8000316:	5cd3      	ldrb	r3, [r2, r3]
 8000318:	3330      	adds	r3, #48	; 0x30
 800031a:	b2db      	uxtb	r3, r3
 800031c:	4618      	mov	r0, r3
 800031e:	f000 f97f 	bl	8000620 <CLCD_voidSendData>
			CLCD_voidGoToXY(1, 0);
 8000322:	2100      	movs	r1, #0
 8000324:	2001      	movs	r0, #1
 8000326:	f000 fa2f 	bl	8000788 <CLCD_voidGoToXY>
 800032a:	e005      	b.n	8000338 <DisplayAlarmInfo+0x48>
		}
		else
		{
			CLCD_voidSendData(RecivedData[counter]);
 800032c:	79fb      	ldrb	r3, [r7, #7]
 800032e:	4a11      	ldr	r2, [pc, #68]	; (8000374 <DisplayAlarmInfo+0x84>)
 8000330:	5cd3      	ldrb	r3, [r2, r3]
 8000332:	4618      	mov	r0, r3
 8000334:	f000 f974 	bl	8000620 <CLCD_voidSendData>
	for(counter=1 ; RecivedData[counter] != 13 ;counter++)
 8000338:	79fb      	ldrb	r3, [r7, #7]
 800033a:	3301      	adds	r3, #1
 800033c:	71fb      	strb	r3, [r7, #7]
 800033e:	79fb      	ldrb	r3, [r7, #7]
 8000340:	4a0c      	ldr	r2, [pc, #48]	; (8000374 <DisplayAlarmInfo+0x84>)
 8000342:	5cd3      	ldrb	r3, [r2, r3]
 8000344:	2b0d      	cmp	r3, #13
 8000346:	d1de      	bne.n	8000306 <DisplayAlarmInfo+0x16>
		}
	}
	for(counter=0 ; counter<4 ;counter++)
 8000348:	2300      	movs	r3, #0
 800034a:	71fb      	strb	r3, [r7, #7]
 800034c:	e006      	b.n	800035c <DisplayAlarmInfo+0x6c>
	{
		SYSTIC_delay_ms(890);
 800034e:	f240 307a 	movw	r0, #890	; 0x37a
 8000352:	f001 f97d 	bl	8001650 <SYSTIC_delay_ms>
	for(counter=0 ; counter<4 ;counter++)
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	3301      	adds	r3, #1
 800035a:	71fb      	strb	r3, [r7, #7]
 800035c:	79fb      	ldrb	r3, [r7, #7]
 800035e:	2b03      	cmp	r3, #3
 8000360:	d9f5      	bls.n	800034e <DisplayAlarmInfo+0x5e>
	}

	CLCD_voidSendCmd(1);
 8000362:	2001      	movs	r0, #1
 8000364:	f000 f940 	bl	80005e8 <CLCD_voidSendCmd>
}
 8000368:	bf00      	nop
 800036a:	3708      	adds	r7, #8
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}
 8000370:	080018d0 	.word	0x080018d0
 8000374:	20000048 	.word	0x20000048

08000378 <Display_Time>:
void Display_Time(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
	CLCD_voidGoToXY(1, 0);
 800037c:	2100      	movs	r1, #0
 800037e:	2001      	movs	r0, #1
 8000380:	f000 fa02 	bl	8000788 <CLCD_voidGoToXY>

	CLCD_voidSendNumber(RecivedData[5]);
 8000384:	4b14      	ldr	r3, [pc, #80]	; (80003d8 <Display_Time+0x60>)
 8000386:	795b      	ldrb	r3, [r3, #5]
 8000388:	4618      	mov	r0, r3
 800038a:	f000 f9a5 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendNumber(RecivedData[6]);
 800038e:	4b12      	ldr	r3, [pc, #72]	; (80003d8 <Display_Time+0x60>)
 8000390:	799b      	ldrb	r3, [r3, #6]
 8000392:	4618      	mov	r0, r3
 8000394:	f000 f9a0 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendData(':');
 8000398:	203a      	movs	r0, #58	; 0x3a
 800039a:	f000 f941 	bl	8000620 <CLCD_voidSendData>

	CLCD_voidSendNumber(RecivedData[3]);
 800039e:	4b0e      	ldr	r3, [pc, #56]	; (80003d8 <Display_Time+0x60>)
 80003a0:	78db      	ldrb	r3, [r3, #3]
 80003a2:	4618      	mov	r0, r3
 80003a4:	f000 f998 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendNumber(RecivedData[4]);
 80003a8:	4b0b      	ldr	r3, [pc, #44]	; (80003d8 <Display_Time+0x60>)
 80003aa:	791b      	ldrb	r3, [r3, #4]
 80003ac:	4618      	mov	r0, r3
 80003ae:	f000 f993 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendData(':');
 80003b2:	203a      	movs	r0, #58	; 0x3a
 80003b4:	f000 f934 	bl	8000620 <CLCD_voidSendData>

	CLCD_voidSendNumber(RecivedData[1]);
 80003b8:	4b07      	ldr	r3, [pc, #28]	; (80003d8 <Display_Time+0x60>)
 80003ba:	785b      	ldrb	r3, [r3, #1]
 80003bc:	4618      	mov	r0, r3
 80003be:	f000 f98b 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendNumber(RecivedData[2]);
 80003c2:	4b05      	ldr	r3, [pc, #20]	; (80003d8 <Display_Time+0x60>)
 80003c4:	789b      	ldrb	r3, [r3, #2]
 80003c6:	4618      	mov	r0, r3
 80003c8:	f000 f986 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendData(':');
 80003cc:	203a      	movs	r0, #58	; 0x3a
 80003ce:	f000 f927 	bl	8000620 <CLCD_voidSendData>

}
 80003d2:	bf00      	nop
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	20000048 	.word	0x20000048

080003dc <Display_Date>:
void Display_Date(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
	CLCD_voidGoToXY(0, 0);
 80003e0:	2100      	movs	r1, #0
 80003e2:	2000      	movs	r0, #0
 80003e4:	f000 f9d0 	bl	8000788 <CLCD_voidGoToXY>

	switch (RecivedData[7])
 80003e8:	4b2b      	ldr	r3, [pc, #172]	; (8000498 <Display_Date+0xbc>)
 80003ea:	79db      	ldrb	r3, [r3, #7]
 80003ec:	3b31      	subs	r3, #49	; 0x31
 80003ee:	2b06      	cmp	r3, #6
 80003f0:	d82c      	bhi.n	800044c <Display_Date+0x70>
 80003f2:	a201      	add	r2, pc, #4	; (adr r2, 80003f8 <Display_Date+0x1c>)
 80003f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003f8:	08000415 	.word	0x08000415
 80003fc:	0800041d 	.word	0x0800041d
 8000400:	08000425 	.word	0x08000425
 8000404:	0800042d 	.word	0x0800042d
 8000408:	08000435 	.word	0x08000435
 800040c:	0800043d 	.word	0x0800043d
 8000410:	08000445 	.word	0x08000445
	{
	case '1'    : CLCD_u8SendString( (char *)"SUN") ; break;
 8000414:	4821      	ldr	r0, [pc, #132]	; (800049c <Display_Date+0xc0>)
 8000416:	f000 f93b 	bl	8000690 <CLCD_u8SendString>
 800041a:	e017      	b.n	800044c <Display_Date+0x70>
	case '2'    : CLCD_u8SendString( (char *)"MON") ; break;
 800041c:	4820      	ldr	r0, [pc, #128]	; (80004a0 <Display_Date+0xc4>)
 800041e:	f000 f937 	bl	8000690 <CLCD_u8SendString>
 8000422:	e013      	b.n	800044c <Display_Date+0x70>
	case '3'    : CLCD_u8SendString( (char *)"TUE") ; break;
 8000424:	481f      	ldr	r0, [pc, #124]	; (80004a4 <Display_Date+0xc8>)
 8000426:	f000 f933 	bl	8000690 <CLCD_u8SendString>
 800042a:	e00f      	b.n	800044c <Display_Date+0x70>
	case '4'    : CLCD_u8SendString( (char *)"WED") ; break;
 800042c:	481e      	ldr	r0, [pc, #120]	; (80004a8 <Display_Date+0xcc>)
 800042e:	f000 f92f 	bl	8000690 <CLCD_u8SendString>
 8000432:	e00b      	b.n	800044c <Display_Date+0x70>
	case '5'    : CLCD_u8SendString( (char *)"THU") ; break;
 8000434:	481d      	ldr	r0, [pc, #116]	; (80004ac <Display_Date+0xd0>)
 8000436:	f000 f92b 	bl	8000690 <CLCD_u8SendString>
 800043a:	e007      	b.n	800044c <Display_Date+0x70>
	case '6'    : CLCD_u8SendString( (char *)"FRI") ; break;
 800043c:	481c      	ldr	r0, [pc, #112]	; (80004b0 <Display_Date+0xd4>)
 800043e:	f000 f927 	bl	8000690 <CLCD_u8SendString>
 8000442:	e003      	b.n	800044c <Display_Date+0x70>
	case '7'    : CLCD_u8SendString( (char *)"SAT") ; break;
 8000444:	481b      	ldr	r0, [pc, #108]	; (80004b4 <Display_Date+0xd8>)
 8000446:	f000 f923 	bl	8000690 <CLCD_u8SendString>
 800044a:	bf00      	nop
	}

	CLCD_voidSendNumber(RecivedData[8]);
 800044c:	4b12      	ldr	r3, [pc, #72]	; (8000498 <Display_Date+0xbc>)
 800044e:	7a1b      	ldrb	r3, [r3, #8]
 8000450:	4618      	mov	r0, r3
 8000452:	f000 f941 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendNumber(RecivedData[9]);
 8000456:	4b10      	ldr	r3, [pc, #64]	; (8000498 <Display_Date+0xbc>)
 8000458:	7a5b      	ldrb	r3, [r3, #9]
 800045a:	4618      	mov	r0, r3
 800045c:	f000 f93c 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendData('/');
 8000460:	202f      	movs	r0, #47	; 0x2f
 8000462:	f000 f8dd 	bl	8000620 <CLCD_voidSendData>

	CLCD_voidSendNumber(RecivedData[10]);
 8000466:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <Display_Date+0xbc>)
 8000468:	7a9b      	ldrb	r3, [r3, #10]
 800046a:	4618      	mov	r0, r3
 800046c:	f000 f934 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendNumber(RecivedData[11]);
 8000470:	4b09      	ldr	r3, [pc, #36]	; (8000498 <Display_Date+0xbc>)
 8000472:	7adb      	ldrb	r3, [r3, #11]
 8000474:	4618      	mov	r0, r3
 8000476:	f000 f92f 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendData('/');
 800047a:	202f      	movs	r0, #47	; 0x2f
 800047c:	f000 f8d0 	bl	8000620 <CLCD_voidSendData>

	CLCD_voidSendNumber(RecivedData[12]);
 8000480:	4b05      	ldr	r3, [pc, #20]	; (8000498 <Display_Date+0xbc>)
 8000482:	7b1b      	ldrb	r3, [r3, #12]
 8000484:	4618      	mov	r0, r3
 8000486:	f000 f927 	bl	80006d8 <CLCD_voidSendNumber>
	CLCD_voidSendNumber(RecivedData[13]);
 800048a:	4b03      	ldr	r3, [pc, #12]	; (8000498 <Display_Date+0xbc>)
 800048c:	7b5b      	ldrb	r3, [r3, #13]
 800048e:	4618      	mov	r0, r3
 8000490:	f000 f922 	bl	80006d8 <CLCD_voidSendNumber>

}
 8000494:	bf00      	nop
 8000496:	bd80      	pop	{r7, pc}
 8000498:	20000048 	.word	0x20000048
 800049c:	080018e0 	.word	0x080018e0
 80004a0:	080018e4 	.word	0x080018e4
 80004a4:	080018e8 	.word	0x080018e8
 80004a8:	080018ec 	.word	0x080018ec
 80004ac:	080018f0 	.word	0x080018f0
 80004b0:	080018f4 	.word	0x080018f4
 80004b4:	080018f8 	.word	0x080018f8

080004b8 <TURN_ON_LED>:
void TURN_ON_LED(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	LED_On(PORTA, PIN2);
 80004bc:	2102      	movs	r1, #2
 80004be:	2000      	movs	r0, #0
 80004c0:	f000 fc59 	bl	8000d76 <LED_On>
}
 80004c4:	bf00      	nop
 80004c6:	bd80      	pop	{r7, pc}

080004c8 <Receive_withInterrupt>:
void Receive_withInterrupt(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	SPI_Receive_IT(SPICONFIG, RecivedData, 30, &SPI1_CallBack);
 80004cc:	4b04      	ldr	r3, [pc, #16]	; (80004e0 <Receive_withInterrupt+0x18>)
 80004ce:	6818      	ldr	r0, [r3, #0]
 80004d0:	4b04      	ldr	r3, [pc, #16]	; (80004e4 <Receive_withInterrupt+0x1c>)
 80004d2:	221e      	movs	r2, #30
 80004d4:	4904      	ldr	r1, [pc, #16]	; (80004e8 <Receive_withInterrupt+0x20>)
 80004d6:	f000 fed5 	bl	8001284 <SPI_Receive_IT>
}
 80004da:	bf00      	nop
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	20000044 	.word	0x20000044
 80004e4:	080017b5 	.word	0x080017b5
 80004e8:	20000048 	.word	0x20000048

080004ec <CLEAR_DISPLAY>:
void CLEAR_DISPLAY(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
	CLCD_ClearDisplay();
 80004f0:	f000 f96a 	bl	80007c8 <CLCD_ClearDisplay>
}
 80004f4:	bf00      	nop
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <_delay_1s>:
void _delay_1s( void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
	SYSTIC_delay_ms(890);
 80004fc:	f240 307a 	movw	r0, #890	; 0x37a
 8000500:	f001 f8a6 	bl	8001650 <SYSTIC_delay_ms>
}
 8000504:	bf00      	nop
 8000506:	bd80      	pop	{r7, pc}

08000508 <BZR_Init>:

/********************************************************************************
 *************** ### FUNCTION IMPLEMENTATION SECTION ### ************************
 ********************************************************************************/
void BZR_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
	GPIO_PinConfig_t Copy_PinConfig={
 800050e:	4a0a      	ldr	r2, [pc, #40]	; (8000538 <BZR_Init+0x30>)
 8000510:	463b      	mov	r3, r7
 8000512:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000516:	6018      	str	r0, [r3, #0]
 8000518:	3304      	adds	r3, #4
 800051a:	7019      	strb	r1, [r3, #0]
				.Mode		= OUTPUT_SPEED_2MHz	,
				.Output	= OUTPUT_PUSH_PULL		,
				.Input	= ANALOGE
		};
		/*GPIO pin initialization*/
		GPIO_u8PinInit(&Copy_PinConfig);
 800051c:	463b      	mov	r3, r7
 800051e:	4618      	mov	r0, r3
 8000520:	f000 fb0e 	bl	8000b40 <GPIO_u8PinInit>
		GPIO_u8SetPinValue(BZR_PORT, BZR_PIN, PIN_LOW);
 8000524:	2200      	movs	r2, #0
 8000526:	2104      	movs	r1, #4
 8000528:	2001      	movs	r0, #1
 800052a:	f000 fbc1 	bl	8000cb0 <GPIO_u8SetPinValue>
}
 800052e:	bf00      	nop
 8000530:	3708      	adds	r7, #8
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	080018fc 	.word	0x080018fc

0800053c <BZR_On>:

void BZR_On(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
	GPIO_u8SetPinValue(BZR_PORT, BZR_PIN, PIN_HIGH);
 8000540:	2201      	movs	r2, #1
 8000542:	2104      	movs	r1, #4
 8000544:	2001      	movs	r0, #1
 8000546:	f000 fbb3 	bl	8000cb0 <GPIO_u8SetPinValue>
}
 800054a:	bf00      	nop
 800054c:	bd80      	pop	{r7, pc}

0800054e <BZR_Off>:

void BZR_Off(void)
{
 800054e:	b580      	push	{r7, lr}
 8000550:	af00      	add	r7, sp, #0
	GPIO_u8SetPinValue(BZR_PORT, BZR_PIN, PIN_LOW);
 8000552:	2200      	movs	r2, #0
 8000554:	2104      	movs	r1, #4
 8000556:	2001      	movs	r0, #1
 8000558:	f000 fbaa 	bl	8000cb0 <GPIO_u8SetPinValue>
}
 800055c:	bf00      	nop
 800055e:	bd80      	pop	{r7, pc}

08000560 <voidSendEnablePulse>:




static void voidSendEnablePulse(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
	/*Send enable pulse*/
	GPIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,PIN_HIGH);
 8000564:	2201      	movs	r2, #1
 8000566:	2108      	movs	r1, #8
 8000568:	2000      	movs	r0, #0
 800056a:	f000 fba1 	bl	8000cb0 <GPIO_u8SetPinValue>
	
	SYSTIC_delay_ms(2);
 800056e:	2002      	movs	r0, #2
 8000570:	f001 f86e 	bl	8001650 <SYSTIC_delay_ms>
	GPIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,PIN_LOW);
 8000574:	2200      	movs	r2, #0
 8000576:	2108      	movs	r1, #8
 8000578:	2000      	movs	r0, #0
 800057a:	f000 fb99 	bl	8000cb0 <GPIO_u8SetPinValue>
}
 800057e:	bf00      	nop
 8000580:	bd80      	pop	{r7, pc}

08000582 <voidSetLCDHalfDataPort>:




static void voidSetLCDHalfDataPort(uint8_t Copy_u8Nipple)
{
 8000582:	b580      	push	{r7, lr}
 8000584:	b082      	sub	sp, #8
 8000586:	af00      	add	r7, sp, #0
 8000588:	4603      	mov	r3, r0
 800058a:	71fb      	strb	r3, [r7, #7]

	GPIO_u8SetPinValue( CLCD_DATA_PORT, CLCD_D4_PIN, GET_BIT(Copy_u8Nipple,0));
 800058c:	79fb      	ldrb	r3, [r7, #7]
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	b2db      	uxtb	r3, r3
 8000594:	461a      	mov	r2, r3
 8000596:	210f      	movs	r1, #15
 8000598:	2001      	movs	r0, #1
 800059a:	f000 fb89 	bl	8000cb0 <GPIO_u8SetPinValue>
	GPIO_u8SetPinValue( CLCD_DATA_PORT, CLCD_D5_PIN, GET_BIT(Copy_u8Nipple,1));
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	085b      	lsrs	r3, r3, #1
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	f003 0301 	and.w	r3, r3, #1
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	461a      	mov	r2, r3
 80005ac:	210e      	movs	r1, #14
 80005ae:	2001      	movs	r0, #1
 80005b0:	f000 fb7e 	bl	8000cb0 <GPIO_u8SetPinValue>
	GPIO_u8SetPinValue( CLCD_DATA_PORT, CLCD_D6_PIN, GET_BIT(Copy_u8Nipple,2));
 80005b4:	79fb      	ldrb	r3, [r7, #7]
 80005b6:	089b      	lsrs	r3, r3, #2
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	f003 0301 	and.w	r3, r3, #1
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	461a      	mov	r2, r3
 80005c2:	210d      	movs	r1, #13
 80005c4:	2001      	movs	r0, #1
 80005c6:	f000 fb73 	bl	8000cb0 <GPIO_u8SetPinValue>
	GPIO_u8SetPinValue( CLCD_DATA_PORT, CLCD_D7_PIN, GET_BIT(Copy_u8Nipple,3));
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	08db      	lsrs	r3, r3, #3
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	f003 0301 	and.w	r3, r3, #1
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	461a      	mov	r2, r3
 80005d8:	210c      	movs	r1, #12
 80005da:	2001      	movs	r0, #1
 80005dc:	f000 fb68 	bl	8000cb0 <GPIO_u8SetPinValue>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <CLCD_voidSendCmd>:




void CLCD_voidSendCmd(uint8_t Copy_u8Cmd)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
	/*Set RS pin to low for command*/
	GPIO_u8SetPinValue( CLCD_CTRL_PORT, CLCD_RS_PIN, PIN_LOW);
 80005f2:	2200      	movs	r2, #0
 80005f4:	210b      	movs	r1, #11
 80005f6:	2000      	movs	r0, #0
 80005f8:	f000 fb5a 	bl	8000cb0 <GPIO_u8SetPinValue>

	voidSendEnablePulse();

#elif CLCD_OP_MODE == FOUR_BIT_MODE

	voidSetLCDHalfDataPort(Copy_u8Cmd>>4);	/*send the most 4 bits to the LCD*/
 80005fc:	79fb      	ldrb	r3, [r7, #7]
 80005fe:	091b      	lsrs	r3, r3, #4
 8000600:	b2db      	uxtb	r3, r3
 8000602:	4618      	mov	r0, r3
 8000604:	f7ff ffbd 	bl	8000582 <voidSetLCDHalfDataPort>
	voidSendEnablePulse();
 8000608:	f7ff ffaa 	bl	8000560 <voidSendEnablePulse>

	voidSetLCDHalfDataPort(Copy_u8Cmd);		/*send the least 4 bits to the LCD*/
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ffb7 	bl	8000582 <voidSetLCDHalfDataPort>
	voidSendEnablePulse();
 8000614:	f7ff ffa4 	bl	8000560 <voidSendEnablePulse>
#endif
}
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <CLCD_voidSendData>:




void CLCD_voidSendData(uint8_t Copy_u8Data)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
	/*Set RS pin to high for Data*/
	GPIO_u8SetPinValue( CLCD_CTRL_PORT, CLCD_RS_PIN, PIN_HIGH);
 800062a:	2201      	movs	r2, #1
 800062c:	210b      	movs	r1, #11
 800062e:	2000      	movs	r0, #0
 8000630:	f000 fb3e 	bl	8000cb0 <GPIO_u8SetPinValue>

	voidSendEnablePulse();

#elif CLCD_OP_MODE == FOUR_BIT_MODE

	voidSetLCDHalfDataPort(Copy_u8Data>>4);	/*send the most 4 bits to the LCD*/
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	091b      	lsrs	r3, r3, #4
 8000638:	b2db      	uxtb	r3, r3
 800063a:	4618      	mov	r0, r3
 800063c:	f7ff ffa1 	bl	8000582 <voidSetLCDHalfDataPort>
	voidSendEnablePulse();
 8000640:	f7ff ff8e 	bl	8000560 <voidSendEnablePulse>

	voidSetLCDHalfDataPort(Copy_u8Data);	/*send the least 4 bits to the LCD*/
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	4618      	mov	r0, r3
 8000648:	f7ff ff9b 	bl	8000582 <voidSetLCDHalfDataPort>
	voidSendEnablePulse();
 800064c:	f7ff ff88 	bl	8000560 <voidSendEnablePulse>
#endif

}
 8000650:	bf00      	nop
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <CLCD_voidInit>:




void CLCD_voidInit(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	/*wait for more than 30ms after power on*/
	SYSTIC_delay_ms(40);
 800065c:	2028      	movs	r0, #40	; 0x28
 800065e:	f000 fff7 	bl	8001650 <SYSTIC_delay_ms>
	/*Function set command: 2 lines, 5*7 font size*/
#if CLCD_OP_MODE == EIGHT_BIT_MODE
	CLCD_voidSendCmd(0b00111000);

#elif CLCD_OP_MODE == FOUR_BIT_MODE
	voidSetLCDHalfDataPort(0b0010);
 8000662:	2002      	movs	r0, #2
 8000664:	f7ff ff8d 	bl	8000582 <voidSetLCDHalfDataPort>
	voidSendEnablePulse();
 8000668:	f7ff ff7a 	bl	8000560 <voidSendEnablePulse>
	voidSetLCDHalfDataPort(0b0010);
 800066c:	2002      	movs	r0, #2
 800066e:	f7ff ff88 	bl	8000582 <voidSetLCDHalfDataPort>
	voidSendEnablePulse();
 8000672:	f7ff ff75 	bl	8000560 <voidSendEnablePulse>
	voidSetLCDHalfDataPort(0b1000);
 8000676:	2008      	movs	r0, #8
 8000678:	f7ff ff83 	bl	8000582 <voidSetLCDHalfDataPort>
	voidSendEnablePulse();
 800067c:	f7ff ff70 	bl	8000560 <voidSendEnablePulse>
#endif

	/*Display on/off control: display enable, cursor and blink disable*/
	CLCD_voidSendCmd(0b00001100);
 8000680:	200c      	movs	r0, #12
 8000682:	f7ff ffb1 	bl	80005e8 <CLCD_voidSendCmd>

	/*Display clear*/
	CLCD_voidSendCmd(1);
 8000686:	2001      	movs	r0, #1
 8000688:	f7ff ffae 	bl	80005e8 <CLCD_voidSendCmd>
}
 800068c:	bf00      	nop
 800068e:	bd80      	pop	{r7, pc}

08000690 <CLCD_u8SendString>:




uint8_t CLCD_u8SendString(const char* Copy_chString)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
	uint8_t Local_u8ErrorState= OK;
 8000698:	2300      	movs	r3, #0
 800069a:	73fb      	strb	r3, [r7, #15]
	if(Copy_chString != NULL)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d013      	beq.n	80006ca <CLCD_u8SendString+0x3a>
	{
		uint8_t Local_u8Counter=0u;
 80006a2:	2300      	movs	r3, #0
 80006a4:	73bb      	strb	r3, [r7, #14]
		while(Copy_chString[Local_u8Counter] != '\0')
 80006a6:	e009      	b.n	80006bc <CLCD_u8SendString+0x2c>
		{
			CLCD_voidSendData(Copy_chString[Local_u8Counter]);
 80006a8:	7bbb      	ldrb	r3, [r7, #14]
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	4413      	add	r3, r2
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ffb5 	bl	8000620 <CLCD_voidSendData>
			Local_u8Counter++;
 80006b6:	7bbb      	ldrb	r3, [r7, #14]
 80006b8:	3301      	adds	r3, #1
 80006ba:	73bb      	strb	r3, [r7, #14]
		while(Copy_chString[Local_u8Counter] != '\0')
 80006bc:	7bbb      	ldrb	r3, [r7, #14]
 80006be:	687a      	ldr	r2, [r7, #4]
 80006c0:	4413      	add	r3, r2
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d1ef      	bne.n	80006a8 <CLCD_u8SendString+0x18>
 80006c8:	e001      	b.n	80006ce <CLCD_u8SendString+0x3e>
		}
	}
	else
	{
		Local_u8ErrorState= NULL_PTR_ERR;
 80006ca:	2302      	movs	r3, #2
 80006cc:	73fb      	strb	r3, [r7, #15]
	}
	return Local_u8ErrorState;
 80006ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	3710      	adds	r7, #16
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <CLCD_voidSendNumber>:




void CLCD_voidSendNumber(signed int Copy_s32Number)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b086      	sub	sp, #24
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	

	char Local_chNumberArr[10];
	uint8_t Local_u8RightDigit;
	uint8_t Local_u8Counter=0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	75fb      	strb	r3, [r7, #23]
	signed char Local_s8Counter2;

	if (Copy_s32Number == 0)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d103      	bne.n	80006f2 <CLCD_voidSendNumber+0x1a>
	{
		CLCD_voidSendData('0');
 80006ea:	2030      	movs	r0, #48	; 0x30
 80006ec:	f7ff ff98 	bl	8000620 <CLCD_voidSendData>
 80006f0:	e045      	b.n	800077e <CLCD_voidSendNumber+0xa6>
		return ;
	}
	else if(Copy_s32Number < 0)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	da27      	bge.n	8000748 <CLCD_voidSendNumber+0x70>
	{
		CLCD_voidSendData('-');
 80006f8:	202d      	movs	r0, #45	; 0x2d
 80006fa:	f7ff ff91 	bl	8000620 <CLCD_voidSendData>
		Copy_s32Number *= -1;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	425b      	negs	r3, r3
 8000702:	607b      	str	r3, [r7, #4]
	}
	while(Copy_s32Number != 0)
 8000704:	e020      	b.n	8000748 <CLCD_voidSendNumber+0x70>
	{
		Local_u8RightDigit = Copy_s32Number%10;		/*Extract the right most digit*/
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	4b1e      	ldr	r3, [pc, #120]	; (8000784 <CLCD_voidSendNumber+0xac>)
 800070a:	fb83 1302 	smull	r1, r3, r3, r2
 800070e:	1099      	asrs	r1, r3, #2
 8000710:	17d3      	asrs	r3, r2, #31
 8000712:	1ac9      	subs	r1, r1, r3
 8000714:	460b      	mov	r3, r1
 8000716:	009b      	lsls	r3, r3, #2
 8000718:	440b      	add	r3, r1
 800071a:	005b      	lsls	r3, r3, #1
 800071c:	1ad1      	subs	r1, r2, r3
 800071e:	460b      	mov	r3, r1
 8000720:	757b      	strb	r3, [r7, #21]
		Copy_s32Number /=10;						/*Get rid of the right most digit*/
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4a17      	ldr	r2, [pc, #92]	; (8000784 <CLCD_voidSendNumber+0xac>)
 8000726:	fb82 1203 	smull	r1, r2, r2, r3
 800072a:	1092      	asrs	r2, r2, #2
 800072c:	17db      	asrs	r3, r3, #31
 800072e:	1ad3      	subs	r3, r2, r3
 8000730:	607b      	str	r3, [r7, #4]
		Local_chNumberArr[Local_u8Counter]= Local_u8RightDigit + '0'; /*convert to ascii value*/
 8000732:	7dfb      	ldrb	r3, [r7, #23]
 8000734:	7d7a      	ldrb	r2, [r7, #21]
 8000736:	3230      	adds	r2, #48	; 0x30
 8000738:	b2d2      	uxtb	r2, r2
 800073a:	3318      	adds	r3, #24
 800073c:	443b      	add	r3, r7
 800073e:	f803 2c10 	strb.w	r2, [r3, #-16]
		Local_u8Counter++;
 8000742:	7dfb      	ldrb	r3, [r7, #23]
 8000744:	3301      	adds	r3, #1
 8000746:	75fb      	strb	r3, [r7, #23]
	while(Copy_s32Number != 0)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d1db      	bne.n	8000706 <CLCD_voidSendNumber+0x2e>
	}
	for(Local_s8Counter2= Local_u8Counter-1; Local_s8Counter2>=0; Local_s8Counter2--)
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	3b01      	subs	r3, #1
 8000752:	b2db      	uxtb	r3, r3
 8000754:	75bb      	strb	r3, [r7, #22]
 8000756:	e00e      	b.n	8000776 <CLCD_voidSendNumber+0x9e>
	{
		CLCD_voidSendData(Local_chNumberArr[Local_s8Counter2]);
 8000758:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800075c:	3318      	adds	r3, #24
 800075e:	443b      	add	r3, r7
 8000760:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ff5b 	bl	8000620 <CLCD_voidSendData>
	for(Local_s8Counter2= Local_u8Counter-1; Local_s8Counter2>=0; Local_s8Counter2--)
 800076a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800076e:	b2db      	uxtb	r3, r3
 8000770:	3b01      	subs	r3, #1
 8000772:	b2db      	uxtb	r3, r3
 8000774:	75bb      	strb	r3, [r7, #22]
 8000776:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800077a:	2b00      	cmp	r3, #0
 800077c:	daec      	bge.n	8000758 <CLCD_voidSendNumber+0x80>
	}
}
 800077e:	3718      	adds	r7, #24
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	66666667 	.word	0x66666667

08000788 <CLCD_voidGoToXY>:




void CLCD_voidGoToXY(uint8_t Copy_u8XPos, uint8_t Copy_u8YPos)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	460a      	mov	r2, r1
 8000792:	71fb      	strb	r3, [r7, #7]
 8000794:	4613      	mov	r3, r2
 8000796:	71bb      	strb	r3, [r7, #6]
	uint8_t Local_u8DDRamAdd;
	if(Copy_u8YPos == 0u)
 8000798:	79bb      	ldrb	r3, [r7, #6]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d102      	bne.n	80007a4 <CLCD_voidGoToXY+0x1c>
	{
		Local_u8DDRamAdd= Copy_u8XPos;
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	73fb      	strb	r3, [r7, #15]
 80007a2:	e005      	b.n	80007b0 <CLCD_voidGoToXY+0x28>
	}
	else if (Copy_u8YPos == 1u)
 80007a4:	79bb      	ldrb	r3, [r7, #6]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d102      	bne.n	80007b0 <CLCD_voidGoToXY+0x28>
	{
		Local_u8DDRamAdd = 0x40 + Copy_u8XPos;
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	3340      	adds	r3, #64	; 0x40
 80007ae:	73fb      	strb	r3, [r7, #15]
	}
	/*Set bit 7 for Set DDRAM address command */
	Local_u8DDRamAdd |= 1<<7u;
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007b6:	73fb      	strb	r3, [r7, #15]

	CLCD_voidSendCmd(Local_u8DDRamAdd);
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ff14 	bl	80005e8 <CLCD_voidSendCmd>
}
 80007c0:	bf00      	nop
 80007c2:	3710      	adds	r7, #16
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <CLCD_ClearDisplay>:
	/*Display the pattern written inside CGRAM*/
	CLCD_voidSendData(Copy_u8PatternNum);
}

void CLCD_ClearDisplay(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
	CLCD_voidSendCmd(DISPLAY_CLEAR);
 80007cc:	2001      	movs	r0, #1
 80007ce:	f7ff ff0b 	bl	80005e8 <CLCD_voidSendCmd>
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <EXTI_Init>:
 * @parameter[in] EXTI_Confg : the initialization values of the EXTI
 * @retval ErrorStatus
 */

uint8_t EXTI_Init(EXTI_Confg* Copy_EXTI)
{
 80007d8:	b480      	push	{r7}
 80007da:	b085      	sub	sp, #20
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
	uint8_t Error_state =OK;
 80007e0:	2300      	movs	r3, #0
 80007e2:	73fb      	strb	r3, [r7, #15]

	if( (Copy_EXTI != NULL) && (Copy_EXTI->EXTI_CallBackFunc != NULL) )
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	f000 808d 	beq.w	8000906 <EXTI_Init+0x12e>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	f000 8088 	beq.w	8000906 <EXTI_Init+0x12e>
	{
		EXTI_GPCallBackFunc[Copy_EXTI->LINE] = (Copy_EXTI->EXTI_CallBackFunc) ;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	4619      	mov	r1, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	4a45      	ldr	r2, [pc, #276]	; (8000918 <EXTI_Init+0x140>)
 8000802:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

		if( ( (Copy_EXTI->LINE) < Max_Number_EXTILine ) )
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b0f      	cmp	r3, #15
 800080c:	d878      	bhi.n	8000900 <EXTI_Init+0x128>
		{
			if( (Copy_EXTI->Mode) == Enable)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	789b      	ldrb	r3, [r3, #2]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d10b      	bne.n	800082e <EXTI_Init+0x56>
			{
				/* enable EXTI Line */
				EXTI->IMR |= ( 1 << (Copy_EXTI->LINE)) ;
 8000816:	4b41      	ldr	r3, [pc, #260]	; (800091c <EXTI_Init+0x144>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	7812      	ldrb	r2, [r2, #0]
 800081e:	4611      	mov	r1, r2
 8000820:	2201      	movs	r2, #1
 8000822:	408a      	lsls	r2, r1
 8000824:	4611      	mov	r1, r2
 8000826:	4a3d      	ldr	r2, [pc, #244]	; (800091c <EXTI_Init+0x144>)
 8000828:	430b      	orrs	r3, r1
 800082a:	6013      	str	r3, [r2, #0]
 800082c:	e012      	b.n	8000854 <EXTI_Init+0x7c>
			}
			else if( (Copy_EXTI->Mode) == Disable)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	789b      	ldrb	r3, [r3, #2]
 8000832:	2b01      	cmp	r3, #1
 8000834:	d10c      	bne.n	8000850 <EXTI_Init+0x78>
			{
				/* disable EXTI Line */
				EXTI->IMR &= ~( 1 << (Copy_EXTI->LINE)) ;
 8000836:	4b39      	ldr	r3, [pc, #228]	; (800091c <EXTI_Init+0x144>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	7812      	ldrb	r2, [r2, #0]
 800083e:	4611      	mov	r1, r2
 8000840:	2201      	movs	r2, #1
 8000842:	408a      	lsls	r2, r1
 8000844:	43d2      	mvns	r2, r2
 8000846:	4611      	mov	r1, r2
 8000848:	4a34      	ldr	r2, [pc, #208]	; (800091c <EXTI_Init+0x144>)
 800084a:	400b      	ands	r3, r1
 800084c:	6013      	str	r3, [r2, #0]
 800084e:	e001      	b.n	8000854 <EXTI_Init+0x7c>
			}
			else
			{
				Error_state =NOK;
 8000850:	2301      	movs	r3, #1
 8000852:	73fb      	strb	r3, [r7, #15]
			}

			if( (Copy_EXTI->Trigger) == FallingEdge)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	785b      	ldrb	r3, [r3, #1]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d117      	bne.n	800088c <EXTI_Init+0xb4>
			{
				/* set trigger configuration to Falling edge */
				EXTI->FTSR |= ( 1 << (Copy_EXTI->LINE)) ;
 800085c:	4b2f      	ldr	r3, [pc, #188]	; (800091c <EXTI_Init+0x144>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	7812      	ldrb	r2, [r2, #0]
 8000864:	4611      	mov	r1, r2
 8000866:	2201      	movs	r2, #1
 8000868:	408a      	lsls	r2, r1
 800086a:	4611      	mov	r1, r2
 800086c:	4a2b      	ldr	r2, [pc, #172]	; (800091c <EXTI_Init+0x144>)
 800086e:	430b      	orrs	r3, r1
 8000870:	60d3      	str	r3, [r2, #12]
				/* Clear trigger configuration to Raising edge */
				EXTI->RTSR &= ~( 1 << (Copy_EXTI->LINE)) ;
 8000872:	4b2a      	ldr	r3, [pc, #168]	; (800091c <EXTI_Init+0x144>)
 8000874:	689b      	ldr	r3, [r3, #8]
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	7812      	ldrb	r2, [r2, #0]
 800087a:	4611      	mov	r1, r2
 800087c:	2201      	movs	r2, #1
 800087e:	408a      	lsls	r2, r1
 8000880:	43d2      	mvns	r2, r2
 8000882:	4611      	mov	r1, r2
 8000884:	4a25      	ldr	r2, [pc, #148]	; (800091c <EXTI_Init+0x144>)
 8000886:	400b      	ands	r3, r1
 8000888:	6093      	str	r3, [r2, #8]
		if( ( (Copy_EXTI->LINE) < Max_Number_EXTILine ) )
 800088a:	e03e      	b.n	800090a <EXTI_Init+0x132>
			}
			else if( (Copy_EXTI->Trigger) == RaisingEdge)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	785b      	ldrb	r3, [r3, #1]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d117      	bne.n	80008c4 <EXTI_Init+0xec>
			{
				/* set trigger configuration to Raising edge */
				EXTI->RTSR |= ( 1 << (Copy_EXTI->LINE)) ;
 8000894:	4b21      	ldr	r3, [pc, #132]	; (800091c <EXTI_Init+0x144>)
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	7812      	ldrb	r2, [r2, #0]
 800089c:	4611      	mov	r1, r2
 800089e:	2201      	movs	r2, #1
 80008a0:	408a      	lsls	r2, r1
 80008a2:	4611      	mov	r1, r2
 80008a4:	4a1d      	ldr	r2, [pc, #116]	; (800091c <EXTI_Init+0x144>)
 80008a6:	430b      	orrs	r3, r1
 80008a8:	6093      	str	r3, [r2, #8]
				/* Clear trigger configuration to Falling edge */
				EXTI->FTSR &= ~( 1 << (Copy_EXTI->LINE)) ;
 80008aa:	4b1c      	ldr	r3, [pc, #112]	; (800091c <EXTI_Init+0x144>)
 80008ac:	68db      	ldr	r3, [r3, #12]
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	7812      	ldrb	r2, [r2, #0]
 80008b2:	4611      	mov	r1, r2
 80008b4:	2201      	movs	r2, #1
 80008b6:	408a      	lsls	r2, r1
 80008b8:	43d2      	mvns	r2, r2
 80008ba:	4611      	mov	r1, r2
 80008bc:	4a17      	ldr	r2, [pc, #92]	; (800091c <EXTI_Init+0x144>)
 80008be:	400b      	ands	r3, r1
 80008c0:	60d3      	str	r3, [r2, #12]
		if( ( (Copy_EXTI->LINE) < Max_Number_EXTILine ) )
 80008c2:	e022      	b.n	800090a <EXTI_Init+0x132>
			}
			else if( (Copy_EXTI->Trigger) == Both)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	785b      	ldrb	r3, [r3, #1]
 80008c8:	2b02      	cmp	r3, #2
 80008ca:	d116      	bne.n	80008fa <EXTI_Init+0x122>
			{
				/* set trigger configuration to Raising edge */
				EXTI->RTSR |= ( 1 << (Copy_EXTI->LINE)) ;
 80008cc:	4b13      	ldr	r3, [pc, #76]	; (800091c <EXTI_Init+0x144>)
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	687a      	ldr	r2, [r7, #4]
 80008d2:	7812      	ldrb	r2, [r2, #0]
 80008d4:	4611      	mov	r1, r2
 80008d6:	2201      	movs	r2, #1
 80008d8:	408a      	lsls	r2, r1
 80008da:	4611      	mov	r1, r2
 80008dc:	4a0f      	ldr	r2, [pc, #60]	; (800091c <EXTI_Init+0x144>)
 80008de:	430b      	orrs	r3, r1
 80008e0:	6093      	str	r3, [r2, #8]
				/* set trigger configuration to Falling edge */
				EXTI->FTSR |= ( 1 << (Copy_EXTI->LINE)) ;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <EXTI_Init+0x144>)
 80008e4:	68db      	ldr	r3, [r3, #12]
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	7812      	ldrb	r2, [r2, #0]
 80008ea:	4611      	mov	r1, r2
 80008ec:	2201      	movs	r2, #1
 80008ee:	408a      	lsls	r2, r1
 80008f0:	4611      	mov	r1, r2
 80008f2:	4a0a      	ldr	r2, [pc, #40]	; (800091c <EXTI_Init+0x144>)
 80008f4:	430b      	orrs	r3, r1
 80008f6:	60d3      	str	r3, [r2, #12]
		if( ( (Copy_EXTI->LINE) < Max_Number_EXTILine ) )
 80008f8:	e007      	b.n	800090a <EXTI_Init+0x132>
			}
			else
			{
				Error_state =NOK;
 80008fa:	2301      	movs	r3, #1
 80008fc:	73fb      	strb	r3, [r7, #15]
		if( ( (Copy_EXTI->LINE) < Max_Number_EXTILine ) )
 80008fe:	e004      	b.n	800090a <EXTI_Init+0x132>
			}
		}
		else
		{
			Error_state =NOK;
 8000900:	2301      	movs	r3, #1
 8000902:	73fb      	strb	r3, [r7, #15]
		if( ( (Copy_EXTI->LINE) < Max_Number_EXTILine ) )
 8000904:	e001      	b.n	800090a <EXTI_Init+0x132>
		}
	}

	else
	{
		Error_state =NOK;
 8000906:	2301      	movs	r3, #1
 8000908:	73fb      	strb	r3, [r7, #15]
	}
	return Error_state;
 800090a:	7bfb      	ldrb	r3, [r7, #15]
}
 800090c:	4618      	mov	r0, r3
 800090e:	3714      	adds	r7, #20
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	20000068 	.word	0x20000068
 800091c:	40010400 	.word	0x40010400

08000920 <EXTI0_IRQHandler>:
}



void EXTI0_IRQHandler(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI->PR |= ( 1 << (EXTI0)) ;
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <EXTI0_IRQHandler+0x1c>)
 8000926:	695b      	ldr	r3, [r3, #20]
 8000928:	4a04      	ldr	r2, [pc, #16]	; (800093c <EXTI0_IRQHandler+0x1c>)
 800092a:	f043 0301 	orr.w	r3, r3, #1
 800092e:	6153      	str	r3, [r2, #20]
	/* Call Back Function */
	EXTI_GPCallBackFunc[EXTI0]();
 8000930:	4b03      	ldr	r3, [pc, #12]	; (8000940 <EXTI0_IRQHandler+0x20>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4798      	blx	r3

}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40010400 	.word	0x40010400
 8000940:	20000068 	.word	0x20000068

08000944 <EXTI1_IRQHandler>:


void EXTI1_IRQHandler(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI->PR |= ( 1 << (EXTI1)) ;
 8000948:	4b05      	ldr	r3, [pc, #20]	; (8000960 <EXTI1_IRQHandler+0x1c>)
 800094a:	695b      	ldr	r3, [r3, #20]
 800094c:	4a04      	ldr	r2, [pc, #16]	; (8000960 <EXTI1_IRQHandler+0x1c>)
 800094e:	f043 0302 	orr.w	r3, r3, #2
 8000952:	6153      	str	r3, [r2, #20]
	/* Call Back Function */
	EXTI_GPCallBackFunc[EXTI1]();
 8000954:	4b03      	ldr	r3, [pc, #12]	; (8000964 <EXTI1_IRQHandler+0x20>)
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	4798      	blx	r3

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40010400 	.word	0x40010400
 8000964:	20000068 	.word	0x20000068

08000968 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI->PR |= ( 1 << (EXTI2)) ;
 800096c:	4b05      	ldr	r3, [pc, #20]	; (8000984 <EXTI2_IRQHandler+0x1c>)
 800096e:	695b      	ldr	r3, [r3, #20]
 8000970:	4a04      	ldr	r2, [pc, #16]	; (8000984 <EXTI2_IRQHandler+0x1c>)
 8000972:	f043 0304 	orr.w	r3, r3, #4
 8000976:	6153      	str	r3, [r2, #20]
	/* Call Back Function */
	EXTI_GPCallBackFunc[EXTI2]();
 8000978:	4b03      	ldr	r3, [pc, #12]	; (8000988 <EXTI2_IRQHandler+0x20>)
 800097a:	689b      	ldr	r3, [r3, #8]
 800097c:	4798      	blx	r3

}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40010400 	.word	0x40010400
 8000988:	20000068 	.word	0x20000068

0800098c <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI->PR |= ( 1 << (EXTI3)) ;
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <EXTI3_IRQHandler+0x1c>)
 8000992:	695b      	ldr	r3, [r3, #20]
 8000994:	4a04      	ldr	r2, [pc, #16]	; (80009a8 <EXTI3_IRQHandler+0x1c>)
 8000996:	f043 0308 	orr.w	r3, r3, #8
 800099a:	6153      	str	r3, [r2, #20]
	/* Call Back Function */
	EXTI_GPCallBackFunc[EXTI3]();
 800099c:	4b03      	ldr	r3, [pc, #12]	; (80009ac <EXTI3_IRQHandler+0x20>)
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	4798      	blx	r3

}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40010400 	.word	0x40010400
 80009ac:	20000068 	.word	0x20000068

080009b0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI->PR |= ( 1 << (EXTI4)) ;
 80009b4:	4b05      	ldr	r3, [pc, #20]	; (80009cc <EXTI4_IRQHandler+0x1c>)
 80009b6:	695b      	ldr	r3, [r3, #20]
 80009b8:	4a04      	ldr	r2, [pc, #16]	; (80009cc <EXTI4_IRQHandler+0x1c>)
 80009ba:	f043 0310 	orr.w	r3, r3, #16
 80009be:	6153      	str	r3, [r2, #20]
	/* Call Back Function */
	EXTI_GPCallBackFunc[EXTI4]();
 80009c0:	4b03      	ldr	r3, [pc, #12]	; (80009d0 <EXTI4_IRQHandler+0x20>)
 80009c2:	691b      	ldr	r3, [r3, #16]
 80009c4:	4798      	blx	r3

}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40010400 	.word	0x40010400
 80009d0:	20000068 	.word	0x20000068

080009d4 <EXTI9_5_IRQHandler>:



void EXTI9_5_IRQHandler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
	if(GET_BIT( (EXTI->PR),EXTI5 ))
 80009d8:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 80009da:	695b      	ldr	r3, [r3, #20]
 80009dc:	f003 0320 	and.w	r3, r3, #32
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d008      	beq.n	80009f6 <EXTI9_5_IRQHandler+0x22>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI5)) ;
 80009e4:	4b23      	ldr	r3, [pc, #140]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 80009e6:	695b      	ldr	r3, [r3, #20]
 80009e8:	4a22      	ldr	r2, [pc, #136]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 80009ea:	f043 0320 	orr.w	r3, r3, #32
 80009ee:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI5]();
 80009f0:	4b21      	ldr	r3, [pc, #132]	; (8000a78 <EXTI9_5_IRQHandler+0xa4>)
 80009f2:	695b      	ldr	r3, [r3, #20]
 80009f4:	4798      	blx	r3

	}
	if(GET_BIT( (EXTI->PR),EXTI6 ))
 80009f6:	4b1f      	ldr	r3, [pc, #124]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 80009f8:	695b      	ldr	r3, [r3, #20]
 80009fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d008      	beq.n	8000a14 <EXTI9_5_IRQHandler+0x40>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI6)) ;
 8000a02:	4b1c      	ldr	r3, [pc, #112]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a04:	695b      	ldr	r3, [r3, #20]
 8000a06:	4a1b      	ldr	r2, [pc, #108]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a0c:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI6]();
 8000a0e:	4b1a      	ldr	r3, [pc, #104]	; (8000a78 <EXTI9_5_IRQHandler+0xa4>)
 8000a10:	699b      	ldr	r3, [r3, #24]
 8000a12:	4798      	blx	r3

	}
	if(GET_BIT( (EXTI->PR),EXTI7 ))
 8000a14:	4b17      	ldr	r3, [pc, #92]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a16:	695b      	ldr	r3, [r3, #20]
 8000a18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d008      	beq.n	8000a32 <EXTI9_5_IRQHandler+0x5e>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI7)) ;
 8000a20:	4b14      	ldr	r3, [pc, #80]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a22:	695b      	ldr	r3, [r3, #20]
 8000a24:	4a13      	ldr	r2, [pc, #76]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a2a:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI7]();
 8000a2c:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <EXTI9_5_IRQHandler+0xa4>)
 8000a2e:	69db      	ldr	r3, [r3, #28]
 8000a30:	4798      	blx	r3

	}
	if(GET_BIT( (EXTI->PR),EXTI8 ))
 8000a32:	4b10      	ldr	r3, [pc, #64]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a34:	695b      	ldr	r3, [r3, #20]
 8000a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d008      	beq.n	8000a50 <EXTI9_5_IRQHandler+0x7c>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI8)) ;
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a40:	695b      	ldr	r3, [r3, #20]
 8000a42:	4a0c      	ldr	r2, [pc, #48]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a48:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI8]();
 8000a4a:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <EXTI9_5_IRQHandler+0xa4>)
 8000a4c:	6a1b      	ldr	r3, [r3, #32]
 8000a4e:	4798      	blx	r3


	}
	if(GET_BIT( (EXTI->PR),EXTI9 ))
 8000a50:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a52:	695b      	ldr	r3, [r3, #20]
 8000a54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d008      	beq.n	8000a6e <EXTI9_5_IRQHandler+0x9a>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI9)) ;
 8000a5c:	4b05      	ldr	r3, [pc, #20]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a5e:	695b      	ldr	r3, [r3, #20]
 8000a60:	4a04      	ldr	r2, [pc, #16]	; (8000a74 <EXTI9_5_IRQHandler+0xa0>)
 8000a62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a66:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI9]();
 8000a68:	4b03      	ldr	r3, [pc, #12]	; (8000a78 <EXTI9_5_IRQHandler+0xa4>)
 8000a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a6c:	4798      	blx	r3

	}
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40010400 	.word	0x40010400
 8000a78:	20000068 	.word	0x20000068

08000a7c <EXTI15_10_IRQHandler>:



void EXTI15_10_IRQHandler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
	if(GET_BIT( (EXTI->PR),EXTI10 ))
 8000a80:	4b2d      	ldr	r3, [pc, #180]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000a82:	695b      	ldr	r3, [r3, #20]
 8000a84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d008      	beq.n	8000a9e <EXTI15_10_IRQHandler+0x22>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI10)) ;
 8000a8c:	4b2a      	ldr	r3, [pc, #168]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000a8e:	695b      	ldr	r3, [r3, #20]
 8000a90:	4a29      	ldr	r2, [pc, #164]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000a92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a96:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI10]();
 8000a98:	4b28      	ldr	r3, [pc, #160]	; (8000b3c <EXTI15_10_IRQHandler+0xc0>)
 8000a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a9c:	4798      	blx	r3

	}
	if(GET_BIT( (EXTI->PR),EXTI11 ))
 8000a9e:	4b26      	ldr	r3, [pc, #152]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000aa0:	695b      	ldr	r3, [r3, #20]
 8000aa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d008      	beq.n	8000abc <EXTI15_10_IRQHandler+0x40>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI11)) ;
 8000aaa:	4b23      	ldr	r3, [pc, #140]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000aac:	695b      	ldr	r3, [r3, #20]
 8000aae:	4a22      	ldr	r2, [pc, #136]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000ab0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ab4:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI11]();
 8000ab6:	4b21      	ldr	r3, [pc, #132]	; (8000b3c <EXTI15_10_IRQHandler+0xc0>)
 8000ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aba:	4798      	blx	r3

	}
	if(GET_BIT( (EXTI->PR),EXTI12 ))
 8000abc:	4b1e      	ldr	r3, [pc, #120]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000abe:	695b      	ldr	r3, [r3, #20]
 8000ac0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d008      	beq.n	8000ada <EXTI15_10_IRQHandler+0x5e>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI12)) ;
 8000ac8:	4b1b      	ldr	r3, [pc, #108]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000aca:	695b      	ldr	r3, [r3, #20]
 8000acc:	4a1a      	ldr	r2, [pc, #104]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000ace:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ad2:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI12]();
 8000ad4:	4b19      	ldr	r3, [pc, #100]	; (8000b3c <EXTI15_10_IRQHandler+0xc0>)
 8000ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad8:	4798      	blx	r3

	}
	if(GET_BIT( (EXTI->PR),EXTI13 ))
 8000ada:	4b17      	ldr	r3, [pc, #92]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000adc:	695b      	ldr	r3, [r3, #20]
 8000ade:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d008      	beq.n	8000af8 <EXTI15_10_IRQHandler+0x7c>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI13)) ;
 8000ae6:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000ae8:	695b      	ldr	r3, [r3, #20]
 8000aea:	4a13      	ldr	r2, [pc, #76]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000aec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000af0:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI13]();
 8000af2:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <EXTI15_10_IRQHandler+0xc0>)
 8000af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000af6:	4798      	blx	r3


	}
	if(GET_BIT( (EXTI->PR),EXTI14 ))
 8000af8:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000afa:	695b      	ldr	r3, [r3, #20]
 8000afc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d008      	beq.n	8000b16 <EXTI15_10_IRQHandler+0x9a>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI14)) ;
 8000b04:	4b0c      	ldr	r3, [pc, #48]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000b06:	695b      	ldr	r3, [r3, #20]
 8000b08:	4a0b      	ldr	r2, [pc, #44]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000b0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b0e:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI14]();
 8000b10:	4b0a      	ldr	r3, [pc, #40]	; (8000b3c <EXTI15_10_IRQHandler+0xc0>)
 8000b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b14:	4798      	blx	r3

	}
	if(GET_BIT( (EXTI->PR),EXTI15 ))
 8000b16:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000b18:	695b      	ldr	r3, [r3, #20]
 8000b1a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d008      	beq.n	8000b34 <EXTI15_10_IRQHandler+0xb8>
	{
		/* Clear Pending Flag */
		EXTI->PR |= ( 1 << (EXTI15)) ;
 8000b22:	4b05      	ldr	r3, [pc, #20]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000b24:	695b      	ldr	r3, [r3, #20]
 8000b26:	4a04      	ldr	r2, [pc, #16]	; (8000b38 <EXTI15_10_IRQHandler+0xbc>)
 8000b28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b2c:	6153      	str	r3, [r2, #20]
		/* Call Back Function */
		EXTI_GPCallBackFunc[EXTI15]();
 8000b2e:	4b03      	ldr	r3, [pc, #12]	; (8000b3c <EXTI15_10_IRQHandler+0xc0>)
 8000b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b32:	4798      	blx	r3

	}

}
 8000b34:	bf00      	nop
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40010400 	.word	0x40010400
 8000b3c:	20000068 	.word	0x20000068

08000b40 <GPIO_u8PinInit>:
 * @param[in] PinConfig : the initialization variables of the pins
 * @retval ErrorStatus
 *
 */
uint8_t GPIO_u8PinInit(const GPIO_PinConfig_t *PinConfig)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	uint8_t Local_u8ErrorState = OK;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	73fb      	strb	r3, [r7, #15]
	if(PinConfig!=NULL)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	f000 80a4 	beq.w	8000c9c <GPIO_u8PinInit+0x15c>
	{
		if((PinConfig->Port <= PORTH)&&(PinConfig->PinNum <=PIN15))
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b07      	cmp	r3, #7
 8000b5a:	f200 809c 	bhi.w	8000c96 <GPIO_u8PinInit+0x156>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	785b      	ldrb	r3, [r3, #1]
 8000b62:	2b0f      	cmp	r3, #15
 8000b64:	f200 8097 	bhi.w	8000c96 <GPIO_u8PinInit+0x156>
		{
			/*Select GPIO mode : Input , Output  */
			uint8_t Local_u8RegNum = (PinConfig->PinNum / 8);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	785b      	ldrb	r3, [r3, #1]
 8000b6c:	08db      	lsrs	r3, r3, #3
 8000b6e:	73bb      	strb	r3, [r7, #14]
			uint8_t Local_u8BitNum = (PinConfig->PinNum % 8);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	785b      	ldrb	r3, [r3, #1]
 8000b74:	f003 0307 	and.w	r3, r3, #7
 8000b78:	737b      	strb	r3, [r7, #13]
			(GPIOPORT[PinConfig->Port])->CR[Local_u8RegNum] &= ~(MODE_MASK << (Local_u8BitNum * MODE_PIN_ACCESS));
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	461a      	mov	r2, r3
 8000b80:	4b4a      	ldr	r3, [pc, #296]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000b82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b86:	7bba      	ldrb	r2, [r7, #14]
 8000b88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000b8c:	7b7b      	ldrb	r3, [r7, #13]
 8000b8e:	009b      	lsls	r3, r3, #2
 8000b90:	2203      	movs	r2, #3
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	43db      	mvns	r3, r3
 8000b98:	4618      	mov	r0, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	4b42      	ldr	r3, [pc, #264]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ba6:	7bba      	ldrb	r2, [r7, #14]
 8000ba8:	4001      	ands	r1, r0
 8000baa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			(GPIOPORT[PinConfig->Port])->CR[Local_u8RegNum] |= ((PinConfig->Mode) << (Local_u8BitNum * MODE_PIN_ACCESS));
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	4b3d      	ldr	r3, [pc, #244]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bba:	7bba      	ldrb	r2, [r7, #14]
 8000bbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	789b      	ldrb	r3, [r3, #2]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	7b7b      	ldrb	r3, [r7, #13]
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4b35      	ldr	r3, [pc, #212]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bdc:	7bba      	ldrb	r2, [r7, #14]
 8000bde:	4301      	orrs	r1, r0
 8000be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			(GPIOPORT[PinConfig->Port])->CR[Local_u8RegNum] &= ~(CNF_MASK << ((Local_u8BitNum * CNF_PIN_ACCESS) + CNF_PIN_SHIFT));
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b30      	ldr	r3, [pc, #192]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bf0:	7bba      	ldrb	r2, [r7, #14]
 8000bf2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000bf6:	7b7b      	ldrb	r3, [r7, #13]
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	3302      	adds	r3, #2
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000c02:	43db      	mvns	r3, r3
 8000c04:	4618      	mov	r0, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b27      	ldr	r3, [pc, #156]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c12:	7bba      	ldrb	r2, [r7, #14]
 8000c14:	4001      	ands	r1, r0
 8000c16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			if((PinConfig->Mode) == INPUT)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	789b      	ldrb	r3, [r3, #2]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d11c      	bne.n	8000c5c <GPIO_u8PinInit+0x11c>
			{
				/*Select input type : Analog, Floating, PULLUP PULLDOWN*/
				(GPIOPORT[PinConfig->Port])->CR[Local_u8RegNum] |= ((PinConfig->Input) << ((Local_u8BitNum * CNF_PIN_ACCESS) + CNF_PIN_SHIFT));
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	461a      	mov	r2, r3
 8000c28:	4b20      	ldr	r3, [pc, #128]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c2e:	7bba      	ldrb	r2, [r7, #14]
 8000c30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	78db      	ldrb	r3, [r3, #3]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	7b7b      	ldrb	r3, [r7, #13]
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	3302      	adds	r3, #2
 8000c40:	fa02 f303 	lsl.w	r3, r2, r3
 8000c44:	4618      	mov	r0, r3
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	4b17      	ldr	r3, [pc, #92]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c52:	7bba      	ldrb	r2, [r7, #14]
 8000c54:	4301      	orrs	r1, r0
 8000c56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		{
 8000c5a:	e021      	b.n	8000ca0 <GPIO_u8PinInit+0x160>
			}
			else
			{
				/*Select output type : OUTPUT Push Pull, Output OpenDrain, Alternate function Push Pull, Alternate function OpenDrain*/
				(GPIOPORT[PinConfig->Port])->CR[Local_u8RegNum] |= (PinConfig->Output << ((Local_u8BitNum * CNF_PIN_ACCESS) + CNF_PIN_SHIFT));
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	461a      	mov	r2, r3
 8000c62:	4b12      	ldr	r3, [pc, #72]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c68:	7bba      	ldrb	r2, [r7, #14]
 8000c6a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	791b      	ldrb	r3, [r3, #4]
 8000c72:	461a      	mov	r2, r3
 8000c74:	7b7b      	ldrb	r3, [r7, #13]
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	3302      	adds	r3, #2
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	4b09      	ldr	r3, [pc, #36]	; (8000cac <GPIO_u8PinInit+0x16c>)
 8000c88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c8c:	7bba      	ldrb	r2, [r7, #14]
 8000c8e:	4301      	orrs	r1, r0
 8000c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		{
 8000c94:	e004      	b.n	8000ca0 <GPIO_u8PinInit+0x160>
			}
		}
		else
		{
			Local_u8ErrorState =NOK;
 8000c96:	2301      	movs	r3, #1
 8000c98:	73fb      	strb	r3, [r7, #15]
 8000c9a:	e001      	b.n	8000ca0 <GPIO_u8PinInit+0x160>
		}
	}
	else{
		Local_u8ErrorState = NULL_PTR_ERR;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	73fb      	strb	r3, [r7, #15]
	}
	return Local_u8ErrorState;
 8000ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	2000000c 	.word	0x2000000c

08000cb0 <GPIO_u8SetPinValue>:
 * @param[in] PinVal : the pin value, get options @PinVal_t enum
 * @retval ErrorStatus
 *
 */
uint8_t GPIO_u8SetPinValue(Port_t Port, Pin_t PinNum, PinVal_t PinVal)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	71fb      	strb	r3, [r7, #7]
 8000cba:	460b      	mov	r3, r1
 8000cbc:	71bb      	strb	r3, [r7, #6]
 8000cbe:	4613      	mov	r3, r2
 8000cc0:	717b      	strb	r3, [r7, #5]
	uint8_t Local_u8ErrorState = OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	73fb      	strb	r3, [r7, #15]
	if((Port<=PORTH)&&(PinNum<=PIN15))
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	2b07      	cmp	r3, #7
 8000cca:	d82e      	bhi.n	8000d2a <GPIO_u8SetPinValue+0x7a>
 8000ccc:	79bb      	ldrb	r3, [r7, #6]
 8000cce:	2b0f      	cmp	r3, #15
 8000cd0:	d82b      	bhi.n	8000d2a <GPIO_u8SetPinValue+0x7a>
	{
		if(PinVal == PIN_LOW)
 8000cd2:	797b      	ldrb	r3, [r7, #5]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d111      	bne.n	8000cfc <GPIO_u8SetPinValue+0x4c>
		{
			GPIOPORT[Port]->ODR &= ~(1<<PinNum);
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	4a18      	ldr	r2, [pc, #96]	; (8000d3c <GPIO_u8SetPinValue+0x8c>)
 8000cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce0:	68da      	ldr	r2, [r3, #12]
 8000ce2:	79bb      	ldrb	r3, [r7, #6]
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cea:	43db      	mvns	r3, r3
 8000cec:	4618      	mov	r0, r3
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	4912      	ldr	r1, [pc, #72]	; (8000d3c <GPIO_u8SetPinValue+0x8c>)
 8000cf2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cf6:	4002      	ands	r2, r0
 8000cf8:	60da      	str	r2, [r3, #12]
		if(PinVal == PIN_LOW)
 8000cfa:	e018      	b.n	8000d2e <GPIO_u8SetPinValue+0x7e>
			/* GPIOPort[Port]->BSRR = 1<< 16 + PinNum ; */
		}


		else if(PinVal == PIN_HIGH)
 8000cfc:	797b      	ldrb	r3, [r7, #5]
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d110      	bne.n	8000d24 <GPIO_u8SetPinValue+0x74>
		{
			GPIOPORT[Port]->ODR |= (1<<PinNum);
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	4a0d      	ldr	r2, [pc, #52]	; (8000d3c <GPIO_u8SetPinValue+0x8c>)
 8000d06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d0a:	68da      	ldr	r2, [r3, #12]
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	2101      	movs	r1, #1
 8000d10:	fa01 f303 	lsl.w	r3, r1, r3
 8000d14:	4618      	mov	r0, r3
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	4908      	ldr	r1, [pc, #32]	; (8000d3c <GPIO_u8SetPinValue+0x8c>)
 8000d1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d1e:	4302      	orrs	r2, r0
 8000d20:	60da      	str	r2, [r3, #12]
		if(PinVal == PIN_LOW)
 8000d22:	e004      	b.n	8000d2e <GPIO_u8SetPinValue+0x7e>
			/* GPIOPort[Port]->BSRR = 1<<  PinNum ; */
		}
		else{
			Local_u8ErrorState =NOK;
 8000d24:	2301      	movs	r3, #1
 8000d26:	73fb      	strb	r3, [r7, #15]
		if(PinVal == PIN_LOW)
 8000d28:	e001      	b.n	8000d2e <GPIO_u8SetPinValue+0x7e>
		}
	}
	else
	{
		Local_u8ErrorState = NOK ;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	73fb      	strb	r3, [r7, #15]
	}
	return Local_u8ErrorState;
 8000d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3714      	adds	r7, #20
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bc80      	pop	{r7}
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	2000000c 	.word	0x2000000c

08000d40 <LED_Init>:

/********************************************************************************
 *************** ### FUNCTION IMPLEMENTATION SECTION ### ************************
 ********************************************************************************/
void LED_Init(Port_t	Port , Pin_t	PinNum )
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	460a      	mov	r2, r1
 8000d4a:	71fb      	strb	r3, [r7, #7]
 8000d4c:	4613      	mov	r3, r2
 8000d4e:	71bb      	strb	r3, [r7, #6]

	GPIO_PinConfig_t Copy_PinConfig={
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	723b      	strb	r3, [r7, #8]
 8000d54:	79bb      	ldrb	r3, [r7, #6]
 8000d56:	727b      	strb	r3, [r7, #9]
 8000d58:	2302      	movs	r3, #2
 8000d5a:	72bb      	strb	r3, [r7, #10]
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	72fb      	strb	r3, [r7, #11]
 8000d60:	2300      	movs	r3, #0
 8000d62:	733b      	strb	r3, [r7, #12]
			.Mode		= OUTPUT_SPEED_2MHz	,
			.Output	= OUTPUT_PUSH_PULL		,
			.Input	= FLOATING
	};
	/*GPIO pin initialization*/
	GPIO_u8PinInit(&Copy_PinConfig);
 8000d64:	f107 0308 	add.w	r3, r7, #8
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fee9 	bl	8000b40 <GPIO_u8PinInit>
}
 8000d6e:	bf00      	nop
 8000d70:	3710      	adds	r7, #16
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <LED_On>:

void LED_On(Port_t	Port , Pin_t	PinNum )
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b082      	sub	sp, #8
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	460a      	mov	r2, r1
 8000d80:	71fb      	strb	r3, [r7, #7]
 8000d82:	4613      	mov	r3, r2
 8000d84:	71bb      	strb	r3, [r7, #6]
	GPIO_u8SetPinValue(Port, PinNum, PIN_HIGH);
 8000d86:	79b9      	ldrb	r1, [r7, #6]
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff ff8f 	bl	8000cb0 <GPIO_u8SetPinValue>
}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
	...

08000d9c <NVIC_EnableIRQ>:
 * @param : IRQn				(ENUM: @NVIC_IRQn_t)
 * @retval: Local_ErrorState	(ENUM: @ErrorState_t)
 *
 * */
ErrorState_t NVIC_EnableIRQ(NVIC_IRQn_t IRQn)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
	ErrorState_t Local_ErrorState = OK;
 8000da6:	2300      	movs	r3, #0
 8000da8:	73fb      	strb	r3, [r7, #15]
	uint8_t Local_RegNumber = (IRQn / 32);
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	095b      	lsrs	r3, r3, #5
 8000dae:	73bb      	strb	r3, [r7, #14]
	uint8_t Local_PinNumber = (IRQn % 32);
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	f003 031f 	and.w	r3, r3, #31
 8000db6:	737b      	strb	r3, [r7, #13]

	if((IRQn >= NVIC_IRQ_WWDG) && (IRQn <= NVIC_IRQ_OTG_FS))
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	2b43      	cmp	r3, #67	; 0x43
 8000dbc:	d80e      	bhi.n	8000ddc <NVIC_EnableIRQ+0x40>
	{

		NVIC->ISER[Local_RegNumber] |= (NVIC_SET_MASK << Local_PinNumber);
 8000dbe:	4a0b      	ldr	r2, [pc, #44]	; (8000dec <NVIC_EnableIRQ+0x50>)
 8000dc0:	7bbb      	ldrb	r3, [r7, #14]
 8000dc2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000dc6:	7b7b      	ldrb	r3, [r7, #13]
 8000dc8:	2101      	movs	r1, #1
 8000dca:	fa01 f303 	lsl.w	r3, r1, r3
 8000dce:	4618      	mov	r0, r3
 8000dd0:	4906      	ldr	r1, [pc, #24]	; (8000dec <NVIC_EnableIRQ+0x50>)
 8000dd2:	7bbb      	ldrb	r3, [r7, #14]
 8000dd4:	4302      	orrs	r2, r0
 8000dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000dda:	e001      	b.n	8000de0 <NVIC_EnableIRQ+0x44>
	}
	else
	{
		Local_ErrorState = NOK;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	73fb      	strb	r3, [r7, #15]
	}
	return Local_ErrorState;
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3714      	adds	r7, #20
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr
 8000dec:	e000e100 	.word	0xe000e100

08000df0 <RCC_APB2EnableClock>:
 * @brief:	Enable APB2 clock for peripheral
 * @param:	Copy_Peripheral		(ENUM: @APB2Peripherals_t)
 * @retval:	void
 * */
void RCC_APB2EnableClock(APB2Peripherals_t Copy_Peripheral)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	71fb      	strb	r3, [r7, #7]
	RCC->RCC_APB2ENR |= ( SET_MASK << Copy_Peripheral );
 8000dfa:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <RCC_APB2EnableClock+0x28>)
 8000dfc:	699b      	ldr	r3, [r3, #24]
 8000dfe:	79fa      	ldrb	r2, [r7, #7]
 8000e00:	2101      	movs	r1, #1
 8000e02:	fa01 f202 	lsl.w	r2, r1, r2
 8000e06:	4611      	mov	r1, r2
 8000e08:	4a03      	ldr	r2, [pc, #12]	; (8000e18 <RCC_APB2EnableClock+0x28>)
 8000e0a:	430b      	orrs	r3, r1
 8000e0c:	6193      	str	r3, [r2, #24]
}
 8000e0e:	bf00      	nop
 8000e10:	370c      	adds	r7, #12
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr
 8000e18:	40021000 	.word	0x40021000

08000e1c <SPI_Init>:
/*******************************************************/

/****************** MAIN FUNCTIONS *********************/

ErrorState_t SPI_Init(const SPI_CONFIGS_t * SPI_Config)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	ErrorState_t Error_State = OK;
 8000e24:	2300      	movs	r3, #0
 8000e26:	73fb      	strb	r3, [r7, #15]
	/*Check Passed Configurations*/
	if (OK == SPI_Check_Configs(SPI_Config))
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f000 faa7 	bl	800137c <SPI_Check_Configs>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	f040 819e 	bne.w	8001172 <SPI_Init+0x356>
	{
		/*1- Set Baud Rate Value if Master*/
		if (SPI_Config->Chip_Mode == CHIP_MODE_MASTER)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	79db      	ldrb	r3, [r3, #7]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d122      	bne.n	8000e84 <SPI_Init+0x68>
		{
			SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((BAUD_RATE_MASK)<<BAUD_RATE_START_BITS);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	461a      	mov	r2, r3
 8000e44:	4b46      	ldr	r3, [pc, #280]	; (8000f60 <SPI_Init+0x144>)
 8000e46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4619      	mov	r1, r3
 8000e52:	4b43      	ldr	r3, [pc, #268]	; (8000f60 <SPI_Init+0x144>)
 8000e54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e58:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8000e5c:	601a      	str	r2, [r3, #0]
			SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->BaudRate_Value)<<BAUD_RATE_START_BITS);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	461a      	mov	r2, r3
 8000e64:	4b3e      	ldr	r3, [pc, #248]	; (8000f60 <SPI_Init+0x144>)
 8000e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	785b      	ldrb	r3, [r3, #1]
 8000e70:	00db      	lsls	r3, r3, #3
 8000e72:	4619      	mov	r1, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	4618      	mov	r0, r3
 8000e7a:	4b39      	ldr	r3, [pc, #228]	; (8000f60 <SPI_Init+0x144>)
 8000e7c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000e80:	430a      	orrs	r2, r1
 8000e82:	601a      	str	r2, [r3, #0]
		}
		/*2- Set Clock Polarity*/
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((CLOCK_POL_MASK)<<CLOCK_POL_START_BITS);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4b35      	ldr	r3, [pc, #212]	; (8000f60 <SPI_Init+0x144>)
 8000e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	4619      	mov	r1, r3
 8000e98:	4b31      	ldr	r3, [pc, #196]	; (8000f60 <SPI_Init+0x144>)
 8000e9a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e9e:	f022 0202 	bic.w	r2, r2, #2
 8000ea2:	601a      	str	r2, [r3, #0]
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->Clock_Polarity)<<CLOCK_POL_START_BITS);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	4b2d      	ldr	r3, [pc, #180]	; (8000f60 <SPI_Init+0x144>)
 8000eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	789b      	ldrb	r3, [r3, #2]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4619      	mov	r1, r3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	4b27      	ldr	r3, [pc, #156]	; (8000f60 <SPI_Init+0x144>)
 8000ec2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	601a      	str	r2, [r3, #0]

		/*3- Set Clock Phase*/
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((CLOCK_PHASE_MASK)<<CLOCK_PHASE_START_BITS);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	4b23      	ldr	r3, [pc, #140]	; (8000f60 <SPI_Init+0x144>)
 8000ed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	4619      	mov	r1, r3
 8000ede:	4b20      	ldr	r3, [pc, #128]	; (8000f60 <SPI_Init+0x144>)
 8000ee0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000ee4:	f022 0201 	bic.w	r2, r2, #1
 8000ee8:	601a      	str	r2, [r3, #0]
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->Clock_Phase)<<CLOCK_PHASE_START_BITS);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <SPI_Init+0x144>)
 8000ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	78db      	ldrb	r3, [r3, #3]
 8000efc:	4619      	mov	r1, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <SPI_Init+0x144>)
 8000f06:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000f0a:	430a      	orrs	r2, r1
 8000f0c:	601a      	str	r2, [r3, #0]

		/*4- Set Transfer Mode*/
		if(SPI_Config->Transfer_Mode != TRANSFER_MODE_SIMPLEX)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	791b      	ldrb	r3, [r3, #4]
 8000f12:	2b04      	cmp	r3, #4
 8000f14:	d026      	beq.n	8000f64 <SPI_Init+0x148>
		{
			SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((TRANSFER_MODE_MASK)<<TRANS_MODE_START_BITS);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <SPI_Init+0x144>)
 8000f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <SPI_Init+0x144>)
 8000f2c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f30:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8000f34:	601a      	str	r2, [r3, #0]
			SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->Transfer_Mode)<<TRANS_MODE_START_BITS);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b08      	ldr	r3, [pc, #32]	; (8000f60 <SPI_Init+0x144>)
 8000f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	791b      	ldrb	r3, [r3, #4]
 8000f48:	039b      	lsls	r3, r3, #14
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	4b03      	ldr	r3, [pc, #12]	; (8000f60 <SPI_Init+0x144>)
 8000f54:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	e022      	b.n	8000fa4 <SPI_Init+0x188>
 8000f5e:	bf00      	nop
 8000f60:	20000018 	.word	0x20000018
		}
		else {
			SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((RX_ONLY_MODE_MASK)<<RX_ONLY_START_BITS);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	461a      	mov	r2, r3
 8000f6a:	4b87      	ldr	r3, [pc, #540]	; (8001188 <SPI_Init+0x36c>)
 8000f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	4619      	mov	r1, r3
 8000f78:	4b83      	ldr	r3, [pc, #524]	; (8001188 <SPI_Init+0x36c>)
 8000f7a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000f82:	601a      	str	r2, [r3, #0]
			SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  (1<<RX_ONLY_START_BITS);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b7f      	ldr	r3, [pc, #508]	; (8001188 <SPI_Init+0x36c>)
 8000f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	4619      	mov	r1, r3
 8000f98:	4b7b      	ldr	r3, [pc, #492]	; (8001188 <SPI_Init+0x36c>)
 8000f9a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fa2:	601a      	str	r2, [r3, #0]

		}
		/*5- Set Frame Format Type*/
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((FRAME_TYPE_MASK)<<FRAME_TYPE_START_BITS);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4b77      	ldr	r3, [pc, #476]	; (8001188 <SPI_Init+0x36c>)
 8000fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4b73      	ldr	r3, [pc, #460]	; (8001188 <SPI_Init+0x36c>)
 8000fba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000fbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fc2:	601a      	str	r2, [r3, #0]
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->Frame_Type)<<FRAME_TYPE_START_BITS);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b6f      	ldr	r3, [pc, #444]	; (8001188 <SPI_Init+0x36c>)
 8000fcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	795b      	ldrb	r3, [r3, #5]
 8000fd6:	01db      	lsls	r3, r3, #7
 8000fd8:	4619      	mov	r1, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	4b69      	ldr	r3, [pc, #420]	; (8001188 <SPI_Init+0x36c>)
 8000fe2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	601a      	str	r2, [r3, #0]

		/*6- Set CRC Enable State*/
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((CRC_ENABLE_MASK)<<CRC_ENABLE_START_BITS);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	4b65      	ldr	r3, [pc, #404]	; (8001188 <SPI_Init+0x36c>)
 8000ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4b62      	ldr	r3, [pc, #392]	; (8001188 <SPI_Init+0x36c>)
 8001000:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001004:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001008:	601a      	str	r2, [r3, #0]
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->CRC_State)<<CRC_ENABLE_START_BITS);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	461a      	mov	r2, r3
 8001010:	4b5d      	ldr	r3, [pc, #372]	; (8001188 <SPI_Init+0x36c>)
 8001012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	7a5b      	ldrb	r3, [r3, #9]
 800101c:	035b      	lsls	r3, r3, #13
 800101e:	4619      	mov	r1, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	4618      	mov	r0, r3
 8001026:	4b58      	ldr	r3, [pc, #352]	; (8001188 <SPI_Init+0x36c>)
 8001028:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800102c:	430a      	orrs	r2, r1
 800102e:	601a      	str	r2, [r3, #0]

		/*7- Set Slave Management state*/
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((SLAVE_MANAGE_MASK)<<SLAVE_MANAGE_START_BITS);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4b54      	ldr	r3, [pc, #336]	; (8001188 <SPI_Init+0x36c>)
 8001038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	4619      	mov	r1, r3
 8001044:	4b50      	ldr	r3, [pc, #320]	; (8001188 <SPI_Init+0x36c>)
 8001046:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800104a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800104e:	601a      	str	r2, [r3, #0]
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->Slave_Manage_State)<<SLAVE_MANAGE_START_BITS);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	461a      	mov	r2, r3
 8001056:	4b4c      	ldr	r3, [pc, #304]	; (8001188 <SPI_Init+0x36c>)
 8001058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	7a1b      	ldrb	r3, [r3, #8]
 8001062:	021b      	lsls	r3, r3, #8
 8001064:	4619      	mov	r1, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	4618      	mov	r0, r3
 800106c:	4b46      	ldr	r3, [pc, #280]	; (8001188 <SPI_Init+0x36c>)
 800106e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001072:	430a      	orrs	r2, r1
 8001074:	601a      	str	r2, [r3, #0]

		/*8- Set CHIP State*/
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((CHIP_MODE_MASK)<<CHIP_MODE_START_BITS);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	461a      	mov	r2, r3
 800107c:	4b42      	ldr	r3, [pc, #264]	; (8001188 <SPI_Init+0x36c>)
 800107e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	4619      	mov	r1, r3
 800108a:	4b3f      	ldr	r3, [pc, #252]	; (8001188 <SPI_Init+0x36c>)
 800108c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001090:	f022 0204 	bic.w	r2, r2, #4
 8001094:	601a      	str	r2, [r3, #0]
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->Chip_Mode)<<CHIP_MODE_START_BITS);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	4b3a      	ldr	r3, [pc, #232]	; (8001188 <SPI_Init+0x36c>)
 800109e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	79db      	ldrb	r3, [r3, #7]
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	4619      	mov	r1, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	4b35      	ldr	r3, [pc, #212]	; (8001188 <SPI_Init+0x36c>)
 80010b4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80010b8:	430a      	orrs	r2, r1
 80010ba:	601a      	str	r2, [r3, #0]

		/*9- Set Data Frame SIZE*/
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 &= ~((FRAME_SIZE_MASK)<<FRAME_SIZE_START_BITS);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4b31      	ldr	r3, [pc, #196]	; (8001188 <SPI_Init+0x36c>)
 80010c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	4619      	mov	r1, r3
 80010d0:	4b2d      	ldr	r3, [pc, #180]	; (8001188 <SPI_Init+0x36c>)
 80010d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80010d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80010da:	601a      	str	r2, [r3, #0]
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((SPI_Config->Frame_Size)<<FRAME_SIZE_START_BITS);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b29      	ldr	r3, [pc, #164]	; (8001188 <SPI_Init+0x36c>)
 80010e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	799b      	ldrb	r3, [r3, #6]
 80010ee:	02db      	lsls	r3, r3, #11
 80010f0:	4619      	mov	r1, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	4b23      	ldr	r3, [pc, #140]	; (8001188 <SPI_Init+0x36c>)
 80010fa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80010fe:	430a      	orrs	r2, r1
 8001100:	601a      	str	r2, [r3, #0]

		/*10- Set MultiMaster Ability State if Master*/
		if (SPI_Config->Chip_Mode == CHIP_MODE_MASTER)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	79db      	ldrb	r3, [r3, #7]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d122      	bne.n	8001150 <SPI_Init+0x334>
		{
			SPIs[SPI_Config->SPI_Num]->SPI_CR2 &= ~((SSOE_MASK)<<SSOE_BIT_START);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	461a      	mov	r2, r3
 8001110:	4b1d      	ldr	r3, [pc, #116]	; (8001188 <SPI_Init+0x36c>)
 8001112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001116:	685a      	ldr	r2, [r3, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	4619      	mov	r1, r3
 800111e:	4b1a      	ldr	r3, [pc, #104]	; (8001188 <SPI_Init+0x36c>)
 8001120:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001124:	f022 0204 	bic.w	r2, r2, #4
 8001128:	605a      	str	r2, [r3, #4]
			SPIs[SPI_Config->SPI_Num]->SPI_CR2 |=  ((SPI_Config->MultiMaster_State)<<SSOE_BIT_START);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	4b15      	ldr	r3, [pc, #84]	; (8001188 <SPI_Init+0x36c>)
 8001132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	7a9b      	ldrb	r3, [r3, #10]
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4619      	mov	r1, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	4618      	mov	r0, r3
 8001146:	4b10      	ldr	r3, [pc, #64]	; (8001188 <SPI_Init+0x36c>)
 8001148:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800114c:	430a      	orrs	r2, r1
 800114e:	605a      	str	r2, [r3, #4]
		}
		/*11- Enable SPI*/
		SPIs[SPI_Config->SPI_Num]->SPI_CR1 |=  ((1)<<SPI_ENABLE_BIT_START);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	461a      	mov	r2, r3
 8001156:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <SPI_Init+0x36c>)
 8001158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	4619      	mov	r1, r3
 8001164:	4b08      	ldr	r3, [pc, #32]	; (8001188 <SPI_Init+0x36c>)
 8001166:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800116a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	e004      	b.n	800117c <SPI_Init+0x360>
	}
	else
	{
		Error_State = SPI_Check_Configs(SPI_Config);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f000 f902 	bl	800137c <SPI_Check_Configs>
 8001178:	4603      	mov	r3, r0
 800117a:	73fb      	strb	r3, [r7, #15]
	}
	return Error_State;
 800117c:	7bfb      	ldrb	r3, [r7, #15]
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000018 	.word	0x20000018

0800118c <SPI_Receive>:
 * @param			:	Buffer to save Data
 * @param 			: 	Data Buffer Size
 * @retval			:	Error State
 */
ErrorState_t SPI_Receive(const SPI_CONFIGS_t * SPI_Config, uint16_t * Received_Data ,uint8_t Buffer_Size)
{
 800118c:	b480      	push	{r7}
 800118e:	b087      	sub	sp, #28
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	4613      	mov	r3, r2
 8001198:	71fb      	strb	r3, [r7, #7]
	ErrorState_t 	Error_State = 	OK	;
 800119a:	2300      	movs	r3, #0
 800119c:	75fb      	strb	r3, [r7, #23]
	uint8_t 	  	Counter	  	=	0 	;
 800119e:	2300      	movs	r3, #0
 80011a0:	75bb      	strb	r3, [r7, #22]
	uint8_t 	 	Flag_State  =	FLAG_RESET 	;
 80011a2:	2300      	movs	r3, #0
 80011a4:	757b      	strb	r3, [r7, #21]
	if (NULL != Received_Data)
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d060      	beq.n	800126e <SPI_Receive+0xe2>
	{
		if ((SPI_Config->SPI_Num>=SPI_NUMBER1) && (SPI_Config->SPI_Num<=SPI_NUMBER2))
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d859      	bhi.n	8001268 <SPI_Receive+0xdc>
		{
			if (SPI_Config->Chip_Mode == CHIP_MODE_SLAVE)
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	79db      	ldrb	r3, [r3, #7]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d122      	bne.n	8001202 <SPI_Receive+0x76>
			{
				while (Counter < Buffer_Size)
 80011bc:	e01c      	b.n	80011f8 <SPI_Receive+0x6c>
				{
					/*Wait till data is Received*/
					while (Flag_State != FLAG_SET)
					{
						Flag_State	=	GET_BIT(SPIs[SPI_Config->SPI_Num]->SPI_SR , SPI_FLAGS_RXNE);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	461a      	mov	r2, r3
 80011c4:	4b2e      	ldr	r3, [pc, #184]	; (8001280 <SPI_Receive+0xf4>)
 80011c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	757b      	strb	r3, [r7, #21]
					while (Flag_State != FLAG_SET)
 80011d4:	7d7b      	ldrb	r3, [r7, #21]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d1f1      	bne.n	80011be <SPI_Receive+0x32>
					}
					/*Read the Received data*/
					Received_Data[Counter++] = SPIs[SPI_Config->SPI_Num]->SPI_DR ;
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	461a      	mov	r2, r3
 80011e0:	4b27      	ldr	r3, [pc, #156]	; (8001280 <SPI_Receive+0xf4>)
 80011e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011e6:	68d9      	ldr	r1, [r3, #12]
 80011e8:	7dbb      	ldrb	r3, [r7, #22]
 80011ea:	1c5a      	adds	r2, r3, #1
 80011ec:	75ba      	strb	r2, [r7, #22]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	68ba      	ldr	r2, [r7, #8]
 80011f2:	4413      	add	r3, r2
 80011f4:	b28a      	uxth	r2, r1
 80011f6:	801a      	strh	r2, [r3, #0]
				while (Counter < Buffer_Size)
 80011f8:	7dba      	ldrb	r2, [r7, #22]
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d3e9      	bcc.n	80011d4 <SPI_Receive+0x48>
 8001200:	e037      	b.n	8001272 <SPI_Receive+0xe6>
				}
			}
			else if (SPI_Config->Chip_Mode == CHIP_MODE_MASTER)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	79db      	ldrb	r3, [r3, #7]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d12b      	bne.n	8001262 <SPI_Receive+0xd6>
			{
				while (Counter < Buffer_Size)
 800120a:	e025      	b.n	8001258 <SPI_Receive+0xcc>
				{
					/* writing garbage in the Tx Buffer to start Receiving*/
					SPIs[SPI_Config->SPI_Num]->SPI_DR = GARBAGE_VALUE;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	4b1b      	ldr	r3, [pc, #108]	; (8001280 <SPI_Receive+0xf4>)
 8001214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001218:	2200      	movs	r2, #0
 800121a:	60da      	str	r2, [r3, #12]
					/*Wait till data is Received*/
					while (Flag_State != FLAG_SET)
 800121c:	e00a      	b.n	8001234 <SPI_Receive+0xa8>
					{
						Flag_State	=	GET_BIT(SPIs[SPI_Config->SPI_Num]->SPI_SR , SPI_FLAGS_RXNE);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	461a      	mov	r2, r3
 8001224:	4b16      	ldr	r3, [pc, #88]	; (8001280 <SPI_Receive+0xf4>)
 8001226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	757b      	strb	r3, [r7, #21]
					while (Flag_State != FLAG_SET)
 8001234:	7d7b      	ldrb	r3, [r7, #21]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d1f1      	bne.n	800121e <SPI_Receive+0x92>
					}
					/*Read the Received data*/
					Received_Data[Counter++] = SPIs[SPI_Config->SPI_Num]->SPI_DR ;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	461a      	mov	r2, r3
 8001240:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <SPI_Receive+0xf4>)
 8001242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001246:	68d9      	ldr	r1, [r3, #12]
 8001248:	7dbb      	ldrb	r3, [r7, #22]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	75ba      	strb	r2, [r7, #22]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	68ba      	ldr	r2, [r7, #8]
 8001252:	4413      	add	r3, r2
 8001254:	b28a      	uxth	r2, r1
 8001256:	801a      	strh	r2, [r3, #0]
				while (Counter < Buffer_Size)
 8001258:	7dba      	ldrb	r2, [r7, #22]
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	429a      	cmp	r2, r3
 800125e:	d3d5      	bcc.n	800120c <SPI_Receive+0x80>
 8001260:	e007      	b.n	8001272 <SPI_Receive+0xe6>
				}
			}
			else {
				Error_State = NOK;
 8001262:	2301      	movs	r3, #1
 8001264:	75fb      	strb	r3, [r7, #23]
 8001266:	e004      	b.n	8001272 <SPI_Receive+0xe6>
			}

		}
		else {
			Error_State = NOK;
 8001268:	2301      	movs	r3, #1
 800126a:	75fb      	strb	r3, [r7, #23]
 800126c:	e001      	b.n	8001272 <SPI_Receive+0xe6>
		}
	}
	else {
		Error_State = NULL_PTR_ERR ;
 800126e:	2302      	movs	r3, #2
 8001270:	75fb      	strb	r3, [r7, #23]
	}
	return Error_State	;
 8001272:	7dfb      	ldrb	r3, [r7, #23]
}
 8001274:	4618      	mov	r0, r3
 8001276:	371c      	adds	r7, #28
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000018 	.word	0x20000018

08001284 <SPI_Receive_IT>:
 * @param 			: 	Data Buffer Size
 * @param			:	CallBack Function
 * @retval			:	Error State
 */
ErrorState_t SPI_Receive_IT(const SPI_CONFIGS_t * SPI_Config, uint8_t * Received_Data ,uint8_t Buffer_Size , void (* SPI_RXC_CallBackFunc)(void))
{
 8001284:	b480      	push	{r7}
 8001286:	b087      	sub	sp, #28
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	4613      	mov	r3, r2
 8001292:	71fb      	strb	r3, [r7, #7]
	ErrorState_t 	Error_State = 	OK	;
 8001294:	2300      	movs	r3, #0
 8001296:	75fb      	strb	r3, [r7, #23]
	if ((NULL != Received_Data) && (NULL != SPI_RXC_CallBackFunc))
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d05b      	beq.n	8001356 <SPI_Receive_IT+0xd2>
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d058      	beq.n	8001356 <SPI_Receive_IT+0xd2>
	{
		if (( SPI_Config->SPI_Num >=SPI_NUMBER1) && ( SPI_Config->SPI_Num <=SPI_NUMBER2))
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d851      	bhi.n	8001350 <SPI_Receive_IT+0xcc>
		{
			/*Set Call Back Globally*/
			SPI_pf_CallBackFuncs[SPI_Config->SPI_Num][SPI_FLAGS_RXNE]= SPI_RXC_CallBackFunc ;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	4619      	mov	r1, r3
 80012b2:	4a2d      	ldr	r2, [pc, #180]	; (8001368 <SPI_Receive_IT+0xe4>)
 80012b4:	460b      	mov	r3, r1
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	440b      	add	r3, r1
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	683a      	ldr	r2, [r7, #0]
 80012c0:	601a      	str	r2, [r3, #0]

			/*Set data to be RECEIVED globally*/
			Global_Received_Data = Received_Data ;
 80012c2:	4a2a      	ldr	r2, [pc, #168]	; (800136c <SPI_Receive_IT+0xe8>)
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	6013      	str	r3, [r2, #0]

			/*Set Buffer Size Globally*/
			Global_Data_Size   = Buffer_Size;
 80012c8:	4a29      	ldr	r2, [pc, #164]	; (8001370 <SPI_Receive_IT+0xec>)
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	7013      	strb	r3, [r2, #0]

			if (SPI_Config->Chip_Mode == CHIP_MODE_SLAVE)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	79db      	ldrb	r3, [r3, #7]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d116      	bne.n	8001304 <SPI_Receive_IT+0x80>
			{
				/*Set IRQ Source*/
				IRQ_Source[SPI_Config->SPI_Num] = SOURCE_RX_SLAVE;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	461a      	mov	r2, r3
 80012dc:	4b25      	ldr	r3, [pc, #148]	; (8001374 <SPI_Receive_IT+0xf0>)
 80012de:	2102      	movs	r1, #2
 80012e0:	5499      	strb	r1, [r3, r2]

				/*Enable Receive complete Interrupt*/
				SPIs[SPI_Config->SPI_Num]->SPI_CR2 |= (1<<(SPI_INTERRUPT_RXNEIE));
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b23      	ldr	r3, [pc, #140]	; (8001378 <SPI_Receive_IT+0xf4>)
 80012ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012ee:	685a      	ldr	r2, [r3, #4]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	4619      	mov	r1, r3
 80012f6:	4b20      	ldr	r3, [pc, #128]	; (8001378 <SPI_Receive_IT+0xf4>)
 80012f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80012fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001300:	605a      	str	r2, [r3, #4]
		if (( SPI_Config->SPI_Num >=SPI_NUMBER1) && ( SPI_Config->SPI_Num <=SPI_NUMBER2))
 8001302:	e02a      	b.n	800135a <SPI_Receive_IT+0xd6>

			}
			else if (SPI_Config->Chip_Mode == CHIP_MODE_MASTER)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	79db      	ldrb	r3, [r3, #7]
 8001308:	2b01      	cmp	r3, #1
 800130a:	d11e      	bne.n	800134a <SPI_Receive_IT+0xc6>
			{
				/*Set IRQ Source*/
				IRQ_Source[SPI_Config->SPI_Num] = SOURCE_RX_MASTER;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	461a      	mov	r2, r3
 8001312:	4b18      	ldr	r3, [pc, #96]	; (8001374 <SPI_Receive_IT+0xf0>)
 8001314:	2103      	movs	r1, #3
 8001316:	5499      	strb	r1, [r3, r2]
				/* writing garbage in the Tx Buffer to start Receiving*/
				SPIs[SPI_Config->SPI_Num]->SPI_DR = GARBAGE_VALUE;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	461a      	mov	r2, r3
 800131e:	4b16      	ldr	r3, [pc, #88]	; (8001378 <SPI_Receive_IT+0xf4>)
 8001320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001324:	2200      	movs	r2, #0
 8001326:	60da      	str	r2, [r3, #12]

				/*Enable Receive complete Interrupt*/
				SPIs[SPI_Config->SPI_Num]->SPI_CR2 |= (1<<(SPI_INTERRUPT_RXNEIE));
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <SPI_Receive_IT+0xf4>)
 8001330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	4619      	mov	r1, r3
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <SPI_Receive_IT+0xf4>)
 800133e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001342:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001346:	605a      	str	r2, [r3, #4]
		if (( SPI_Config->SPI_Num >=SPI_NUMBER1) && ( SPI_Config->SPI_Num <=SPI_NUMBER2))
 8001348:	e007      	b.n	800135a <SPI_Receive_IT+0xd6>
			}
			else {
				Error_State = NOK;
 800134a:	2301      	movs	r3, #1
 800134c:	75fb      	strb	r3, [r7, #23]
		if (( SPI_Config->SPI_Num >=SPI_NUMBER1) && ( SPI_Config->SPI_Num <=SPI_NUMBER2))
 800134e:	e004      	b.n	800135a <SPI_Receive_IT+0xd6>
			}
		}
		else {
			Error_State = NOK;
 8001350:	2301      	movs	r3, #1
 8001352:	75fb      	strb	r3, [r7, #23]
		if (( SPI_Config->SPI_Num >=SPI_NUMBER1) && ( SPI_Config->SPI_Num <=SPI_NUMBER2))
 8001354:	e001      	b.n	800135a <SPI_Receive_IT+0xd6>
		}
	}
	else {
		Error_State = NULL_PTR_ERR ;
 8001356:	2302      	movs	r3, #2
 8001358:	75fb      	strb	r3, [r7, #23]
	}
	return Error_State	;
 800135a:	7dfb      	ldrb	r3, [r7, #23]


}
 800135c:	4618      	mov	r0, r3
 800135e:	371c      	adds	r7, #28
 8001360:	46bd      	mov	sp, r7
 8001362:	bc80      	pop	{r7}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	200000ac 	.word	0x200000ac
 800136c:	200000d8 	.word	0x200000d8
 8001370:	200000d0 	.word	0x200000d0
 8001374:	200000a8 	.word	0x200000a8
 8001378:	20000018 	.word	0x20000018

0800137c <SPI_Check_Configs>:
 * @brief			:	Private Function To Check Passed SPI Configurations
 * @param			:	SPI_Configs
 * @retval			:	Error State
 */
static ErrorState_t SPI_Check_Configs(const SPI_CONFIGS_t * SPI_Configs)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	ErrorState_t Error_State = OK ;
 8001384:	2300      	movs	r3, #0
 8001386:	73fb      	strb	r3, [r7, #15]

	if (NULL != SPI_Configs)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d070      	beq.n	8001470 <SPI_Check_Configs+0xf4>
	{
		if ((SPI_Configs->SPI_Num >= SPI_NUMBER1)&&(SPI_Configs->SPI_Num <= SPI_NUMBER2))
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d869      	bhi.n	800146a <SPI_Check_Configs+0xee>
		{
			if ((SPI_Configs->BaudRate_Value>=BAUDRATE_FpclkBY2)&&(SPI_Configs->BaudRate_Value<=BAUDRATE_FpclkBY256))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	785b      	ldrb	r3, [r3, #1]
 800139a:	2b07      	cmp	r3, #7
 800139c:	d862      	bhi.n	8001464 <SPI_Check_Configs+0xe8>
			{
				if((SPI_Configs->CRC_State == CRC_STATE_ENABLED)||(SPI_Configs->CRC_State == CRC_STATE_DISABLED))
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	7a5b      	ldrb	r3, [r3, #9]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d003      	beq.n	80013ae <SPI_Check_Configs+0x32>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	7a5b      	ldrb	r3, [r3, #9]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d157      	bne.n	800145e <SPI_Check_Configs+0xe2>
				{
					if ((SPI_Configs->Chip_Mode == CHIP_MODE_MASTER)||(SPI_Configs->Chip_Mode == CHIP_MODE_SLAVE))
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	79db      	ldrb	r3, [r3, #7]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d003      	beq.n	80013be <SPI_Check_Configs+0x42>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	79db      	ldrb	r3, [r3, #7]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d14b      	bne.n	8001456 <SPI_Check_Configs+0xda>
					{
						if ((SPI_Configs->Clock_Phase == CLOCK_PHASE_CAPTURE_SECOND)||(SPI_Configs->Clock_Phase == CLOCK_PHASE_CAPTURE_FIRST))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	78db      	ldrb	r3, [r3, #3]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d003      	beq.n	80013ce <SPI_Check_Configs+0x52>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	78db      	ldrb	r3, [r3, #3]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d13f      	bne.n	800144e <SPI_Check_Configs+0xd2>
						{
							if ((SPI_Configs->Clock_Polarity == CLOCK_POLARITY_IDLE_LOW)||(SPI_Configs->Clock_Polarity == CLOCK_POLARITY_IDLE_HIGH))
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	789b      	ldrb	r3, [r3, #2]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <SPI_Check_Configs+0x62>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	789b      	ldrb	r3, [r3, #2]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d133      	bne.n	8001446 <SPI_Check_Configs+0xca>
							{
								if ((SPI_Configs->Frame_Size == DATA_FRAME_SIZE_16BITS)||(SPI_Configs->Frame_Size == DATA_FRAME_SIZE_8BITS))
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	799b      	ldrb	r3, [r3, #6]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d003      	beq.n	80013ee <SPI_Check_Configs+0x72>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	799b      	ldrb	r3, [r3, #6]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d127      	bne.n	800143e <SPI_Check_Configs+0xc2>
								{
									if ((SPI_Configs->Frame_Type== FRAME_FORMAT_MSB_FIRST)||(SPI_Configs->Frame_Type == FRAME_FORMAT_LSB_FIRST))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	795b      	ldrb	r3, [r3, #5]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d003      	beq.n	80013fe <SPI_Check_Configs+0x82>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	795b      	ldrb	r3, [r3, #5]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d11b      	bne.n	8001436 <SPI_Check_Configs+0xba>
									{
										if ((SPI_Configs->Slave_Manage_State >= SLAVE_MANAGE_HW)&&(SPI_Configs->Slave_Manage_State <= SLAVE_MANAGE_SW_SLAVE_INACTIVE))
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	7a1b      	ldrb	r3, [r3, #8]
 8001402:	2b03      	cmp	r3, #3
 8001404:	d814      	bhi.n	8001430 <SPI_Check_Configs+0xb4>
										{
											if ((SPI_Configs->Transfer_Mode >= TRANSFER_MODE_FULL_DUPLEX)&&(SPI_Configs->Transfer_Mode <= TRANSFER_MODE_SIMPLEX))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	791b      	ldrb	r3, [r3, #4]
 800140a:	2b04      	cmp	r3, #4
 800140c:	d80d      	bhi.n	800142a <SPI_Check_Configs+0xae>
											{
												if ((SPI_Configs->MultiMaster_State == MULTIMASTER_NOT_PROVIDED)||(SPI_Configs->MultiMaster_State == MULTIMASTER_PROVIDED))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7a9b      	ldrb	r3, [r3, #10]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d003      	beq.n	800141e <SPI_Check_Configs+0xa2>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	7a9b      	ldrb	r3, [r3, #10]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d102      	bne.n	8001424 <SPI_Check_Configs+0xa8>
												{
													Error_State = OK;
 800141e:	2300      	movs	r3, #0
 8001420:	73fb      	strb	r3, [r7, #15]
										if ((SPI_Configs->Slave_Manage_State >= SLAVE_MANAGE_HW)&&(SPI_Configs->Slave_Manage_State <= SLAVE_MANAGE_SW_SLAVE_INACTIVE))
 8001422:	e00b      	b.n	800143c <SPI_Check_Configs+0xc0>
												}
												else {
													Error_State =  NOK;
 8001424:	2301      	movs	r3, #1
 8001426:	73fb      	strb	r3, [r7, #15]
										if ((SPI_Configs->Slave_Manage_State >= SLAVE_MANAGE_HW)&&(SPI_Configs->Slave_Manage_State <= SLAVE_MANAGE_SW_SLAVE_INACTIVE))
 8001428:	e008      	b.n	800143c <SPI_Check_Configs+0xc0>
												}
											}
											else {
												Error_State = NOK ;
 800142a:	2301      	movs	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
										if ((SPI_Configs->Slave_Manage_State >= SLAVE_MANAGE_HW)&&(SPI_Configs->Slave_Manage_State <= SLAVE_MANAGE_SW_SLAVE_INACTIVE))
 800142e:	e005      	b.n	800143c <SPI_Check_Configs+0xc0>
											}
										}
										else {
											Error_State = NOK;
 8001430:	2301      	movs	r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
										if ((SPI_Configs->Slave_Manage_State >= SLAVE_MANAGE_HW)&&(SPI_Configs->Slave_Manage_State <= SLAVE_MANAGE_SW_SLAVE_INACTIVE))
 8001434:	e002      	b.n	800143c <SPI_Check_Configs+0xc0>
										}
									}
									else{
										Error_State = NOK;
 8001436:	2301      	movs	r3, #1
 8001438:	73fb      	strb	r3, [r7, #15]
									if ((SPI_Configs->Frame_Type== FRAME_FORMAT_MSB_FIRST)||(SPI_Configs->Frame_Type == FRAME_FORMAT_LSB_FIRST))
 800143a:	e003      	b.n	8001444 <SPI_Check_Configs+0xc8>
 800143c:	e002      	b.n	8001444 <SPI_Check_Configs+0xc8>
									}
								}
								else{
									Error_State = NOK;
 800143e:	2301      	movs	r3, #1
 8001440:	73fb      	strb	r3, [r7, #15]
								if ((SPI_Configs->Frame_Size == DATA_FRAME_SIZE_16BITS)||(SPI_Configs->Frame_Size == DATA_FRAME_SIZE_8BITS))
 8001442:	e003      	b.n	800144c <SPI_Check_Configs+0xd0>
 8001444:	e002      	b.n	800144c <SPI_Check_Configs+0xd0>
								}
							}
							else{
								Error_State = NOK;
 8001446:	2301      	movs	r3, #1
 8001448:	73fb      	strb	r3, [r7, #15]
							if ((SPI_Configs->Clock_Polarity == CLOCK_POLARITY_IDLE_LOW)||(SPI_Configs->Clock_Polarity == CLOCK_POLARITY_IDLE_HIGH))
 800144a:	e003      	b.n	8001454 <SPI_Check_Configs+0xd8>
 800144c:	e002      	b.n	8001454 <SPI_Check_Configs+0xd8>
							}
						}
						else {
							Error_State = NOK;
 800144e:	2301      	movs	r3, #1
 8001450:	73fb      	strb	r3, [r7, #15]
						if ((SPI_Configs->Clock_Phase == CLOCK_PHASE_CAPTURE_SECOND)||(SPI_Configs->Clock_Phase == CLOCK_PHASE_CAPTURE_FIRST))
 8001452:	e003      	b.n	800145c <SPI_Check_Configs+0xe0>
 8001454:	e002      	b.n	800145c <SPI_Check_Configs+0xe0>
						}
					}
					else{
						Error_State = NOK;
 8001456:	2301      	movs	r3, #1
 8001458:	73fb      	strb	r3, [r7, #15]
					if ((SPI_Configs->Chip_Mode == CHIP_MODE_MASTER)||(SPI_Configs->Chip_Mode == CHIP_MODE_SLAVE))
 800145a:	e00b      	b.n	8001474 <SPI_Check_Configs+0xf8>
 800145c:	e00a      	b.n	8001474 <SPI_Check_Configs+0xf8>
					}
				}
				else {
					Error_State = NOK;
 800145e:	2301      	movs	r3, #1
 8001460:	73fb      	strb	r3, [r7, #15]
 8001462:	e007      	b.n	8001474 <SPI_Check_Configs+0xf8>
				}
			}
			else {
				Error_State = NOK;
 8001464:	2301      	movs	r3, #1
 8001466:	73fb      	strb	r3, [r7, #15]
 8001468:	e004      	b.n	8001474 <SPI_Check_Configs+0xf8>
			}
		}
		else {
			Error_State = NOK;
 800146a:	2301      	movs	r3, #1
 800146c:	73fb      	strb	r3, [r7, #15]
 800146e:	e001      	b.n	8001474 <SPI_Check_Configs+0xf8>
		}
	}
	else {
		Error_State = NULL_PTR_ERR;
 8001470:	2302      	movs	r3, #2
 8001472:	73fb      	strb	r3, [r7, #15]
	}
	return Error_State ;
 8001474:	7bfb      	ldrb	r3, [r7, #15]
}
 8001476:	4618      	mov	r0, r3
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <SPI_IRQ_Source_HANDLE>:
 * @brief			:	Private Function To handle the Different Sources of the IRQ
 * @param			:	SPI_Num, The Enabled SPI Number
 * @retval			:	Error State
 */
static void SPI_IRQ_Source_HANDLE(SPI_SPI_NUMBER_t SPI_Num)
{
 8001480:	b590      	push	{r4, r7, lr}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]

	if (IRQ_Source[SPI_Num] == SOURCE_TX)
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	4a60      	ldr	r2, [pc, #384]	; (8001610 <SPI_IRQ_Source_HANDLE+0x190>)
 800148e:	5cd3      	ldrb	r3, [r2, r3]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d135      	bne.n	8001500 <SPI_IRQ_Source_HANDLE+0x80>
	{
		static uint16_t Counter=1;
		/*Complete buffer Transmission is done*/
		if (Counter == Global_Data_Size)
 8001494:	4b5f      	ldr	r3, [pc, #380]	; (8001614 <SPI_IRQ_Source_HANDLE+0x194>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	b29a      	uxth	r2, r3
 800149a:	4b5f      	ldr	r3, [pc, #380]	; (8001618 <SPI_IRQ_Source_HANDLE+0x198>)
 800149c:	881b      	ldrh	r3, [r3, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d11d      	bne.n	80014de <SPI_IRQ_Source_HANDLE+0x5e>
		{
			/*Disable the TC interrupt*/
			SPIs[SPI_Num]->SPI_CR2 &= ~(1<<(SPI_INTERRUPT_TXEIE));
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	4a5d      	ldr	r2, [pc, #372]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 80014a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014aa:	685a      	ldr	r2, [r3, #4]
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	495b      	ldr	r1, [pc, #364]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 80014b0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014b8:	605a      	str	r2, [r3, #4]

			/*Clear IRQ Source*/
			IRQ_Source[SPI_Num] = NO_SRC;
 80014ba:	79fb      	ldrb	r3, [r7, #7]
 80014bc:	4a54      	ldr	r2, [pc, #336]	; (8001610 <SPI_IRQ_Source_HANDLE+0x190>)
 80014be:	2100      	movs	r1, #0
 80014c0:	54d1      	strb	r1, [r2, r3]

			/*Call The call Back Function*/
			SPI_pf_CallBackFuncs[SPI_Num][SPI_FLAGS_TXE]();
 80014c2:	79fa      	ldrb	r2, [r7, #7]
 80014c4:	4956      	ldr	r1, [pc, #344]	; (8001620 <SPI_IRQ_Source_HANDLE+0x1a0>)
 80014c6:	4613      	mov	r3, r2
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	4413      	add	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	440b      	add	r3, r1
 80014d0:	3304      	adds	r3, #4
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4798      	blx	r3

			Counter=1;
 80014d6:	4b50      	ldr	r3, [pc, #320]	; (8001618 <SPI_IRQ_Source_HANDLE+0x198>)
 80014d8:	2201      	movs	r2, #1
 80014da:	801a      	strh	r2, [r3, #0]

			/*Receive the next data element*/
			Global_Received_Data[Counter++] = SPIs[SPI_Num]->SPI_DR;
		}
	}
}
 80014dc:	e093      	b.n	8001606 <SPI_IRQ_Source_HANDLE+0x186>
			SPIs[SPI_Num]->SPI_DR = Global_Data_Buffer[Counter++];
 80014de:	4b51      	ldr	r3, [pc, #324]	; (8001624 <SPI_IRQ_Source_HANDLE+0x1a4>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	4b4d      	ldr	r3, [pc, #308]	; (8001618 <SPI_IRQ_Source_HANDLE+0x198>)
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	1c59      	adds	r1, r3, #1
 80014e8:	b288      	uxth	r0, r1
 80014ea:	494b      	ldr	r1, [pc, #300]	; (8001618 <SPI_IRQ_Source_HANDLE+0x198>)
 80014ec:	8008      	strh	r0, [r1, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	7819      	ldrb	r1, [r3, #0]
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	4a49      	ldr	r2, [pc, #292]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 80014f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014fa:	460a      	mov	r2, r1
 80014fc:	60da      	str	r2, [r3, #12]
}
 80014fe:	e082      	b.n	8001606 <SPI_IRQ_Source_HANDLE+0x186>
	else if (IRQ_Source[SPI_Num] == SOURCE_RX_SLAVE)
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	4a43      	ldr	r2, [pc, #268]	; (8001610 <SPI_IRQ_Source_HANDLE+0x190>)
 8001504:	5cd3      	ldrb	r3, [r2, r3]
 8001506:	2b02      	cmp	r3, #2
 8001508:	d141      	bne.n	800158e <SPI_IRQ_Source_HANDLE+0x10e>
		if (Counter == Global_Data_Size-1)
 800150a:	4b47      	ldr	r3, [pc, #284]	; (8001628 <SPI_IRQ_Source_HANDLE+0x1a8>)
 800150c:	881b      	ldrh	r3, [r3, #0]
 800150e:	461a      	mov	r2, r3
 8001510:	4b40      	ldr	r3, [pc, #256]	; (8001614 <SPI_IRQ_Source_HANDLE+0x194>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	3b01      	subs	r3, #1
 8001516:	429a      	cmp	r2, r3
 8001518:	d128      	bne.n	800156c <SPI_IRQ_Source_HANDLE+0xec>
			Global_Received_Data[Counter] = SPIs[SPI_Num]->SPI_DR;
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	4a3f      	ldr	r2, [pc, #252]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 800151e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001522:	68d9      	ldr	r1, [r3, #12]
 8001524:	4b41      	ldr	r3, [pc, #260]	; (800162c <SPI_IRQ_Source_HANDLE+0x1ac>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a3f      	ldr	r2, [pc, #252]	; (8001628 <SPI_IRQ_Source_HANDLE+0x1a8>)
 800152a:	8812      	ldrh	r2, [r2, #0]
 800152c:	4413      	add	r3, r2
 800152e:	b2ca      	uxtb	r2, r1
 8001530:	701a      	strb	r2, [r3, #0]
			SPIs[SPI_Num]->SPI_CR2 &= ~(1<<(SPI_INTERRUPT_RXNEIE));
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	4a39      	ldr	r2, [pc, #228]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 8001536:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	4937      	ldr	r1, [pc, #220]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 8001540:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001544:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001548:	605a      	str	r2, [r3, #4]
			IRQ_Source[SPI_Num] = NO_SRC;
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	4a30      	ldr	r2, [pc, #192]	; (8001610 <SPI_IRQ_Source_HANDLE+0x190>)
 800154e:	2100      	movs	r1, #0
 8001550:	54d1      	strb	r1, [r2, r3]
			SPI_pf_CallBackFuncs[SPI_Num][SPI_FLAGS_RXNE]();
 8001552:	79fa      	ldrb	r2, [r7, #7]
 8001554:	4932      	ldr	r1, [pc, #200]	; (8001620 <SPI_IRQ_Source_HANDLE+0x1a0>)
 8001556:	4613      	mov	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	440b      	add	r3, r1
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4798      	blx	r3
			Counter=0;
 8001564:	4b30      	ldr	r3, [pc, #192]	; (8001628 <SPI_IRQ_Source_HANDLE+0x1a8>)
 8001566:	2200      	movs	r2, #0
 8001568:	801a      	strh	r2, [r3, #0]
}
 800156a:	e04c      	b.n	8001606 <SPI_IRQ_Source_HANDLE+0x186>
			Global_Received_Data[Counter++] = SPIs[SPI_Num]->SPI_DR;
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	4a2b      	ldr	r2, [pc, #172]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 8001570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001574:	68d8      	ldr	r0, [r3, #12]
 8001576:	4b2d      	ldr	r3, [pc, #180]	; (800162c <SPI_IRQ_Source_HANDLE+0x1ac>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <SPI_IRQ_Source_HANDLE+0x1a8>)
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	1c59      	adds	r1, r3, #1
 8001580:	b28c      	uxth	r4, r1
 8001582:	4929      	ldr	r1, [pc, #164]	; (8001628 <SPI_IRQ_Source_HANDLE+0x1a8>)
 8001584:	800c      	strh	r4, [r1, #0]
 8001586:	4413      	add	r3, r2
 8001588:	b2c2      	uxtb	r2, r0
 800158a:	701a      	strb	r2, [r3, #0]
}
 800158c:	e03b      	b.n	8001606 <SPI_IRQ_Source_HANDLE+0x186>
	else if (IRQ_Source[SPI_Num] == SOURCE_RX_MASTER)
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	4a1f      	ldr	r2, [pc, #124]	; (8001610 <SPI_IRQ_Source_HANDLE+0x190>)
 8001592:	5cd3      	ldrb	r3, [r2, r3]
 8001594:	2b03      	cmp	r3, #3
 8001596:	d136      	bne.n	8001606 <SPI_IRQ_Source_HANDLE+0x186>
		if (Counter == Global_Data_Size)
 8001598:	4b1e      	ldr	r3, [pc, #120]	; (8001614 <SPI_IRQ_Source_HANDLE+0x194>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b29a      	uxth	r2, r3
 800159e:	4b24      	ldr	r3, [pc, #144]	; (8001630 <SPI_IRQ_Source_HANDLE+0x1b0>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d119      	bne.n	80015da <SPI_IRQ_Source_HANDLE+0x15a>
			SPIs[SPI_Num]->SPI_CR2 &= ~(1<<(SPI_INTERRUPT_RXNEIE));
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	4a1c      	ldr	r2, [pc, #112]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 80015aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	491a      	ldr	r1, [pc, #104]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 80015b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80015bc:	605a      	str	r2, [r3, #4]
			IRQ_Source[SPI_Num] = NO_SRC;
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	4a13      	ldr	r2, [pc, #76]	; (8001610 <SPI_IRQ_Source_HANDLE+0x190>)
 80015c2:	2100      	movs	r1, #0
 80015c4:	54d1      	strb	r1, [r2, r3]
			SPI_pf_CallBackFuncs[SPI_Num][SPI_FLAGS_RXNE]();
 80015c6:	79fa      	ldrb	r2, [r7, #7]
 80015c8:	4915      	ldr	r1, [pc, #84]	; (8001620 <SPI_IRQ_Source_HANDLE+0x1a0>)
 80015ca:	4613      	mov	r3, r2
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	4413      	add	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4798      	blx	r3
}
 80015d8:	e015      	b.n	8001606 <SPI_IRQ_Source_HANDLE+0x186>
			SPIs[SPI_Num]->SPI_DR = GARBAGE_VALUE;
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	4a0f      	ldr	r2, [pc, #60]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 80015de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015e2:	2200      	movs	r2, #0
 80015e4:	60da      	str	r2, [r3, #12]
			Global_Received_Data[Counter++] = SPIs[SPI_Num]->SPI_DR;
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	4a0c      	ldr	r2, [pc, #48]	; (800161c <SPI_IRQ_Source_HANDLE+0x19c>)
 80015ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ee:	68d8      	ldr	r0, [r3, #12]
 80015f0:	4b0e      	ldr	r3, [pc, #56]	; (800162c <SPI_IRQ_Source_HANDLE+0x1ac>)
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <SPI_IRQ_Source_HANDLE+0x1b0>)
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	1c59      	adds	r1, r3, #1
 80015fa:	b28c      	uxth	r4, r1
 80015fc:	490c      	ldr	r1, [pc, #48]	; (8001630 <SPI_IRQ_Source_HANDLE+0x1b0>)
 80015fe:	800c      	strh	r4, [r1, #0]
 8001600:	4413      	add	r3, r2
 8001602:	b2c2      	uxtb	r2, r0
 8001604:	701a      	strb	r2, [r3, #0]
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bd90      	pop	{r4, r7, pc}
 800160e:	bf00      	nop
 8001610:	200000a8 	.word	0x200000a8
 8001614:	200000d0 	.word	0x200000d0
 8001618:	20000024 	.word	0x20000024
 800161c:	20000018 	.word	0x20000018
 8001620:	200000ac 	.word	0x200000ac
 8001624:	200000d4 	.word	0x200000d4
 8001628:	200000dc 	.word	0x200000dc
 800162c:	200000d8 	.word	0x200000d8
 8001630:	200000de 	.word	0x200000de

08001634 <SPI1_IRQHandler>:


/********************* IRQ HANDLERS ********************/

void SPI1_IRQHandler (void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	SPI_IRQ_Source_HANDLE(SPI_NUMBER1);
 8001638:	2000      	movs	r0, #0
 800163a:	f7ff ff21 	bl	8001480 <SPI_IRQ_Source_HANDLE>
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}

08001642 <SPI2_IRQHandler>:

void SPI2_IRQHandler (void)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	af00      	add	r7, sp, #0
	SPI_IRQ_Source_HANDLE(SPI_NUMBER2);
 8001646:	2001      	movs	r0, #1
 8001648:	f7ff ff1a 	bl	8001480 <SPI_IRQ_Source_HANDLE>
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}

08001650 <SYSTIC_delay_ms>:
#include "ErrType.h"
#include "BIT_MATH.h"


uint8_t SYSTIC_delay_ms(uint32_t time)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
    uint8_t Local_u8ErrorState = OK ;
 8001658:	2300      	movs	r3, #0
 800165a:	72fb      	strb	r3, [r7, #11]
    uint32_t Local_u32Value =(time * 1000 *AHB_CLOCK /8);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001662:	fb02 f303 	mul.w	r3, r2, r3
 8001666:	08db      	lsrs	r3, r3, #3
 8001668:	60fb      	str	r3, [r7, #12]
    /*check if the value > the register available bits*/
    if(Local_u32Value > 0xffffff)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001670:	d302      	bcc.n	8001678 <SYSTIC_delay_ms+0x28>
    {
    	Local_u32Value = 0xffffff ;
 8001672:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8001676:	60fb      	str	r3, [r7, #12]
    }
    /*Select the SYSTIC CLOCK to the processor clock source AHB /8 */
    CLR_BIT(SYSTIC->STK_CTRL,STK_CTRL_CLKSOURCE);
 8001678:	4b1b      	ldr	r3, [pc, #108]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a1a      	ldr	r2, [pc, #104]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 800167e:	f023 0304 	bic.w	r3, r3, #4
 8001682:	6013      	str	r3, [r2, #0]
    /*Reset the count flag*/
    CLR_BIT(SYSTIC->STK_CTRL,STK_CTRL_COUNTFLAG);
 8001684:	4b18      	ldr	r3, [pc, #96]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a17      	ldr	r2, [pc, #92]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 800168a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800168e:	6013      	str	r3, [r2, #0]
    /* Clear the value in the SysTick reload value register */
    SYSTIC->STK_LOAD &= 0b11111111<<24;
 8001690:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	4a14      	ldr	r2, [pc, #80]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 8001696:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800169a:	6053      	str	r3, [r2, #4]
    /*set the value in the SysTick reload value register */
    SYSTIC->STK_LOAD |=Local_u32Value;
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 800169e:	685a      	ldr	r2, [r3, #4]
 80016a0:	4911      	ldr	r1, [pc, #68]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
    /* Clear the VAL Register to load the start of the down counter from the LOAD register */
    SYSTIC->STK_VAL &=0b11111111<<24;
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	4a0e      	ldr	r2, [pc, #56]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 80016ae:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80016b2:	6093      	str	r3, [r2, #8]
    /*Enable SysTick*/
    SET_BIT(SYSTIC->STK_CTRL,STK_CTRL_ENABLE);
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a0b      	ldr	r2, [pc, #44]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	6013      	str	r3, [r2, #0]
    /*Waiting flag */
    while((GET_BIT(SYSTIC->STK_CTRL,STK_CTRL_COUNTFLAG))==0)
 80016c0:	bf00      	nop
 80016c2:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d0f9      	beq.n	80016c2 <SYSTIC_delay_ms+0x72>
    {
    	/*Code*/
    }

    /*disable SysTick*/
    CLR_BIT(SYSTIC->STK_CTRL,STK_CTRL_ENABLE);
 80016ce:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a05      	ldr	r2, [pc, #20]	; (80016e8 <SYSTIC_delay_ms+0x98>)
 80016d4:	f023 0301 	bic.w	r3, r3, #1
 80016d8:	6013      	str	r3, [r2, #0]

    return Local_u8ErrorState;
 80016da:	7afb      	ldrb	r3, [r7, #11]

}
 80016dc:	4618      	mov	r0, r3
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	e000e010 	.word	0xe000e010

080016ec <main>:

volatile RECEIVING_VAL_t RECEIVING_VALUE = NO_RECEIVE;


int main(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af00      	add	r7, sp, #0

	RCC_Clock_Init();
 80016f2:	f7fe fd7b 	bl	80001ec <RCC_Clock_Init>
	Pins_Init();
 80016f6:	f7fe fd8c 	bl	8000212 <Pins_Init>
	CLCD_voidInit();
 80016fa:	f7fe ffad 	bl	8000658 <CLCD_voidInit>
	SPI1_Init();
 80016fe:	f7fe fdc3 	bl	8000288 <SPI1_Init>
	EXTI13_Init();
 8001702:	f7fe fdcf 	bl	80002a4 <EXTI13_Init>
	Interrupts_Init();
 8001706:	f7fe fde5 	bl	80002d4 <Interrupts_Init>
	Receive_withInterrupt();
 800170a:	f7fe fedd 	bl	80004c8 <Receive_withInterrupt>

uint16_t TestArr[15];
SPI_Receive(SPICONFIG, TestArr, 7);
 800170e:	4b27      	ldr	r3, [pc, #156]	; (80017ac <main+0xc0>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4639      	mov	r1, r7
 8001714:	2207      	movs	r2, #7
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fd38 	bl	800118c <SPI_Receive>

for(uint8_t count=0 ;count<15 ;count++)
 800171c:	2300      	movs	r3, #0
 800171e:	77fb      	strb	r3, [r7, #31]
 8001720:	e00b      	b.n	800173a <main+0x4e>
{
	CLCD_voidSendNumber(TestArr[count]);
 8001722:	7ffb      	ldrb	r3, [r7, #31]
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	3320      	adds	r3, #32
 8001728:	443b      	add	r3, r7
 800172a:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe ffd2 	bl	80006d8 <CLCD_voidSendNumber>
for(uint8_t count=0 ;count<15 ;count++)
 8001734:	7ffb      	ldrb	r3, [r7, #31]
 8001736:	3301      	adds	r3, #1
 8001738:	77fb      	strb	r3, [r7, #31]
 800173a:	7ffb      	ldrb	r3, [r7, #31]
 800173c:	2b0e      	cmp	r3, #14
 800173e:	d9f0      	bls.n	8001722 <main+0x36>
}
    /* Loop forever */
	for(;;)
	{
		while(!RECEIVING_VALUE);
 8001740:	bf00      	nop
 8001742:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <main+0xc4>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0fa      	beq.n	8001742 <main+0x56>
		switch (RECEIVING_VALUE)
 800174c:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <main+0xc4>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	b2db      	uxtb	r3, r3
 8001752:	3b01      	subs	r3, #1
 8001754:	2b03      	cmp	r3, #3
 8001756:	d826      	bhi.n	80017a6 <main+0xba>
 8001758:	a201      	add	r2, pc, #4	; (adr r2, 8001760 <main+0x74>)
 800175a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800175e:	bf00      	nop
 8001760:	08001771 	.word	0x08001771
 8001764:	08001799 	.word	0x08001799
 8001768:	0800177b 	.word	0x0800177b
 800176c:	0800178b 	.word	0x0800178b
		{
			case RED_LED_RECEIVED:
				TURN_ON_LED();
 8001770:	f7fe fea2 	bl	80004b8 <TURN_ON_LED>
				CLEAR_DISPLAY();
 8001774:	f7fe feba 	bl	80004ec <CLEAR_DISPLAY>
				while(1);
 8001778:	e7fe      	b.n	8001778 <main+0x8c>

				break;
			case ALARM_RECEIVED :
				DisplayAlarmInfo();
 800177a:	f7fe fdb9 	bl	80002f0 <DisplayAlarmInfo>
				BZR_Off();
 800177e:	f7fe fee6 	bl	800054e <BZR_Off>

				RECEIVING_VALUE= NO_RECEIVE;
 8001782:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <main+0xc4>)
 8001784:	2200      	movs	r2, #0
 8001786:	701a      	strb	r2, [r3, #0]
				break;
 8001788:	e00e      	b.n	80017a8 <main+0xbc>

			case DISPLAY_RECEIVED :
				Display_Date();
 800178a:	f7fe fe27 	bl	80003dc <Display_Date>
				/*Count_Time();*/
				_delay_1s();
 800178e:	f7fe feb3 	bl	80004f8 <_delay_1s>
				Display_Time();
 8001792:	f7fe fdf1 	bl	8000378 <Display_Time>

				break ;
 8001796:	e007      	b.n	80017a8 <main+0xbc>

			case GREEN_LED_RECEIVED :

					LED_On(PORTC, PIN15) ;
 8001798:	210f      	movs	r1, #15
 800179a:	2002      	movs	r0, #2
 800179c:	f7ff faeb 	bl	8000d76 <LED_On>

					RECEIVING_VALUE =NO_RECEIVE ;
 80017a0:	4b03      	ldr	r3, [pc, #12]	; (80017b0 <main+0xc4>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]
			default:
				break;
 80017a6:	bf00      	nop
		while(!RECEIVING_VALUE);
 80017a8:	e7ca      	b.n	8001740 <main+0x54>
 80017aa:	bf00      	nop
 80017ac:	20000044 	.word	0x20000044
 80017b0:	200000e0 	.word	0x200000e0

080017b4 <SPI1_CallBack>:
	}
}


void SPI1_CallBack(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0

    if(RecivedData[0]== RED_LED_CODE)
 80017b8:	4b11      	ldr	r3, [pc, #68]	; (8001800 <SPI1_CallBack+0x4c>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d103      	bne.n	80017c8 <SPI1_CallBack+0x14>
    {
    	RECEIVING_VALUE=RED_LED_RECEIVED ;
 80017c0:	4b10      	ldr	r3, [pc, #64]	; (8001804 <SPI1_CallBack+0x50>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	701a      	strb	r2, [r3, #0]
 80017c6:	e016      	b.n	80017f6 <SPI1_CallBack+0x42>
    }
    else if(RecivedData[0]== ALARMCODE)
 80017c8:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <SPI1_CallBack+0x4c>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b03      	cmp	r3, #3
 80017ce:	d103      	bne.n	80017d8 <SPI1_CallBack+0x24>
    {
    	RECEIVING_VALUE=ALARM_RECEIVED ;
 80017d0:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <SPI1_CallBack+0x50>)
 80017d2:	2203      	movs	r2, #3
 80017d4:	701a      	strb	r2, [r3, #0]
 80017d6:	e00e      	b.n	80017f6 <SPI1_CallBack+0x42>
    }
    else if(RecivedData[0]== DISPLAY_CODE)
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <SPI1_CallBack+0x4c>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b04      	cmp	r3, #4
 80017de:	d103      	bne.n	80017e8 <SPI1_CallBack+0x34>
    {
    	RECEIVING_VALUE=DISPLAY_RECEIVED ;
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <SPI1_CallBack+0x50>)
 80017e2:	2204      	movs	r2, #4
 80017e4:	701a      	strb	r2, [r3, #0]
 80017e6:	e006      	b.n	80017f6 <SPI1_CallBack+0x42>
    }
    else if(RecivedData[0]== GREEN_LED_CODE)
 80017e8:	4b05      	ldr	r3, [pc, #20]	; (8001800 <SPI1_CallBack+0x4c>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d102      	bne.n	80017f6 <SPI1_CallBack+0x42>
    {
    	RECEIVING_VALUE=GREEN_LED_RECEIVED ;
 80017f0:	4b04      	ldr	r3, [pc, #16]	; (8001804 <SPI1_CallBack+0x50>)
 80017f2:	2202      	movs	r2, #2
 80017f4:	701a      	strb	r2, [r3, #0]
    }

    Receive_withInterrupt();
 80017f6:	f7fe fe67 	bl	80004c8 <Receive_withInterrupt>
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000048 	.word	0x20000048
 8001804:	200000e0 	.word	0x200000e0

08001808 <EXTI13_ISR>:

void EXTI13_ISR()
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
	BZR_On();
 800180c:	f7fe fe96 	bl	800053c <BZR_On>
}
 8001810:	bf00      	nop
 8001812:	bd80      	pop	{r7, pc}

08001814 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001814:	480d      	ldr	r0, [pc, #52]	; (800184c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001816:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001818:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800181c:	480c      	ldr	r0, [pc, #48]	; (8001850 <LoopForever+0x6>)
  ldr r1, =_edata
 800181e:	490d      	ldr	r1, [pc, #52]	; (8001854 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001820:	4a0d      	ldr	r2, [pc, #52]	; (8001858 <LoopForever+0xe>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001824:	e002      	b.n	800182c <LoopCopyDataInit>

08001826 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001826:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001828:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800182a:	3304      	adds	r3, #4

0800182c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800182c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800182e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001830:	d3f9      	bcc.n	8001826 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001832:	4a0a      	ldr	r2, [pc, #40]	; (800185c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001834:	4c0a      	ldr	r4, [pc, #40]	; (8001860 <LoopForever+0x16>)
  movs r3, #0
 8001836:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001838:	e001      	b.n	800183e <LoopFillZerobss>

0800183a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800183a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800183c:	3204      	adds	r2, #4

0800183e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800183e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001840:	d3fb      	bcc.n	800183a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001842:	f000 f811 	bl	8001868 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001846:	f7ff ff51 	bl	80016ec <main>

0800184a <LoopForever>:

LoopForever:
  b LoopForever
 800184a:	e7fe      	b.n	800184a <LoopForever>
  ldr   r0, =_estack
 800184c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001850:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001854:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8001858:	0800190c 	.word	0x0800190c
  ldr r2, =_sbss
 800185c:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001860:	200000e4 	.word	0x200000e4

08001864 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001864:	e7fe      	b.n	8001864 <ADC1_2_IRQHandler>
	...

08001868 <__libc_init_array>:
 8001868:	b570      	push	{r4, r5, r6, lr}
 800186a:	2600      	movs	r6, #0
 800186c:	4d0c      	ldr	r5, [pc, #48]	; (80018a0 <__libc_init_array+0x38>)
 800186e:	4c0d      	ldr	r4, [pc, #52]	; (80018a4 <__libc_init_array+0x3c>)
 8001870:	1b64      	subs	r4, r4, r5
 8001872:	10a4      	asrs	r4, r4, #2
 8001874:	42a6      	cmp	r6, r4
 8001876:	d109      	bne.n	800188c <__libc_init_array+0x24>
 8001878:	f000 f81a 	bl	80018b0 <_init>
 800187c:	2600      	movs	r6, #0
 800187e:	4d0a      	ldr	r5, [pc, #40]	; (80018a8 <__libc_init_array+0x40>)
 8001880:	4c0a      	ldr	r4, [pc, #40]	; (80018ac <__libc_init_array+0x44>)
 8001882:	1b64      	subs	r4, r4, r5
 8001884:	10a4      	asrs	r4, r4, #2
 8001886:	42a6      	cmp	r6, r4
 8001888:	d105      	bne.n	8001896 <__libc_init_array+0x2e>
 800188a:	bd70      	pop	{r4, r5, r6, pc}
 800188c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001890:	4798      	blx	r3
 8001892:	3601      	adds	r6, #1
 8001894:	e7ee      	b.n	8001874 <__libc_init_array+0xc>
 8001896:	f855 3b04 	ldr.w	r3, [r5], #4
 800189a:	4798      	blx	r3
 800189c:	3601      	adds	r6, #1
 800189e:	e7f2      	b.n	8001886 <__libc_init_array+0x1e>
 80018a0:	08001904 	.word	0x08001904
 80018a4:	08001904 	.word	0x08001904
 80018a8:	08001904 	.word	0x08001904
 80018ac:	08001908 	.word	0x08001908

080018b0 <_init>:
 80018b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018b2:	bf00      	nop
 80018b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018b6:	bc08      	pop	{r3}
 80018b8:	469e      	mov	lr, r3
 80018ba:	4770      	bx	lr

080018bc <_fini>:
 80018bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018be:	bf00      	nop
 80018c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018c2:	bc08      	pop	{r3}
 80018c4:	469e      	mov	lr, r3
 80018c6:	4770      	bx	lr
