
PERIPHERAL_DRIVERS_AND_API_DEVELOPMENTS_MCU-F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000700  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080008a8  080008b0  000108b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080008a8  080008a8  000108b0  2**0
                  CONTENTS
  4 .ARM          00000000  080008a8  080008a8  000108b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080008a8  080008b0  000108b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080008a8  080008a8  000108a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080008ac  080008ac  000108ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000108b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000108b0  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000108b0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000108da  2**0
                  CONTENTS, READONLY
 14 .debug_info   000009d7  00000000  00000000  0001091d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000002ce  00000000  00000000  000112f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000c0  00000000  00000000  000115c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000085  00000000  00000000  00011688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000007ae  00000000  00000000  0001170d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00000f7f  00000000  00000000  00011ebb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00006182  00000000  00000000  00012e3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000024c  00000000  00000000  00018fbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  00019208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000890 	.word	0x08000890

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000890 	.word	0x08000890

080001e8 <main>:

#include "stm32f407.h"

void delay(void);

int main(void){
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b086      	sub	sp, #24
 80001ec:	af00      	add	r7, sp, #0
	GPIO_Handle_t LED_D12, BTN_A0;

	//LED Configuration
	LED_D12.pGPIOx = GPIOD;
 80001ee:	4b1a      	ldr	r3, [pc, #104]	; (8000258 <main+0x70>)
 80001f0:	60fb      	str	r3, [r7, #12]
	LED_D12.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80001f2:	230c      	movs	r3, #12
 80001f4:	743b      	strb	r3, [r7, #16]
	LED_D12.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUTPUT;
 80001f6:	2301      	movs	r3, #1
 80001f8:	747b      	strb	r3, [r7, #17]
	LED_D12.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_MEDIUM;
 80001fa:	2301      	movs	r3, #1
 80001fc:	74fb      	strb	r3, [r7, #19]
	LED_D12.GPIO_PinConfig.GPIO_PinOType= GPIO_OTYPE_PP;
 80001fe:	2300      	movs	r3, #0
 8000200:	74bb      	strb	r3, [r7, #18]
	LED_D12.GPIO_PinConfig.GPIO_PinPuPdControl= GPIO_NO_PUPD;
 8000202:	2300      	movs	r3, #0
 8000204:	753b      	strb	r3, [r7, #20]


	// CALLING My API
	GPIO_PCLK_Control(GPIOD, ENABLE);		// Enable the clock
 8000206:	2101      	movs	r1, #1
 8000208:	4813      	ldr	r0, [pc, #76]	; (8000258 <main+0x70>)
 800020a:	f000 f869 	bl	80002e0 <GPIO_PCLK_Control>
	GPIO_Init(&LED_D12);					// Initialize the GPIOD
 800020e:	f107 030c 	add.w	r3, r7, #12
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f94c 	bl	80004b0 <GPIO_Init>

	//Button Configuration
	LED_D12.pGPIOx = GPIOA;
 8000218:	4b10      	ldr	r3, [pc, #64]	; (800025c <main+0x74>)
 800021a:	60fb      	str	r3, [r7, #12]
	LED_D12.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800021c:	2300      	movs	r3, #0
 800021e:	743b      	strb	r3, [r7, #16]
	LED_D12.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_INPUT;
 8000220:	2300      	movs	r3, #0
 8000222:	747b      	strb	r3, [r7, #17]
	LED_D12.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_MEDIUM;
 8000224:	2301      	movs	r3, #1
 8000226:	74fb      	strb	r3, [r7, #19]
	LED_D12.GPIO_PinConfig.GPIO_PinPuPdControl= GPIO_NO_PUPD;
 8000228:	2300      	movs	r3, #0
 800022a:	753b      	strb	r3, [r7, #20]


	// CALLING My API
	GPIO_PCLK_Control(GPIOA, ENABLE);		// Enable the clock
 800022c:	2101      	movs	r1, #1
 800022e:	480b      	ldr	r0, [pc, #44]	; (800025c <main+0x74>)
 8000230:	f000 f856 	bl	80002e0 <GPIO_PCLK_Control>
	GPIO_Init(&BTN_A0);						// Initialize the GPIOA
 8000234:	463b      	mov	r3, r7
 8000236:	4618      	mov	r0, r3
 8000238:	f000 f93a 	bl	80004b0 <GPIO_Init>

	while(1){
		if (GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0)){
 800023c:	2100      	movs	r1, #0
 800023e:	4807      	ldr	r0, [pc, #28]	; (800025c <main+0x74>)
 8000240:	f000 fad8 	bl	80007f4 <GPIO_ReadFromInputPin>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d0f8      	beq.n	800023c <main+0x54>
			delay();
 800024a:	f000 f809 	bl	8000260 <delay>
			GPIO_TogglePin(GPIOD, GPIO_PIN_NO_12);
 800024e:	210c      	movs	r1, #12
 8000250:	4801      	ldr	r0, [pc, #4]	; (8000258 <main+0x70>)
 8000252:	f000 fae4 	bl	800081e <GPIO_TogglePin>
		if (GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0)){
 8000256:	e7f1      	b.n	800023c <main+0x54>
 8000258:	40020c00 	.word	0x40020c00
 800025c:	40020000 	.word	0x40020000

08000260 <delay>:

    /* Loop forever */
	for(;;);
}

void delay(void){
 8000260:	b480      	push	{r7}
 8000262:	b083      	sub	sp, #12
 8000264:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i <500000/2; i++){
 8000266:	2300      	movs	r3, #0
 8000268:	607b      	str	r3, [r7, #4]
 800026a:	e002      	b.n	8000272 <delay+0x12>
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	3301      	adds	r3, #1
 8000270:	607b      	str	r3, [r7, #4]
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	4a04      	ldr	r2, [pc, #16]	; (8000288 <delay+0x28>)
 8000276:	4293      	cmp	r3, r2
 8000278:	d9f8      	bls.n	800026c <delay+0xc>

	}
}
 800027a:	bf00      	nop
 800027c:	bf00      	nop
 800027e:	370c      	adds	r7, #12
 8000280:	46bd      	mov	sp, r7
 8000282:	bc80      	pop	{r7}
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	0003d08f 	.word	0x0003d08f

0800028c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800028c:	480d      	ldr	r0, [pc, #52]	; (80002c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800028e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000290:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000294:	480c      	ldr	r0, [pc, #48]	; (80002c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000296:	490d      	ldr	r1, [pc, #52]	; (80002cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000298:	4a0d      	ldr	r2, [pc, #52]	; (80002d0 <LoopForever+0xe>)
  movs r3, #0
 800029a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800029c:	e002      	b.n	80002a4 <LoopCopyDataInit>

0800029e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800029e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002a2:	3304      	adds	r3, #4

080002a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a8:	d3f9      	bcc.n	800029e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002aa:	4a0a      	ldr	r2, [pc, #40]	; (80002d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002ac:	4c0a      	ldr	r4, [pc, #40]	; (80002d8 <LoopForever+0x16>)
  movs r3, #0
 80002ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002b0:	e001      	b.n	80002b6 <LoopFillZerobss>

080002b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002b4:	3204      	adds	r2, #4

080002b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b8:	d3fb      	bcc.n	80002b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ba:	f000 fac5 	bl	8000848 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002be:	f7ff ff93 	bl	80001e8 <main>

080002c2 <LoopForever>:

LoopForever:
  b LoopForever
 80002c2:	e7fe      	b.n	80002c2 <LoopForever>
  ldr   r0, =_estack
 80002c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002cc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002d0:	080008b0 	.word	0x080008b0
  ldr r2, =_sbss
 80002d4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d8:	2000001c 	.word	0x2000001c

080002dc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002dc:	e7fe      	b.n	80002dc <ADC_IRQHandler>
	...

080002e0 <GPIO_PCLK_Control>:
 * @return				-returns nothing(None)
 *
 * @Note				-GPIO port to be enable or disable base address must be passed
 */

void GPIO_PCLK_Control(GPIOx_RegDef_t *pGPIOx, uint8_t ED){
 80002e0:	b480      	push	{r7}
 80002e2:	b083      	sub	sp, #12
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	460b      	mov	r3, r1
 80002ea:	70fb      	strb	r3, [r7, #3]
	if (ED == ENABLE){
 80002ec:	78fb      	ldrb	r3, [r7, #3]
 80002ee:	2b01      	cmp	r3, #1
 80002f0:	d162      	bne.n	80003b8 <GPIO_PCLK_Control+0xd8>
		if (pGPIOx == GPIOA){
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4a64      	ldr	r2, [pc, #400]	; (8000488 <GPIO_PCLK_Control+0x1a8>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d106      	bne.n	8000308 <GPIO_PCLK_Control+0x28>
			GPIOA_PCLK_ENABLE();
 80002fa:	4b64      	ldr	r3, [pc, #400]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80002fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002fe:	4a63      	ldr	r2, [pc, #396]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000300:	f043 0301 	orr.w	r3, r3, #1
 8000304:	6313      	str	r3, [r2, #48]	; 0x30
		}else if (pGPIOx == GPIOI){
			GPIOI_PCLK_DISABLE();
		}
	}

}
 8000306:	e0b9      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOB){
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4a61      	ldr	r2, [pc, #388]	; (8000490 <GPIO_PCLK_Control+0x1b0>)
 800030c:	4293      	cmp	r3, r2
 800030e:	d106      	bne.n	800031e <GPIO_PCLK_Control+0x3e>
			GPIOB_PCLK_ENABLE();
 8000310:	4b5e      	ldr	r3, [pc, #376]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000314:	4a5d      	ldr	r2, [pc, #372]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000316:	f043 0302 	orr.w	r3, r3, #2
 800031a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800031c:	e0ae      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOC){
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4a5c      	ldr	r2, [pc, #368]	; (8000494 <GPIO_PCLK_Control+0x1b4>)
 8000322:	4293      	cmp	r3, r2
 8000324:	d106      	bne.n	8000334 <GPIO_PCLK_Control+0x54>
			GPIOC_PCLK_ENABLE();
 8000326:	4b59      	ldr	r3, [pc, #356]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800032a:	4a58      	ldr	r2, [pc, #352]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800032c:	f043 0304 	orr.w	r3, r3, #4
 8000330:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000332:	e0a3      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOD){
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4a58      	ldr	r2, [pc, #352]	; (8000498 <GPIO_PCLK_Control+0x1b8>)
 8000338:	4293      	cmp	r3, r2
 800033a:	d106      	bne.n	800034a <GPIO_PCLK_Control+0x6a>
			GPIOD_PCLK_ENABLE();
 800033c:	4b53      	ldr	r3, [pc, #332]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800033e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000340:	4a52      	ldr	r2, [pc, #328]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000342:	f043 0308 	orr.w	r3, r3, #8
 8000346:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000348:	e098      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOE){
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a53      	ldr	r2, [pc, #332]	; (800049c <GPIO_PCLK_Control+0x1bc>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d106      	bne.n	8000360 <GPIO_PCLK_Control+0x80>
			GPIOE_PCLK_ENABLE();
 8000352:	4b4e      	ldr	r3, [pc, #312]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000356:	4a4d      	ldr	r2, [pc, #308]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000358:	f043 0310 	orr.w	r3, r3, #16
 800035c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800035e:	e08d      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOF){
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a4f      	ldr	r2, [pc, #316]	; (80004a0 <GPIO_PCLK_Control+0x1c0>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d106      	bne.n	8000376 <GPIO_PCLK_Control+0x96>
			GPIOF_PCLK_ENABLE();
 8000368:	4b48      	ldr	r3, [pc, #288]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800036a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800036c:	4a47      	ldr	r2, [pc, #284]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800036e:	f043 0320 	orr.w	r3, r3, #32
 8000372:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000374:	e082      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOG){
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a4a      	ldr	r2, [pc, #296]	; (80004a4 <GPIO_PCLK_Control+0x1c4>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d106      	bne.n	800038c <GPIO_PCLK_Control+0xac>
			GPIOG_PCLK_ENABLE();
 800037e:	4b43      	ldr	r3, [pc, #268]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000382:	4a42      	ldr	r2, [pc, #264]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000388:	6313      	str	r3, [r2, #48]	; 0x30
}
 800038a:	e077      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOH){
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	4a46      	ldr	r2, [pc, #280]	; (80004a8 <GPIO_PCLK_Control+0x1c8>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d106      	bne.n	80003a2 <GPIO_PCLK_Control+0xc2>
			GPIOH_PCLK_ENABLE();
 8000394:	4b3d      	ldr	r3, [pc, #244]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000398:	4a3c      	ldr	r2, [pc, #240]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800039a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800039e:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a0:	e06c      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOI){
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a41      	ldr	r2, [pc, #260]	; (80004ac <GPIO_PCLK_Control+0x1cc>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d168      	bne.n	800047c <GPIO_PCLK_Control+0x19c>
			GPIOI_PCLK_ENABLE();
 80003aa:	4b38      	ldr	r3, [pc, #224]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80003ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ae:	4a37      	ldr	r2, [pc, #220]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80003b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003b4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003b6:	e061      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		if (pGPIOx == GPIOA){
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	4a33      	ldr	r2, [pc, #204]	; (8000488 <GPIO_PCLK_Control+0x1a8>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d106      	bne.n	80003ce <GPIO_PCLK_Control+0xee>
			GPIOA_PCLK_DISABLE();
 80003c0:	4b32      	ldr	r3, [pc, #200]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80003c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003c4:	4a31      	ldr	r2, [pc, #196]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80003c6:	f023 0301 	bic.w	r3, r3, #1
 80003ca:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003cc:	e056      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOB){
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4a2f      	ldr	r2, [pc, #188]	; (8000490 <GPIO_PCLK_Control+0x1b0>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d106      	bne.n	80003e4 <GPIO_PCLK_Control+0x104>
			GPIOB_PCLK_DISABLE();
 80003d6:	4b2d      	ldr	r3, [pc, #180]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80003d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003da:	4a2c      	ldr	r2, [pc, #176]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80003dc:	f023 0302 	bic.w	r3, r3, #2
 80003e0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e2:	e04b      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOC){
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	4a2b      	ldr	r2, [pc, #172]	; (8000494 <GPIO_PCLK_Control+0x1b4>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d106      	bne.n	80003fa <GPIO_PCLK_Control+0x11a>
			GPIOC_PCLK_DISABLE();
 80003ec:	4b27      	ldr	r3, [pc, #156]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80003ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f0:	4a26      	ldr	r2, [pc, #152]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 80003f2:	f023 0304 	bic.w	r3, r3, #4
 80003f6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003f8:	e040      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOD){
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a26      	ldr	r2, [pc, #152]	; (8000498 <GPIO_PCLK_Control+0x1b8>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d106      	bne.n	8000410 <GPIO_PCLK_Control+0x130>
			GPIOD_PCLK_DISABLE();
 8000402:	4b22      	ldr	r3, [pc, #136]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000406:	4a21      	ldr	r2, [pc, #132]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000408:	f023 0308 	bic.w	r3, r3, #8
 800040c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800040e:	e035      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOE){
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a22      	ldr	r2, [pc, #136]	; (800049c <GPIO_PCLK_Control+0x1bc>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d106      	bne.n	8000426 <GPIO_PCLK_Control+0x146>
			GPIOE_PCLK_DISABLE();
 8000418:	4b1c      	ldr	r3, [pc, #112]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041c:	4a1b      	ldr	r2, [pc, #108]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800041e:	f023 0310 	bic.w	r3, r3, #16
 8000422:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000424:	e02a      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOF){
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a1d      	ldr	r2, [pc, #116]	; (80004a0 <GPIO_PCLK_Control+0x1c0>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d106      	bne.n	800043c <GPIO_PCLK_Control+0x15c>
			GPIOF_PCLK_DISABLE();
 800042e:	4b17      	ldr	r3, [pc, #92]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000432:	4a16      	ldr	r2, [pc, #88]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000434:	f023 0320 	bic.w	r3, r3, #32
 8000438:	6313      	str	r3, [r2, #48]	; 0x30
}
 800043a:	e01f      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOG){
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	4a19      	ldr	r2, [pc, #100]	; (80004a4 <GPIO_PCLK_Control+0x1c4>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d106      	bne.n	8000452 <GPIO_PCLK_Control+0x172>
			GPIOG_PCLK_DISABLE();
 8000444:	4b11      	ldr	r3, [pc, #68]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000448:	4a10      	ldr	r2, [pc, #64]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800044a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800044e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000450:	e014      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOH){
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a14      	ldr	r2, [pc, #80]	; (80004a8 <GPIO_PCLK_Control+0x1c8>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d106      	bne.n	8000468 <GPIO_PCLK_Control+0x188>
			GPIOH_PCLK_DISABLE();
 800045a:	4b0c      	ldr	r3, [pc, #48]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045e:	4a0b      	ldr	r2, [pc, #44]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000460:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000464:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000466:	e009      	b.n	800047c <GPIO_PCLK_Control+0x19c>
		}else if (pGPIOx == GPIOI){
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a10      	ldr	r2, [pc, #64]	; (80004ac <GPIO_PCLK_Control+0x1cc>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d105      	bne.n	800047c <GPIO_PCLK_Control+0x19c>
			GPIOI_PCLK_DISABLE();
 8000470:	4b06      	ldr	r3, [pc, #24]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000474:	4a05      	ldr	r2, [pc, #20]	; (800048c <GPIO_PCLK_Control+0x1ac>)
 8000476:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800047a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047c:	bf00      	nop
 800047e:	370c      	adds	r7, #12
 8000480:	46bd      	mov	sp, r7
 8000482:	bc80      	pop	{r7}
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	40020000 	.word	0x40020000
 800048c:	40023800 	.word	0x40023800
 8000490:	40020400 	.word	0x40020400
 8000494:	40020800 	.word	0x40020800
 8000498:	40020c00 	.word	0x40020c00
 800049c:	40021000 	.word	0x40021000
 80004a0:	40021400 	.word	0x40021400
 80004a4:	40021800 	.word	0x40021800
 80004a8:	40021c00 	.word	0x40021c00
 80004ac:	40022000 	.word	0x40022000

080004b0 <GPIO_Init>:
 *
 * @return				-returns nothing(None)
 *
 * @Note				-None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOxHandle){
 80004b0:	b480      	push	{r7}
 80004b2:	b087      	sub	sp, #28
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;  //Temporal register
 80004b8:	2300      	movs	r3, #0
 80004ba:	617b      	str	r3, [r7, #20]
	// 1. Pin mode Configure for non Interrupt
	if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	795b      	ldrb	r3, [r3, #5]
 80004c0:	2b03      	cmp	r3, #3
 80004c2:	d81f      	bhi.n	8000504 <GPIO_Init+0x54>
		temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	795b      	ldrb	r3, [r3, #5]
 80004c8:	461a      	mov	r2, r3
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	791b      	ldrb	r3, [r3, #4]
 80004ce:	005b      	lsls	r3, r3, #1
 80004d0:	fa02 f303 	lsl.w	r3, r2, r3
 80004d4:	617b      	str	r3, [r7, #20]
		pGPIOxHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	681a      	ldr	r2, [r3, #0]
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	791b      	ldrb	r3, [r3, #4]
 80004e0:	4619      	mov	r1, r3
 80004e2:	2303      	movs	r3, #3
 80004e4:	408b      	lsls	r3, r1
 80004e6:	43db      	mvns	r3, r3
 80004e8:	4619      	mov	r1, r3
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	400a      	ands	r2, r1
 80004f0:	601a      	str	r2, [r3, #0]
		pGPIOxHandle->pGPIOx->MODER |= temp;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	6819      	ldr	r1, [r3, #0]
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	697a      	ldr	r2, [r7, #20]
 80004fe:	430a      	orrs	r2, r1
 8000500:	601a      	str	r2, [r3, #0]
 8000502:	e0d1      	b.n	80006a8 <GPIO_Init+0x1f8>

	}else{
		//Pin mode Configure for non Interrupt
	//1. Configure the edge detection registers
		//1a. Configure falling edge trigger register
		if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FE_T){
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	795b      	ldrb	r3, [r3, #5]
 8000508:	2b04      	cmp	r3, #4
 800050a:	d117      	bne.n	800053c <GPIO_Init+0x8c>
			EXTI->RTSR &= ~(1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 800050c:	4b4a      	ldr	r3, [pc, #296]	; (8000638 <GPIO_Init+0x188>)
 800050e:	689b      	ldr	r3, [r3, #8]
 8000510:	687a      	ldr	r2, [r7, #4]
 8000512:	7912      	ldrb	r2, [r2, #4]
 8000514:	4611      	mov	r1, r2
 8000516:	2201      	movs	r2, #1
 8000518:	408a      	lsls	r2, r1
 800051a:	43d2      	mvns	r2, r2
 800051c:	4611      	mov	r1, r2
 800051e:	4a46      	ldr	r2, [pc, #280]	; (8000638 <GPIO_Init+0x188>)
 8000520:	400b      	ands	r3, r1
 8000522:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000524:	4b44      	ldr	r3, [pc, #272]	; (8000638 <GPIO_Init+0x188>)
 8000526:	68db      	ldr	r3, [r3, #12]
 8000528:	687a      	ldr	r2, [r7, #4]
 800052a:	7912      	ldrb	r2, [r2, #4]
 800052c:	4611      	mov	r1, r2
 800052e:	2201      	movs	r2, #1
 8000530:	408a      	lsls	r2, r1
 8000532:	4611      	mov	r1, r2
 8000534:	4a40      	ldr	r2, [pc, #256]	; (8000638 <GPIO_Init+0x188>)
 8000536:	430b      	orrs	r3, r1
 8000538:	60d3      	str	r3, [r2, #12]
 800053a:	e01a      	b.n	8000572 <GPIO_Init+0xc2>
		}	//1a. Configure rising edge trigger register
		else if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RE_T){
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	795b      	ldrb	r3, [r3, #5]
 8000540:	2b05      	cmp	r3, #5
 8000542:	d116      	bne.n	8000572 <GPIO_Init+0xc2>
			EXTI->FTSR &= ~(1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000544:	4b3c      	ldr	r3, [pc, #240]	; (8000638 <GPIO_Init+0x188>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	7912      	ldrb	r2, [r2, #4]
 800054c:	4611      	mov	r1, r2
 800054e:	2201      	movs	r2, #1
 8000550:	408a      	lsls	r2, r1
 8000552:	43d2      	mvns	r2, r2
 8000554:	4611      	mov	r1, r2
 8000556:	4a38      	ldr	r2, [pc, #224]	; (8000638 <GPIO_Init+0x188>)
 8000558:	400b      	ands	r3, r1
 800055a:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 800055c:	4b36      	ldr	r3, [pc, #216]	; (8000638 <GPIO_Init+0x188>)
 800055e:	689b      	ldr	r3, [r3, #8]
 8000560:	687a      	ldr	r2, [r7, #4]
 8000562:	7912      	ldrb	r2, [r2, #4]
 8000564:	4611      	mov	r1, r2
 8000566:	2201      	movs	r2, #1
 8000568:	408a      	lsls	r2, r1
 800056a:	4611      	mov	r1, r2
 800056c:	4a32      	ldr	r2, [pc, #200]	; (8000638 <GPIO_Init+0x188>)
 800056e:	430b      	orrs	r3, r1
 8000570:	6093      	str	r3, [r2, #8]
		}	//1a. Configure both falling and rising edge trigger register
		if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FERE_T){
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	795b      	ldrb	r3, [r3, #5]
 8000576:	2b06      	cmp	r3, #6
 8000578:	d115      	bne.n	80005a6 <GPIO_Init+0xf6>
			EXTI->FTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 800057a:	4b2f      	ldr	r3, [pc, #188]	; (8000638 <GPIO_Init+0x188>)
 800057c:	68db      	ldr	r3, [r3, #12]
 800057e:	687a      	ldr	r2, [r7, #4]
 8000580:	7912      	ldrb	r2, [r2, #4]
 8000582:	4611      	mov	r1, r2
 8000584:	2201      	movs	r2, #1
 8000586:	408a      	lsls	r2, r1
 8000588:	4611      	mov	r1, r2
 800058a:	4a2b      	ldr	r2, [pc, #172]	; (8000638 <GPIO_Init+0x188>)
 800058c:	430b      	orrs	r3, r1
 800058e:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000590:	4b29      	ldr	r3, [pc, #164]	; (8000638 <GPIO_Init+0x188>)
 8000592:	689b      	ldr	r3, [r3, #8]
 8000594:	687a      	ldr	r2, [r7, #4]
 8000596:	7912      	ldrb	r2, [r2, #4]
 8000598:	4611      	mov	r1, r2
 800059a:	2201      	movs	r2, #1
 800059c:	408a      	lsls	r2, r1
 800059e:	4611      	mov	r1, r2
 80005a0:	4a25      	ldr	r2, [pc, #148]	; (8000638 <GPIO_Init+0x188>)
 80005a2:	430b      	orrs	r3, r1
 80005a4:	6093      	str	r3, [r2, #8]
		}
	//2. Configure the GPIO port selection in External Interrupt Configuration Register (SYSCFG_EXTICR)
		uint8_t  temp1 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	791b      	ldrb	r3, [r3, #4]
 80005aa:	089b      	lsrs	r3, r3, #2
 80005ac:	74fb      	strb	r3, [r7, #19]
		uint8_t  temp2 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	791b      	ldrb	r3, [r3, #4]
 80005b2:	f003 0303 	and.w	r3, r3, #3
 80005b6:	74bb      	strb	r3, [r7, #18]
		uint8_t  portcode = GPIO_BASEADDR_TO_PCODE(pGPIOxHandle->pGPIOx);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a1f      	ldr	r2, [pc, #124]	; (800063c <GPIO_Init+0x18c>)
 80005be:	4293      	cmp	r3, r2
 80005c0:	d04e      	beq.n	8000660 <GPIO_Init+0x1b0>
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4a1e      	ldr	r2, [pc, #120]	; (8000640 <GPIO_Init+0x190>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d032      	beq.n	8000632 <GPIO_Init+0x182>
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a1c      	ldr	r2, [pc, #112]	; (8000644 <GPIO_Init+0x194>)
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d02b      	beq.n	800062e <GPIO_Init+0x17e>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a1b      	ldr	r2, [pc, #108]	; (8000648 <GPIO_Init+0x198>)
 80005dc:	4293      	cmp	r3, r2
 80005de:	d024      	beq.n	800062a <GPIO_Init+0x17a>
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a19      	ldr	r2, [pc, #100]	; (800064c <GPIO_Init+0x19c>)
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d01d      	beq.n	8000626 <GPIO_Init+0x176>
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	4a18      	ldr	r2, [pc, #96]	; (8000650 <GPIO_Init+0x1a0>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d016      	beq.n	8000622 <GPIO_Init+0x172>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a16      	ldr	r2, [pc, #88]	; (8000654 <GPIO_Init+0x1a4>)
 80005fa:	4293      	cmp	r3, r2
 80005fc:	d00f      	beq.n	800061e <GPIO_Init+0x16e>
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a15      	ldr	r2, [pc, #84]	; (8000658 <GPIO_Init+0x1a8>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d008      	beq.n	800061a <GPIO_Init+0x16a>
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a13      	ldr	r2, [pc, #76]	; (800065c <GPIO_Init+0x1ac>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d101      	bne.n	8000616 <GPIO_Init+0x166>
 8000612:	2308      	movs	r3, #8
 8000614:	e025      	b.n	8000662 <GPIO_Init+0x1b2>
 8000616:	2300      	movs	r3, #0
 8000618:	e023      	b.n	8000662 <GPIO_Init+0x1b2>
 800061a:	2307      	movs	r3, #7
 800061c:	e021      	b.n	8000662 <GPIO_Init+0x1b2>
 800061e:	2306      	movs	r3, #6
 8000620:	e01f      	b.n	8000662 <GPIO_Init+0x1b2>
 8000622:	2305      	movs	r3, #5
 8000624:	e01d      	b.n	8000662 <GPIO_Init+0x1b2>
 8000626:	2304      	movs	r3, #4
 8000628:	e01b      	b.n	8000662 <GPIO_Init+0x1b2>
 800062a:	2303      	movs	r3, #3
 800062c:	e019      	b.n	8000662 <GPIO_Init+0x1b2>
 800062e:	2302      	movs	r3, #2
 8000630:	e017      	b.n	8000662 <GPIO_Init+0x1b2>
 8000632:	2301      	movs	r3, #1
 8000634:	e015      	b.n	8000662 <GPIO_Init+0x1b2>
 8000636:	bf00      	nop
 8000638:	40013c00 	.word	0x40013c00
 800063c:	40020000 	.word	0x40020000
 8000640:	40020400 	.word	0x40020400
 8000644:	40020800 	.word	0x40020800
 8000648:	40020c00 	.word	0x40020c00
 800064c:	40021000 	.word	0x40021000
 8000650:	40021400 	.word	0x40021400
 8000654:	40021800 	.word	0x40021800
 8000658:	40021c00 	.word	0x40021c00
 800065c:	40022000 	.word	0x40022000
 8000660:	2300      	movs	r3, #0
 8000662:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_ENABLE();
 8000664:	4b60      	ldr	r3, [pc, #384]	; (80007e8 <GPIO_Init+0x338>)
 8000666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000668:	4a5f      	ldr	r2, [pc, #380]	; (80007e8 <GPIO_Init+0x338>)
 800066a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800066e:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] |= portcode << (temp2 * 4);
 8000670:	4a5e      	ldr	r2, [pc, #376]	; (80007ec <GPIO_Init+0x33c>)
 8000672:	7cfb      	ldrb	r3, [r7, #19]
 8000674:	3302      	adds	r3, #2
 8000676:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800067a:	7c79      	ldrb	r1, [r7, #17]
 800067c:	7cbb      	ldrb	r3, [r7, #18]
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	fa01 f303 	lsl.w	r3, r1, r3
 8000684:	4618      	mov	r0, r3
 8000686:	4959      	ldr	r1, [pc, #356]	; (80007ec <GPIO_Init+0x33c>)
 8000688:	7cfb      	ldrb	r3, [r7, #19]
 800068a:	4302      	orrs	r2, r0
 800068c:	3302      	adds	r3, #2
 800068e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//3. Enable the EXTI interrupt delivery using Interrupt Mask Address (IMR)
		EXTI->IMR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000692:	4b57      	ldr	r3, [pc, #348]	; (80007f0 <GPIO_Init+0x340>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	7912      	ldrb	r2, [r2, #4]
 800069a:	4611      	mov	r1, r2
 800069c:	2201      	movs	r2, #1
 800069e:	408a      	lsls	r2, r1
 80006a0:	4611      	mov	r1, r2
 80006a2:	4a53      	ldr	r2, [pc, #332]	; (80007f0 <GPIO_Init+0x340>)
 80006a4:	430b      	orrs	r3, r1
 80006a6:	6013      	str	r3, [r2, #0]
	}

	// 2. Output type Configure
	temp = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
	temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinOType << (pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	799b      	ldrb	r3, [r3, #6]
 80006b0:	461a      	mov	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	791b      	ldrb	r3, [r3, #4]
 80006b6:	fa02 f303 	lsl.w	r3, r2, r3
 80006ba:	617b      	str	r3, [r7, #20]
	pGPIOxHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	685a      	ldr	r2, [r3, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	791b      	ldrb	r3, [r3, #4]
 80006c6:	4619      	mov	r1, r3
 80006c8:	2301      	movs	r3, #1
 80006ca:	408b      	lsls	r3, r1
 80006cc:	43db      	mvns	r3, r3
 80006ce:	4619      	mov	r1, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	400a      	ands	r2, r1
 80006d6:	605a      	str	r2, [r3, #4]
	pGPIOxHandle->pGPIOx->OTYPER |= temp;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	6859      	ldr	r1, [r3, #4]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	697a      	ldr	r2, [r7, #20]
 80006e4:	430a      	orrs	r2, r1
 80006e6:	605a      	str	r2, [r3, #4]

	// 3. Speed Configure
	temp = 0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]
	temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	79db      	ldrb	r3, [r3, #7]
 80006f0:	461a      	mov	r2, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	791b      	ldrb	r3, [r3, #4]
 80006f6:	005b      	lsls	r3, r3, #1
 80006f8:	fa02 f303 	lsl.w	r3, r2, r3
 80006fc:	617b      	str	r3, [r7, #20]
	pGPIOxHandle->pGPIOx->OSPEEDR &= ~( 0x3 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	689a      	ldr	r2, [r3, #8]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	791b      	ldrb	r3, [r3, #4]
 8000708:	4619      	mov	r1, r3
 800070a:	2303      	movs	r3, #3
 800070c:	408b      	lsls	r3, r1
 800070e:	43db      	mvns	r3, r3
 8000710:	4619      	mov	r1, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	400a      	ands	r2, r1
 8000718:	609a      	str	r2, [r3, #8]
	pGPIOxHandle->pGPIOx->OSPEEDR |= temp;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	6899      	ldr	r1, [r3, #8]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	430a      	orrs	r2, r1
 8000728:	609a      	str	r2, [r3, #8]

	// 4. Pull Up Pull Down Configure
	temp = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	7a1b      	ldrb	r3, [r3, #8]
 8000732:	461a      	mov	r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	791b      	ldrb	r3, [r3, #4]
 8000738:	005b      	lsls	r3, r3, #1
 800073a:	fa02 f303 	lsl.w	r3, r2, r3
 800073e:	617b      	str	r3, [r7, #20]
	pGPIOxHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	68da      	ldr	r2, [r3, #12]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	791b      	ldrb	r3, [r3, #4]
 800074a:	4619      	mov	r1, r3
 800074c:	2303      	movs	r3, #3
 800074e:	408b      	lsls	r3, r1
 8000750:	43db      	mvns	r3, r3
 8000752:	4619      	mov	r1, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	400a      	ands	r2, r1
 800075a:	60da      	str	r2, [r3, #12]
	pGPIOxHandle->pGPIOx->PUPDR |= temp;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	68d9      	ldr	r1, [r3, #12]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	697a      	ldr	r2, [r7, #20]
 8000768:	430a      	orrs	r2, r1
 800076a:	60da      	str	r2, [r3, #12]

	// 5.  Alternate Functionality Configure
	if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ALTFUNC){
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	795b      	ldrb	r3, [r3, #5]
 8000770:	2b02      	cmp	r3, #2
 8000772:	d833      	bhi.n	80007dc <GPIO_Init+0x32c>
		uint8_t temp1, temp2= 0;
 8000774:	2300      	movs	r3, #0
 8000776:	743b      	strb	r3, [r7, #16]
		temp1 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	791b      	ldrb	r3, [r3, #4]
 800077c:	08db      	lsrs	r3, r3, #3
 800077e:	73fb      	strb	r3, [r7, #15]
		temp2 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	791b      	ldrb	r3, [r3, #4]
 8000784:	f003 0307 	and.w	r3, r3, #7
 8000788:	743b      	strb	r3, [r7, #16]

		pGPIOxHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	7bfa      	ldrb	r2, [r7, #15]
 8000790:	3208      	adds	r2, #8
 8000792:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000796:	7c3b      	ldrb	r3, [r7, #16]
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	220f      	movs	r2, #15
 800079c:	fa02 f303 	lsl.w	r3, r2, r3
 80007a0:	43db      	mvns	r3, r3
 80007a2:	4618      	mov	r0, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	7bfa      	ldrb	r2, [r7, #15]
 80007aa:	4001      	ands	r1, r0
 80007ac:	3208      	adds	r2, #8
 80007ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOxHandle->pGPIOx->AFR[temp1] |= (pGPIOxHandle->GPIO_PinConfig.GPIO_PinAltFuncMode << (4 * temp2));
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	7bfa      	ldrb	r2, [r7, #15]
 80007b8:	3208      	adds	r2, #8
 80007ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	7a5b      	ldrb	r3, [r3, #9]
 80007c2:	461a      	mov	r2, r3
 80007c4:	7c3b      	ldrb	r3, [r7, #16]
 80007c6:	009b      	lsls	r3, r3, #2
 80007c8:	fa02 f303 	lsl.w	r3, r2, r3
 80007cc:	4618      	mov	r0, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	7bfa      	ldrb	r2, [r7, #15]
 80007d4:	4301      	orrs	r1, r0
 80007d6:	3208      	adds	r2, #8
 80007d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}


}
 80007dc:	bf00      	nop
 80007de:	371c      	adds	r7, #28
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40013800 	.word	0x40013800
 80007f0:	40013c00 	.word	0x40013c00

080007f4 <GPIO_ReadFromInputPin>:
 *
 * @return				-returns read value (0 or 1)
 *
 * @Note				-None
 */
uint8_t GPIO_ReadFromInputPin(GPIOx_RegDef_t *pGPIOx, uint8_t PinNumber){
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	460b      	mov	r3, r1
 80007fe:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)(pGPIOx->IDR >> PinNumber & 0x00000001);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	691a      	ldr	r2, [r3, #16]
 8000804:	78fb      	ldrb	r3, [r7, #3]
 8000806:	fa22 f303 	lsr.w	r3, r2, r3
 800080a:	b2db      	uxtb	r3, r3
 800080c:	f003 0301 	and.w	r3, r3, #1
 8000810:	73fb      	strb	r3, [r7, #15]

	return value;
 8000812:	7bfb      	ldrb	r3, [r7, #15]
}
 8000814:	4618      	mov	r0, r3
 8000816:	3714      	adds	r7, #20
 8000818:	46bd      	mov	sp, r7
 800081a:	bc80      	pop	{r7}
 800081c:	4770      	bx	lr

0800081e <GPIO_TogglePin>:
 *
 * @return				-returns nothing(None)
 *
 * @Note				-None
 */
void GPIO_TogglePin(GPIOx_RegDef_t *pGPIOx, uint8_t PinNumber){
 800081e:	b480      	push	{r7}
 8000820:	b083      	sub	sp, #12
 8000822:	af00      	add	r7, sp, #0
 8000824:	6078      	str	r0, [r7, #4]
 8000826:	460b      	mov	r3, r1
 8000828:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	695b      	ldr	r3, [r3, #20]
 800082e:	78fa      	ldrb	r2, [r7, #3]
 8000830:	2101      	movs	r1, #1
 8000832:	fa01 f202 	lsl.w	r2, r1, r2
 8000836:	405a      	eors	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	615a      	str	r2, [r3, #20]
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr
	...

08000848 <__libc_init_array>:
 8000848:	b570      	push	{r4, r5, r6, lr}
 800084a:	4d0d      	ldr	r5, [pc, #52]	; (8000880 <__libc_init_array+0x38>)
 800084c:	4c0d      	ldr	r4, [pc, #52]	; (8000884 <__libc_init_array+0x3c>)
 800084e:	1b64      	subs	r4, r4, r5
 8000850:	10a4      	asrs	r4, r4, #2
 8000852:	2600      	movs	r6, #0
 8000854:	42a6      	cmp	r6, r4
 8000856:	d109      	bne.n	800086c <__libc_init_array+0x24>
 8000858:	4d0b      	ldr	r5, [pc, #44]	; (8000888 <__libc_init_array+0x40>)
 800085a:	4c0c      	ldr	r4, [pc, #48]	; (800088c <__libc_init_array+0x44>)
 800085c:	f000 f818 	bl	8000890 <_init>
 8000860:	1b64      	subs	r4, r4, r5
 8000862:	10a4      	asrs	r4, r4, #2
 8000864:	2600      	movs	r6, #0
 8000866:	42a6      	cmp	r6, r4
 8000868:	d105      	bne.n	8000876 <__libc_init_array+0x2e>
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000870:	4798      	blx	r3
 8000872:	3601      	adds	r6, #1
 8000874:	e7ee      	b.n	8000854 <__libc_init_array+0xc>
 8000876:	f855 3b04 	ldr.w	r3, [r5], #4
 800087a:	4798      	blx	r3
 800087c:	3601      	adds	r6, #1
 800087e:	e7f2      	b.n	8000866 <__libc_init_array+0x1e>
 8000880:	080008a8 	.word	0x080008a8
 8000884:	080008a8 	.word	0x080008a8
 8000888:	080008a8 	.word	0x080008a8
 800088c:	080008ac 	.word	0x080008ac

08000890 <_init>:
 8000890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000892:	bf00      	nop
 8000894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000896:	bc08      	pop	{r3}
 8000898:	469e      	mov	lr, r3
 800089a:	4770      	bx	lr

0800089c <_fini>:
 800089c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800089e:	bf00      	nop
 80008a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008a2:	bc08      	pop	{r3}
 80008a4:	469e      	mov	lr, r3
 80008a6:	4770      	bx	lr
