Test Risc V :


ADD x1 x2 x3
00000000001100010000000010110011
00000000001100010000000010110011

ADDI x1 x2 5
00000000010100010000000010010011
00000000010100010000000010010011

SW x1 x2 10
0000000 00001 00010 010 01010 0100011 (correct)
0000000 00001 00010 010 01010 0100011


BEQ x1 x2 20
0000 0000 0010 0000 1000 0101 0110 0011
0000 0000 0010 0000 1000 1010 0110 0011 (correct)
0000 0000 0010 0000 1000 1010 0110 0011


0000 0000 0010 0000 1000 1111 1110 0011 
0000 0000 0010 0000 1000 1111 0110 0011 (correct 30)
0000 0000 0010 0000 1000 1111 0110 0011

LUI x1 1000
00000000001111101000000010110111
00000000001111101000000010110111

JAL x1 500
00011111010000000000000011101111
00011111010000000000000011101111
00011111010000000000000011101111


https://luplab.gitlab.io/rvcodecjs/#q=BGEU+x3+x1+70&abi=false&isa=AUTO
instructions a tester :

    'ADD x1 x2 x3',     # R-type
    'SUB x2 x3 x1',     # R-type
    'SLL x3 x1 x2',     # R-type
    'SLT x1 x3 x2',     # R-type
    'SLTU x2 x1 x3',    # R-type
    'XOR x3 x2 x1',     # R-type
    'SRL x1 x2 x3',     # R-type
    'SRA x2 x3 x1',     # R-type
    'OR x3 x1 x2',      # R-type
    'AND x1 x3 x2'      # R-type 

    'LUI x1 1000',      # U-type
    'AUIPC x2 500',     # U-type

    'JAL x1 2000',      # J-type

    'BEQ x1 x2 20',     # B-type
    'BNE x2 x3 30',     # B-type
    'BLT x1 x3 40',     # B-type
    'BGE x2 x1 50',     # B-type
    'BLTU x1 x2 60',    # B-type
    'BGEU x3 x1 70',    # B-type

    'ADDI x1 x2 10',    # I-type
    'SLTI x2 x3 20',    # I-type
    'SLTIU x3 x1 30',   # I-type
    'XORI x1 x2 40',    # I-type
    'ORI x2 x3 50',     # I-type
    'ANDI x3 x1 60',    # I-type

    'JALR x3 x1 300',   # I-type (special case for JALR)

    'LB x1 100(x2)',    # I-type (load)
    'LH x2 200(x3)',    # I-type (load)
    'LW x3 300(x1)',    # I-type (load)
    'LBU x1 400(x2)',   # I-type (load)
    'LHU x2 500(x3)',   # I-type (load)

    'SLLI x1 x2 1',     # I-type (shift)
    'SRLI x2 x3 2',     # I-type (shift)
    'SRAI x3 x1 3',     # I-type (shift)

    'SB x3, 600(x1)',   # S-type
    'SH x1, 700(x2)',   # S-type
    'SW x2, 800(x3)',   # S-type


R type:
ADD x1 x2 x3 -> 0000000 00011 00010 000 00001 0110011
                0000000 00011 00010 000 00001 0110011

SUB x2 x3 x1 -> 0100000 00001 00011 000 00010 0110011
                0100000 00001 00011 000 00010 0110011

SLL x3 x1 x2 -> 0000000 00010 00001 001 00011 0110011
                0000000 00010 00001 001 00011 0110011

SLT x1 x3 x2 -> 0000000 00010 00011 010 00001 0110011
                0000000 00010 00011 010 00001 0110011

SLTU x2 x1 x3 -> 0000000 00011 00001 011 00010 0110011


XOR x3 x2 x1 -> 0000000 00001 00010 100 00011 0110011


SRL x1 x2 x3 -> 0000000 00011 00010 101 00001 0110011


SRA x2 x3 x1 -> 0100000 00001 00011 101 00010 0110011


OR x3 x1 x2 -> 0000000 00010 00001 110 00011 0110011


AND x1 x3 x2 -> 0000000 00010 00011 111 00001 0110011
                0000000 00010 00011 111 00001 0110011


U type:
LUI x1 1000 -> 00000000001111101000 00001 0110111
               00000000001111101000 00001 0110111

AUIPC x2 500 -> 00000000000111110100 00010 0010111
                00000000000111110100 00010 0010111

J type:
JAL x1 2000 -> 0 1111101000 0 00000000 00001 1101111
               0 1111101000 0 00000000 00001 1101111

JAL x1 1234 -> 0 1001101001 0 00000000 00001 1101111
               0 1001101001 0 00000000 00001 1101111

B type:
BEQ x1 x2 20 -> 0 000000 00010 00001 000 1010 0 1100011
                0 000000 00010 00001 000 1010 0 1100011
                0 000000 00010 00001 000 1010 0 1100011

BNE x2 x3 30 -> 0 000000 00011 00010 001 1111 0 1100011
                0 000000 00011 00010 001 1111 0 1100011
                0 000000 00011 00010 001 1111 0 1100011

BLT x1 x3 40 -> 0 000000 00011 00001 100 0100 0 1100011
                0 000001 00011 00001 100 0100 0 1100011
                0 000001 00011 00001 100 0100 0 1100011

BGE x2 x1 50 -> 0 000000 00001 00010 101 1001 0 1100011
                0 000001 00001 00010 101 1001 0 1100011
		0 000001 00001 00010 101 1001 0 1100011

BLTU x1 x2 60 -> 0 000000 00010 00001 110 1110 0 1100011
                 0 000001 00010 00001 110 1110 0 1100011
                 0 000001 00010 00001 110 1110 0 1100011

BGEU x3 x1 70 -> 0 000001 00001 00011 111 0011 0 1100011
                 0 000010 00001 00011 111 0011 0 1100011
		 0 000010 00001 00011 111 0011 0 1100011


I type:
ADDI x1 x2 10 -> 000000001010 00010 000 00001 0010011
                 000000001010 00010 000 00001 0010011

SLTI x2 x3 20 -> 000000010100 00011 010 00010 0010011
                 000000010100 00011 010 00010 0010011

SLTIU x3 x1 30 -> 000000011110 00001 011 00011 0010011
                  000000011110 00001 011 00011 0010011

XORI x1 x2 40 -> 000000101000 00010 100 00001 0010011
                 000000101000 00010 100 00001 0010011

ORI x2 x3 50 -> 000000110010 00011 110 00010 0010011
                000000110010 00011 110 00010 0010011

ANDI x3 x1 60 -> 000000111100 00001 111 00011 0010011
                 000000111100 00001 111 00011 0010011


I type shift:
SLLI x1 x2 1 -> 000000000001 000100 010 0001 0010011
                000000000001 00010 001 00001 0010011

SRLI x2 x3 2 -> 000000000010 00011 101 00010 0010011
                000000000010 00011 101 00010 0010011

SRAI x3 x1 3 -> 010000000011 00001 101 00011 0010011
                010000000011 00001 101 00011 0010011


I type load:

JALR x3, 300(x1) -> 00010010110000001000000111100111
                    00010010110000001000000111100111

LB x1, 100(x2) -> 00000110010000010000000010000011
                  00000110010000010000000010000011

LH x2, 200(x3) -> 00001100100000011001000100000011
                  00001100100000011001000100000011

LW x3, 300(x1) -> 00010010110000001010000110000011
                  00010010110000001010000110000011

LBU x1, 400(x2) -> 00011001000000010100000010000011
		   00011001000000010100000010000011

LHU x2, 500(x3) -> 00011111010000011101000100000011
                   00011111010000011101000100000011


S type:
SB x3, 600(x1) -> 0010010 00011 00001 000 11000 0100011
                  0010010 00011 00001 000 11000 0100011

SH x1, 700(x2) -> 0010101 00001 00010 001 11100 0100011
                  0010101 00001 00010 001 11100 0100011

SW x2, 800(x3) -> 0011001 00010 00011 010 00000 0100011
                  0011001 00010 00011 010 00000 0100011

SB a3, 600(t0) -> 0010010 01101 00101 000 11000 0100011
		  0010010 01101 00101 000 11000 0100011


Mix names registers:
SLLI ra sp 1 -> 0000000 00001 00010 001 00001 0010011
                0000000 00001 00010 001 00001 0010011

SRLI s1 t1 2 -> 0000000 00010 00110 101 01001 0010011
                0000000 00010 00110 101 01001 0010011
 
SRAI a1 zero 3 -> 0100000 00011 00000 101 01011 0010011
                  0100000 00011 00000 101 01011 0010011

LW s0, 100(a0) -> 000001100100 01010 010 01000 0000011
                  000001100100 01010 010 01000 0000011

SW t0, 200(gp) -> 0000110 00101 00011 010 01000 0100011
                  0000110 00101 00011 010 01000 0100011

ADD fp t1 t2 -> 0000000 00111 00110 000 01000 0110011
                0000000 00111 00110 000 01000 0110011
