set ::env(PROJECT_NAME) sdc_controller
set ::env(DESIGN_TOP) sdc_controller_top
set ::env(DESIGN_DIR) ./controller/sdc_controller/rtl/verilog
set ::env(TOP_VERILOG) ./controller/sdc_controller/rtl/verilog/sdc_controller_top.v
