# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab8.ip_user_files/bd/mux2x1/ip/mux2x1_util_vector_logic_0_0/sim/mux2x1_util_vector_logic_0_0.v" \
"../../../../lab8.ip_user_files/bd/mux2x1/ip/mux2x1_util_vector_logic_1_0/sim/mux2x1_util_vector_logic_1_0.v" \
"../../../../lab8.ip_user_files/bd/mux2x1/ip/mux2x1_util_vector_logic_2_0/sim/mux2x1_util_vector_logic_2_0.v" \
"../../../../lab8.ip_user_files/bd/mux2x1/ip/mux2x1_util_vector_logic_3_0/sim/mux2x1_util_vector_logic_3_0.v" \
"../../../../lab8.ip_user_files/bd/mux2x1/sim/mux2x1.v" \
"../../../../lab8.srcs/sim_1/new/mux2x1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
