Version:11.9.0.4
ACTGENU_CALL:1
BATCH:T
FAM:PA3LC
OUTFORMAT:Verilog
LPMTYPE:LPM_AND
LPM_HINT:NONE
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:D:/project/program/QUARTUS/eda/Counter/smartgen\and1
GEN_BEHV_MODULE:F
SMARTGEN_DIE:IS2X2M1
SMARTGEN_PACKAGE:vq100
AGENIII_IS_SUBPROJECT_LIBERO:T
SIZE:2
RESULT_POLARITY:0
