# Reading pref.tcl
# do Problema3_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/bin_6_to_bcd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:36 on Aug 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/bin_6_to_bcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bin_6_to_bcd
# -- Compiling architecture funcional of bin_6_to_bcd
# End time: 22:38:36 on Aug 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/to_7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:36 on Aug 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/to_7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity to_7seg
# -- Compiling architecture Behavioral of to_7seg
# End time: 22:38:36 on Aug 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_n.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:36 on Aug 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity contador_n
# -- Compiling architecture archContador of contador_n
# End time: 22:38:36 on Aug 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_2_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:36 on Aug 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity contador_2_tb
# -- Compiling architecture arch of contador_2_tb
# -- Loading entity contador_n
# End time: 22:38:36 on Aug 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_4_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:36 on Aug 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_4_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity contador_4_tb
# -- Compiling architecture arch of contador_4_tb
# -- Loading entity contador_n
# End time: 22:38:36 on Aug 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:36 on Aug 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity contador_6_tb
# -- Compiling architecture arch of contador_6_tb
# -- Loading entity contador_n
# End time: 22:38:36 on Aug 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_fpga.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:36 on Aug 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_fpga.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity contador_6_fpga
# -- Compiling architecture archContador_6 of contador_6_fpga
# -- Loading entity bin_6_to_bcd
# -- Loading entity to_7seg
# End time: 22:38:37 on Aug 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:38:37 on Aug 23,2021
# vcom -reportprogress 300 -93 -work work C:/Users/samas/Documents/quartusProjects/Lab2/Problema3/contador_6_tb2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity contador_6_tb2
# -- Compiling architecture arch2 of contador_6_tb2
# -- Loading entity contador_6_fpga
# End time: 22:38:37 on Aug 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.contador_6_tb2
# vsim work.contador_6_tb2 
# Start time: 22:38:49 on Aug 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.contador_6_tb2(arch2)
# Loading work.contador_6_fpga(archcontador_6)
# Loading work.bin_6_to_bcd(funcional)
# Loading work.to_7seg(behavioral)
add wave sim:/contador_6_tb2/*
run
run
run
run
run
run
run
run
run
run
# End time: 22:42:51 on Aug 23,2021, Elapsed time: 0:04:02
# Errors: 0, Warnings: 0
