{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542746103938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542746103938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 14:35:03 2018 " "Processing started: Tue Nov 20 14:35:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542746103938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746103938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off videogame -c juego " "Command: quartus_map --read_settings_files=on --write_settings_files=off videogame -c juego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746103938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542746105469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542746105469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juego-Behavioral " "Found design unit 1: juego-Behavioral" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121343 ""} { "Info" "ISGN_ENTITY_NAME" "1 juego " "Found entity 1: juego" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746121343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sincronizacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_sincronizacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_sincronizacion-Behavioral " "Found design unit 1: video_sincronizacion-Behavioral" {  } { { "video_sincronizacion.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/video_sincronizacion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121343 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_sincronizacion " "Found entity 1: video_sincronizacion" {  } { { "video_sincronizacion.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/video_sincronizacion.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746121343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 print-behavioral " "Found design unit 1: print-behavioral" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121359 ""} { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746121359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor25-behavioral " "Found design unit 1: divisor25-behavioral" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121359 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor25 " "Found entity 1: divisor25" {  } { { "divisor25.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisor25.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746121359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-Behavioral " "Found design unit 1: random-Behavioral" {  } { { "random.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/random.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121375 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/random.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746121375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorprint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorprint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorPrint-behavioral " "Found design unit 1: divisorPrint-behavioral" {  } { { "divisorPrint.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisorPrint.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121375 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorPrint " "Found entity 1: divisorPrint" {  } { { "divisorPrint.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/divisorPrint.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746121375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746121375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "juego " "Elaborating entity \"juego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542746121609 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[9..6\] juego.vhd(12) " "Using initial value X (don't care) for net \"leds\[9..6\]\" at juego.vhd(12)" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746121609 "|juego"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor25 divisor25:divisor " "Elaborating entity \"divisor25\" for hierarchy \"divisor25:divisor\"" {  } { { "juego.vhd" "divisor" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746121609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sincronizacion video_sincronizacion:video " "Elaborating entity \"video_sincronizacion\" for hierarchy \"video_sincronizacion:video\"" {  } { { "juego.vhd" "video" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746121609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print print:print_cuadrado " "Elaborating entity \"print\" for hierarchy \"print:print_cuadrado\"" {  } { { "juego.vhd" "print_cuadrado" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746121609 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide0 print.vhd(849) " "VHDL Process Statement warning at print.vhd(849): inferring latch(es) for signal or variable \"posX_asteroide0\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746121671 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide1 print.vhd(849) " "VHDL Process Statement warning at print.vhd(849): inferring latch(es) for signal or variable \"posX_asteroide1\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746121671 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide2 print.vhd(849) " "VHDL Process Statement warning at print.vhd(849): inferring latch(es) for signal or variable \"posX_asteroide2\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746121671 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide3 print.vhd(849) " "VHDL Process Statement warning at print.vhd(849): inferring latch(es) for signal or variable \"posX_asteroide3\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746121671 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide4 print.vhd(849) " "VHDL Process Statement warning at print.vhd(849): inferring latch(es) for signal or variable \"posX_asteroide4\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746121671 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide5 print.vhd(849) " "VHDL Process Statement warning at print.vhd(849): inferring latch(es) for signal or variable \"posX_asteroide5\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746121671 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide6 print.vhd(849) " "VHDL Process Statement warning at print.vhd(849): inferring latch(es) for signal or variable \"posX_asteroide6\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746121671 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posX_asteroide7 print.vhd(849) " "VHDL Process Statement warning at print.vhd(849): inferring latch(es) for signal or variable \"posX_asteroide7\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746121671 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1056) " "VHDL Process Statement warning at print.vhd(1056): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746121999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1058) " "VHDL Process Statement warning at print.vhd(1058): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1058 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746121999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1060) " "VHDL Process Statement warning at print.vhd(1060): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1060 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746121999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1062) " "VHDL Process Statement warning at print.vhd(1062): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1062 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746121999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1064) " "VHDL Process Statement warning at print.vhd(1064): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1064 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746121999 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1066) " "VHDL Process Statement warning at print.vhd(1066): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1068) " "VHDL Process Statement warning at print.vhd(1068): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1068 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1070) " "VHDL Process Statement warning at print.vhd(1070): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1070 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1072) " "VHDL Process Statement warning at print.vhd(1072): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1074) " "VHDL Process Statement warning at print.vhd(1074): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "color_numero1 print.vhd(1044) " "VHDL Process Statement warning at print.vhd(1044): inferring latch(es) for signal or variable \"color_numero1\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746122015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1092) " "VHDL Process Statement warning at print.vhd(1092): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1092 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1094) " "VHDL Process Statement warning at print.vhd(1094): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1094 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122015 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1096) " "VHDL Process Statement warning at print.vhd(1096): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1096 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122031 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1098) " "VHDL Process Statement warning at print.vhd(1098): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1098 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122031 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1100) " "VHDL Process Statement warning at print.vhd(1100): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122031 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1102) " "VHDL Process Statement warning at print.vhd(1102): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122031 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1104) " "VHDL Process Statement warning at print.vhd(1104): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122031 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1106) " "VHDL Process Statement warning at print.vhd(1106): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122031 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1108) " "VHDL Process Statement warning at print.vhd(1108): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122031 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1110) " "VHDL Process Statement warning at print.vhd(1110): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122031 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "color_numero2 print.vhd(1080) " "VHDL Process Statement warning at print.vhd(1080): inferring latch(es) for signal or variable \"color_numero2\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746122046 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1129) " "VHDL Process Statement warning at print.vhd(1129): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122046 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1131) " "VHDL Process Statement warning at print.vhd(1131): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122046 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1133) " "VHDL Process Statement warning at print.vhd(1133): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122046 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1135) " "VHDL Process Statement warning at print.vhd(1135): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122046 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1137) " "VHDL Process Statement warning at print.vhd(1137): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122046 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1139) " "VHDL Process Statement warning at print.vhd(1139): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122046 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1141) " "VHDL Process Statement warning at print.vhd(1141): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122046 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1143) " "VHDL Process Statement warning at print.vhd(1143): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122062 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1145) " "VHDL Process Statement warning at print.vhd(1145): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122062 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "destruidos print.vhd(1147) " "VHDL Process Statement warning at print.vhd(1147): signal \"destruidos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542746122062 "|juego|print:print_cuadrado"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "color_numero3 print.vhd(1117) " "VHDL Process Statement warning at print.vhd(1117): inferring latch(es) for signal or variable \"color_numero3\", which holds its previous value in one or more paths through the process" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542746122062 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[0\] print.vhd(1117) " "Inferred latch for \"color_numero3\[0\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[1\] print.vhd(1117) " "Inferred latch for \"color_numero3\[1\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[2\] print.vhd(1117) " "Inferred latch for \"color_numero3\[2\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[3\] print.vhd(1117) " "Inferred latch for \"color_numero3\[3\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[4\] print.vhd(1117) " "Inferred latch for \"color_numero3\[4\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[5\] print.vhd(1117) " "Inferred latch for \"color_numero3\[5\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[6\] print.vhd(1117) " "Inferred latch for \"color_numero3\[6\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[7\] print.vhd(1117) " "Inferred latch for \"color_numero3\[7\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[8\] print.vhd(1117) " "Inferred latch for \"color_numero3\[8\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[9\] print.vhd(1117) " "Inferred latch for \"color_numero3\[9\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[10\] print.vhd(1117) " "Inferred latch for \"color_numero3\[10\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero3\[11\] print.vhd(1117) " "Inferred latch for \"color_numero3\[11\]\" at print.vhd(1117)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[0\] print.vhd(1080) " "Inferred latch for \"color_numero2\[0\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122140 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[1\] print.vhd(1080) " "Inferred latch for \"color_numero2\[1\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[2\] print.vhd(1080) " "Inferred latch for \"color_numero2\[2\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[3\] print.vhd(1080) " "Inferred latch for \"color_numero2\[3\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[4\] print.vhd(1080) " "Inferred latch for \"color_numero2\[4\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[5\] print.vhd(1080) " "Inferred latch for \"color_numero2\[5\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[6\] print.vhd(1080) " "Inferred latch for \"color_numero2\[6\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[7\] print.vhd(1080) " "Inferred latch for \"color_numero2\[7\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[8\] print.vhd(1080) " "Inferred latch for \"color_numero2\[8\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[9\] print.vhd(1080) " "Inferred latch for \"color_numero2\[9\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[10\] print.vhd(1080) " "Inferred latch for \"color_numero2\[10\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero2\[11\] print.vhd(1080) " "Inferred latch for \"color_numero2\[11\]\" at print.vhd(1080)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[0\] print.vhd(1044) " "Inferred latch for \"color_numero1\[0\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[1\] print.vhd(1044) " "Inferred latch for \"color_numero1\[1\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[2\] print.vhd(1044) " "Inferred latch for \"color_numero1\[2\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[3\] print.vhd(1044) " "Inferred latch for \"color_numero1\[3\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[4\] print.vhd(1044) " "Inferred latch for \"color_numero1\[4\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122156 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[5\] print.vhd(1044) " "Inferred latch for \"color_numero1\[5\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[6\] print.vhd(1044) " "Inferred latch for \"color_numero1\[6\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[7\] print.vhd(1044) " "Inferred latch for \"color_numero1\[7\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[8\] print.vhd(1044) " "Inferred latch for \"color_numero1\[8\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[9\] print.vhd(1044) " "Inferred latch for \"color_numero1\[9\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[10\] print.vhd(1044) " "Inferred latch for \"color_numero1\[10\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_numero1\[11\] print.vhd(1044) " "Inferred latch for \"color_numero1\[11\]\" at print.vhd(1044)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[0\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[0\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[1\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[1\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[2\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[2\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[3\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[3\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[4\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[4\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[5\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[5\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[6\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[6\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[7\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[7\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[8\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[8\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide7\[9\] print.vhd(849) " "Inferred latch for \"posX_asteroide7\[9\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[0\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[0\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[1\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[1\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[2\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[2\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[3\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[3\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[4\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[4\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[5\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[5\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[6\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[6\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[7\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[7\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[8\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[8\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide6\[9\] print.vhd(849) " "Inferred latch for \"posX_asteroide6\[9\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[0\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[0\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[1\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[1\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[2\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[2\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[3\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[3\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[4\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[4\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[5\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[5\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[6\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[6\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[7\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[7\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[8\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[8\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide5\[9\] print.vhd(849) " "Inferred latch for \"posX_asteroide5\[9\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[0\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[0\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[1\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[1\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[2\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[2\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[3\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[3\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[4\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[4\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[5\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[5\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[6\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[6\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[7\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[7\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[8\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[8\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide4\[9\] print.vhd(849) " "Inferred latch for \"posX_asteroide4\[9\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[0\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[0\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[1\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[1\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[2\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[2\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[3\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[3\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[4\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[4\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122171 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[5\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[5\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[6\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[6\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[7\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[7\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[8\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[8\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide3\[9\] print.vhd(849) " "Inferred latch for \"posX_asteroide3\[9\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[0\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[0\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[1\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[1\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[2\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[2\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[3\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[3\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[4\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[4\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[5\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[5\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[6\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[6\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[7\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[7\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[8\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[8\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide2\[9\] print.vhd(849) " "Inferred latch for \"posX_asteroide2\[9\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[0\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[0\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[1\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[1\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[2\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[2\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[3\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[3\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[4\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[4\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[5\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[5\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[6\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[6\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[7\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[7\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[8\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[8\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide1\[9\] print.vhd(849) " "Inferred latch for \"posX_asteroide1\[9\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[0\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[0\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[1\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[1\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[2\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[2\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[3\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[3\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[4\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[4\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[5\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[5\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[6\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[6\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[7\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[7\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[8\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[8\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posX_asteroide0\[9\] print.vhd(849) " "Inferred latch for \"posX_asteroide0\[9\]\" at print.vhd(849)" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 849 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746122187 "|juego|print:print_cuadrado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random print:print_cuadrado\|random:generar_random " "Elaborating entity \"random\" for hierarchy \"print:print_cuadrado\|random:generar_random\"" {  } { { "print.vhd" "generar_random" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746122625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorPrint print:print_cuadrado\|divisorPrint:divisor_25 " "Elaborating entity \"divisorPrint\" for hierarchy \"print:print_cuadrado\|divisorPrint:divisor_25\"" {  } { { "print.vhd" "divisor_25" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746122625 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult1\"" {  } { { "print.vhd" "Mult1" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1248 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult0\"" {  } { { "print.vhd" "Mult0" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1248 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult3\"" {  } { { "print.vhd" "Mult3" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1249 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult2\"" {  } { { "print.vhd" "Mult2" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1249 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult5\"" {  } { { "print.vhd" "Mult5" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1250 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult4\"" {  } { { "print.vhd" "Mult4" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1250 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult7\"" {  } { { "print.vhd" "Mult7" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1251 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult6\"" {  } { { "print.vhd" "Mult6" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1251 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult9\"" {  } { { "print.vhd" "Mult9" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult8\"" {  } { { "print.vhd" "Mult8" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1252 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult11\"" {  } { { "print.vhd" "Mult11" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult10\"" {  } { { "print.vhd" "Mult10" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult13\"" {  } { { "print.vhd" "Mult13" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1254 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult12\"" {  } { { "print.vhd" "Mult12" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1254 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult15\"" {  } { { "print.vhd" "Mult15" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "print:print_cuadrado\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"print:print_cuadrado\|Mult14\"" {  } { { "print.vhd" "Mult14" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1255 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Div0\"" {  } { { "print.vhd" "Div0" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1072 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Mod0\"" {  } { { "print.vhd" "Mod0" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Div1\"" {  } { { "print.vhd" "Div1" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "print:print_cuadrado\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"print:print_cuadrado\|Mod1\"" {  } { { "print.vhd" "Mod1" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746132421 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542746132421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_mult:Mult1\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1248 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746132546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_mult:Mult1 " "Instantiated megafunction \"print:print_cuadrado\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132546 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1248 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542746132546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746132624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746132624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Div0\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1072 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746132889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Div0 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746132889 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1072 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542746132889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746132952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746132952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746132999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746132999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/alt_u_div_ohe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Mod0\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746133202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Mod0 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133202 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542746133202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/lpm_divide_2nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/alt_u_div_cke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Div1\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746133389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Div1 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133389 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542746133389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542746133561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746133561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "print:print_cuadrado\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"print:print_cuadrado\|lpm_divide:Mod1\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746133577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "print:print_cuadrado\|lpm_divide:Mod1 " "Instantiated megafunction \"print:print_cuadrado\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746133577 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542746133577 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1255 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult14|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult14\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1255 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult14|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1255 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult15|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult15\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1255 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult15|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1254 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult12|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult12\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1254 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult12|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1254 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult13|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult13\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1254 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult13|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1253 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult10|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult10\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1253 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult10|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1253 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult11|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult11\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1253 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult11|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1252 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult8|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult8\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1252 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult8|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1252 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult9|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult9\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1252 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult9|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1251 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult6|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult6\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1251 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult6|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1251 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult7|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult7\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1251 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult7|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1250 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult4|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult4\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1250 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult4|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1250 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult5|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult5\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1250 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult5|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1249 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult2|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult2\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1249 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult2|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1249 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult3|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult3\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1249 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult3|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1248 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1248 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1248 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"print:print_cuadrado\|lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1248 -1 0 } } { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542746133811 "|juego|print:print_cuadrado|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542746133811 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542746133811 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1344 " "Ignored 1344 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1344 " "Ignored 1344 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1542746134717 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1542746134717 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[0\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[0\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[1\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[1\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[2\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[2\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[3\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[3\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[4\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[4\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[5\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[5\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[6\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[6\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[7\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[7\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[9\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[9\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[10\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[10\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero1\[11\] print:print_cuadrado\|color_numero1\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero1\[11\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero1\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[0\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[0\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[1\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[1\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[2\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[2\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[3\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[3\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[4\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[4\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[5\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[5\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[6\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[6\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[7\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[7\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[9\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[9\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[10\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[10\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero2\[11\] print:print_cuadrado\|color_numero2\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero2\[11\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero2\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[10\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[10\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[9\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[9\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[7\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[7\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[6\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[6\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[5\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[5\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[4\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[4\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[3\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[3\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[2\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[2\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[1\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[1\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[0\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[0\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "print:print_cuadrado\|color_numero3\[11\] print:print_cuadrado\|color_numero3\[8\] " "Duplicate LATCH primitive \"print:print_cuadrado\|color_numero3\[11\]\" merged with LATCH primitive \"print:print_cuadrado\|color_numero3\[8\]\"" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542746134749 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1542746134749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "print:print_cuadrado\|color_numero1\[8\] " "Latch print:print_cuadrado\|color_numero1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA print:print_cuadrado\|Equal14~synth " "Ports D and ENA on the latch are fed by the same signal print:print_cuadrado\|Equal14~synth" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1056 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542746134749 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1044 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542746134749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "print:print_cuadrado\|color_numero2\[8\] " "Latch print:print_cuadrado\|color_numero2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA print:print_cuadrado\|Equal25~synth " "Ports D and ENA on the latch are fed by the same signal print:print_cuadrado\|Equal25~synth" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1092 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542746134749 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1080 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542746134749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "print:print_cuadrado\|color_numero3\[8\] " "Latch print:print_cuadrado\|color_numero3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA print:print_cuadrado\|destruidos\[0\] " "Ports D and ENA on the latch are fed by the same signal print:print_cuadrado\|destruidos\[0\]" {  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 773 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542746134749 ""}  } { { "print.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/print.vhd" 1117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542746134749 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542746139936 "|juego|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542746139936 "|juego|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542746139936 "|juego|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "juego.vhd" "" { Text "D:/Facultad/7 semestre/Diseño VLSI/Proyecto/FPGAVideogame/juego.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542746139936 "|juego|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542746139936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542746140342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542746161856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542746161856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5858 " "Implemented 5858 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542746162153 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542746162153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5731 " "Implemented 5731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542746162153 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "96 " "Implemented 96 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1542746162153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542746162153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542746162200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 14:36:02 2018 " "Processing ended: Tue Nov 20 14:36:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542746162200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542746162200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542746162200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542746162200 ""}
