INFO: [VRFC 10-163] Analyzing VHDL file "C:/EGH400_1_Thesis/src/design/DSP_TD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSP_TD'
WARNING: [VRFC 10-3093] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:243]
WARNING: [VRFC 10-3093] actual for formal port 'sclr' is neither a static name nor a globally static expression [C:/EGH400_1_Thesis/src/design/DSP_TD.vhd:253]
