{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551865089550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551865089588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 17:38:08 2019 " "Processing started: Wed Mar 06 17:38:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551865089588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865089588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SEA -c SEA " "Command: quartus_map --read_settings_files=on --write_settings_files=off SEA -c SEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865089588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551865092673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551865092674 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_timer.v(53) " "Verilog HDL Expression warning at control_timer.v(53): truncated literal to match 8 bits" {  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551865120513 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 control_timer.v(57) " "Verilog HDL Expression warning at control_timer.v(57): truncated literal to match 8 bits" {  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551865120514 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "nominal_top.v(269) " "Verilog HDL Module Instantiation warning at nominal_top.v(269): ignored dangling comma in List of Port Connections" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 269 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551865120514 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "nominal_top.v(278) " "Verilog HDL Module Instantiation warning at nominal_top.v(278): ignored dangling comma in List of Port Connections" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 278 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1551865120515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/nominal_top.v 6 6 " "Found 6 design units, including 6 entities, in source file controller/nominal_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_adder " "Found entity 1: fixed_adder" {  } { { "arithmatic/fixed_adder.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120520 ""} { "Info" "ISGN_ENTITY_NAME" "2 fixed_multiplier " "Found entity 2: fixed_multiplier" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120520 ""} { "Info" "ISGN_ENTITY_NAME" "3 smc_ob_ctrl " "Found entity 3: smc_ob_ctrl" {  } { { "controller/SMC_Observe/SMC_obv_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120520 ""} { "Info" "ISGN_ENTITY_NAME" "4 smc_obv_ob " "Found entity 4: smc_obv_ob" {  } { { "controller/SMC_Observe/SMC_obv_ob.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120520 ""} { "Info" "ISGN_ENTITY_NAME" "5 control_timer " "Found entity 5: control_timer" {  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120520 ""} { "Info" "ISGN_ENTITY_NAME" "6 nominal_top " "Found entity 6: nominal_top" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SEA " "Found entity 1: SEA" {  } { { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_M " "Found entity 1: PLL_M" {  } { { "PLL_M.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PLL_M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120538 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FREQ controller/controller_defines.v 7 PULSE.v(28) " "Verilog HDL macro warning at PULSE.v(28): overriding existing definition for macro \"FREQ\", which was defined in \"controller/controller_defines.v\", line 7" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1551865120543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 PULSE " "Found entity 1: PULSE" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120545 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Rst_n.v(33) " "Verilog HDL Expression warning at Rst_n.v(33): truncated literal to match 4 bits" {  } { { "Rst_n.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/Rst_n.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551865120553 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Rst_n.v(35) " "Verilog HDL Expression warning at Rst_n.v(35): truncated literal to match 4 bits" {  } { { "Rst_n.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/Rst_n.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551865120553 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Rst_n.v(40) " "Verilog HDL Expression warning at Rst_n.v(40): truncated literal to match 4 bits" {  } { { "Rst_n.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/Rst_n.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1551865120553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_n.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 rst_n " "Found entity 1: rst_n" {  } { { "Rst_n.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/Rst_n.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120555 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.v " "Can't analyze file -- file test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551865120629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120643 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/output_files/fifocontrol.v " "Can't analyze file -- file output_files/output_files/fifocontrol.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551865120652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs485.v 1 1 " "Found 1 design units, including 1 entities, in source file rs485.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs485 " "Found entity 1: rs485" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120664 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FREQ controller/controller_defines.v 7 driver.v(28) " "Verilog HDL macro warning at driver.v(28): overriding existing definition for macro \"FREQ\", which was defined in \"controller/controller_defines.v\", line 7" {  } { { "driver.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/driver.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1551865120672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.v 1 1 " "Found 1 design units, including 1 entities, in source file driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRIVER " "Found entity 1: DRIVER" {  } { { "driver.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/driver.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode1.v 1 1 " "Found 1 design units, including 1 entities, in source file decode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE1 " "Found entity 1: DECODE1" {  } { { "DECODE1.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865120692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865120692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEA " "Elaborating entity \"SEA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551865126318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PULSE PULSE:inst6 " "Elaborating entity \"PULSE\" for hierarchy \"PULSE:inst6\"" {  } { { "SEA.bdf" "inst6" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 336 1712 1912 512 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865126322 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rate PULSE.v(68) " "Verilog HDL Always Construct warning at PULSE.v(68): inferring latch(es) for variable \"rate\", which holds its previous value in one or more paths through the always construct" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865126324 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[0\] PULSE.v(68) " "Inferred latch for \"rate\[0\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[1\] PULSE.v(68) " "Inferred latch for \"rate\[1\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[2\] PULSE.v(68) " "Inferred latch for \"rate\[2\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[3\] PULSE.v(68) " "Inferred latch for \"rate\[3\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[4\] PULSE.v(68) " "Inferred latch for \"rate\[4\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[5\] PULSE.v(68) " "Inferred latch for \"rate\[5\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[6\] PULSE.v(68) " "Inferred latch for \"rate\[6\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[7\] PULSE.v(68) " "Inferred latch for \"rate\[7\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[8\] PULSE.v(68) " "Inferred latch for \"rate\[8\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[9\] PULSE.v(68) " "Inferred latch for \"rate\[9\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[10\] PULSE.v(68) " "Inferred latch for \"rate\[10\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126325 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[11\] PULSE.v(68) " "Inferred latch for \"rate\[11\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126326 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[12\] PULSE.v(68) " "Inferred latch for \"rate\[12\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126326 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[13\] PULSE.v(68) " "Inferred latch for \"rate\[13\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126326 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[14\] PULSE.v(68) " "Inferred latch for \"rate\[14\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126326 "|SEA|PULSE:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rate\[15\] PULSE.v(68) " "Inferred latch for \"rate\[15\]\" at PULSE.v(68)" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126326 "|SEA|PULSE:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nominal_top nominal_top:inst55 " "Elaborating entity \"nominal_top\" for hierarchy \"nominal_top:inst55\"" {  } { { "SEA.bdf" "inst55" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 336 1240 1456 576 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865126333 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rd_req nominal_top.v(77) " "Verilog HDL warning at nominal_top.v(77): object rd_req used but never assigned" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 77 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1551865126335 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tama_temp nominal_top.v(92) " "Verilog HDL or VHDL warning at nominal_top.v(92): object \"tama_temp\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865126335 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tama_temp_r nominal_top.v(92) " "Verilog HDL or VHDL warning at nominal_top.v(92): object \"tama_temp_r\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865126335 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "used_info nominal_top.v(136) " "Verilog HDL or VHDL warning at nominal_top.v(136): object \"used_info\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865126336 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_fifo nominal_top.v(138) " "Verilog HDL or VHDL warning at nominal_top.v(138): object \"db_fifo\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865126336 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "u_debug nominal_top.v(153) " "Verilog HDL warning at nominal_top.v(153): object u_debug used but never assigned" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 153 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1551865126336 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_debug_buffer nominal_top.v(154) " "Verilog HDL or VHDL warning at nominal_top.v(154): object \"u_debug_buffer\" assigned a value but never read" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865126336 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 16 nominal_top.v(307) " "Verilog HDL assignment warning at nominal_top.v(307): truncated value with size 25 to match size of target (16)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865126347 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nominal_top.v(339) " "Verilog HDL assignment warning at nominal_top.v(339): truncated value with size 32 to match size of target (16)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865126349 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nominal_top.v(383) " "Verilog HDL assignment warning at nominal_top.v(383): truncated value with size 32 to match size of target (16)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865126349 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nominal_top.v(386) " "Verilog HDL assignment warning at nominal_top.v(386): truncated value with size 32 to match size of target (16)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865126349 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdfifobegin nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"rdfifobegin\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865126382 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_clr nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"fifo_clr\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865126382 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865126382 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pul_enable_out nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"pul_enable_out\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865126382 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "theta_d nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"theta_d\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865126384 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ddtheta_d nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"ddtheta_d\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865126384 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dtheta_d nominal_top.v(471) " "Verilog HDL Always Construct warning at nominal_top.v(471): inferring latch(es) for variable \"dtheta_d\", which holds its previous value in one or more paths through the always construct" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865126384 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "u_debug\[15..0\] 0 nominal_top.v(153) " "Net \"u_debug\[15..0\]\" at nominal_top.v(153) has no driver or initial value, using a default initial value '0'" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 153 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1551865126408 "|SEA|nominal_top:inst55"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_req 0 nominal_top.v(77) " "Net \"rd_req\" at nominal_top.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1551865126409 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[0\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[0\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126421 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[1\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[1\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126421 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[2\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[2\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126421 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[3\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[3\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126421 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[4\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[4\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126421 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[5\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[5\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126421 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[6\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[6\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126421 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[7\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[7\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126422 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[8\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[8\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126422 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[9\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[9\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126422 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[10\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[10\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126422 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[11\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[11\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126422 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[12\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[12\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126422 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[13\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[13\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126422 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[14\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[14\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126422 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dtheta_d\[15\] nominal_top.v(471) " "Inferred latch for \"dtheta_d\[15\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126423 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[0\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[0\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126423 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[1\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[1\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126423 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[2\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[2\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126423 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[3\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[3\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[4\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[4\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[5\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[5\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[6\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[6\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[7\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[7\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[8\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[8\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[9\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[9\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[10\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[10\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[11\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[11\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[12\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[12\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[13\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[13\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[14\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[14\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ddtheta_d\[15\] nominal_top.v(471) " "Inferred latch for \"ddtheta_d\[15\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126424 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[0\] nominal_top.v(471) " "Inferred latch for \"theta_d\[0\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126425 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[1\] nominal_top.v(471) " "Inferred latch for \"theta_d\[1\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126426 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[2\] nominal_top.v(471) " "Inferred latch for \"theta_d\[2\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126426 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[3\] nominal_top.v(471) " "Inferred latch for \"theta_d\[3\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126426 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[4\] nominal_top.v(471) " "Inferred latch for \"theta_d\[4\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126426 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[5\] nominal_top.v(471) " "Inferred latch for \"theta_d\[5\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[6\] nominal_top.v(471) " "Inferred latch for \"theta_d\[6\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[7\] nominal_top.v(471) " "Inferred latch for \"theta_d\[7\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[8\] nominal_top.v(471) " "Inferred latch for \"theta_d\[8\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[9\] nominal_top.v(471) " "Inferred latch for \"theta_d\[9\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[10\] nominal_top.v(471) " "Inferred latch for \"theta_d\[10\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[11\] nominal_top.v(471) " "Inferred latch for \"theta_d\[11\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[12\] nominal_top.v(471) " "Inferred latch for \"theta_d\[12\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[13\] nominal_top.v(471) " "Inferred latch for \"theta_d\[13\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[14\] nominal_top.v(471) " "Inferred latch for \"theta_d\[14\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "theta_d\[15\] nominal_top.v(471) " "Inferred latch for \"theta_d\[15\]\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pul_enable_out nominal_top.v(471) " "Inferred latch for \"pul_enable_out\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126427 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start nominal_top.v(471) " "Inferred latch for \"start\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126428 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fifo_clr nominal_top.v(471) " "Inferred latch for \"fifo_clr\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126428 "|SEA|nominal_top:inst55"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdfifobegin nominal_top.v(471) " "Inferred latch for \"rdfifobegin\" at nominal_top.v(471)" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865126428 "|SEA|nominal_top:inst55"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_timer nominal_top:inst55\|control_timer:inst1 " "Elaborating entity \"control_timer\" for hierarchy \"nominal_top:inst55\|control_timer:inst1\"" {  } { { "controller/nominal_top.v" "inst1" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865126728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smc_ob_ctrl nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance " "Elaborating entity \"smc_ob_ctrl\" for hierarchy \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\"" {  } { { "controller/nominal_top.v" "smc_ob_ctrl_instance" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865126772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "obv SMC_obv_ctrl.v(27) " "Verilog HDL or VHDL warning at SMC_obv_ctrl.v(27): object \"obv\" assigned a value but never read" {  } { { "controller/SMC_Observe/SMC_obv_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865126773 "|SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_adder nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_adder:pipe1_1 " "Elaborating entity \"fixed_adder\" for hierarchy \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_adder:pipe1_1\"" {  } { { "controller/SMC_Observe/SMC_obv_ctrl.v" "pipe1_1" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865126846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_adder.v(28) " "Verilog HDL assignment warning at fixed_adder.v(28): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_adder.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865126877 "|SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_adder:pipe1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_multiplier nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3 " "Elaborating entity \"fixed_multiplier\" for hierarchy \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\"" {  } { { "controller/SMC_Observe/SMC_obv_ctrl.v" "pipe1_3" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ctrl.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865126906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_multiplier.v(23) " "Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865126938 "|SEA|nominal_top:inst55|smc_ob_ctrl:smc_ob_ctrl_instance|fixed_multiplier:pipe1_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smc_obv_ob nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance " "Elaborating entity \"smc_obv_ob\" for hierarchy \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\"" {  } { { "controller/nominal_top.v" "smc_obv_ob_instance" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865126967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_multiplier nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5 " "Elaborating entity \"fixed_multiplier\" for hierarchy \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\"" {  } { { "controller/SMC_Observe/SMC_obv_ob.v" "comb_5" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_multiplier.v(23) " "Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865127061 "|SEA|nominal_top:inst55|smc_obv_ob:smc_obv_ob_instance|fixed_multiplier:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_multiplier nominal_top:inst55\|fixed_multiplier:inst3 " "Elaborating entity \"fixed_multiplier\" for hierarchy \"nominal_top:inst55\|fixed_multiplier:inst3\"" {  } { { "controller/nominal_top.v" "inst3" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_multiplier.v(23) " "Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865127128 "|SEA|nominal_top:inst55|fixed_multiplier:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_adder nominal_top:inst55\|fixed_adder:intpl_error_inst " "Elaborating entity \"fixed_adder\" for hierarchy \"nominal_top:inst55\|fixed_adder:intpl_error_inst\"" {  } { { "controller/nominal_top.v" "intpl_error_inst" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_adder.v(28) " "Verilog HDL assignment warning at fixed_adder.v(28): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_adder.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_adder.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865127170 "|SEA|nominal_top:inst55|fixed_adder:intpl_error_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_multiplier nominal_top:inst55\|fixed_multiplier:intpl_temp_inst " "Elaborating entity \"fixed_multiplier\" for hierarchy \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\"" {  } { { "controller/nominal_top.v" "intpl_temp_inst" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fixed_multiplier.v(23) " "Verilog HDL assignment warning at fixed_multiplier.v(23): truncated value with size 32 to match size of target (1)" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865127212 "|SEA|nominal_top:inst55|fixed_multiplier:intpl_temp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:inst5 " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:inst5\"" {  } { { "SEA.bdf" "inst5" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 688 304 432 864 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DECODE:inst5\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"DECODE:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODE.v" "LPM_DECODE_component" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE:inst5\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"DECODE:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DECODE:inst5\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"DECODE:inst5\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127357 ""}  } { { "DECODE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865127357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lvf " "Found entity 1: decode_lvf" {  } { { "db/decode_lvf.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/decode_lvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865127470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865127470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lvf DECODE:inst5\|lpm_decode:LPM_DECODE_component\|decode_lvf:auto_generated " "Elaborating entity \"decode_lvf\" for hierarchy \"DECODE:inst5\|lpm_decode:LPM_DECODE_component\|decode_lvf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_n rst_n:inst4 " "Elaborating entity \"rst_n\" for hierarchy \"rst_n:inst4\"" {  } { { "SEA.bdf" "inst4" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 352 880 1040 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_M PLL_M:inst " "Elaborating entity \"PLL_M\" for hierarchy \"PLL_M:inst\"" {  } { { "SEA.bdf" "inst" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 88 288 528 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_M:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_M:inst\|altpll:altpll_component\"" {  } { { "PLL_M.v" "altpll_component" { Text "E:/FPGA/SEA/SEA_FPGA/PLL_M.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_M:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_M:inst\|altpll:altpll_component\"" {  } { { "PLL_M.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PLL_M.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_M:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_M:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865127595 ""}  } { { "PLL_M.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PLL_M.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865127595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_M_altpll " "Found entity 1: PLL_M_altpll" {  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865127707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865127707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_M_altpll PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated " "Elaborating entity \"PLL_M_altpll\" for hierarchy \"PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data fifo_data:inst20 " "Elaborating entity \"fifo_data\" for hierarchy \"fifo_data:inst20\"" {  } { { "SEA.bdf" "inst20" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865127724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_data:inst20\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\"" {  } { { "fifo_data.v" "dcfifo_component" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_data:inst20\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_data:inst20\|dcfifo:dcfifo_component\"" {  } { { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_data:inst20\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_data:inst20\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865128238 ""}  } { { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865128238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fcp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_fcp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fcp1 " "Found entity 1: dcfifo_fcp1" {  } { { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865128352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865128352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fcp1 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated " "Elaborating entity \"dcfifo_fcp1\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865128387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865128387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_fcp1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865128505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865128505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_fcp1.tdf" "rdptr_g1p" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865128610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865128610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_fcp1.tdf" "wrptr_g1p" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak61 " "Found entity 1: altsyncram_ak61" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865128728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865128728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ak61 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram " "Elaborating entity \"altsyncram_ak61\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\"" {  } { { "db/dcfifo_fcp1.tdf" "fifo_ram" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865128810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865128810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_fcp1.tdf" "rdaclr" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865128871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865128871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_fcp1.tdf" "rs_brp" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/alt_synch_pipe_mc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865128946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865128946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\"" {  } { { "db/dcfifo_fcp1.tdf" "rs_dgwp" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865128951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865129023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe13" { Text "E:/FPGA/SEA/SEA_FPGA/db/alt_synch_pipe_mc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\"" {  } { { "db/dcfifo_fcp1.tdf" "ws_dgrp" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865129244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_fcp1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865129453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_fcp1.tdf" "rdempty_eq_comp1_msb" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865129653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_fcp1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo_control.v 1 1 " "Using design file fifo_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_CONTROL " "Found entity 1: FIFO_CONTROL" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865129728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551865129728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_CONTROL FIFO_CONTROL:inst12 " "Elaborating entity \"FIFO_CONTROL\" for hierarchy \"FIFO_CONTROL:inst12\"" {  } { { "SEA.bdf" "inst12" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 600 1728 1928 776 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129737 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrcnt fifo_control.v(57) " "Verilog HDL or VHDL warning at fifo_control.v(57): object \"wrcnt\" assigned a value but never read" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "db_out fifo_control.v(64) " "Verilog HDL Always Construct warning at fifo_control.v(64): inferring latch(es) for variable \"db_out\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_control.v(119) " "Verilog HDL Case Statement information at fifo_control.v(119): all case item expressions in this case statement are onehot" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_req fifo_control.v(108) " "Verilog HDL Always Construct warning at fifo_control.v(108): inferring latch(es) for variable \"wr_req\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data fifo_control.v(108) " "Verilog HDL Always Construct warning at fifo_control.v(108): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] fifo_control.v(108) " "Inferred latch for \"wr_data\[0\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] fifo_control.v(108) " "Inferred latch for \"wr_data\[1\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] fifo_control.v(108) " "Inferred latch for \"wr_data\[2\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] fifo_control.v(108) " "Inferred latch for \"wr_data\[3\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] fifo_control.v(108) " "Inferred latch for \"wr_data\[4\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] fifo_control.v(108) " "Inferred latch for \"wr_data\[5\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] fifo_control.v(108) " "Inferred latch for \"wr_data\[6\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129741 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] fifo_control.v(108) " "Inferred latch for \"wr_data\[7\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129742 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[8\] fifo_control.v(108) " "Inferred latch for \"wr_data\[8\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129744 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[9\] fifo_control.v(108) " "Inferred latch for \"wr_data\[9\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129744 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[10\] fifo_control.v(108) " "Inferred latch for \"wr_data\[10\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129744 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[11\] fifo_control.v(108) " "Inferred latch for \"wr_data\[11\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129750 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[12\] fifo_control.v(108) " "Inferred latch for \"wr_data\[12\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[13\] fifo_control.v(108) " "Inferred latch for \"wr_data\[13\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[14\] fifo_control.v(108) " "Inferred latch for \"wr_data\[14\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[15\] fifo_control.v(108) " "Inferred latch for \"wr_data\[15\]\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_req fifo_control.v(108) " "Inferred latch for \"wr_req\" at fifo_control.v(108)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[0\] fifo_control.v(64) " "Inferred latch for \"db_out\[0\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[1\] fifo_control.v(64) " "Inferred latch for \"db_out\[1\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[2\] fifo_control.v(64) " "Inferred latch for \"db_out\[2\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[3\] fifo_control.v(64) " "Inferred latch for \"db_out\[3\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[4\] fifo_control.v(64) " "Inferred latch for \"db_out\[4\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129751 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[5\] fifo_control.v(64) " "Inferred latch for \"db_out\[5\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[6\] fifo_control.v(64) " "Inferred latch for \"db_out\[6\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[7\] fifo_control.v(64) " "Inferred latch for \"db_out\[7\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[8\] fifo_control.v(64) " "Inferred latch for \"db_out\[8\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[9\] fifo_control.v(64) " "Inferred latch for \"db_out\[9\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[10\] fifo_control.v(64) " "Inferred latch for \"db_out\[10\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[11\] fifo_control.v(64) " "Inferred latch for \"db_out\[11\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[12\] fifo_control.v(64) " "Inferred latch for \"db_out\[12\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[13\] fifo_control.v(64) " "Inferred latch for \"db_out\[13\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[14\] fifo_control.v(64) " "Inferred latch for \"db_out\[14\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129752 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "db_out\[15\] fifo_control.v(64) " "Inferred latch for \"db_out\[15\]\" at fifo_control.v(64)" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129753 "|SEA|FIFO_CONTROL:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs485 rs485:inst14 " "Elaborating entity \"rs485\" for hierarchy \"rs485:inst14\"" {  } { { "SEA.bdf" "inst14" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 80 1704 1904 288 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129756 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_id rs485.v(66) " "Verilog HDL or VHDL warning at rs485.v(66): object \"end_id\" assigned a value but never read" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865129776 "|SEA|rs485:inst14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multi_turn_data rs485.v(67) " "Verilog HDL or VHDL warning at rs485.v(67): object \"multi_turn_data\" assigned a value but never read" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865129776 "|SEA|rs485:inst14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error rs485.v(68) " "Verilog HDL or VHDL warning at rs485.v(68): object \"error\" assigned a value but never read" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865129776 "|SEA|rs485:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "startrecode rs485.v(156) " "Verilog HDL Always Construct warning at rs485.v(156): inferring latch(es) for variable \"startrecode\", which holds its previous value in one or more paths through the always construct" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865129777 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "startrecode rs485.v(156) " "Inferred latch for \"startrecode\" at rs485.v(156)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129777 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[0\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[0\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129777 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[1\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[1\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129777 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[2\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[2\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129777 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[3\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[3\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129777 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[4\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[4\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129777 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[5\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[5\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129778 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[6\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[6\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129778 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[7\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[7\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129778 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[8\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[8\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129778 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[9\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[9\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129778 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[10\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[10\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129779 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[11\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[11\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129779 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[12\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[12\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129779 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[13\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[13\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129780 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[14\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[14\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129780 "|SEA|rs485:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tama_zero\[0\]\[15\] rs485.v(108) " "Inferred latch for \"tama_zero\[0\]\[15\]\" at rs485.v(108)" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865129780 "|SEA|rs485:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE1 DECODE1:inst16 " "Elaborating entity \"DECODE1\" for hierarchy \"DECODE1:inst16\"" {  } { { "SEA.bdf" "inst16" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 560 304 432 672 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DECODE1:inst16\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"DECODE1:inst16\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODE1.v" "LPM_DECODE_component" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE1.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE1:inst16\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"DECODE1:inst16\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODE1.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE1.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865129818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DECODE1:inst16\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"DECODE1:inst16\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865129818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865129818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865129818 ""}  } { { "DECODE1.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/DECODE1.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865129818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9bf " "Found entity 1: decode_9bf" {  } { { "db/decode_9bf.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/decode_9bf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865130071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9bf DECODE1:inst16\|lpm_decode:LPM_DECODE_component\|decode_9bf:auto_generated " "Elaborating entity \"decode_9bf\" for hierarchy \"DECODE1:inst16\|lpm_decode:LPM_DECODE_component\|decode_9bf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865130073 ""}
{ "Warning" "WSGN_SEARCH_FILE" "baudrate_ctrl.v 1 1 " "Using design file baudrate_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_ctrl " "Found entity 1: baudrate_ctrl" {  } { { "baudrate_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865130141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551865130141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_ctrl baudrate_ctrl:inst9 " "Elaborating entity \"baudrate_ctrl\" for hierarchy \"baudrate_ctrl:inst9\"" {  } { { "SEA.bdf" "inst9" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 128 1248 1416 208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865130143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 baudrate_ctrl.v(51) " "Verilog HDL assignment warning at baudrate_ctrl.v(51): truncated value with size 12 to match size of target (1)" {  } { { "baudrate_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865130145 "|SEA|baudrate_ctrl:inst9"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ab_8.v(115) " "Verilog HDL information at ab_8.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1551865130301 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ab_8.v 1 1 " "Using design file ab_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AB_8 " "Found entity 1: AB_8" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865130303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551865130303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AB_8 AB_8:inst56 " "Elaborating entity \"AB_8\" for hierarchy \"AB_8:inst56\"" {  } { { "SEA.bdf" "inst56" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 1096 1928 2128 1336 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865130311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_ratio ab_8.v(72) " "Verilog HDL or VHDL warning at ab_8.v(72): object \"count_ratio\" assigned a value but never read" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551865130315 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ab_8.v(129) " "Verilog HDL Case Statement information at ab_8.v(129): all case item expressions in this case statement are onehot" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1551865130316 "|SEA|AB_8:inst56"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "ab_8.v(137) " "Verilog HDL warning at ab_8.v(137): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_low ab_8.v(115) " "Verilog HDL Always Construct warning at ab_8.v(115): inferring latch(es) for variable \"zero_low\", which holds its previous value in one or more paths through the always construct" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 ab_8.v(154) " "Verilog HDL assignment warning at ab_8.v(154): truncated value with size 48 to match size of target (16)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[0\] ab_8.v(128) " "Inferred latch for \"zero_low\[0\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[1\] ab_8.v(128) " "Inferred latch for \"zero_low\[1\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[2\] ab_8.v(128) " "Inferred latch for \"zero_low\[2\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[3\] ab_8.v(128) " "Inferred latch for \"zero_low\[3\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[4\] ab_8.v(128) " "Inferred latch for \"zero_low\[4\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[5\] ab_8.v(128) " "Inferred latch for \"zero_low\[5\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130317 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[6\] ab_8.v(128) " "Inferred latch for \"zero_low\[6\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[7\] ab_8.v(128) " "Inferred latch for \"zero_low\[7\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[8\] ab_8.v(128) " "Inferred latch for \"zero_low\[8\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[9\] ab_8.v(128) " "Inferred latch for \"zero_low\[9\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[10\] ab_8.v(128) " "Inferred latch for \"zero_low\[10\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[11\] ab_8.v(128) " "Inferred latch for \"zero_low\[11\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[12\] ab_8.v(128) " "Inferred latch for \"zero_low\[12\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[13\] ab_8.v(128) " "Inferred latch for \"zero_low\[13\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[14\] ab_8.v(128) " "Inferred latch for \"zero_low\[14\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_low\[15\] ab_8.v(128) " "Inferred latch for \"zero_low\[15\]\" at ab_8.v(128)" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865130319 "|SEA|AB_8:inst56"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_ctrl.v 1 1 " "Using design file spi_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl " "Found entity 1: spi_ctrl" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865130373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551865130373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl spi_ctrl:inst18 " "Elaborating entity \"spi_ctrl\" for hierarchy \"spi_ctrl:inst18\"" {  } { { "SEA.bdf" "inst18" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 840 1712 1888 1016 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865130375 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[0\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 40 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[1\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 70 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[2\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 100 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[3\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 130 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[4\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 160 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[5\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 190 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[6\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 220 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[7\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 250 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[8\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 280 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[9\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 310 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[10\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 340 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[11\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 370 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[12\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 400 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[13\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 430 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[14\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 460 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[15\] " "Synthesized away node \"fifo_data:inst20\|dcfifo:dcfifo_component\|dcfifo_fcp1:auto_generated\|altsyncram_ak61:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_ak61.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_ak61.tdf" 490 2 0 } } { "db/dcfifo_fcp1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/dcfifo_fcp1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "fifo_data.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_data.v" 92 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 656 1256 1432 888 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865131316 "|SEA|fifo_data:inst20|dcfifo:dcfifo_component|dcfifo_fcp1:auto_generated|altsyncram_ak61:fifo_ram|ram_block9a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1551865131316 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1551865131316 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nominal_top:inst55\|delay_theta_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nominal_top:inst55\|delay_theta_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551865139564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551865139564 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1551865139564 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139564 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551865139564 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|fixed_multiplier:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|fixed_multiplier:inst3\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AB_8:inst56\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AB_8:inst56\|Mult0\"" {  } { { "ab_8.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 153 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "Mult0" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865139567 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1551865139567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|altshift_taps:delay_theta_r_rtl_0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|altshift_taps:delay_theta_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865139822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|altshift_taps:delay_theta_r_rtl_0 " "Instantiated megafunction \"nominal_top:inst55\|altshift_taps:delay_theta_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865139822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865139822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865139822 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865139822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_slm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_slm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_slm " "Found entity 1: shift_taps_slm" {  } { { "db/shift_taps_slm.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/shift_taps_slm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865139915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865139915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2b1 " "Found entity 1: altsyncram_c2b1" {  } { { "db/altsyncram_c2b1.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/altsyncram_c2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865140167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865140167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpf " "Found entity 1: cntr_cpf" {  } { { "db/cntr_cpf.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cntr_cpf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865140303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865140303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39h " "Found entity 1: cntr_39h" {  } { { "db/cntr_39h.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/cntr_39h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865140417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865140417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|fixed_multiplier:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:inst3\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865140520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|fixed_multiplier:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|fixed_multiplier:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140520 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865140520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o9t " "Found entity 1: mult_o9t" {  } { { "db/mult_o9t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_o9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865140675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865140675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AB_8:inst56\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AB_8:inst56\|lpm_mult:Mult0\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865140708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AB_8:inst56\|lpm_mult:Mult0 " "Instantiated megafunction \"AB_8:inst56\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140708 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865140708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vgt " "Found entity 1: mult_vgt" {  } { { "db/mult_vgt.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_vgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865140801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865140801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865140989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865140989 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865140989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hat " "Found entity 1: mult_hat" {  } { { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865141118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865141118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865141194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe4_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 30 " "Parameter \"LPM_WIDTHA\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141195 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865141195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e9t " "Found entity 1: mult_e9t" {  } { { "db/mult_e9t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_e9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865141313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865141313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865141414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865141414 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865141414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865141538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865141624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865141726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/add_sub_ckh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865141840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865141840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865141862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865141968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865141968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865141983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865142000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865142099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865142099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"nominal_top:inst55\|fixed_multiplier:intpl_temp_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865142173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865142203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142203 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865142203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_58t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_58t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_58t " "Found entity 1: mult_58t" {  } { { "db/mult_58t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_58t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865142316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865142316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865142376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe2_2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142376 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865142376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_79t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_79t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_79t " "Found entity 1: mult_79t" {  } { { "db/mult_79t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_79t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865142482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865142482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865142546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142547 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865142547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_28t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_28t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_28t " "Found entity 1: mult_28t" {  } { { "db/mult_28t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_28t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865142681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865142681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865142733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142734 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865142734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k8t " "Found entity 1: mult_k8t" {  } { { "db/mult_k8t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_k8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865142833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865142833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|lpm_mult:Mult0\"" {  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865142897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|lpm_mult:Mult0 " "Instantiated megafunction \"nominal_top:inst55\|smc_ob_ctrl:smc_ob_ctrl_instance\|fixed_multiplier:pipe1_3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 28 " "Parameter \"LPM_WIDTHA\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865142897 ""}  } { { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865142897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h9t " "Found entity 1: mult_h9t" {  } { { "db/mult_h9t.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_h9t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865142989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865142989 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 16 " "Used 16 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1551865143748 ""} { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1551865143748 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1551865143748 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|mac_out4 " "DSP block output node \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|mac_out4\"" {  } { { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } } { "controller/SMC_Observe/SMC_obv_ob.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v" 57 0 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 238 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 336 1240 1456 576 "inst55" "" } } } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865143748 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|mac_mult3 " "DSP block multiplier node \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|mac_mult3\"" {  } { { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } } { "controller/SMC_Observe/SMC_obv_ob.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v" 57 0 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 238 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 336 1240 1456 576 "inst55" "" } } } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865143748 ""}  } { { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "arithmatic/fixed_multiplier.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/arithmatic/fixed_multiplier.v" 20 -1 0 } } { "controller/SMC_Observe/SMC_obv_ob.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/SMC_Observe/SMC_obv_ob.v" 57 0 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 238 0 0 } } { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 336 1240 1456 576 "inst55" "" } } } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143748 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1551865143748 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1551865143748 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1551865143748 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1551865143748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865143976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 7 " "Parameter \"dataa_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 2 " "Parameter \"datab_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 9 " "Parameter \"output_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865143976 ""}  } { { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865143976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\", which is child of megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "alt_mac_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 286 3 0 } } { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144111 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } } { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 396 9 0 } } { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865144639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865144639 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030 nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } } { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00032 nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } } { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 48 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 62 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865144912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"nominal_top:inst55\|smc_obv_ob:smc_obv_ob_instance\|fixed_multiplier:comb_1_1\|lpm_mult:Mult0\|mult_hat:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 9 " "Parameter \"dataa_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 9 " "Parameter \"output_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865144913 ""}  } { { "db/mult_hat.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mult_hat.tdf" 62 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551865144913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_2p82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_2p82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_2p82 " "Found entity 1: mac_out_2p82" {  } { { "db/mac_out_2p82.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/mac_out_2p82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551865145051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865145051 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551865145916 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "380 " "Ignored 380 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "380 " "Ignored 380 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1551865146302 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1551865146302 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PULSE:inst6\|rate " "Inserted always-enabled tri-state buffer between \"PULSE:inst6\|rate\" and its non-tri-state driver." {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1551865146327 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1551865146327 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[1\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[1\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[2\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[2\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[3\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[3\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[4\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[4\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[5\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[5\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[6\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[6\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[7\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[7\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[8\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[8\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[9\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[9\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[10\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[10\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[11\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[11\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[12\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[12\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[13\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[13\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[14\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[14\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[15\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[15\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "PULSE:inst6\|outdata\[0\] PULSE:inst6\|rate " "Removed fan-out from the always-disabled I/O buffer \"PULSE:inst6\|outdata\[0\]\" to the node \"PULSE:inst6\|rate\"" {  } { { "PULSE.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/PULSE.v" 44 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[15\] FSMC_DATA\[15\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[15\]\" to the node \"FSMC_DATA\[15\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[14\] FSMC_DATA\[14\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[14\]\" to the node \"FSMC_DATA\[14\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[13\] FSMC_DATA\[13\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[13\]\" to the node \"FSMC_DATA\[13\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[12\] FSMC_DATA\[12\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[12\]\" to the node \"FSMC_DATA\[12\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[11\] FSMC_DATA\[11\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[11\]\" to the node \"FSMC_DATA\[11\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[10\] FSMC_DATA\[10\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[10\]\" to the node \"FSMC_DATA\[10\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[9\] FSMC_DATA\[9\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[9\]\" to the node \"FSMC_DATA\[9\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[8\] FSMC_DATA\[8\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[8\]\" to the node \"FSMC_DATA\[8\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[7\] FSMC_DATA\[7\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[7\]\" to the node \"FSMC_DATA\[7\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[6\] FSMC_DATA\[6\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[6\]\" to the node \"FSMC_DATA\[6\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[5\] FSMC_DATA\[5\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[5\]\" to the node \"FSMC_DATA\[5\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[4\] FSMC_DATA\[4\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[4\]\" to the node \"FSMC_DATA\[4\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[3\] FSMC_DATA\[3\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[3\]\" to the node \"FSMC_DATA\[3\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[2\] FSMC_DATA\[2\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[2\]\" to the node \"FSMC_DATA\[2\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[1\] FSMC_DATA\[1\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[1\]\" to the node \"FSMC_DATA\[1\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FIFO_CONTROL:inst12\|data\[0\] FSMC_DATA\[0\] " "Removed fan-out from the always-disabled I/O buffer \"FIFO_CONTROL:inst12\|data\[0\]\" to the node \"FSMC_DATA\[0\]\"" {  } { { "fifo_control.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/fifo_control.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146368 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1551865146368 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[9\] nominal_top:inst55\|lowdata\[9\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[9\]\" to the node \"nominal_top:inst55\|lowdata\[9\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[8\] nominal_top:inst55\|lowdata\[8\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[8\]\" to the node \"nominal_top:inst55\|lowdata\[8\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[7\] nominal_top:inst55\|lowdata\[7\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[7\]\" to the node \"nominal_top:inst55\|lowdata\[7\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[6\] nominal_top:inst55\|lowdata\[6\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[6\]\" to the node \"nominal_top:inst55\|lowdata\[6\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[5\] nominal_top:inst55\|lowdata\[5\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[5\]\" to the node \"nominal_top:inst55\|lowdata\[5\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[4\] nominal_top:inst55\|lowdata\[4\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[4\]\" to the node \"nominal_top:inst55\|lowdata\[4\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[3\] nominal_top:inst55\|lowdata\[3\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[3\]\" to the node \"nominal_top:inst55\|lowdata\[3\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[2\] nominal_top:inst55\|lowdata\[2\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[2\]\" to the node \"nominal_top:inst55\|lowdata\[2\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[1\] nominal_top:inst55\|lowdata\[1\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[1\]\" to the node \"nominal_top:inst55\|lowdata\[1\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[0\] nominal_top:inst55\|lowdata\[0\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[0\]\" to the node \"nominal_top:inst55\|lowdata\[0\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[13\] nominal_top:inst55\|lowdata\[13\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[13\]\" to the node \"nominal_top:inst55\|lowdata\[13\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[12\] nominal_top:inst55\|lowdata\[12\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[12\]\" to the node \"nominal_top:inst55\|lowdata\[12\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[11\] nominal_top:inst55\|lowdata\[11\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[11\]\" to the node \"nominal_top:inst55\|lowdata\[11\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[10\] nominal_top:inst55\|lowdata\[10\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[10\]\" to the node \"nominal_top:inst55\|lowdata\[10\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[15\] nominal_top:inst55\|lowdata\[15\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[15\]\" to the node \"nominal_top:inst55\|lowdata\[15\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "rs485:inst14\|db\[14\] nominal_top:inst55\|lowdata\[14\] " "Converted the fan-out from the tri-state buffer \"rs485:inst14\|db\[14\]\" to the node \"nominal_top:inst55\|lowdata\[14\]\" into an OR gate" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1551865146399 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1551865146399 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "nominal_top:inst55\|start nominal_top:inst55\|pul_enable_out " "Duplicate LATCH primitive \"nominal_top:inst55\|start\" merged with LATCH primitive \"nominal_top:inst55\|pul_enable_out\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 134 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1551865146408 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1551865146408 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nominal_top:inst55\|pul_enable_out " "Latch nominal_top:inst55\|pul_enable_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nominal_top:inst55\|Equal4~synth " "Ports D and ENA on the latch are fed by the same signal nominal_top:inst55\|Equal4~synth" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 527 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551865146414 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 471 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551865146414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nominal_top:inst55\|rdfifobegin " "Latch nominal_top:inst55\|rdfifobegin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nominal_top:inst55\|Equal4~synth " "Ports D and ENA on the latch are fed by the same signal nominal_top:inst55\|Equal4~synth" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 527 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551865146414 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551865146414 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 106 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 288 -1 0 } } { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } } { "db/shift_taps_slm.tdf" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/shift_taps_slm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1551865146470 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1551865146470 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[7\] nominal_top:inst55\|stop_cnt\[7\]~_emulated nominal_top:inst55\|stop_cnt\[7\]~1 " "Register \"nominal_top:inst55\|stop_cnt\[7\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[7\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[7\]~1\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|nominal_top:inst55|stop_cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[6\] nominal_top:inst55\|stop_cnt\[6\]~_emulated nominal_top:inst55\|stop_cnt\[6\]~5 " "Register \"nominal_top:inst55\|stop_cnt\[6\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[6\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[6\]~5\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|nominal_top:inst55|stop_cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[4\] nominal_top:inst55\|stop_cnt\[4\]~_emulated nominal_top:inst55\|stop_cnt\[4\]~9 " "Register \"nominal_top:inst55\|stop_cnt\[4\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[4\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[4\]~9\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|nominal_top:inst55|stop_cnt[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[3\] nominal_top:inst55\|stop_cnt\[3\]~_emulated nominal_top:inst55\|stop_cnt\[3\]~13 " "Register \"nominal_top:inst55\|stop_cnt\[3\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[3\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[3\]~13\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|nominal_top:inst55|stop_cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[2\] nominal_top:inst55\|stop_cnt\[2\]~_emulated nominal_top:inst55\|stop_cnt\[2\]~17 " "Register \"nominal_top:inst55\|stop_cnt\[2\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[2\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[2\]~17\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|nominal_top:inst55|stop_cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[1\] nominal_top:inst55\|stop_cnt\[1\]~_emulated nominal_top:inst55\|stop_cnt\[1\]~21 " "Register \"nominal_top:inst55\|stop_cnt\[1\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[1\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[1\]~21\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|nominal_top:inst55|stop_cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[5\] nominal_top:inst55\|stop_cnt\[5\]~_emulated nominal_top:inst55\|stop_cnt\[5\]~25 " "Register \"nominal_top:inst55\|stop_cnt\[5\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[5\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[5\]~25\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|nominal_top:inst55|stop_cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nominal_top:inst55\|stop_cnt\[0\] nominal_top:inst55\|stop_cnt\[0\]~_emulated nominal_top:inst55\|stop_cnt\[0\]~29 " "Register \"nominal_top:inst55\|stop_cnt\[0\]\" is converted into an equivalent circuit using register \"nominal_top:inst55\|stop_cnt\[0\]~_emulated\" and latch \"nominal_top:inst55\|stop_cnt\[0\]~29\"" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|nominal_top:inst55|stop_cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[18\] AB_8:inst56\|count_raw\[18\]~_emulated AB_8:inst56\|count_raw\[18\]~1 " "Register \"AB_8:inst56\|count_raw\[18\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[18\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[18\]~1\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[19\] AB_8:inst56\|count_raw\[19\]~_emulated AB_8:inst56\|count_raw\[19\]~6 " "Register \"AB_8:inst56\|count_raw\[19\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[19\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[19\]~6\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[20\] AB_8:inst56\|count_raw\[20\]~_emulated AB_8:inst56\|count_raw\[20\]~11 " "Register \"AB_8:inst56\|count_raw\[20\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[20\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[20\]~11\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[21\] AB_8:inst56\|count_raw\[21\]~_emulated AB_8:inst56\|count_raw\[21\]~16 " "Register \"AB_8:inst56\|count_raw\[21\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[21\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[21\]~16\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[22\] AB_8:inst56\|count_raw\[22\]~_emulated AB_8:inst56\|count_raw\[22\]~21 " "Register \"AB_8:inst56\|count_raw\[22\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[22\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[22\]~21\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[23\] AB_8:inst56\|count_raw\[23\]~_emulated AB_8:inst56\|count_raw\[23\]~26 " "Register \"AB_8:inst56\|count_raw\[23\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[23\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[23\]~26\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[24\] AB_8:inst56\|count_raw\[24\]~_emulated AB_8:inst56\|count_raw\[24\]~31 " "Register \"AB_8:inst56\|count_raw\[24\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[24\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[24\]~31\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[25\] AB_8:inst56\|count_raw\[25\]~_emulated AB_8:inst56\|count_raw\[25\]~36 " "Register \"AB_8:inst56\|count_raw\[25\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[25\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[25\]~36\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[26\] AB_8:inst56\|count_raw\[26\]~_emulated AB_8:inst56\|count_raw\[26\]~41 " "Register \"AB_8:inst56\|count_raw\[26\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[26\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[26\]~41\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[27\] AB_8:inst56\|count_raw\[27\]~_emulated AB_8:inst56\|count_raw\[27\]~46 " "Register \"AB_8:inst56\|count_raw\[27\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[27\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[27\]~46\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[28\] AB_8:inst56\|count_raw\[28\]~_emulated AB_8:inst56\|count_raw\[28\]~51 " "Register \"AB_8:inst56\|count_raw\[28\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[28\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[28\]~51\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[29\] AB_8:inst56\|count_raw\[29\]~_emulated AB_8:inst56\|count_raw\[29\]~56 " "Register \"AB_8:inst56\|count_raw\[29\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[29\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[29\]~56\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[30\] AB_8:inst56\|count_raw\[30\]~_emulated AB_8:inst56\|count_raw\[30\]~61 " "Register \"AB_8:inst56\|count_raw\[30\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[30\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[30\]~61\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[31\] AB_8:inst56\|count_raw\[31\]~_emulated AB_8:inst56\|count_raw\[31\]~66 " "Register \"AB_8:inst56\|count_raw\[31\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[31\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[31\]~66\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[0\] AB_8:inst56\|count_raw\[0\]~_emulated AB_8:inst56\|count_raw\[0\]~71 " "Register \"AB_8:inst56\|count_raw\[0\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[0\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[0\]~71\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[1\] AB_8:inst56\|count_raw\[1\]~_emulated AB_8:inst56\|count_raw\[1\]~76 " "Register \"AB_8:inst56\|count_raw\[1\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[1\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[1\]~76\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[2\] AB_8:inst56\|count_raw\[2\]~_emulated AB_8:inst56\|count_raw\[2\]~81 " "Register \"AB_8:inst56\|count_raw\[2\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[2\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[2\]~81\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[3\] AB_8:inst56\|count_raw\[3\]~_emulated AB_8:inst56\|count_raw\[3\]~86 " "Register \"AB_8:inst56\|count_raw\[3\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[3\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[3\]~86\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[4\] AB_8:inst56\|count_raw\[4\]~_emulated AB_8:inst56\|count_raw\[4\]~91 " "Register \"AB_8:inst56\|count_raw\[4\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[4\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[4\]~91\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[5\] AB_8:inst56\|count_raw\[5\]~_emulated AB_8:inst56\|count_raw\[5\]~96 " "Register \"AB_8:inst56\|count_raw\[5\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[5\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[5\]~96\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[6\] AB_8:inst56\|count_raw\[6\]~_emulated AB_8:inst56\|count_raw\[6\]~101 " "Register \"AB_8:inst56\|count_raw\[6\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[6\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[6\]~101\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[7\] AB_8:inst56\|count_raw\[7\]~_emulated AB_8:inst56\|count_raw\[7\]~106 " "Register \"AB_8:inst56\|count_raw\[7\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[7\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[7\]~106\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[8\] AB_8:inst56\|count_raw\[8\]~_emulated AB_8:inst56\|count_raw\[8\]~111 " "Register \"AB_8:inst56\|count_raw\[8\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[8\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[8\]~111\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[9\] AB_8:inst56\|count_raw\[9\]~_emulated AB_8:inst56\|count_raw\[9\]~116 " "Register \"AB_8:inst56\|count_raw\[9\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[9\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[9\]~116\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[10\] AB_8:inst56\|count_raw\[10\]~_emulated AB_8:inst56\|count_raw\[10\]~121 " "Register \"AB_8:inst56\|count_raw\[10\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[10\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[10\]~121\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[11\] AB_8:inst56\|count_raw\[11\]~_emulated AB_8:inst56\|count_raw\[11\]~126 " "Register \"AB_8:inst56\|count_raw\[11\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[11\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[11\]~126\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[12\] AB_8:inst56\|count_raw\[12\]~_emulated AB_8:inst56\|count_raw\[12\]~131 " "Register \"AB_8:inst56\|count_raw\[12\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[12\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[12\]~131\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[13\] AB_8:inst56\|count_raw\[13\]~_emulated AB_8:inst56\|count_raw\[13\]~136 " "Register \"AB_8:inst56\|count_raw\[13\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[13\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[13\]~136\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[14\] AB_8:inst56\|count_raw\[14\]~_emulated AB_8:inst56\|count_raw\[14\]~141 " "Register \"AB_8:inst56\|count_raw\[14\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[14\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[14\]~141\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[15\] AB_8:inst56\|count_raw\[15\]~_emulated AB_8:inst56\|count_raw\[15\]~146 " "Register \"AB_8:inst56\|count_raw\[15\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[15\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[15\]~146\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[16\] AB_8:inst56\|count_raw\[16\]~_emulated AB_8:inst56\|count_raw\[16\]~151 " "Register \"AB_8:inst56\|count_raw\[16\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[16\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[16\]~151\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AB_8:inst56\|count_raw\[17\] AB_8:inst56\|count_raw\[17\]~_emulated AB_8:inst56\|count_raw\[17\]~156 " "Register \"AB_8:inst56\|count_raw\[17\]\" is converted into an equivalent circuit using register \"AB_8:inst56\|count_raw\[17\]~_emulated\" and latch \"AB_8:inst56\|count_raw\[17\]~156\"" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1551865146506 "|SEA|AB_8:inst56|count_raw[17]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1551865146506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551865149240 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[15\]~en High " "Register spi_ctrl:inst18\|db_out\[15\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[14\]~en High " "Register spi_ctrl:inst18\|db_out\[14\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[13\]~en High " "Register spi_ctrl:inst18\|db_out\[13\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[12\]~en High " "Register spi_ctrl:inst18\|db_out\[12\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[11\]~en High " "Register spi_ctrl:inst18\|db_out\[11\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[10\]~en High " "Register spi_ctrl:inst18\|db_out\[10\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[9\]~en High " "Register spi_ctrl:inst18\|db_out\[9\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[8\]~en High " "Register spi_ctrl:inst18\|db_out\[8\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[7\]~en High " "Register spi_ctrl:inst18\|db_out\[7\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[6\]~en High " "Register spi_ctrl:inst18\|db_out\[6\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[5\]~en High " "Register spi_ctrl:inst18\|db_out\[5\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[4\]~en High " "Register spi_ctrl:inst18\|db_out\[4\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[3\]~en High " "Register spi_ctrl:inst18\|db_out\[3\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[2\]~en High " "Register spi_ctrl:inst18\|db_out\[2\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[1\]~en High " "Register spi_ctrl:inst18\|db_out\[1\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_ctrl:inst18\|db_out\[0\]~en High " "Register spi_ctrl:inst18\|db_out\[0\]~en will power up to High" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 88 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1551865149558 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1551865149558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551865154244 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/SEA/SEA_FPGA/output_files/SEA.map.smsg " "Generated suppressed messages file E:/FPGA/SEA/SEA_FPGA/output_files/SEA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865154568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551865155134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551865155134 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSMC_ADDR\[7\] " "No output dependent on input pin \"FSMC_ADDR\[7\]\"" {  } { { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 376 0 176 392 "FSMC_ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865155616 "|SEA|FSMC_ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG1_Z " "No output dependent on input pin \"SIG1_Z\"" {  } { { "SEA.bdf" "" { Schematic "E:/FPGA/SEA/SEA_FPGA/SEA.bdf" { { 1416 -120 56 1432 "SIG1_Z" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865155616 "|SEA|SIG1_Z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1551865155616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3226 " "Implemented 3226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551865155616 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551865155616 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1551865155616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3139 " "Implemented 3139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551865155616 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551865155616 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551865155616 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1551865155616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551865155616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 208 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 208 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551865155758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 17:39:15 2019 " "Processing ended: Wed Mar 06 17:39:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551865155758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551865155758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551865155758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551865155758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1551865160318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551865160333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 17:39:17 2019 " "Processing started: Wed Mar 06 17:39:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551865160333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551865160333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SEA -c SEA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SEA -c SEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551865160334 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1551865160659 ""}
{ "Info" "0" "" "Project  = SEA" {  } {  } 0 0 "Project  = SEA" 0 0 "Fitter" 0 0 1551865160660 ""}
{ "Info" "0" "" "Revision = SEA" {  } {  } 0 0 "Revision = SEA" 0 0 "Fitter" 0 0 1551865160660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1551865163068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551865163070 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SEA EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"SEA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551865163601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551865164025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551865164025 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551865164322 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551865164322 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[2\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1551865164322 ""}  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 43 -1 0 } } { "" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1551865164322 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1551865164689 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551865165242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551865165242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1551865165242 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1551865165242 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551865165281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551865165281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551865165281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1551865165281 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1551865165281 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551865165330 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1551865165790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "138 " "The Timing Analyzer is analyzing 138 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1551865167596 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fcp1 " "Entity dcfifo_fcp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551865167602 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551865167602 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1551865167602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551865167624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1551865167625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551865167626 ""}  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551865167626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1551865167626 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SEA.sdc " "Synopsys Design Constraints File file not found: 'SEA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1551865167627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551865167627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1551865167629 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~61\|combout " "Node \"inst55\|stop_cnt~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167643 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[0\]~30\|datad " "Node \"inst55\|stop_cnt\[0\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167643 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[0\]~30\|combout " "Node \"inst55\|stop_cnt\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167643 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~61\|dataa " "Node \"inst55\|stop_cnt~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167643 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167643 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[17\]~157\|combout " "Node \"inst56\|count_raw\[17\]~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167644 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~258\|datab " "Node \"inst56\|count_raw~258\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167644 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~258\|combout " "Node \"inst56\|count_raw~258\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167644 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[17\]~157\|datac " "Node \"inst56\|count_raw\[17\]~157\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167644 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167644 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[16\]~152\|combout " "Node \"inst56\|count_raw\[16\]~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167644 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~257\|datab " "Node \"inst56\|count_raw~257\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167644 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~257\|combout " "Node \"inst56\|count_raw~257\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167644 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[16\]~152\|datac " "Node \"inst56\|count_raw\[16\]~152\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167644 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167644 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[15\]~147\|combout " "Node \"inst56\|count_raw\[15\]~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~256\|datab " "Node \"inst56\|count_raw~256\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~256\|combout " "Node \"inst56\|count_raw~256\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[15\]~147\|datac " "Node \"inst56\|count_raw\[15\]~147\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167645 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[14\]~142\|combout " "Node \"inst56\|count_raw\[14\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~255\|datab " "Node \"inst56\|count_raw~255\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~255\|combout " "Node \"inst56\|count_raw~255\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[14\]~142\|datac " "Node \"inst56\|count_raw\[14\]~142\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167645 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[13\]~137\|combout " "Node \"inst56\|count_raw\[13\]~137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~254\|datab " "Node \"inst56\|count_raw~254\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~254\|combout " "Node \"inst56\|count_raw~254\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[13\]~137\|datac " "Node \"inst56\|count_raw\[13\]~137\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167645 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[12\]~132\|combout " "Node \"inst56\|count_raw\[12\]~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~253\|datab " "Node \"inst56\|count_raw~253\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~253\|combout " "Node \"inst56\|count_raw~253\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[12\]~132\|datac " "Node \"inst56\|count_raw\[12\]~132\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167645 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167645 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[11\]~127\|combout " "Node \"inst56\|count_raw\[11\]~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~252\|datab " "Node \"inst56\|count_raw~252\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~252\|combout " "Node \"inst56\|count_raw~252\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[11\]~127\|datac " "Node \"inst56\|count_raw\[11\]~127\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[10\]~122\|combout " "Node \"inst56\|count_raw\[10\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~251\|datab " "Node \"inst56\|count_raw~251\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~251\|combout " "Node \"inst56\|count_raw~251\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[10\]~122\|datac " "Node \"inst56\|count_raw\[10\]~122\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[9\]~117\|combout " "Node \"inst56\|count_raw\[9\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~250\|datab " "Node \"inst56\|count_raw~250\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~250\|combout " "Node \"inst56\|count_raw~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[9\]~117\|datac " "Node \"inst56\|count_raw\[9\]~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[8\]~112\|combout " "Node \"inst56\|count_raw\[8\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~249\|datab " "Node \"inst56\|count_raw~249\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~249\|combout " "Node \"inst56\|count_raw~249\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[8\]~112\|datac " "Node \"inst56\|count_raw\[8\]~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[7\]~107\|combout " "Node \"inst56\|count_raw\[7\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~248\|datab " "Node \"inst56\|count_raw~248\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~248\|combout " "Node \"inst56\|count_raw~248\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[7\]~107\|datac " "Node \"inst56\|count_raw\[7\]~107\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[6\]~102\|combout " "Node \"inst56\|count_raw\[6\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~247\|datab " "Node \"inst56\|count_raw~247\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~247\|combout " "Node \"inst56\|count_raw~247\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[6\]~102\|datac " "Node \"inst56\|count_raw\[6\]~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[5\]~97\|combout " "Node \"inst56\|count_raw\[5\]~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~246\|datab " "Node \"inst56\|count_raw~246\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~246\|combout " "Node \"inst56\|count_raw~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[5\]~97\|datac " "Node \"inst56\|count_raw\[5\]~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[4\]~92\|combout " "Node \"inst56\|count_raw\[4\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~245\|datab " "Node \"inst56\|count_raw~245\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~245\|combout " "Node \"inst56\|count_raw~245\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[4\]~92\|datac " "Node \"inst56\|count_raw\[4\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167646 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167646 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[3\]~87\|combout " "Node \"inst56\|count_raw\[3\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~244\|datab " "Node \"inst56\|count_raw~244\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~244\|combout " "Node \"inst56\|count_raw~244\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[3\]~87\|datac " "Node \"inst56\|count_raw\[3\]~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167647 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[2\]~82\|combout " "Node \"inst56\|count_raw\[2\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~243\|datab " "Node \"inst56\|count_raw~243\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~243\|combout " "Node \"inst56\|count_raw~243\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[2\]~82\|datac " "Node \"inst56\|count_raw\[2\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167647 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[1\]~77\|combout " "Node \"inst56\|count_raw\[1\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~242\|datab " "Node \"inst56\|count_raw~242\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~242\|combout " "Node \"inst56\|count_raw~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[1\]~77\|datac " "Node \"inst56\|count_raw\[1\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167647 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167647 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[0\]~72\|combout " "Node \"inst56\|count_raw\[0\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~241\|datab " "Node \"inst56\|count_raw~241\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~241\|combout " "Node \"inst56\|count_raw~241\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[0\]~72\|datac " "Node \"inst56\|count_raw\[0\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167648 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[31\]~67\|combout " "Node \"inst56\|count_raw\[31\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~240\|datab " "Node \"inst56\|count_raw~240\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~240\|combout " "Node \"inst56\|count_raw~240\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[31\]~67\|datac " "Node \"inst56\|count_raw\[31\]~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167648 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[30\]~62\|combout " "Node \"inst56\|count_raw\[30\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~239\|datab " "Node \"inst56\|count_raw~239\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~239\|combout " "Node \"inst56\|count_raw~239\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[30\]~62\|datac " "Node \"inst56\|count_raw\[30\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167648 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[29\]~57\|combout " "Node \"inst56\|count_raw\[29\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~238\|datab " "Node \"inst56\|count_raw~238\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~238\|combout " "Node \"inst56\|count_raw~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[29\]~57\|datac " "Node \"inst56\|count_raw\[29\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167648 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[28\]~52\|combout " "Node \"inst56\|count_raw\[28\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~237\|datab " "Node \"inst56\|count_raw~237\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~237\|combout " "Node \"inst56\|count_raw~237\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[28\]~52\|datac " "Node \"inst56\|count_raw\[28\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167648 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167648 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~236\|combout " "Node \"inst56\|count_raw~236\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[27\]~47\|datac " "Node \"inst56\|count_raw\[27\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[27\]~47\|combout " "Node \"inst56\|count_raw\[27\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~236\|datab " "Node \"inst56\|count_raw~236\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167649 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~235\|combout " "Node \"inst56\|count_raw~235\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[26\]~42\|datac " "Node \"inst56\|count_raw\[26\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[26\]~42\|combout " "Node \"inst56\|count_raw\[26\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~235\|datab " "Node \"inst56\|count_raw~235\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167649 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~234\|combout " "Node \"inst56\|count_raw~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[25\]~37\|datac " "Node \"inst56\|count_raw\[25\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[25\]~37\|combout " "Node \"inst56\|count_raw\[25\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~234\|datab " "Node \"inst56\|count_raw~234\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167649 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~233\|combout " "Node \"inst56\|count_raw~233\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[24\]~32\|datac " "Node \"inst56\|count_raw\[24\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[24\]~32\|combout " "Node \"inst56\|count_raw\[24\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~233\|datab " "Node \"inst56\|count_raw~233\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167649 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~232\|combout " "Node \"inst56\|count_raw~232\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[23\]~27\|datac " "Node \"inst56\|count_raw\[23\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[23\]~27\|combout " "Node \"inst56\|count_raw\[23\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~232\|datab " "Node \"inst56\|count_raw~232\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167649 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167649 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~231\|combout " "Node \"inst56\|count_raw~231\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[22\]~22\|datac " "Node \"inst56\|count_raw\[22\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[22\]~22\|combout " "Node \"inst56\|count_raw\[22\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~231\|datab " "Node \"inst56\|count_raw~231\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167650 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~230\|combout " "Node \"inst56\|count_raw~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[21\]~17\|datac " "Node \"inst56\|count_raw\[21\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[21\]~17\|combout " "Node \"inst56\|count_raw\[21\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~230\|datab " "Node \"inst56\|count_raw~230\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167650 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~229\|combout " "Node \"inst56\|count_raw~229\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[20\]~12\|datac " "Node \"inst56\|count_raw\[20\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[20\]~12\|combout " "Node \"inst56\|count_raw\[20\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~229\|datab " "Node \"inst56\|count_raw~229\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167650 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167650 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~228\|combout " "Node \"inst56\|count_raw~228\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167651 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[19\]~7\|datac " "Node \"inst56\|count_raw\[19\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167651 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[19\]~7\|combout " "Node \"inst56\|count_raw\[19\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167651 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~228\|datab " "Node \"inst56\|count_raw~228\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167651 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167651 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~227\|combout " "Node \"inst56\|count_raw~227\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167651 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[18\]~2\|datac " "Node \"inst56\|count_raw\[18\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167651 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[18\]~2\|combout " "Node \"inst56\|count_raw\[18\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167651 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~227\|datab " "Node \"inst56\|count_raw~227\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167651 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167651 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[6\]~6\|combout " "Node \"inst55\|stop_cnt\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167652 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~59\|dataa " "Node \"inst55\|stop_cnt~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167652 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~59\|combout " "Node \"inst55\|stop_cnt~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167652 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[6\]~6\|datad " "Node \"inst55\|stop_cnt\[6\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167652 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167652 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[7\]~2\|combout " "Node \"inst55\|stop_cnt\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~58\|dataa " "Node \"inst55\|stop_cnt~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~58\|combout " "Node \"inst55\|stop_cnt~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[7\]~2\|datad " "Node \"inst55\|stop_cnt\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167653 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[4\]~10\|combout " "Node \"inst55\|stop_cnt\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~57\|dataa " "Node \"inst55\|stop_cnt~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~57\|combout " "Node \"inst55\|stop_cnt~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[4\]~10\|datad " "Node \"inst55\|stop_cnt\[4\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167653 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[5\]~26\|combout " "Node \"inst55\|stop_cnt\[5\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~56\|dataa " "Node \"inst55\|stop_cnt~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~56\|combout " "Node \"inst55\|stop_cnt~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[5\]~26\|datad " "Node \"inst55\|stop_cnt\[5\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167653 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167653 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[1\]~22\|combout " "Node \"inst55\|stop_cnt\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~55\|dataa " "Node \"inst55\|stop_cnt~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~55\|combout " "Node \"inst55\|stop_cnt~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[1\]~22\|datad " "Node \"inst55\|stop_cnt\[1\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167654 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[2\]~18\|combout " "Node \"inst55\|stop_cnt\[2\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~54\|dataa " "Node \"inst55\|stop_cnt~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~54\|combout " "Node \"inst55\|stop_cnt~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[2\]~18\|datad " "Node \"inst55\|stop_cnt\[2\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167654 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[3\]~14\|combout " "Node \"inst55\|stop_cnt\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~53\|dataa " "Node \"inst55\|stop_cnt~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~53\|combout " "Node \"inst55\|stop_cnt~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[3\]~14\|datad " "Node \"inst55\|stop_cnt\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865167654 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1551865167654 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[10\]~output  from: oe  to: o " "Cell: FSMC_DATA\[10\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[11\]~output  from: oe  to: o " "Cell: FSMC_DATA\[11\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[12\]~output  from: oe  to: o " "Cell: FSMC_DATA\[12\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[13\]~output  from: oe  to: o " "Cell: FSMC_DATA\[13\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[14\]~output  from: oe  to: o " "Cell: FSMC_DATA\[14\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[15\]~output  from: oe  to: o " "Cell: FSMC_DATA\[15\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[1\]~output  from: oe  to: o " "Cell: FSMC_DATA\[1\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[2\]~output  from: oe  to: o " "Cell: FSMC_DATA\[2\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[3\]~output  from: oe  to: o " "Cell: FSMC_DATA\[3\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[4\]~output  from: oe  to: o " "Cell: FSMC_DATA\[4\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[5\]~output  from: oe  to: o " "Cell: FSMC_DATA\[5\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[6\]~output  from: oe  to: o " "Cell: FSMC_DATA\[6\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[7\]~output  from: oe  to: o " "Cell: FSMC_DATA\[7\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[8\]~output  from: oe  to: o " "Cell: FSMC_DATA\[8\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[9\]~output  from: oe  to: o " "Cell: FSMC_DATA\[9\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865167666 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1551865167666 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1551865167697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551865167710 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1551865167711 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168083 ""}  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168084 ""}  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL_M:inst\|altpll:altpll_component\|PLL_M_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168084 ""}  } { { "db/pll_m_altpll.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/db/pll_m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baudrate_ctrl:inst9\|clk_r  " "Automatically promoted node baudrate_ctrl:inst9\|clk_r " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168084 ""}  } { { "baudrate_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/baudrate_ctrl.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nominal_top:inst55\|clk_c  " "Automatically promoted node nominal_top:inst55\|clk_c " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|clk_c~4 " "Destination node nominal_top:inst55\|clk_c~4" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168084 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551865168084 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nominal_top:inst55\|control_timer:inst1\|clk_h  " "Automatically promoted node nominal_top:inst55\|control_timer:inst1\|clk_h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|outaddr_out\[1\] " "Destination node nominal_top:inst55\|outaddr_out\[1\]" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|wr_rate_out " "Destination node nominal_top:inst55\|wr_rate_out" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|outaddr_out\[0\] " "Destination node nominal_top:inst55\|outaddr_out\[0\]" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|control_timer:inst1\|clk_h~2 " "Destination node nominal_top:inst55\|control_timer:inst1\|clk_h~2" {  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|rd_code_out " "Destination node nominal_top:inst55\|rd_code_out" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|cs_code_out\[1\] " "Destination node nominal_top:inst55\|cs_code_out\[1\]" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168084 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551865168084 ""}  } { { "../timer/control_timer.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/timer/control_timer.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nominal_top:inst55\|start_model  " "Automatically promoted node nominal_top:inst55\|start_model " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nominal_top:inst55\|start_model~1 " "Destination node nominal_top:inst55\|start_model~1" {  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168085 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551865168085 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 457 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168085 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rs485:inst14\|rdn  " "Automatically promoted node rs485:inst14\|rdn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[9\]~0 " "Destination node rs485:inst14\|db\[9\]~0" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[8\]~2 " "Destination node rs485:inst14\|db\[8\]~2" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[7\]~4 " "Destination node rs485:inst14\|db\[7\]~4" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[6\]~6 " "Destination node rs485:inst14\|db\[6\]~6" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[5\]~8 " "Destination node rs485:inst14\|db\[5\]~8" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[4\]~10 " "Destination node rs485:inst14\|db\[4\]~10" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[3\]~12 " "Destination node rs485:inst14\|db\[3\]~12" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[2\]~14 " "Destination node rs485:inst14\|db\[2\]~14" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[1\]~16 " "Destination node rs485:inst14\|db\[1\]~16" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs485:inst14\|db\[0\]~18 " "Destination node rs485:inst14\|db\[0\]~18" {  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 5178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168086 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1551865168086 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551865168086 ""}  } { { "rs485.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/rs485.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_ctrl:inst18\|tr_clk  " "Automatically promoted node spi_ctrl:inst18\|tr_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_ctrl:inst18\|tr_clk~1 " "Destination node spi_ctrl:inst18\|tr_clk~1" {  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 3323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551865168090 ""}  } { { "spi_ctrl.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/spi_ctrl.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AB_8:inst56\|count_raw\[0\]~226  " "Automatically promoted node AB_8:inst56\|count_raw\[0\]~226 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[18\]~0 " "Destination node AB_8:inst56\|count_raw\[18\]~0" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[18\]~2 " "Destination node AB_8:inst56\|count_raw\[18\]~2" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[19\]~7 " "Destination node AB_8:inst56\|count_raw\[19\]~7" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[20\]~12 " "Destination node AB_8:inst56\|count_raw\[20\]~12" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[21\]~17 " "Destination node AB_8:inst56\|count_raw\[21\]~17" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[22\]~22 " "Destination node AB_8:inst56\|count_raw\[22\]~22" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[23\]~27 " "Destination node AB_8:inst56\|count_raw\[23\]~27" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[24\]~32 " "Destination node AB_8:inst56\|count_raw\[24\]~32" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[25\]~37 " "Destination node AB_8:inst56\|count_raw\[25\]~37" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AB_8:inst56\|count_raw\[26\]~42 " "Destination node AB_8:inst56\|count_raw\[26\]~42" {  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 2921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1551865168090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1551865168090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1551865168090 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 0 { 0 ""} 0 6145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1551865168090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551865169064 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551865169069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1551865169069 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551865169077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551865169085 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551865169093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551865169909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1551865169914 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551865169914 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551865170460 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1551865170550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551865172999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551865175323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551865175422 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551865197785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551865197785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551865199767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 6.3% " "2e+03 ns of routing delay (approximately 6.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1551865213014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/FPGA/SEA/SEA_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1551865214541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551865214541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1551865244044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1551865244044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551865244050 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.63 " "Total time spent on timing analysis during the Fitter is 26.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1551865244652 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551865244749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551865246385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1551865246387 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1551865247880 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551865250043 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1551865250795 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/SEA/SEA_FPGA/output_files/SEA.fit.smsg " "Generated suppressed messages file E:/FPGA/SEA/SEA_FPGA/output_files/SEA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551865251483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 209 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5420 " "Peak virtual memory: 5420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551865253842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 17:40:53 2019 " "Processing ended: Wed Mar 06 17:40:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551865253842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551865253842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551865253842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551865253842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1551865255737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551865255751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 17:40:55 2019 " "Processing started: Wed Mar 06 17:40:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551865255751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1551865255751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SEA -c SEA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SEA -c SEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1551865255751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1551865258571 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1551865259715 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1551865259914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551865260330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 17:41:00 2019 " "Processing ended: Wed Mar 06 17:41:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551865260330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551865260330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551865260330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1551865260330 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1551865261206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1551865264538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551865264556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 17:41:01 2019 " "Processing started: Wed Mar 06 17:41:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551865264556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1551865264556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SEA -c SEA " "Command: quartus_sta SEA -c SEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1551865264556 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1551865264958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1551865266727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1551865266728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865266835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865266835 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "138 " "The Timing Analyzer is analyzing 138 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1551865267267 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fcp1 " "Entity dcfifo_fcp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551865267492 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551865267492 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1551865267492 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551865267513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1551865267516 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551865267517 ""}  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551865267517 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "E:/quartus/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1551865267517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SEA.sdc " "Synopsys Design Constraints File file not found: 'SEA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1551865267517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865267518 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_IN CLK_IN " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_IN CLK_IN" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551865267518 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551865267518 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551865267518 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551865267518 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551865267518 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865267519 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|cs_rate_out nominal_top:inst55\|cs_rate_out " "create_clock -period 1.000 -name nominal_top:inst55\|cs_rate_out nominal_top:inst55\|cs_rate_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|control_timer:inst1\|clk_h nominal_top:inst55\|control_timer:inst1\|clk_h " "create_clock -period 1.000 -name nominal_top:inst55\|control_timer:inst1\|clk_h nominal_top:inst55\|control_timer:inst1\|clk_h" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CS CS " "create_clock -period 1.000 -name CS CS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|control_timer:inst1\|clk_l nominal_top:inst55\|control_timer:inst1\|clk_l " "create_clock -period 1.000 -name nominal_top:inst55\|control_timer:inst1\|clk_l nominal_top:inst55\|control_timer:inst1\|clk_l" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|clk_c nominal_top:inst55\|clk_c " "create_clock -period 1.000 -name nominal_top:inst55\|clk_c nominal_top:inst55\|clk_c" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|cs_code_out\[0\] nominal_top:inst55\|cs_code_out\[0\] " "create_clock -period 1.000 -name nominal_top:inst55\|cs_code_out\[0\] nominal_top:inst55\|cs_code_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrate_ctrl:inst9\|clk_r baudrate_ctrl:inst9\|clk_r " "create_clock -period 1.000 -name baudrate_ctrl:inst9\|clk_r baudrate_ctrl:inst9\|clk_r" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|start_model nominal_top:inst55\|start_model " "create_clock -period 1.000 -name nominal_top:inst55\|start_model nominal_top:inst55\|start_model" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nominal_top:inst55\|done_model nominal_top:inst55\|done_model " "create_clock -period 1.000 -name nominal_top:inst55\|done_model nominal_top:inst55\|done_model" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_ctrl:inst18\|tr_clk spi_ctrl:inst18\|tr_clk " "create_clock -period 1.000 -name spi_ctrl:inst18\|tr_clk spi_ctrl:inst18\|tr_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1551865267524 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551865267524 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~61\|combout " "Node \"inst55\|stop_cnt~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267533 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[0\]~30\|dataa " "Node \"inst55\|stop_cnt\[0\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267533 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[0\]~30\|combout " "Node \"inst55\|stop_cnt\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267533 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~61\|datad " "Node \"inst55\|stop_cnt~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267533 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[17\]~157\|combout " "Node \"inst56\|count_raw\[17\]~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267533 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~258\|datad " "Node \"inst56\|count_raw~258\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267533 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~258\|combout " "Node \"inst56\|count_raw~258\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267533 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[17\]~157\|datab " "Node \"inst56\|count_raw\[17\]~157\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267533 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[16\]~152\|combout " "Node \"inst56\|count_raw\[16\]~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~257\|datac " "Node \"inst56\|count_raw~257\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~257\|combout " "Node \"inst56\|count_raw~257\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[16\]~152\|datab " "Node \"inst56\|count_raw\[16\]~152\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[15\]~147\|combout " "Node \"inst56\|count_raw\[15\]~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~256\|datac " "Node \"inst56\|count_raw~256\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~256\|combout " "Node \"inst56\|count_raw~256\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[15\]~147\|datac " "Node \"inst56\|count_raw\[15\]~147\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[14\]~142\|combout " "Node \"inst56\|count_raw\[14\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~255\|datac " "Node \"inst56\|count_raw~255\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~255\|combout " "Node \"inst56\|count_raw~255\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[14\]~142\|datab " "Node \"inst56\|count_raw\[14\]~142\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[13\]~137\|combout " "Node \"inst56\|count_raw\[13\]~137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~254\|dataa " "Node \"inst56\|count_raw~254\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~254\|combout " "Node \"inst56\|count_raw~254\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[13\]~137\|datad " "Node \"inst56\|count_raw\[13\]~137\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[12\]~132\|combout " "Node \"inst56\|count_raw\[12\]~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~253\|datab " "Node \"inst56\|count_raw~253\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~253\|combout " "Node \"inst56\|count_raw~253\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[12\]~132\|datab " "Node \"inst56\|count_raw\[12\]~132\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[11\]~127\|combout " "Node \"inst56\|count_raw\[11\]~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~252\|dataa " "Node \"inst56\|count_raw~252\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~252\|combout " "Node \"inst56\|count_raw~252\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[11\]~127\|dataa " "Node \"inst56\|count_raw\[11\]~127\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267534 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[10\]~122\|combout " "Node \"inst56\|count_raw\[10\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~251\|datac " "Node \"inst56\|count_raw~251\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~251\|combout " "Node \"inst56\|count_raw~251\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[10\]~122\|datab " "Node \"inst56\|count_raw\[10\]~122\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[9\]~117\|combout " "Node \"inst56\|count_raw\[9\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~250\|datab " "Node \"inst56\|count_raw~250\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~250\|combout " "Node \"inst56\|count_raw~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[9\]~117\|datac " "Node \"inst56\|count_raw\[9\]~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[8\]~112\|combout " "Node \"inst56\|count_raw\[8\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~249\|datad " "Node \"inst56\|count_raw~249\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~249\|combout " "Node \"inst56\|count_raw~249\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[8\]~112\|dataa " "Node \"inst56\|count_raw\[8\]~112\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[7\]~107\|combout " "Node \"inst56\|count_raw\[7\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~248\|datab " "Node \"inst56\|count_raw~248\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~248\|combout " "Node \"inst56\|count_raw~248\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[7\]~107\|datad " "Node \"inst56\|count_raw\[7\]~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[6\]~102\|combout " "Node \"inst56\|count_raw\[6\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~247\|dataa " "Node \"inst56\|count_raw~247\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~247\|combout " "Node \"inst56\|count_raw~247\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[6\]~102\|datad " "Node \"inst56\|count_raw\[6\]~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267535 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[5\]~97\|combout " "Node \"inst56\|count_raw\[5\]~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~246\|datab " "Node \"inst56\|count_raw~246\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~246\|combout " "Node \"inst56\|count_raw~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[5\]~97\|datad " "Node \"inst56\|count_raw\[5\]~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[4\]~92\|combout " "Node \"inst56\|count_raw\[4\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~245\|datac " "Node \"inst56\|count_raw~245\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~245\|combout " "Node \"inst56\|count_raw~245\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[4\]~92\|datab " "Node \"inst56\|count_raw\[4\]~92\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[3\]~87\|combout " "Node \"inst56\|count_raw\[3\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~244\|datab " "Node \"inst56\|count_raw~244\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~244\|combout " "Node \"inst56\|count_raw~244\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[3\]~87\|dataa " "Node \"inst56\|count_raw\[3\]~87\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267536 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[2\]~82\|combout " "Node \"inst56\|count_raw\[2\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267537 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~243\|datad " "Node \"inst56\|count_raw~243\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267537 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~243\|combout " "Node \"inst56\|count_raw~243\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267537 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[2\]~82\|datac " "Node \"inst56\|count_raw\[2\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267537 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267537 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[1\]~77\|combout " "Node \"inst56\|count_raw\[1\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267537 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~242\|dataa " "Node \"inst56\|count_raw~242\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267537 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~242\|combout " "Node \"inst56\|count_raw~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267537 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[1\]~77\|datab " "Node \"inst56\|count_raw\[1\]~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267537 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267537 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[0\]~72\|combout " "Node \"inst56\|count_raw\[0\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~241\|datab " "Node \"inst56\|count_raw~241\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~241\|combout " "Node \"inst56\|count_raw~241\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[0\]~72\|datac " "Node \"inst56\|count_raw\[0\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267538 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[31\]~67\|combout " "Node \"inst56\|count_raw\[31\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~240\|datad " "Node \"inst56\|count_raw~240\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~240\|combout " "Node \"inst56\|count_raw~240\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[31\]~67\|datab " "Node \"inst56\|count_raw\[31\]~67\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267538 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[30\]~62\|combout " "Node \"inst56\|count_raw\[30\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~239\|datad " "Node \"inst56\|count_raw~239\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~239\|combout " "Node \"inst56\|count_raw~239\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[30\]~62\|dataa " "Node \"inst56\|count_raw\[30\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267538 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267538 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[29\]~57\|combout " "Node \"inst56\|count_raw\[29\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~238\|datac " "Node \"inst56\|count_raw~238\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~238\|combout " "Node \"inst56\|count_raw~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[29\]~57\|datab " "Node \"inst56\|count_raw\[29\]~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267539 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[28\]~52\|combout " "Node \"inst56\|count_raw\[28\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~237\|datad " "Node \"inst56\|count_raw~237\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~237\|combout " "Node \"inst56\|count_raw~237\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[28\]~52\|datab " "Node \"inst56\|count_raw\[28\]~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267539 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~236\|combout " "Node \"inst56\|count_raw~236\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[27\]~47\|datac " "Node \"inst56\|count_raw\[27\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[27\]~47\|combout " "Node \"inst56\|count_raw\[27\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~236\|datad " "Node \"inst56\|count_raw~236\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267539 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~235\|combout " "Node \"inst56\|count_raw~235\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[26\]~42\|datab " "Node \"inst56\|count_raw\[26\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[26\]~42\|combout " "Node \"inst56\|count_raw\[26\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~235\|datad " "Node \"inst56\|count_raw~235\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267539 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~234\|combout " "Node \"inst56\|count_raw~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[25\]~37\|datac " "Node \"inst56\|count_raw\[25\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[25\]~37\|combout " "Node \"inst56\|count_raw\[25\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~234\|dataa " "Node \"inst56\|count_raw~234\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267539 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~233\|combout " "Node \"inst56\|count_raw~233\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[24\]~32\|datac " "Node \"inst56\|count_raw\[24\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[24\]~32\|combout " "Node \"inst56\|count_raw\[24\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~233\|datac " "Node \"inst56\|count_raw~233\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267539 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267539 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~232\|combout " "Node \"inst56\|count_raw~232\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[23\]~27\|datad " "Node \"inst56\|count_raw\[23\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[23\]~27\|combout " "Node \"inst56\|count_raw\[23\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~232\|datad " "Node \"inst56\|count_raw~232\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267540 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~231\|combout " "Node \"inst56\|count_raw~231\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[22\]~22\|datab " "Node \"inst56\|count_raw\[22\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[22\]~22\|combout " "Node \"inst56\|count_raw\[22\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~231\|datac " "Node \"inst56\|count_raw~231\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267540 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~230\|combout " "Node \"inst56\|count_raw~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[21\]~17\|datab " "Node \"inst56\|count_raw\[21\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[21\]~17\|combout " "Node \"inst56\|count_raw\[21\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~230\|datad " "Node \"inst56\|count_raw~230\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267540 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~229\|combout " "Node \"inst56\|count_raw~229\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[20\]~12\|dataa " "Node \"inst56\|count_raw\[20\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[20\]~12\|combout " "Node \"inst56\|count_raw\[20\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~229\|datac " "Node \"inst56\|count_raw~229\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267540 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~228\|combout " "Node \"inst56\|count_raw~228\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[19\]~7\|datab " "Node \"inst56\|count_raw\[19\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[19\]~7\|combout " "Node \"inst56\|count_raw\[19\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~228\|datad " "Node \"inst56\|count_raw~228\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267540 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267540 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~227\|combout " "Node \"inst56\|count_raw~227\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267541 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[18\]~2\|dataa " "Node \"inst56\|count_raw\[18\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267541 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw\[18\]~2\|combout " "Node \"inst56\|count_raw\[18\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267541 ""} { "Warning" "WSTA_SCC_NODE" "inst56\|count_raw~227\|datad " "Node \"inst56\|count_raw~227\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267541 ""}  } { { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 67 -1 0 } } { "ab_8.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/ab_8.v" 137 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267541 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~59\|combout " "Node \"inst55\|stop_cnt~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267541 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[6\]~6\|dataa " "Node \"inst55\|stop_cnt\[6\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267541 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[6\]~6\|combout " "Node \"inst55\|stop_cnt\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267541 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~59\|datad " "Node \"inst55\|stop_cnt~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267541 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267541 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~58\|combout " "Node \"inst55\|stop_cnt~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267542 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[7\]~2\|dataa " "Node \"inst55\|stop_cnt\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267542 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[7\]~2\|combout " "Node \"inst55\|stop_cnt\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267542 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~58\|datac " "Node \"inst55\|stop_cnt~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267542 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267542 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~57\|combout " "Node \"inst55\|stop_cnt~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267542 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[4\]~10\|dataa " "Node \"inst55\|stop_cnt\[4\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267542 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[4\]~10\|combout " "Node \"inst55\|stop_cnt\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267542 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~57\|datac " "Node \"inst55\|stop_cnt~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267542 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267542 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~56\|combout " "Node \"inst55\|stop_cnt~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[5\]~26\|datab " "Node \"inst55\|stop_cnt\[5\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[5\]~26\|combout " "Node \"inst55\|stop_cnt\[5\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~56\|datab " "Node \"inst55\|stop_cnt~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267543 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~55\|combout " "Node \"inst55\|stop_cnt~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[1\]~22\|datab " "Node \"inst55\|stop_cnt\[1\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[1\]~22\|combout " "Node \"inst55\|stop_cnt\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~55\|datad " "Node \"inst55\|stop_cnt~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267543 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~54\|combout " "Node \"inst55\|stop_cnt~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[2\]~18\|datab " "Node \"inst55\|stop_cnt\[2\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[2\]~18\|combout " "Node \"inst55\|stop_cnt\[2\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~54\|datac " "Node \"inst55\|stop_cnt~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267543 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267543 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~53\|combout " "Node \"inst55\|stop_cnt~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267544 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[3\]~14\|dataa " "Node \"inst55\|stop_cnt\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267544 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt\[3\]~14\|combout " "Node \"inst55\|stop_cnt\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267544 ""} { "Warning" "WSTA_SCC_NODE" "inst55\|stop_cnt~53\|datad " "Node \"inst55\|stop_cnt~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551865267544 ""}  } { { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 219 -1 0 } } { "controller/nominal_top.v" "" { Text "E:/FPGA/SEA/SEA_FPGA/controller/nominal_top.v" 548 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1551865267544 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[10\]~output  from: oe  to: o " "Cell: FSMC_DATA\[10\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[11\]~output  from: oe  to: o " "Cell: FSMC_DATA\[11\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[12\]~output  from: oe  to: o " "Cell: FSMC_DATA\[12\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[13\]~output  from: oe  to: o " "Cell: FSMC_DATA\[13\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[14\]~output  from: oe  to: o " "Cell: FSMC_DATA\[14\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[15\]~output  from: oe  to: o " "Cell: FSMC_DATA\[15\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[1\]~output  from: oe  to: o " "Cell: FSMC_DATA\[1\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[2\]~output  from: oe  to: o " "Cell: FSMC_DATA\[2\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[3\]~output  from: oe  to: o " "Cell: FSMC_DATA\[3\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[4\]~output  from: oe  to: o " "Cell: FSMC_DATA\[4\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[5\]~output  from: oe  to: o " "Cell: FSMC_DATA\[5\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[6\]~output  from: oe  to: o " "Cell: FSMC_DATA\[6\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[7\]~output  from: oe  to: o " "Cell: FSMC_DATA\[7\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[8\]~output  from: oe  to: o " "Cell: FSMC_DATA\[8\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[9\]~output  from: oe  to: o " "Cell: FSMC_DATA\[9\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865267558 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551865267558 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1551865267576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551865267584 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1551865267588 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1551865267618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551865268545 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551865268545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.934 " "Worst-case setup slack is -53.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.934           -1717.568 nominal_top:inst55\|done_model  " "  -53.934           -1717.568 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.498           -1151.512 nominal_top:inst55\|control_timer:inst1\|clk_h  " "  -43.498           -1151.512 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.790           -1222.059 CS  " "  -40.790           -1222.059 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.429            -663.721 nominal_top:inst55\|start_model  " "  -40.429            -663.721 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.584            -326.502 nominal_top:inst55\|cs_code_out\[0\]  " "  -15.584            -326.502 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.229            -652.869 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.229            -652.869 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.435            -522.573 nominal_top:inst55\|clk_c  " "  -13.435            -522.573 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.759           -1064.368 baudrate_ctrl:inst9\|clk_r  " "   -5.759           -1064.368 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.231             -70.491 nominal_top:inst55\|cs_rate_out  " "   -5.231             -70.491 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.384            -126.927 spi_ctrl:inst18\|tr_clk  " "   -4.384            -126.927 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.102              -3.102 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -3.102              -3.102 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.149 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.149              -0.149 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.363               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   36.363               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865268552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.202 " "Worst-case hold slack is -0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -0.202 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.202              -0.202 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.386 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.195              -0.386 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146              -0.146 nominal_top:inst55\|cs_code_out\[0\]  " "   -0.146              -0.146 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 CS  " "    0.292               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    0.452               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 baudrate_ctrl:inst9\|clk_r  " "    0.453               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 spi_ctrl:inst18\|tr_clk  " "    0.454               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 nominal_top:inst55\|clk_c  " "    0.465               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    0.485               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 nominal_top:inst55\|start_model  " "    0.741               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.743               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 nominal_top:inst55\|cs_rate_out  " "    1.278               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.062               0.000 nominal_top:inst55\|done_model  " "    3.062               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865268645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.597 " "Worst-case recovery slack is -7.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.597            -462.226 CS  " "   -7.597            -462.226 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.838            -206.489 nominal_top:inst55\|done_model  " "   -6.838            -206.489 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.095            -271.514 nominal_top:inst55\|start_model  " "   -6.095            -271.514 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.283              -5.283 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -5.283              -5.283 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.254            -203.768 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -5.254            -203.768 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.910            -147.471 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.910            -147.471 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.822            -360.270 nominal_top:inst55\|clk_c  " "   -3.822            -360.270 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.642            -379.209 baudrate_ctrl:inst9\|clk_r  " "   -3.642            -379.209 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.631             -87.642 spi_ctrl:inst18\|tr_clk  " "   -3.631             -87.642 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.613               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   32.613               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.686               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   34.686               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865268680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.581 " "Worst-case removal slack is 1.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.581               0.000 nominal_top:inst55\|clk_c  " "    1.581               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.412               0.000 CS  " "    2.412               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.500               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    2.500               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.551               0.000 baudrate_ctrl:inst9\|clk_r  " "    2.551               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.554               0.000 spi_ctrl:inst18\|tr_clk  " "    2.554               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.740               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.740               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.885               0.000 nominal_top:inst55\|start_model  " "    2.885               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.673               0.000 nominal_top:inst55\|done_model  " "    3.673               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.808               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.808               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.316               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    4.316               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.840               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.840               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865268719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.264 " "Worst-case minimum pulse width slack is -5.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.264           -1111.157 CS  " "   -5.264           -1111.157 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -203.571 nominal_top:inst55\|clk_c  " "   -3.201            -203.571 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -343.497 baudrate_ctrl:inst9\|clk_r  " "   -1.487            -343.497 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -157.622 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -1.487            -157.622 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 nominal_top:inst55\|cs_code_out\[0\]  " "   -1.487            -118.960 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 nominal_top:inst55\|start_model  " "   -1.487             -71.376 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -60.967 spi_ctrl:inst18\|tr_clk  " "   -1.487             -60.967 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 nominal_top:inst55\|done_model  " "   -1.487             -47.584 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -1.487              -1.487 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 nominal_top:inst55\|cs_rate_out  " "    0.326               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.693               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 CLK_IN  " "    9.934               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.719               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.719               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865268732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865268732 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865273104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865273104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865273104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865273104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.545 ns " "Worst Case Available Settling Time: 17.545 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865273104 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865273104 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551865273104 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1551865273145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1551865273203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1551865275115 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[10\]~output  from: oe  to: o " "Cell: FSMC_DATA\[10\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[11\]~output  from: oe  to: o " "Cell: FSMC_DATA\[11\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[12\]~output  from: oe  to: o " "Cell: FSMC_DATA\[12\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[13\]~output  from: oe  to: o " "Cell: FSMC_DATA\[13\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[14\]~output  from: oe  to: o " "Cell: FSMC_DATA\[14\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[15\]~output  from: oe  to: o " "Cell: FSMC_DATA\[15\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[1\]~output  from: oe  to: o " "Cell: FSMC_DATA\[1\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[2\]~output  from: oe  to: o " "Cell: FSMC_DATA\[2\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[3\]~output  from: oe  to: o " "Cell: FSMC_DATA\[3\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[4\]~output  from: oe  to: o " "Cell: FSMC_DATA\[4\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[5\]~output  from: oe  to: o " "Cell: FSMC_DATA\[5\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[6\]~output  from: oe  to: o " "Cell: FSMC_DATA\[6\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[7\]~output  from: oe  to: o " "Cell: FSMC_DATA\[7\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[8\]~output  from: oe  to: o " "Cell: FSMC_DATA\[8\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[9\]~output  from: oe  to: o " "Cell: FSMC_DATA\[9\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865275752 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551865275752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551865275760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551865276134 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551865276134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -49.415 " "Worst-case setup slack is -49.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.415           -1573.025 nominal_top:inst55\|done_model  " "  -49.415           -1573.025 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.567           -1054.464 nominal_top:inst55\|control_timer:inst1\|clk_h  " "  -39.567           -1054.464 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.109           -1129.018 CS  " "  -37.109           -1129.018 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.723            -604.987 nominal_top:inst55\|start_model  " "  -36.723            -604.987 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.640            -307.423 nominal_top:inst55\|cs_code_out\[0\]  " "  -14.640            -307.423 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.144            -600.460 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -14.144            -600.460 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.429            -477.081 nominal_top:inst55\|clk_c  " "  -12.429            -477.081 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.424            -991.899 baudrate_ctrl:inst9\|clk_r  " "   -5.424            -991.899 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.825             -65.113 nominal_top:inst55\|cs_rate_out  " "   -4.825             -65.113 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.025            -117.688 spi_ctrl:inst18\|tr_clk  " "   -4.025            -117.688 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.767              -2.767 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -2.767              -2.767 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.048               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.583               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   36.583               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865276207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.314 " "Worst-case hold slack is -0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -0.314 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.314              -0.314 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -0.610 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.307              -0.610 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -0.117 nominal_top:inst55\|cs_code_out\[0\]  " "   -0.117              -0.117 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 CS  " "    0.261               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    0.401               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 baudrate_ctrl:inst9\|clk_r  " "    0.402               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 spi_ctrl:inst18\|tr_clk  " "    0.403               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 nominal_top:inst55\|clk_c  " "    0.416               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    0.430               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 nominal_top:inst55\|start_model  " "    0.678               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.691               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282               0.000 nominal_top:inst55\|cs_rate_out  " "    1.282               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.703               0.000 nominal_top:inst55\|done_model  " "    2.703               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865276486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.443 " "Worst-case recovery slack is -7.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.443            -458.302 CS  " "   -7.443            -458.302 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.362            -191.660 nominal_top:inst55\|done_model  " "   -6.362            -191.660 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.756            -255.566 nominal_top:inst55\|start_model  " "   -5.756            -255.566 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061            -199.908 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -5.061            -199.908 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.061              -5.061 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -5.061              -5.061 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.372            -130.316 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.372            -130.316 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.768            -353.362 nominal_top:inst55\|clk_c  " "   -3.768            -353.362 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.619            -373.900 baudrate_ctrl:inst9\|clk_r  " "   -3.619            -373.900 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.614             -86.652 spi_ctrl:inst18\|tr_clk  " "   -3.614             -86.652 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.995               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   32.995               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.996               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   34.996               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865276589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.438 " "Worst-case removal slack is 1.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.438               0.000 nominal_top:inst55\|clk_c  " "    1.438               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.999               0.000 CS  " "    1.999               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.288               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    2.288               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.380               0.000 baudrate_ctrl:inst9\|clk_r  " "    2.380               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.389               0.000 spi_ctrl:inst18\|tr_clk  " "    2.389               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.515               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.515               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.661               0.000 nominal_top:inst55\|start_model  " "    2.661               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.327               0.000 nominal_top:inst55\|done_model  " "    3.327               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.426               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.426               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.928               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    3.928               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.242               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.242               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865276685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.963 " "Worst-case minimum pulse width slack is -4.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.963           -1033.214 CS  " "   -4.963           -1033.214 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -203.571 nominal_top:inst55\|clk_c  " "   -3.201            -203.571 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -343.497 baudrate_ctrl:inst9\|clk_r  " "   -1.487            -343.497 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -157.622 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -1.487            -157.622 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 nominal_top:inst55\|cs_code_out\[0\]  " "   -1.487            -118.960 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 nominal_top:inst55\|start_model  " "   -1.487             -71.376 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -60.967 spi_ctrl:inst18\|tr_clk  " "   -1.487             -60.967 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -47.584 nominal_top:inst55\|done_model  " "   -1.487             -47.584 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -1.487              -1.487 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 nominal_top:inst55\|cs_rate_out  " "    0.108               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.667               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.667               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 CLK_IN  " "    9.943               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.716               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.718               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865276840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865276840 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865281369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865281369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865281369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865281369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.733 ns " "Worst Case Available Settling Time: 17.733 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865281369 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865281369 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551865281369 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1551865281422 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[10\]~output  from: oe  to: o " "Cell: FSMC_DATA\[10\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[11\]~output  from: oe  to: o " "Cell: FSMC_DATA\[11\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[12\]~output  from: oe  to: o " "Cell: FSMC_DATA\[12\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[13\]~output  from: oe  to: o " "Cell: FSMC_DATA\[13\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[14\]~output  from: oe  to: o " "Cell: FSMC_DATA\[14\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[15\]~output  from: oe  to: o " "Cell: FSMC_DATA\[15\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[1\]~output  from: oe  to: o " "Cell: FSMC_DATA\[1\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[2\]~output  from: oe  to: o " "Cell: FSMC_DATA\[2\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[3\]~output  from: oe  to: o " "Cell: FSMC_DATA\[3\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[4\]~output  from: oe  to: o " "Cell: FSMC_DATA\[4\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[5\]~output  from: oe  to: o " "Cell: FSMC_DATA\[5\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[6\]~output  from: oe  to: o " "Cell: FSMC_DATA\[6\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[7\]~output  from: oe  to: o " "Cell: FSMC_DATA\[7\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[8\]~output  from: oe  to: o " "Cell: FSMC_DATA\[8\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FSMC_DATA\[9\]~output  from: oe  to: o " "Cell: FSMC_DATA\[9\]~output  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551865281743 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1551865281743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551865281747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1551865281848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1551865281848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.366 " "Worst-case setup slack is -23.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.366            -743.417 nominal_top:inst55\|done_model  " "  -23.366            -743.417 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.777            -455.452 nominal_top:inst55\|control_timer:inst1\|clk_h  " "  -18.777            -455.452 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.570            -498.304 CS  " "  -17.570            -498.304 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.538            -277.590 nominal_top:inst55\|start_model  " "  -17.538            -277.590 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.506            -117.708 nominal_top:inst55\|cs_code_out\[0\]  " "   -6.506            -117.708 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.216            -258.005 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.216            -258.005 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.374            -163.541 nominal_top:inst55\|clk_c  " "   -5.374            -163.541 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928            -330.335 baudrate_ctrl:inst9\|clk_r  " "   -1.928            -330.335 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.706             -21.605 nominal_top:inst55\|cs_rate_out  " "   -1.706             -21.605 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.277             -31.291 spi_ctrl:inst18\|tr_clk  " "   -1.277             -31.291 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.793              -0.793 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -0.793              -0.793 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.043               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.427               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   38.427               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865281932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865281932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.049 " "Worst-case hold slack is -0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.049              -0.049 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.081 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.043              -0.081 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.026               0.000 nominal_top:inst55\|cs_code_out\[0\]  " "    0.026               0.000 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 CS  " "    0.092               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    0.171               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 baudrate_ctrl:inst9\|clk_r  " "    0.186               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 spi_ctrl:inst18\|tr_clk  " "    0.187               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 nominal_top:inst55\|clk_c  " "    0.193               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    0.201               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 nominal_top:inst55\|start_model  " "    0.233               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.297               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 nominal_top:inst55\|cs_rate_out  " "    0.718               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.342               0.000 nominal_top:inst55\|done_model  " "    1.342               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865282210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.098 " "Worst-case recovery slack is -3.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.098             -93.813 nominal_top:inst55\|done_model  " "   -3.098             -93.813 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.029            -162.250 CS  " "   -3.029            -162.250 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.759            -122.307 nominal_top:inst55\|start_model  " "   -2.759            -122.307 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.411             -73.235 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.411             -73.235 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.942             -71.626 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -1.942             -71.626 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891              -1.891 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -1.891              -1.891 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236            -107.407 nominal_top:inst55\|clk_c  " "   -1.236            -107.407 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121            -115.571 baudrate_ctrl:inst9\|clk_r  " "   -1.121            -115.571 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.105             -26.503 spi_ctrl:inst18\|tr_clk  " "   -1.105             -26.503 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.499               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   36.499               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.556               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   37.556               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865282344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 nominal_top:inst55\|clk_c  " "    0.671               0.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 CS  " "    0.817               0.000 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 baudrate_ctrl:inst9\|clk_r  " "    0.900               0.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 spi_ctrl:inst18\|tr_clk  " "    0.906               0.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "    0.944               0.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 nominal_top:inst55\|start_model  " "    1.053               0.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.124               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.476               0.000 nominal_top:inst55\|done_model  " "    1.476               0.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.624               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.624               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.760               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "    1.760               0.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.546               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.546               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865282511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -463.668 CS  " "   -3.000            -463.668 CS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -231.000 baudrate_ctrl:inst9\|clk_r  " "   -1.000            -231.000 baudrate_ctrl:inst9\|clk_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -115.000 nominal_top:inst55\|clk_c  " "   -1.000            -115.000 nominal_top:inst55\|clk_c " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -106.000 nominal_top:inst55\|control_timer:inst1\|clk_h  " "   -1.000            -106.000 nominal_top:inst55\|control_timer:inst1\|clk_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 nominal_top:inst55\|cs_code_out\[0\]  " "   -1.000             -80.000 nominal_top:inst55\|cs_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 nominal_top:inst55\|start_model  " "   -1.000             -48.000 nominal_top:inst55\|start_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -41.000 spi_ctrl:inst18\|tr_clk  " "   -1.000             -41.000 spi_ctrl:inst18\|tr_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 nominal_top:inst55\|done_model  " "   -1.000             -32.000 nominal_top:inst55\|done_model " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 nominal_top:inst55\|control_timer:inst1\|clk_l  " "   -1.000              -1.000 nominal_top:inst55\|control_timer:inst1\|clk_l " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 nominal_top:inst55\|cs_rate_out  " "    0.336               0.000 nominal_top:inst55\|cs_rate_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.769               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.769               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 CLK_IN  " "    9.594               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.797               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.797               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.797               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.797               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551865282598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1551865282598 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865289168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865289168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865289168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865289168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.912 ns " "Worst Case Available Settling Time: 18.912 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865289168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551865289168 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1551865289168 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1551865291341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1551865291367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 210 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551865292554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 17:41:32 2019 " "Processing ended: Wed Mar 06 17:41:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551865292554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551865292554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551865292554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1551865292554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1551865295376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551865295407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 17:41:34 2019 " "Processing started: Wed Mar 06 17:41:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551865295407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1551865295407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SEA -c SEA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SEA -c SEA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1551865295408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1551865299789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SEA_8_1200mv_85c_slow.vo E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/ simulation " "Generated file SEA_8_1200mv_85c_slow.vo in folder \"E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551865301625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SEA_8_1200mv_0c_slow.vo E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/ simulation " "Generated file SEA_8_1200mv_0c_slow.vo in folder \"E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551865303847 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SEA_min_1200mv_0c_fast.vo E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/ simulation " "Generated file SEA_min_1200mv_0c_fast.vo in folder \"E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551865305429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SEA.vo E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/ simulation " "Generated file SEA.vo in folder \"E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551865306552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SEA_8_1200mv_85c_v_slow.sdo E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/ simulation " "Generated file SEA_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551865307890 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SEA_8_1200mv_0c_v_slow.sdo E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/ simulation " "Generated file SEA_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551865311108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SEA_min_1200mv_0c_v_fast.sdo E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/ simulation " "Generated file SEA_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551865313754 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SEA_v.sdo E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/ simulation " "Generated file SEA_v.sdo in folder \"E:/FPGA/SEA/SEA_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551865316123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551865316638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 17:41:56 2019 " "Processing ended: Wed Mar 06 17:41:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551865316638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551865316638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551865316638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1551865316638 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 629 s " "Quartus Prime Full Compilation was successful. 0 errors, 629 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1551865317959 ""}
