
Soldering_Station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d344  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003a00  0800d4e4  0800d4e4  0000e4e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ee4  08010ee4  00012324  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010ee4  08010ee4  00011ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010eec  08010eec  00012324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010eec  08010eec  00011eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ef0  08010ef0  00011ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000324  20000000  08010ef4  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000798  20000324  08011218  00012324  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  20000abc  08011218  00012abc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012324  2**0
                  CONTENTS, READONLY
 12 .debug_info   000192de  00000000  00000000  00012354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d13  00000000  00000000  0002b632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b8  00000000  00000000  0002f348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d9  00000000  00000000  00030a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa42  00000000  00000000  00031bd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d9ba  00000000  00000000  0004c61b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a12e6  00000000  00000000  00069fd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010b2bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006520  00000000  00000000  0010b300  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00111820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000324 	.word	0x20000324
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d4cc 	.word	0x0800d4cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000328 	.word	0x20000328
 80001dc:	0800d4cc 	.word	0x0800d4cc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2iz>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000854:	d215      	bcs.n	8000882 <__aeabi_d2iz+0x36>
 8000856:	d511      	bpl.n	800087c <__aeabi_d2iz+0x30>
 8000858:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d912      	bls.n	8000888 <__aeabi_d2iz+0x3c>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000872:	fa23 f002 	lsr.w	r0, r3, r2
 8000876:	bf18      	it	ne
 8000878:	4240      	negne	r0, r0
 800087a:	4770      	bx	lr
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	4770      	bx	lr
 8000882:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000886:	d105      	bne.n	8000894 <__aeabi_d2iz+0x48>
 8000888:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800088c:	bf08      	it	eq
 800088e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop

0800089c <__aeabi_d2uiz>:
 800089c:	004a      	lsls	r2, r1, #1
 800089e:	d211      	bcs.n	80008c4 <__aeabi_d2uiz+0x28>
 80008a0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008a4:	d211      	bcs.n	80008ca <__aeabi_d2uiz+0x2e>
 80008a6:	d50d      	bpl.n	80008c4 <__aeabi_d2uiz+0x28>
 80008a8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b0:	d40e      	bmi.n	80008d0 <__aeabi_d2uiz+0x34>
 80008b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008be:	fa23 f002 	lsr.w	r0, r3, r2
 80008c2:	4770      	bx	lr
 80008c4:	f04f 0000 	mov.w	r0, #0
 80008c8:	4770      	bx	lr
 80008ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008ce:	d102      	bne.n	80008d6 <__aeabi_d2uiz+0x3a>
 80008d0:	f04f 30ff 	mov.w	r0, #4294967295
 80008d4:	4770      	bx	lr
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	4770      	bx	lr

080008dc <__aeabi_d2f>:
 80008dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008e4:	bf24      	itt	cs
 80008e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008ee:	d90d      	bls.n	800090c <__aeabi_d2f+0x30>
 80008f0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008fc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000900:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000904:	bf08      	it	eq
 8000906:	f020 0001 	biceq.w	r0, r0, #1
 800090a:	4770      	bx	lr
 800090c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000910:	d121      	bne.n	8000956 <__aeabi_d2f+0x7a>
 8000912:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000916:	bfbc      	itt	lt
 8000918:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800091c:	4770      	bxlt	lr
 800091e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000922:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000926:	f1c2 0218 	rsb	r2, r2, #24
 800092a:	f1c2 0c20 	rsb	ip, r2, #32
 800092e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000932:	fa20 f002 	lsr.w	r0, r0, r2
 8000936:	bf18      	it	ne
 8000938:	f040 0001 	orrne.w	r0, r0, #1
 800093c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000940:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000944:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000948:	ea40 000c 	orr.w	r0, r0, ip
 800094c:	fa23 f302 	lsr.w	r3, r3, r2
 8000950:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000954:	e7cc      	b.n	80008f0 <__aeabi_d2f+0x14>
 8000956:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800095a:	d107      	bne.n	800096c <__aeabi_d2f+0x90>
 800095c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000960:	bf1e      	ittt	ne
 8000962:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000966:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800096a:	4770      	bxne	lr
 800096c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000970:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000974:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <__aeabi_uldivmod>:
 800097c:	b953      	cbnz	r3, 8000994 <__aeabi_uldivmod+0x18>
 800097e:	b94a      	cbnz	r2, 8000994 <__aeabi_uldivmod+0x18>
 8000980:	2900      	cmp	r1, #0
 8000982:	bf08      	it	eq
 8000984:	2800      	cmpeq	r0, #0
 8000986:	bf1c      	itt	ne
 8000988:	f04f 31ff 	movne.w	r1, #4294967295
 800098c:	f04f 30ff 	movne.w	r0, #4294967295
 8000990:	f000 b988 	b.w	8000ca4 <__aeabi_idiv0>
 8000994:	f1ad 0c08 	sub.w	ip, sp, #8
 8000998:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800099c:	f000 f806 	bl	80009ac <__udivmoddi4>
 80009a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009a8:	b004      	add	sp, #16
 80009aa:	4770      	bx	lr

080009ac <__udivmoddi4>:
 80009ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009b0:	9d08      	ldr	r5, [sp, #32]
 80009b2:	468e      	mov	lr, r1
 80009b4:	4604      	mov	r4, r0
 80009b6:	4688      	mov	r8, r1
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d14a      	bne.n	8000a52 <__udivmoddi4+0xa6>
 80009bc:	428a      	cmp	r2, r1
 80009be:	4617      	mov	r7, r2
 80009c0:	d962      	bls.n	8000a88 <__udivmoddi4+0xdc>
 80009c2:	fab2 f682 	clz	r6, r2
 80009c6:	b14e      	cbz	r6, 80009dc <__udivmoddi4+0x30>
 80009c8:	f1c6 0320 	rsb	r3, r6, #32
 80009cc:	fa01 f806 	lsl.w	r8, r1, r6
 80009d0:	fa20 f303 	lsr.w	r3, r0, r3
 80009d4:	40b7      	lsls	r7, r6
 80009d6:	ea43 0808 	orr.w	r8, r3, r8
 80009da:	40b4      	lsls	r4, r6
 80009dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009e0:	fa1f fc87 	uxth.w	ip, r7
 80009e4:	fbb8 f1fe 	udiv	r1, r8, lr
 80009e8:	0c23      	lsrs	r3, r4, #16
 80009ea:	fb0e 8811 	mls	r8, lr, r1, r8
 80009ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009f2:	fb01 f20c 	mul.w	r2, r1, ip
 80009f6:	429a      	cmp	r2, r3
 80009f8:	d909      	bls.n	8000a0e <__udivmoddi4+0x62>
 80009fa:	18fb      	adds	r3, r7, r3
 80009fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a00:	f080 80ea 	bcs.w	8000bd8 <__udivmoddi4+0x22c>
 8000a04:	429a      	cmp	r2, r3
 8000a06:	f240 80e7 	bls.w	8000bd8 <__udivmoddi4+0x22c>
 8000a0a:	3902      	subs	r1, #2
 8000a0c:	443b      	add	r3, r7
 8000a0e:	1a9a      	subs	r2, r3, r2
 8000a10:	b2a3      	uxth	r3, r4
 8000a12:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a16:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a1e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a22:	459c      	cmp	ip, r3
 8000a24:	d909      	bls.n	8000a3a <__udivmoddi4+0x8e>
 8000a26:	18fb      	adds	r3, r7, r3
 8000a28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a2c:	f080 80d6 	bcs.w	8000bdc <__udivmoddi4+0x230>
 8000a30:	459c      	cmp	ip, r3
 8000a32:	f240 80d3 	bls.w	8000bdc <__udivmoddi4+0x230>
 8000a36:	443b      	add	r3, r7
 8000a38:	3802      	subs	r0, #2
 8000a3a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a3e:	eba3 030c 	sub.w	r3, r3, ip
 8000a42:	2100      	movs	r1, #0
 8000a44:	b11d      	cbz	r5, 8000a4e <__udivmoddi4+0xa2>
 8000a46:	40f3      	lsrs	r3, r6
 8000a48:	2200      	movs	r2, #0
 8000a4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a52:	428b      	cmp	r3, r1
 8000a54:	d905      	bls.n	8000a62 <__udivmoddi4+0xb6>
 8000a56:	b10d      	cbz	r5, 8000a5c <__udivmoddi4+0xb0>
 8000a58:	e9c5 0100 	strd	r0, r1, [r5]
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4608      	mov	r0, r1
 8000a60:	e7f5      	b.n	8000a4e <__udivmoddi4+0xa2>
 8000a62:	fab3 f183 	clz	r1, r3
 8000a66:	2900      	cmp	r1, #0
 8000a68:	d146      	bne.n	8000af8 <__udivmoddi4+0x14c>
 8000a6a:	4573      	cmp	r3, lr
 8000a6c:	d302      	bcc.n	8000a74 <__udivmoddi4+0xc8>
 8000a6e:	4282      	cmp	r2, r0
 8000a70:	f200 8105 	bhi.w	8000c7e <__udivmoddi4+0x2d2>
 8000a74:	1a84      	subs	r4, r0, r2
 8000a76:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	4690      	mov	r8, r2
 8000a7e:	2d00      	cmp	r5, #0
 8000a80:	d0e5      	beq.n	8000a4e <__udivmoddi4+0xa2>
 8000a82:	e9c5 4800 	strd	r4, r8, [r5]
 8000a86:	e7e2      	b.n	8000a4e <__udivmoddi4+0xa2>
 8000a88:	2a00      	cmp	r2, #0
 8000a8a:	f000 8090 	beq.w	8000bae <__udivmoddi4+0x202>
 8000a8e:	fab2 f682 	clz	r6, r2
 8000a92:	2e00      	cmp	r6, #0
 8000a94:	f040 80a4 	bne.w	8000be0 <__udivmoddi4+0x234>
 8000a98:	1a8a      	subs	r2, r1, r2
 8000a9a:	0c03      	lsrs	r3, r0, #16
 8000a9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000aa0:	b280      	uxth	r0, r0
 8000aa2:	b2bc      	uxth	r4, r7
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000aaa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000aae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ab2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ab6:	429a      	cmp	r2, r3
 8000ab8:	d907      	bls.n	8000aca <__udivmoddi4+0x11e>
 8000aba:	18fb      	adds	r3, r7, r3
 8000abc:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ac0:	d202      	bcs.n	8000ac8 <__udivmoddi4+0x11c>
 8000ac2:	429a      	cmp	r2, r3
 8000ac4:	f200 80e0 	bhi.w	8000c88 <__udivmoddi4+0x2dc>
 8000ac8:	46c4      	mov	ip, r8
 8000aca:	1a9b      	subs	r3, r3, r2
 8000acc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ad0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ad4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ad8:	fb02 f404 	mul.w	r4, r2, r4
 8000adc:	429c      	cmp	r4, r3
 8000ade:	d907      	bls.n	8000af0 <__udivmoddi4+0x144>
 8000ae0:	18fb      	adds	r3, r7, r3
 8000ae2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ae6:	d202      	bcs.n	8000aee <__udivmoddi4+0x142>
 8000ae8:	429c      	cmp	r4, r3
 8000aea:	f200 80ca 	bhi.w	8000c82 <__udivmoddi4+0x2d6>
 8000aee:	4602      	mov	r2, r0
 8000af0:	1b1b      	subs	r3, r3, r4
 8000af2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000af6:	e7a5      	b.n	8000a44 <__udivmoddi4+0x98>
 8000af8:	f1c1 0620 	rsb	r6, r1, #32
 8000afc:	408b      	lsls	r3, r1
 8000afe:	fa22 f706 	lsr.w	r7, r2, r6
 8000b02:	431f      	orrs	r7, r3
 8000b04:	fa0e f401 	lsl.w	r4, lr, r1
 8000b08:	fa20 f306 	lsr.w	r3, r0, r6
 8000b0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b14:	4323      	orrs	r3, r4
 8000b16:	fa00 f801 	lsl.w	r8, r0, r1
 8000b1a:	fa1f fc87 	uxth.w	ip, r7
 8000b1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000b22:	0c1c      	lsrs	r4, r3, #16
 8000b24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000b28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000b2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b30:	45a6      	cmp	lr, r4
 8000b32:	fa02 f201 	lsl.w	r2, r2, r1
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x1a0>
 8000b38:	193c      	adds	r4, r7, r4
 8000b3a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b3e:	f080 809c 	bcs.w	8000c7a <__udivmoddi4+0x2ce>
 8000b42:	45a6      	cmp	lr, r4
 8000b44:	f240 8099 	bls.w	8000c7a <__udivmoddi4+0x2ce>
 8000b48:	3802      	subs	r0, #2
 8000b4a:	443c      	add	r4, r7
 8000b4c:	eba4 040e 	sub.w	r4, r4, lr
 8000b50:	fa1f fe83 	uxth.w	lr, r3
 8000b54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b58:	fb09 4413 	mls	r4, r9, r3, r4
 8000b5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b64:	45a4      	cmp	ip, r4
 8000b66:	d908      	bls.n	8000b7a <__udivmoddi4+0x1ce>
 8000b68:	193c      	adds	r4, r7, r4
 8000b6a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b6e:	f080 8082 	bcs.w	8000c76 <__udivmoddi4+0x2ca>
 8000b72:	45a4      	cmp	ip, r4
 8000b74:	d97f      	bls.n	8000c76 <__udivmoddi4+0x2ca>
 8000b76:	3b02      	subs	r3, #2
 8000b78:	443c      	add	r4, r7
 8000b7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b7e:	eba4 040c 	sub.w	r4, r4, ip
 8000b82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b86:	4564      	cmp	r4, ip
 8000b88:	4673      	mov	r3, lr
 8000b8a:	46e1      	mov	r9, ip
 8000b8c:	d362      	bcc.n	8000c54 <__udivmoddi4+0x2a8>
 8000b8e:	d05f      	beq.n	8000c50 <__udivmoddi4+0x2a4>
 8000b90:	b15d      	cbz	r5, 8000baa <__udivmoddi4+0x1fe>
 8000b92:	ebb8 0203 	subs.w	r2, r8, r3
 8000b96:	eb64 0409 	sbc.w	r4, r4, r9
 8000b9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000ba2:	431e      	orrs	r6, r3
 8000ba4:	40cc      	lsrs	r4, r1
 8000ba6:	e9c5 6400 	strd	r6, r4, [r5]
 8000baa:	2100      	movs	r1, #0
 8000bac:	e74f      	b.n	8000a4e <__udivmoddi4+0xa2>
 8000bae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000bb2:	0c01      	lsrs	r1, r0, #16
 8000bb4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000bb8:	b280      	uxth	r0, r0
 8000bba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	4638      	mov	r0, r7
 8000bc2:	463c      	mov	r4, r7
 8000bc4:	46b8      	mov	r8, r7
 8000bc6:	46be      	mov	lr, r7
 8000bc8:	2620      	movs	r6, #32
 8000bca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000bce:	eba2 0208 	sub.w	r2, r2, r8
 8000bd2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000bd6:	e766      	b.n	8000aa6 <__udivmoddi4+0xfa>
 8000bd8:	4601      	mov	r1, r0
 8000bda:	e718      	b.n	8000a0e <__udivmoddi4+0x62>
 8000bdc:	4610      	mov	r0, r2
 8000bde:	e72c      	b.n	8000a3a <__udivmoddi4+0x8e>
 8000be0:	f1c6 0220 	rsb	r2, r6, #32
 8000be4:	fa2e f302 	lsr.w	r3, lr, r2
 8000be8:	40b7      	lsls	r7, r6
 8000bea:	40b1      	lsls	r1, r6
 8000bec:	fa20 f202 	lsr.w	r2, r0, r2
 8000bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf4:	430a      	orrs	r2, r1
 8000bf6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000bfa:	b2bc      	uxth	r4, r7
 8000bfc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c00:	0c11      	lsrs	r1, r2, #16
 8000c02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c06:	fb08 f904 	mul.w	r9, r8, r4
 8000c0a:	40b0      	lsls	r0, r6
 8000c0c:	4589      	cmp	r9, r1
 8000c0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c12:	b280      	uxth	r0, r0
 8000c14:	d93e      	bls.n	8000c94 <__udivmoddi4+0x2e8>
 8000c16:	1879      	adds	r1, r7, r1
 8000c18:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c1c:	d201      	bcs.n	8000c22 <__udivmoddi4+0x276>
 8000c1e:	4589      	cmp	r9, r1
 8000c20:	d81f      	bhi.n	8000c62 <__udivmoddi4+0x2b6>
 8000c22:	eba1 0109 	sub.w	r1, r1, r9
 8000c26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c2a:	fb09 f804 	mul.w	r8, r9, r4
 8000c2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c32:	b292      	uxth	r2, r2
 8000c34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c38:	4542      	cmp	r2, r8
 8000c3a:	d229      	bcs.n	8000c90 <__udivmoddi4+0x2e4>
 8000c3c:	18ba      	adds	r2, r7, r2
 8000c3e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c42:	d2c4      	bcs.n	8000bce <__udivmoddi4+0x222>
 8000c44:	4542      	cmp	r2, r8
 8000c46:	d2c2      	bcs.n	8000bce <__udivmoddi4+0x222>
 8000c48:	f1a9 0102 	sub.w	r1, r9, #2
 8000c4c:	443a      	add	r2, r7
 8000c4e:	e7be      	b.n	8000bce <__udivmoddi4+0x222>
 8000c50:	45f0      	cmp	r8, lr
 8000c52:	d29d      	bcs.n	8000b90 <__udivmoddi4+0x1e4>
 8000c54:	ebbe 0302 	subs.w	r3, lr, r2
 8000c58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c5c:	3801      	subs	r0, #1
 8000c5e:	46e1      	mov	r9, ip
 8000c60:	e796      	b.n	8000b90 <__udivmoddi4+0x1e4>
 8000c62:	eba7 0909 	sub.w	r9, r7, r9
 8000c66:	4449      	add	r1, r9
 8000c68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c70:	fb09 f804 	mul.w	r8, r9, r4
 8000c74:	e7db      	b.n	8000c2e <__udivmoddi4+0x282>
 8000c76:	4673      	mov	r3, lr
 8000c78:	e77f      	b.n	8000b7a <__udivmoddi4+0x1ce>
 8000c7a:	4650      	mov	r0, sl
 8000c7c:	e766      	b.n	8000b4c <__udivmoddi4+0x1a0>
 8000c7e:	4608      	mov	r0, r1
 8000c80:	e6fd      	b.n	8000a7e <__udivmoddi4+0xd2>
 8000c82:	443b      	add	r3, r7
 8000c84:	3a02      	subs	r2, #2
 8000c86:	e733      	b.n	8000af0 <__udivmoddi4+0x144>
 8000c88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c8c:	443b      	add	r3, r7
 8000c8e:	e71c      	b.n	8000aca <__udivmoddi4+0x11e>
 8000c90:	4649      	mov	r1, r9
 8000c92:	e79c      	b.n	8000bce <__udivmoddi4+0x222>
 8000c94:	eba1 0109 	sub.w	r1, r1, r9
 8000c98:	46c4      	mov	ip, r8
 8000c9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ca2:	e7c4      	b.n	8000c2e <__udivmoddi4+0x282>

08000ca4 <__aeabi_idiv0>:
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <EE24_Delay>:
void EE24_UnLock(EE24_HandleTypeDef *Handle);

/***********************************************************************************************************/

void EE24_Delay(uint32_t Delay)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
#if EE24_RTOS == EE24_RTOS_DISABLE
  HAL_Delay(Delay);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f006 fe93 	bl	80079dc <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <EE24_Lock>:

/***********************************************************************************************************/

void EE24_Lock(EE24_HandleTypeDef *Handle)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b082      	sub	sp, #8
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 8000cc6:	e002      	b.n	8000cce <EE24_Lock+0x10>
  {
    EE24_Delay(1);
 8000cc8:	2001      	movs	r0, #1
 8000cca:	f7ff ffed 	bl	8000ca8 <EE24_Delay>
  while (Handle->Lock)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	795b      	ldrb	r3, [r3, #5]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d1f8      	bne.n	8000cc8 <EE24_Lock+0xa>
  }
  Handle->Lock = 1;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2201      	movs	r2, #1
 8000cda:	715a      	strb	r2, [r3, #5]
}
 8000cdc:	bf00      	nop
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <EE24_UnLock>:

/***********************************************************************************************************/

void EE24_UnLock(EE24_HandleTypeDef *Handle)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2200      	movs	r2, #0
 8000cf0:	715a      	strb	r2, [r3, #5]
}
 8000cf2:	bf00      	nop
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <EE24_Init>:
  * @param  I2CAddress: I2C Memory address
  *
  * @retval bool: true or false
  */
bool EE24_Init(EE24_HandleTypeDef *Handle, I2C_HandleTypeDef *HI2c, uint8_t I2CAddress)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b086      	sub	sp, #24
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	60f8      	str	r0, [r7, #12]
 8000d06:	60b9      	str	r1, [r7, #8]
 8000d08:	4613      	mov	r3, r2
 8000d0a:	71fb      	strb	r3, [r7, #7]
  bool answer = false;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HI2c == NULL))
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d016      	beq.n	8000d44 <EE24_Init+0x46>
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d013      	beq.n	8000d44 <EE24_Init+0x46>
    {
      break;
    }
    Handle->HI2c = HI2c;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	601a      	str	r2, [r3, #0]
    Handle->Address = I2CAddress;
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	79fa      	ldrb	r2, [r7, #7]
 8000d26:	711a      	strb	r2, [r3, #4]
    if (HAL_I2C_IsDeviceReady(Handle->HI2c, Handle->Address, 2, 100) == HAL_OK)
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	6818      	ldr	r0, [r3, #0]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	791b      	ldrb	r3, [r3, #4]
 8000d30:	4619      	mov	r1, r3
 8000d32:	2364      	movs	r3, #100	@ 0x64
 8000d34:	2202      	movs	r2, #2
 8000d36:	f008 fe37 	bl	80099a8 <HAL_I2C_IsDeviceReady>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d101      	bne.n	8000d44 <EE24_Init+0x46>
    {
      answer = true;
 8000d40:	2301      	movs	r3, #1
 8000d42:	75fb      	strb	r3, [r7, #23]
    }
  }
  while (0);

  return answer;
 8000d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3718      	adds	r7, #24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <EE24_Read>:
  * @param  Timeout: Timeout of this operation in ms
  *
  * @retval bool: true or false
  */
bool EE24_Read(EE24_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, size_t Len, uint32_t Timeout)
{
 8000d4e:	b590      	push	{r4, r7, lr}
 8000d50:	b08b      	sub	sp, #44	@ 0x2c
 8000d52:	af04      	add	r7, sp, #16
 8000d54:	60f8      	str	r0, [r7, #12]
 8000d56:	60b9      	str	r1, [r7, #8]
 8000d58:	607a      	str	r2, [r7, #4]
 8000d5a:	603b      	str	r3, [r7, #0]
  EE24_Lock(Handle);
 8000d5c:	68f8      	ldr	r0, [r7, #12]
 8000d5e:	f7ff ffae 	bl	8000cbe <EE24_Lock>
  bool answer = false;
 8000d62:	2300      	movs	r3, #0
 8000d64:	75fb      	strb	r3, [r7, #23]
#elif (EE24_SIZE == EE24_8KBIT)
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address | ((Address & 0x0300) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, Len, Timeout) == HAL_OK)
#elif (EE24_SIZE == EE24_16KBIT)
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address | ((Address & 0x0700) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, Len, Timeout) == HAL_OK)
#else
    if (HAL_I2C_Mem_Read(Handle->HI2c, Handle->Address, Address, I2C_MEMADD_SIZE_16BIT, Data, Len, Timeout) == HAL_OK)
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	791b      	ldrb	r3, [r3, #4]
 8000d6e:	461c      	mov	r4, r3
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	b299      	uxth	r1, r3
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d7a:	9202      	str	r2, [sp, #8]
 8000d7c:	9301      	str	r3, [sp, #4]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	9300      	str	r3, [sp, #0]
 8000d82:	2310      	movs	r3, #16
 8000d84:	460a      	mov	r2, r1
 8000d86:	4621      	mov	r1, r4
 8000d88:	f008 fbdc 	bl	8009544 <HAL_I2C_Mem_Read>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d101      	bne.n	8000d96 <EE24_Read+0x48>
#endif
    {
      answer = true;
 8000d92:	2301      	movs	r3, #1
 8000d94:	75fb      	strb	r3, [r7, #23]
    }
  }
  while (0);

  EE24_UnLock(Handle);
 8000d96:	68f8      	ldr	r0, [r7, #12]
 8000d98:	f7ff ffa4 	bl	8000ce4 <EE24_UnLock>
  return answer;
 8000d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	371c      	adds	r7, #28
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd90      	pop	{r4, r7, pc}

08000da6 <EE24_Write>:
  * @param  Timeout: Timeout of this operation in ms
  *
  * @retval bool: true or false
  */
bool EE24_Write(EE24_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, size_t Len, uint32_t Timeout)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b08a      	sub	sp, #40	@ 0x28
 8000daa:	af04      	add	r7, sp, #16
 8000dac:	60f8      	str	r0, [r7, #12]
 8000dae:	60b9      	str	r1, [r7, #8]
 8000db0:	607a      	str	r2, [r7, #4]
 8000db2:	603b      	str	r3, [r7, #0]
  EE24_Lock(Handle);
 8000db4:	68f8      	ldr	r0, [r7, #12]
 8000db6:	f7ff ff82 	bl	8000cbe <EE24_Lock>
  bool answer = false;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	75fb      	strb	r3, [r7, #23]
  do
  {
    uint16_t w;
    uint32_t startTime = HAL_GetTick();
 8000dbe:	f006 fe01 	bl	80079c4 <HAL_GetTick>
 8000dc2:	6138      	str	r0, [r7, #16]
#if EE24_USE_WP_PIN == true
    HAL_GPIO_WritePin(Handle->WpGpio, Handle->WpPin, GPIO_PIN_RESET);
#endif
    while (1)
    {
      w = EE24_PSIZE - (Address  % EE24_PSIZE);
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	f003 031f 	and.w	r3, r3, #31
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	f1c3 0320 	rsb	r3, r3, #32
 8000dd2:	82bb      	strh	r3, [r7, #20]
      if (w > Len)
 8000dd4:	8abb      	ldrh	r3, [r7, #20]
 8000dd6:	683a      	ldr	r2, [r7, #0]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d201      	bcs.n	8000de0 <EE24_Write+0x3a>
      {
        w = Len;
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	82bb      	strh	r3, [r7, #20]
#elif (EE24_SIZE == EE24_8KBIT)
        if (HAL_I2C_Mem_Write(Handle->HI2c, Handle->Address | ((Address & 0x0300) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, w, Timeout) == HAL_OK)
#elif (EE24_SIZE == EE24_16KBIT)
        if (HAL_I2C_Mem_Write(Handle->HI2c, Handle->Address | ((Address & 0x0700) >> 7), (Address & 0xff), I2C_MEMADD_SIZE_8BIT, Data, w, Timeout) == HAL_OK)
#else
        if (HAL_I2C_Mem_Write(Handle->HI2c, Handle->Address, Address, I2C_MEMADD_SIZE_16BIT, Data, w, Timeout) == HAL_OK)
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	6818      	ldr	r0, [r3, #0]
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	791b      	ldrb	r3, [r3, #4]
 8000de8:	4619      	mov	r1, r3
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	6a3b      	ldr	r3, [r7, #32]
 8000df0:	9302      	str	r3, [sp, #8]
 8000df2:	8abb      	ldrh	r3, [r7, #20]
 8000df4:	9301      	str	r3, [sp, #4]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	9300      	str	r3, [sp, #0]
 8000dfa:	2310      	movs	r3, #16
 8000dfc:	f008 faa8 	bl	8009350 <HAL_I2C_Mem_Write>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d11d      	bne.n	8000e42 <EE24_Write+0x9c>
#endif
      {
        EE24_Delay(10);
 8000e06:	200a      	movs	r0, #10
 8000e08:	f7ff ff4e 	bl	8000ca8 <EE24_Delay>
        Len -= w;
 8000e0c:	8abb      	ldrh	r3, [r7, #20]
 8000e0e:	683a      	ldr	r2, [r7, #0]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	603b      	str	r3, [r7, #0]
        Data += w;
 8000e14:	8abb      	ldrh	r3, [r7, #20]
 8000e16:	687a      	ldr	r2, [r7, #4]
 8000e18:	4413      	add	r3, r2
 8000e1a:	607b      	str	r3, [r7, #4]
        Address += w;
 8000e1c:	8abb      	ldrh	r3, [r7, #20]
 8000e1e:	68ba      	ldr	r2, [r7, #8]
 8000e20:	4413      	add	r3, r2
 8000e22:	60bb      	str	r3, [r7, #8]
        if (Len == 0)
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d102      	bne.n	8000e30 <EE24_Write+0x8a>
        {
          answer = true;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	75fb      	strb	r3, [r7, #23]
          break;
 8000e2e:	e00b      	b.n	8000e48 <EE24_Write+0xa2>
        }
        if (HAL_GetTick() - startTime >= Timeout)
 8000e30:	f006 fdc8 	bl	80079c4 <HAL_GetTick>
 8000e34:	4602      	mov	r2, r0
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	6a3a      	ldr	r2, [r7, #32]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d902      	bls.n	8000e46 <EE24_Write+0xa0>
      w = EE24_PSIZE - (Address  % EE24_PSIZE);
 8000e40:	e7c0      	b.n	8000dc4 <EE24_Write+0x1e>
          break;
        }
      }
      else
      {
        break;
 8000e42:	bf00      	nop
 8000e44:	e000      	b.n	8000e48 <EE24_Write+0xa2>
          break;
 8000e46:	bf00      	nop
  while (0);

#if EE24_USE_WP_PIN == true
    HAL_GPIO_WritePin(Handle->WpGpio, Handle->WpPin, GPIO_PIN_SET);
#endif
  EE24_UnLock(Handle);
 8000e48:	68f8      	ldr	r0, [r7, #12]
 8000e4a:	f7ff ff4b 	bl	8000ce4 <EE24_UnLock>
  return answer;
 8000e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3718      	adds	r7, #24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <EE24_ReadCircle>:
  * @param  Timeout: Timeout of this operation in ms
  *
  * @retval bool: true or false
  */
bool EE24_ReadCircle(EE24_HandleTypeDef *Handle, uint32_t StartAddress, uint32_t StopAddress, uint8_t FullCell, uint8_t *Data, size_t Len, uint32_t Timeout)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08a      	sub	sp, #40	@ 0x28
 8000e5c:	af02      	add	r7, sp, #8
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
 8000e64:	70fb      	strb	r3, [r7, #3]
	if (StopAddress - StartAddress < Len)                                      // Check block size
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d901      	bls.n	8000e76 <EE24_ReadCircle+0x1e>
		return 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	e043      	b.n	8000efe <EE24_ReadCircle+0xa6>

    uint32_t counts = (StopAddress - StartAddress + 1)/(Len + 1);
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	1c5a      	adds	r2, r3, #1
 8000e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e80:	3301      	adds	r3, #1
 8000e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e86:	61bb      	str	r3, [r7, #24]
    uint8_t buff;

    EE24_Read(Handle, StartAddress, &buff, 1u, 1000);
 8000e88:	f107 0213 	add.w	r2, r7, #19
 8000e8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e90:	9300      	str	r3, [sp, #0]
 8000e92:	2301      	movs	r3, #1
 8000e94:	68b9      	ldr	r1, [r7, #8]
 8000e96:	68f8      	ldr	r0, [r7, #12]
 8000e98:	f7ff ff59 	bl	8000d4e <EE24_Read>
    if (buff == FullCell)
 8000e9c:	7cfb      	ldrb	r3, [r7, #19]
 8000e9e:	78fa      	ldrb	r2, [r7, #3]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d12b      	bne.n	8000efc <EE24_ReadCircle+0xa4>
    {
      for (int32_t i = counts - 1; i >= 0; i--)
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	61fb      	str	r3, [r7, #28]
 8000eaa:	e024      	b.n	8000ef6 <EE24_ReadCircle+0x9e>
      {
    	uint32_t address = StartAddress + i * (Len + 1);
 8000eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eae:	3301      	adds	r3, #1
 8000eb0:	69fa      	ldr	r2, [r7, #28]
 8000eb2:	fb02 f303 	mul.w	r3, r2, r3
 8000eb6:	68ba      	ldr	r2, [r7, #8]
 8000eb8:	4413      	add	r3, r2
 8000eba:	617b      	str	r3, [r7, #20]

    	EE24_Read(Handle, address, &buff, 1u, 1000);
 8000ebc:	f107 0213 	add.w	r2, r7, #19
 8000ec0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	6979      	ldr	r1, [r7, #20]
 8000eca:	68f8      	ldr	r0, [r7, #12]
 8000ecc:	f7ff ff3f 	bl	8000d4e <EE24_Read>

    	if (buff == FullCell)
 8000ed0:	7cfb      	ldrb	r3, [r7, #19]
 8000ed2:	78fa      	ldrb	r2, [r7, #3]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d10b      	bne.n	8000ef0 <EE24_ReadCircle+0x98>
    	{
            EE24_Read(Handle, address + 1, Data, Len, 1000);
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	1c59      	adds	r1, r3, #1
 8000edc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ee4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000ee6:	68f8      	ldr	r0, [r7, #12]
 8000ee8:	f7ff ff31 	bl	8000d4e <EE24_Read>

        	return 1;
 8000eec:	2301      	movs	r3, #1
 8000eee:	e006      	b.n	8000efe <EE24_ReadCircle+0xa6>
      for (int32_t i = counts - 1; i >= 0; i--)
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	3b01      	subs	r3, #1
 8000ef4:	61fb      	str	r3, [r7, #28]
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	dad7      	bge.n	8000eac <EE24_ReadCircle+0x54>
    	}
      }
    }

	return 0;
 8000efc:	2300      	movs	r3, #0
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3720      	adds	r7, #32
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <EE24_WriteCircle>:
  *
  * @retval bool: true or false
  */

bool EE24_WriteCircle(EE24_HandleTypeDef *Handle, uint32_t StartAddress, uint32_t StopAddress, uint8_t FullCell, uint8_t *Data, size_t Len, uint32_t Timeout)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b08c      	sub	sp, #48	@ 0x30
 8000f0a:	af02      	add	r7, sp, #8
 8000f0c:	60f8      	str	r0, [r7, #12]
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
 8000f12:	70fb      	strb	r3, [r7, #3]
    if (StopAddress - StartAddress < Len)                                      // Check block size
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d901      	bls.n	8000f24 <EE24_WriteCircle+0x1e>
        return 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	e06f      	b.n	8001004 <EE24_WriteCircle+0xfe>

    uint32_t counts = (StopAddress - StartAddress + 1)/(Len + 1);
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	1c5a      	adds	r2, r3, #1
 8000f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f2e:	3301      	adds	r3, #1
 8000f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f34:	61fb      	str	r3, [r7, #28]

    uint8_t buff;
    uint8_t empty_byte = 0xFF;
 8000f36:	23ff      	movs	r3, #255	@ 0xff
 8000f38:	74bb      	strb	r3, [r7, #18]

    for (uint32_t i = 0; i < counts; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f3e:	e02d      	b.n	8000f9c <EE24_WriteCircle+0x96>
    {
    	uint32_t address = StartAddress + i * (Len + 1);
 8000f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f42:	3301      	adds	r3, #1
 8000f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f46:	fb02 f303 	mul.w	r3, r2, r3
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	617b      	str	r3, [r7, #20]
    	EE24_Read(Handle, address, &buff, 1u, 1000);
 8000f50:	f107 0213 	add.w	r2, r7, #19
 8000f54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	6979      	ldr	r1, [r7, #20]
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff fef5 	bl	8000d4e <EE24_Read>

    	if (buff != FullCell)
 8000f64:	7cfa      	ldrb	r2, [r7, #19]
 8000f66:	78fb      	ldrb	r3, [r7, #3]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d014      	beq.n	8000f96 <EE24_WriteCircle+0x90>
    	{
        	EE24_Write(Handle, address, &FullCell, 1u, 1000);
 8000f6c:	1cfa      	adds	r2, r7, #3
 8000f6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2301      	movs	r3, #1
 8000f76:	6979      	ldr	r1, [r7, #20]
 8000f78:	68f8      	ldr	r0, [r7, #12]
 8000f7a:	f7ff ff14 	bl	8000da6 <EE24_Write>
        	EE24_Write(Handle, address + 1, Data, Len, 1000);
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	1c59      	adds	r1, r3, #1
 8000f82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000f8c:	68f8      	ldr	r0, [r7, #12]
 8000f8e:	f7ff ff0a 	bl	8000da6 <EE24_Write>

        	return 1;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e036      	b.n	8001004 <EE24_WriteCircle+0xfe>
    for (uint32_t i = 0; i < counts; i++)
 8000f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f98:	3301      	adds	r3, #1
 8000f9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d3cd      	bcc.n	8000f40 <EE24_WriteCircle+0x3a>
    	}
    }

    EE24_Write(Handle, StartAddress, &FullCell, 1u, 1000);
 8000fa4:	1cfa      	adds	r2, r7, #3
 8000fa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2301      	movs	r3, #1
 8000fae:	68b9      	ldr	r1, [r7, #8]
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	f7ff fef8 	bl	8000da6 <EE24_Write>
    EE24_Write(Handle, StartAddress + 1, Data, Len, 1000);
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	1c59      	adds	r1, r3, #1
 8000fba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000fc4:	68f8      	ldr	r0, [r7, #12]
 8000fc6:	f7ff feee 	bl	8000da6 <EE24_Write>

    for (uint32_t i = 1; i < counts; i++)
 8000fca:	2301      	movs	r3, #1
 8000fcc:	623b      	str	r3, [r7, #32]
 8000fce:	e014      	b.n	8000ffa <EE24_WriteCircle+0xf4>
    {
    	uint32_t address = StartAddress + i * (Len + 1);
 8000fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	6a3a      	ldr	r2, [r7, #32]
 8000fd6:	fb02 f303 	mul.w	r3, r2, r3
 8000fda:	68ba      	ldr	r2, [r7, #8]
 8000fdc:	4413      	add	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
    	EE24_Write(Handle, address, &empty_byte, 1u, 1000);
 8000fe0:	f107 0212 	add.w	r2, r7, #18
 8000fe4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2301      	movs	r3, #1
 8000fec:	69b9      	ldr	r1, [r7, #24]
 8000fee:	68f8      	ldr	r0, [r7, #12]
 8000ff0:	f7ff fed9 	bl	8000da6 <EE24_Write>
    for (uint32_t i = 1; i < counts; i++)
 8000ff4:	6a3b      	ldr	r3, [r7, #32]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	623b      	str	r3, [r7, #32]
 8000ffa:	6a3a      	ldr	r2, [r7, #32]
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d3e6      	bcc.n	8000fd0 <EE24_WriteCircle+0xca>
    }

    return 1;
 8001002:	2301      	movs	r3, #1
}
 8001004:	4618      	mov	r0, r3
 8001006:	3728      	adds	r7, #40	@ 0x28
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <ADC_converter>:
#endif

#include "ADCconverter.h"

float ADC_converter(raw_value_t current_raw_value, calibration_entry_t table[], uint8_t size)
{
 800100c:	b480      	push	{r7}
 800100e:	b089      	sub	sp, #36	@ 0x24
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	6039      	str	r1, [r7, #0]
 8001016:	80fb      	strh	r3, [r7, #6]
 8001018:	4613      	mov	r3, r2
 800101a:	717b      	strb	r3, [r7, #5]
    uint8_t left_index = 0;                                                    //    
 800101c:	2300      	movs	r3, #0
 800101e:	77fb      	strb	r3, [r7, #31]
    uint8_t right_index = size - 1;                                            //   
 8001020:	797b      	ldrb	r3, [r7, #5]
 8001022:	3b01      	subs	r3, #1
 8001024:	77bb      	strb	r3, [r7, #30]
    bool ascending_sort = false;                                               //  
 8001026:	2300      	movs	r3, #0
 8001028:	777b      	strb	r3, [r7, #29]
    if (table[left_index].raw_value < table[right_index].raw_value)            //     
 800102a:	7ffb      	ldrb	r3, [r7, #31]
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	683a      	ldr	r2, [r7, #0]
 8001030:	4413      	add	r3, r2
 8001032:	881a      	ldrh	r2, [r3, #0]
 8001034:	7fbb      	ldrb	r3, [r7, #30]
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	6839      	ldr	r1, [r7, #0]
 800103a:	440b      	add	r3, r1
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	429a      	cmp	r2, r3
 8001040:	d201      	bcs.n	8001046 <ADC_converter+0x3a>
        ascending_sort = true;                                                 //    
 8001042:	2301      	movs	r3, #1
 8001044:	777b      	strb	r3, [r7, #29]
        //   
    if (ascending_sort)                                                        //    
 8001046:	7f7b      	ldrb	r3, [r7, #29]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d025      	beq.n	8001098 <ADC_converter+0x8c>
    {
        if (current_raw_value <= table[left_index].raw_value)                  //   
 800104c:	7ffb      	ldrb	r3, [r7, #31]
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	4413      	add	r3, r2
 8001054:	881b      	ldrh	r3, [r3, #0]
 8001056:	88fa      	ldrh	r2, [r7, #6]
 8001058:	429a      	cmp	r2, r3
 800105a:	d80a      	bhi.n	8001072 <ADC_converter+0x66>
            return table[left_index].proc_value;                               //     
 800105c:	7ffb      	ldrb	r3, [r7, #31]
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	683a      	ldr	r2, [r7, #0]
 8001062:	4413      	add	r3, r2
 8001064:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001068:	ee07 3a90 	vmov	s15, r3
 800106c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001070:	e0c3      	b.n	80011fa <ADC_converter+0x1ee>
        if (current_raw_value >= table[right_index].raw_value)                 //   
 8001072:	7fbb      	ldrb	r3, [r7, #30]
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	4413      	add	r3, r2
 800107a:	881b      	ldrh	r3, [r3, #0]
 800107c:	88fa      	ldrh	r2, [r7, #6]
 800107e:	429a      	cmp	r2, r3
 8001080:	d351      	bcc.n	8001126 <ADC_converter+0x11a>
            return table[right_index].proc_value;                              //     
 8001082:	7fbb      	ldrb	r3, [r7, #30]
 8001084:	009b      	lsls	r3, r3, #2
 8001086:	683a      	ldr	r2, [r7, #0]
 8001088:	4413      	add	r3, r2
 800108a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800108e:	ee07 3a90 	vmov	s15, r3
 8001092:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001096:	e0b0      	b.n	80011fa <ADC_converter+0x1ee>
    }
    else                                                                       //    
    {
        if (current_raw_value >= table[left_index].raw_value)                  //   
 8001098:	7ffb      	ldrb	r3, [r7, #31]
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	683a      	ldr	r2, [r7, #0]
 800109e:	4413      	add	r3, r2
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	88fa      	ldrh	r2, [r7, #6]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d30a      	bcc.n	80010be <ADC_converter+0xb2>
            return table[left_index].proc_value;                               //     
 80010a8:	7ffb      	ldrb	r3, [r7, #31]
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010b4:	ee07 3a90 	vmov	s15, r3
 80010b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010bc:	e09d      	b.n	80011fa <ADC_converter+0x1ee>
        if (current_raw_value <= table[right_index].raw_value)                 //   
 80010be:	7fbb      	ldrb	r3, [r7, #30]
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	683a      	ldr	r2, [r7, #0]
 80010c4:	4413      	add	r3, r2
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	88fa      	ldrh	r2, [r7, #6]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d82b      	bhi.n	8001126 <ADC_converter+0x11a>
            return table[right_index].proc_value;                              //     
 80010ce:	7fbb      	ldrb	r3, [r7, #30]
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	683a      	ldr	r2, [r7, #0]
 80010d4:	4413      	add	r3, r2
 80010d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e2:	e08a      	b.n	80011fa <ADC_converter+0x1ee>
    }
    while ((right_index - left_index) > 1)                                     //       
    {
        uint8_t mid_index = (left_index + right_index) >> 1;                   //  
 80010e4:	7ffa      	ldrb	r2, [r7, #31]
 80010e6:	7fbb      	ldrb	r3, [r7, #30]
 80010e8:	4413      	add	r3, r2
 80010ea:	105b      	asrs	r3, r3, #1
 80010ec:	73fb      	strb	r3, [r7, #15]
        raw_value_t mid = table[mid_index].raw_value;                          //      
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	4413      	add	r3, r2
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	81bb      	strh	r3, [r7, #12]

        if (((current_raw_value > mid) && (!ascending_sort)) || ((current_raw_value < mid) && (ascending_sort)))
 80010fa:	88fa      	ldrh	r2, [r7, #6]
 80010fc:	89bb      	ldrh	r3, [r7, #12]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d905      	bls.n	800110e <ADC_converter+0x102>
 8001102:	7f7b      	ldrb	r3, [r7, #29]
 8001104:	f083 0301 	eor.w	r3, r3, #1
 8001108:	b2db      	uxtb	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d106      	bne.n	800111c <ADC_converter+0x110>
 800110e:	88fa      	ldrh	r2, [r7, #6]
 8001110:	89bb      	ldrh	r3, [r7, #12]
 8001112:	429a      	cmp	r2, r3
 8001114:	d205      	bcs.n	8001122 <ADC_converter+0x116>
 8001116:	7f7b      	ldrb	r3, [r7, #29]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d002      	beq.n	8001122 <ADC_converter+0x116>
        //        
        {
            right_index = mid_index;                                           //   
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	77bb      	strb	r3, [r7, #30]
 8001120:	e001      	b.n	8001126 <ADC_converter+0x11a>
        }
        else                                                                   // 
        {
            left_index = mid_index;                                            //   
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	77fb      	strb	r3, [r7, #31]
    while ((right_index - left_index) > 1)                                     //       
 8001126:	7fba      	ldrb	r2, [r7, #30]
 8001128:	7ffb      	ldrb	r3, [r7, #31]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	2b01      	cmp	r3, #1
 800112e:	dcd9      	bgt.n	80010e4 <ADC_converter+0xd8>
        }
    }                                                                          //     
    raw_value_t vl = table[left_index].raw_value;                              //      
 8001130:	7ffb      	ldrb	r3, [r7, #31]
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	683a      	ldr	r2, [r7, #0]
 8001136:	4413      	add	r3, r2
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	82fb      	strh	r3, [r7, #22]
    proc_value_t vl_proc = table[left_index].proc_value;                       //    
 800113c:	7ffb      	ldrb	r3, [r7, #31]
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	4413      	add	r3, r2
 8001144:	885b      	ldrh	r3, [r3, #2]
 8001146:	82bb      	strh	r3, [r7, #20]
    if (((current_raw_value >= vl) && (!ascending_sort)) || ((current_raw_value <= vl) && (ascending_sort)))
 8001148:	88fa      	ldrh	r2, [r7, #6]
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	429a      	cmp	r2, r3
 800114e:	d305      	bcc.n	800115c <ADC_converter+0x150>
 8001150:	7f7b      	ldrb	r3, [r7, #29]
 8001152:	f083 0301 	eor.w	r3, r3, #1
 8001156:	b2db      	uxtb	r3, r3
 8001158:	2b00      	cmp	r3, #0
 800115a:	d106      	bne.n	800116a <ADC_converter+0x15e>
 800115c:	88fa      	ldrh	r2, [r7, #6]
 800115e:	8afb      	ldrh	r3, [r7, #22]
 8001160:	429a      	cmp	r2, r3
 8001162:	d809      	bhi.n	8001178 <ADC_converter+0x16c>
 8001164:	7f7b      	ldrb	r3, [r7, #29]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d006      	beq.n	8001178 <ADC_converter+0x16c>
    //         
    {
        return vl_proc;                                                        //    
 800116a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800116e:	ee07 3a90 	vmov	s15, r3
 8001172:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001176:	e040      	b.n	80011fa <ADC_converter+0x1ee>
    }
    raw_value_t vr = table[right_index].raw_value;                             //      
 8001178:	7fbb      	ldrb	r3, [r7, #30]
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	4413      	add	r3, r2
 8001180:	881b      	ldrh	r3, [r3, #0]
 8001182:	827b      	strh	r3, [r7, #18]
    raw_value_t vd = abs(vl - vr);                                             //    
 8001184:	8afa      	ldrh	r2, [r7, #22]
 8001186:	8a7b      	ldrh	r3, [r7, #18]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b00      	cmp	r3, #0
 800118c:	bfb8      	it	lt
 800118e:	425b      	neglt	r3, r3
 8001190:	823b      	strh	r3, [r7, #16]
    float res = table[right_index].proc_value;                                 //      
 8001192:	7fbb      	ldrb	r3, [r7, #30]
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	683a      	ldr	r2, [r7, #0]
 8001198:	4413      	add	r3, r2
 800119a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800119e:	ee07 3a90 	vmov	s15, r3
 80011a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011a6:	edc7 7a06 	vstr	s15, [r7, #24]
    if (vd)                                                                    //       
 80011aa:	8a3b      	ldrh	r3, [r7, #16]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d022      	beq.n	80011f6 <ADC_converter+0x1ea>
    {
        res -= ((res - vl_proc) * abs(current_raw_value - vr) / vd);
 80011b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011b4:	ee07 3a90 	vmov	s15, r3
 80011b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011bc:	ed97 7a06 	vldr	s14, [r7, #24]
 80011c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011c4:	88fa      	ldrh	r2, [r7, #6]
 80011c6:	8a7b      	ldrh	r3, [r7, #18]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	bfb8      	it	lt
 80011ce:	425b      	neglt	r3, r3
 80011d0:	ee07 3a90 	vmov	s15, r3
 80011d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011d8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80011dc:	8a3b      	ldrh	r3, [r7, #16]
 80011de:	ee07 3a90 	vmov	s15, r3
 80011e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ea:	ed97 7a06 	vldr	s14, [r7, #24]
 80011ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f2:	edc7 7a06 	vstr	s15, [r7, #24]
        //        
    }                                                                          //    
    return res;                                                                //  
 80011f6:	edd7 7a06 	vldr	s15, [r7, #24]
}
 80011fa:	eeb0 0a67 	vmov.f32	s0, s15
 80011fe:	3724      	adds	r7, #36	@ 0x24
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <GetVoltageRVD>:

float GetVoltageRVD(uint16_t ADC_CURRENT, uint16_t ADC_FULL, float Vref, uint32_t R_UP, uint32_t R_DOWN)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	ed87 0a02 	vstr	s0, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	603b      	str	r3, [r7, #0]
 8001216:	4603      	mov	r3, r0
 8001218:	81fb      	strh	r3, [r7, #14]
 800121a:	460b      	mov	r3, r1
 800121c:	81bb      	strh	r3, [r7, #12]
    return (ADC_CURRENT * Vref * (R_UP + R_DOWN)) / (ADC_FULL * R_DOWN);
 800121e:	89fb      	ldrh	r3, [r7, #14]
 8001220:	ee07 3a90 	vmov	s15, r3
 8001224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001228:	edd7 7a02 	vldr	s15, [r7, #8]
 800122c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	4413      	add	r3, r2
 8001236:	ee07 3a90 	vmov	s15, r3
 800123a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800123e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001242:	89bb      	ldrh	r3, [r7, #12]
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	fb02 f303 	mul.w	r3, r2, r3
 800124a:	ee07 3a90 	vmov	s15, r3
 800124e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001252:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001256:	eef0 7a66 	vmov.f32	s15, s13
}
 800125a:	eeb0 0a67 	vmov.f32	s0, s15
 800125e:	3714      	adds	r7, #20
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr

08001268 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001268:	b480      	push	{r7}
 800126a:	b083      	sub	sp, #12
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	2b00      	cmp	r3, #0
 8001278:	db0c      	blt.n	8001294 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	f003 021f 	and.w	r2, r3, #31
 8001280:	4907      	ldr	r1, [pc, #28]	@ (80012a0 <__NVIC_ClearPendingIRQ+0x38>)
 8001282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001286:	095b      	lsrs	r3, r3, #5
 8001288:	2001      	movs	r0, #1
 800128a:	fa00 f202 	lsl.w	r2, r0, r2
 800128e:	3360      	adds	r3, #96	@ 0x60
 8001290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000e100 	.word	0xe000e100

080012a4 <HAL_GPIO_GET_REAL_NUMBER>:

char TX_Buffer_[16];

//*****   (0-15)  HAL- GPIO_Pin *************************
uint8_t HAL_GPIO_GET_REAL_NUMBER(uint16_t pin)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	80fb      	strh	r3, [r7, #6]
    switch (pin)
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80012b4:	f000 80a5 	beq.w	8001402 <HAL_GPIO_GET_REAL_NUMBER+0x15e>
 80012b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80012bc:	f300 80a3 	bgt.w	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 80012c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80012c4:	f000 809b 	beq.w	80013fe <HAL_GPIO_GET_REAL_NUMBER+0x15a>
 80012c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80012cc:	f300 809b 	bgt.w	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 80012d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012d4:	f000 8091 	beq.w	80013fa <HAL_GPIO_GET_REAL_NUMBER+0x156>
 80012d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012dc:	f300 8093 	bgt.w	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 80012e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80012e4:	f000 8087 	beq.w	80013f6 <HAL_GPIO_GET_REAL_NUMBER+0x152>
 80012e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80012ec:	f300 808b 	bgt.w	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 80012f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80012f4:	d07d      	beq.n	80013f2 <HAL_GPIO_GET_REAL_NUMBER+0x14e>
 80012f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80012fa:	f300 8084 	bgt.w	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 80012fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001302:	d074      	beq.n	80013ee <HAL_GPIO_GET_REAL_NUMBER+0x14a>
 8001304:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001308:	dc7d      	bgt.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 800130a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800130e:	d06c      	beq.n	80013ea <HAL_GPIO_GET_REAL_NUMBER+0x146>
 8001310:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001314:	dc77      	bgt.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 8001316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800131a:	d064      	beq.n	80013e6 <HAL_GPIO_GET_REAL_NUMBER+0x142>
 800131c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001320:	dc71      	bgt.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 8001322:	2b80      	cmp	r3, #128	@ 0x80
 8001324:	d05d      	beq.n	80013e2 <HAL_GPIO_GET_REAL_NUMBER+0x13e>
 8001326:	2b80      	cmp	r3, #128	@ 0x80
 8001328:	dc6d      	bgt.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 800132a:	2b20      	cmp	r3, #32
 800132c:	dc48      	bgt.n	80013c0 <HAL_GPIO_GET_REAL_NUMBER+0x11c>
 800132e:	2b00      	cmp	r3, #0
 8001330:	dd69      	ble.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 8001332:	3b01      	subs	r3, #1
 8001334:	2b1f      	cmp	r3, #31
 8001336:	d866      	bhi.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
 8001338:	a201      	add	r2, pc, #4	@ (adr r2, 8001340 <HAL_GPIO_GET_REAL_NUMBER+0x9c>)
 800133a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133e:	bf00      	nop
 8001340:	080013c7 	.word	0x080013c7
 8001344:	080013cb 	.word	0x080013cb
 8001348:	08001407 	.word	0x08001407
 800134c:	080013cf 	.word	0x080013cf
 8001350:	08001407 	.word	0x08001407
 8001354:	08001407 	.word	0x08001407
 8001358:	08001407 	.word	0x08001407
 800135c:	080013d3 	.word	0x080013d3
 8001360:	08001407 	.word	0x08001407
 8001364:	08001407 	.word	0x08001407
 8001368:	08001407 	.word	0x08001407
 800136c:	08001407 	.word	0x08001407
 8001370:	08001407 	.word	0x08001407
 8001374:	08001407 	.word	0x08001407
 8001378:	08001407 	.word	0x08001407
 800137c:	080013d7 	.word	0x080013d7
 8001380:	08001407 	.word	0x08001407
 8001384:	08001407 	.word	0x08001407
 8001388:	08001407 	.word	0x08001407
 800138c:	08001407 	.word	0x08001407
 8001390:	08001407 	.word	0x08001407
 8001394:	08001407 	.word	0x08001407
 8001398:	08001407 	.word	0x08001407
 800139c:	08001407 	.word	0x08001407
 80013a0:	08001407 	.word	0x08001407
 80013a4:	08001407 	.word	0x08001407
 80013a8:	08001407 	.word	0x08001407
 80013ac:	08001407 	.word	0x08001407
 80013b0:	08001407 	.word	0x08001407
 80013b4:	08001407 	.word	0x08001407
 80013b8:	08001407 	.word	0x08001407
 80013bc:	080013db 	.word	0x080013db
 80013c0:	2b40      	cmp	r3, #64	@ 0x40
 80013c2:	d00c      	beq.n	80013de <HAL_GPIO_GET_REAL_NUMBER+0x13a>
 80013c4:	e01f      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
    {
        case (GPIO_PIN_0):
            return 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e01d      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_1):
            return 1;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e01b      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_2):
            return 2;
 80013ce:	2302      	movs	r3, #2
 80013d0:	e019      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_3):
            return 3;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e017      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_4):
            return 4;
 80013d6:	2304      	movs	r3, #4
 80013d8:	e015      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_5):
            return 5;
 80013da:	2305      	movs	r3, #5
 80013dc:	e013      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_6):
            return 6;
 80013de:	2306      	movs	r3, #6
 80013e0:	e011      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_7):
            return 7;
 80013e2:	2307      	movs	r3, #7
 80013e4:	e00f      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_8):
            return 8;
 80013e6:	2308      	movs	r3, #8
 80013e8:	e00d      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_9):
            return 9;
 80013ea:	2309      	movs	r3, #9
 80013ec:	e00b      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_10):
            return 10;
 80013ee:	230a      	movs	r3, #10
 80013f0:	e009      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_11):
            return 11;
 80013f2:	230b      	movs	r3, #11
 80013f4:	e007      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_12):
            return 12;
 80013f6:	230c      	movs	r3, #12
 80013f8:	e005      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_13):
            return 13;
 80013fa:	230d      	movs	r3, #13
 80013fc:	e003      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_14):
            return 14;
 80013fe:	230e      	movs	r3, #14
 8001400:	e001      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
        case (GPIO_PIN_15):
            return 15;
 8001402:	230f      	movs	r3, #15
 8001404:	e7ff      	b.n	8001406 <HAL_GPIO_GET_REAL_NUMBER+0x162>
            break;
    }
}
 8001406:	4618      	mov	r0, r3
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop

08001414 <HAL_GPIO_GET_HAL_PIN>:
//*****************************************************************************

//*****  HAL- GPIO_Pin    (0-15)  ***********************
uint16_t HAL_GPIO_GET_HAL_PIN(uint8_t pin)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
    switch (pin)
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2b0f      	cmp	r3, #15
 8001422:	d84b      	bhi.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
 8001424:	a201      	add	r2, pc, #4	@ (adr r2, 800142c <HAL_GPIO_GET_HAL_PIN+0x18>)
 8001426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142a:	bf00      	nop
 800142c:	0800146d 	.word	0x0800146d
 8001430:	08001471 	.word	0x08001471
 8001434:	08001475 	.word	0x08001475
 8001438:	08001479 	.word	0x08001479
 800143c:	0800147d 	.word	0x0800147d
 8001440:	08001481 	.word	0x08001481
 8001444:	08001485 	.word	0x08001485
 8001448:	08001489 	.word	0x08001489
 800144c:	0800148d 	.word	0x0800148d
 8001450:	08001493 	.word	0x08001493
 8001454:	08001499 	.word	0x08001499
 8001458:	0800149f 	.word	0x0800149f
 800145c:	080014a5 	.word	0x080014a5
 8001460:	080014ab 	.word	0x080014ab
 8001464:	080014b1 	.word	0x080014b1
 8001468:	080014b7 	.word	0x080014b7
    {
        case (0):
            return GPIO_PIN_0;
 800146c:	2301      	movs	r3, #1
 800146e:	e025      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (1):
            return GPIO_PIN_1;
 8001470:	2302      	movs	r3, #2
 8001472:	e023      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (2):
            return GPIO_PIN_2;
 8001474:	2304      	movs	r3, #4
 8001476:	e021      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (3):
            return GPIO_PIN_3;
 8001478:	2308      	movs	r3, #8
 800147a:	e01f      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (4):
            return GPIO_PIN_4;
 800147c:	2310      	movs	r3, #16
 800147e:	e01d      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (5):
            return GPIO_PIN_5;
 8001480:	2320      	movs	r3, #32
 8001482:	e01b      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (6):
            return GPIO_PIN_6;
 8001484:	2340      	movs	r3, #64	@ 0x40
 8001486:	e019      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (7):
            return GPIO_PIN_7;
 8001488:	2380      	movs	r3, #128	@ 0x80
 800148a:	e017      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (8):
            return GPIO_PIN_8;
 800148c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001490:	e014      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (9):
            return GPIO_PIN_9;
 8001492:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001496:	e011      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (10):
            return GPIO_PIN_10;
 8001498:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800149c:	e00e      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (11):
            return GPIO_PIN_11;
 800149e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80014a2:	e00b      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (12):
            return GPIO_PIN_12;
 80014a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014a8:	e008      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (13):
            return GPIO_PIN_13;
 80014aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014ae:	e005      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (14):
            return GPIO_PIN_14;
 80014b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014b4:	e002      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
        case (15):
            return GPIO_PIN_15;
 80014b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014ba:	e7ff      	b.n	80014bc <HAL_GPIO_GET_HAL_PIN+0xa8>
            break;
    }
}
 80014bc:	4618      	mov	r0, r3
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <HAL_GPIO_EXTI_Callback>:
//*****************************************************************************

//***** Callback     ******************************
void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	80fb      	strh	r3, [r7, #6]
    menu_button_PORT = __GET_PORT[HAL_GPIO_GET_REAL_NUMBER(GPIO_Pin)];         //  
 80014d2:	88fb      	ldrh	r3, [r7, #6]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff fee5 	bl	80012a4 <HAL_GPIO_GET_REAL_NUMBER>
 80014da:	4603      	mov	r3, r0
 80014dc:	461a      	mov	r2, r3
 80014de:	4b15      	ldr	r3, [pc, #84]	@ (8001534 <HAL_GPIO_EXTI_Callback+0x6c>)
 80014e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e4:	4a14      	ldr	r2, [pc, #80]	@ (8001538 <HAL_GPIO_EXTI_Callback+0x70>)
 80014e6:	6013      	str	r3, [r2, #0]
    if (menu_button_PORT)                                                      //     __GET_PORT[]
 80014e8:	4b13      	ldr	r3, [pc, #76]	@ (8001538 <HAL_GPIO_EXTI_Callback+0x70>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d01d      	beq.n	800152c <HAL_GPIO_EXTI_Callback+0x64>
    {
        menu_button_IQR = __GET_IRQ[HAL_GPIO_GET_REAL_NUMBER(GPIO_Pin)];       //  
 80014f0:	88fb      	ldrh	r3, [r7, #6]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fed6 	bl	80012a4 <HAL_GPIO_GET_REAL_NUMBER>
 80014f8:	4603      	mov	r3, r0
 80014fa:	461a      	mov	r2, r3
 80014fc:	4b0f      	ldr	r3, [pc, #60]	@ (800153c <HAL_GPIO_EXTI_Callback+0x74>)
 80014fe:	569a      	ldrsb	r2, [r3, r2]
 8001500:	4b0f      	ldr	r3, [pc, #60]	@ (8001540 <HAL_GPIO_EXTI_Callback+0x78>)
 8001502:	701a      	strb	r2, [r3, #0]
        HAL_NVIC_DisableIRQ (menu_button_IQR);                                 //     
 8001504:	4b0e      	ldr	r3, [pc, #56]	@ (8001540 <HAL_GPIO_EXTI_Callback+0x78>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b25b      	sxtb	r3, r3
 800150a:	4618      	mov	r0, r3
 800150c:	f007 f80f 	bl	800852e <HAL_NVIC_DisableIRQ>
        menu_button_PIN = GPIO_Pin;                                            //   GPIO_Pin
 8001510:	4a0c      	ldr	r2, [pc, #48]	@ (8001544 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	8013      	strh	r3, [r2, #0]
        flag_IT_IRQ = true;                                                    //    
 8001516:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <HAL_GPIO_EXTI_Callback+0x80>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
        time_stamp_IRQ = HAL_GetTick ();                                       //    (  )
 800151c:	f006 fa52 	bl	80079c4 <HAL_GetTick>
 8001520:	4603      	mov	r3, r0
 8001522:	4a0a      	ldr	r2, [pc, #40]	@ (800154c <HAL_GPIO_EXTI_Callback+0x84>)
 8001524:	6013      	str	r3, [r2, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001526:	f3bf 8f6f 	isb	sy
}
 800152a:	bf00      	nop
        __ISB ();
    }
}
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000000 	.word	0x20000000
 8001538:	20000348 	.word	0x20000348
 800153c:	20000040 	.word	0x20000040
 8001540:	2000034c 	.word	0x2000034c
 8001544:	20000344 	.word	0x20000344
 8001548:	20000340 	.word	0x20000340
 800154c:	20000350 	.word	0x20000350

08001550 <BUTTON_IRQ_Debounce>:
//*****************************************************************************

//*****    *********************************************
void BUTTON_IRQ_Debounce (void (*callback) (uint16_t key_number, bool longpress))
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
    if (flag_IT_IRQ)                                                           //   
 8001558:	4b5d      	ldr	r3, [pc, #372]	@ (80016d0 <BUTTON_IRQ_Debounce+0x180>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	f000 80b2 	beq.w	80016c8 <BUTTON_IRQ_Debounce+0x178>
    {
        bool current_status = !HAL_GPIO_ReadPin (menu_button_PORT, menu_button_PIN);
 8001564:	4b5b      	ldr	r3, [pc, #364]	@ (80016d4 <BUTTON_IRQ_Debounce+0x184>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a5b      	ldr	r2, [pc, #364]	@ (80016d8 <BUTTON_IRQ_Debounce+0x188>)
 800156a:	8812      	ldrh	r2, [r2, #0]
 800156c:	b292      	uxth	r2, r2
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f007 fd5f 	bl	8009034 <HAL_GPIO_ReadPin>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	bf0c      	ite	eq
 800157c:	2301      	moveq	r3, #1
 800157e:	2300      	movne	r3, #0
 8001580:	73bb      	strb	r3, [r7, #14]
                                                                               //    ,   
        uint32_t current_latency = (HAL_GetTick () - time_stamp_IRQ);          //     
 8001582:	f006 fa1f 	bl	80079c4 <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	4b54      	ldr	r3, [pc, #336]	@ (80016dc <BUTTON_IRQ_Debounce+0x18c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	60bb      	str	r3, [r7, #8]
        if (menu_button_PIN && !flag_longpress)                                //    ID  (   )
 8001590:	4b51      	ldr	r3, [pc, #324]	@ (80016d8 <BUTTON_IRQ_Debounce+0x188>)
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	b29b      	uxth	r3, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	d051      	beq.n	800163e <BUTTON_IRQ_Debounce+0xee>
 800159a:	4b51      	ldr	r3, [pc, #324]	@ (80016e0 <BUTTON_IRQ_Debounce+0x190>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	f083 0301 	eor.w	r3, r3, #1
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d049      	beq.n	800163e <BUTTON_IRQ_Debounce+0xee>
        {
            if (!flag_state_button && (current_latency >= BUTTON_LATENCY_DEBOUNCE))
 80015aa:	4b4e      	ldr	r3, [pc, #312]	@ (80016e4 <BUTTON_IRQ_Debounce+0x194>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	f083 0301 	eor.w	r3, r3, #1
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d014      	beq.n	80015e4 <BUTTON_IRQ_Debounce+0x94>
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	2b09      	cmp	r3, #9
 80015be:	d911      	bls.n	80015e4 <BUTTON_IRQ_Debounce+0x94>
            {                                                                  //          -
                if (current_status)                                            //    (    )
 80015c0:	7bbb      	ldrb	r3, [r7, #14]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <BUTTON_IRQ_Debounce+0x7e>
                {
                    flag_state_button = true;                                  //   
 80015c6:	4b47      	ldr	r3, [pc, #284]	@ (80016e4 <BUTTON_IRQ_Debounce+0x194>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	701a      	strb	r2, [r3, #0]
 80015cc:	e00a      	b.n	80015e4 <BUTTON_IRQ_Debounce+0x94>
                }
                else                                                           //    ( )
                {
                    time_stamp_IRQ = HAL_GetTick ();                           //  
 80015ce:	f006 f9f9 	bl	80079c4 <HAL_GetTick>
 80015d2:	4603      	mov	r3, r0
 80015d4:	4a41      	ldr	r2, [pc, #260]	@ (80016dc <BUTTON_IRQ_Debounce+0x18c>)
 80015d6:	6013      	str	r3, [r2, #0]
                    flag_state_button = false;                                 //   
 80015d8:	4b42      	ldr	r3, [pc, #264]	@ (80016e4 <BUTTON_IRQ_Debounce+0x194>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
                    menu_button_PIN = 0;                                       //  ID 
 80015de:	4b3e      	ldr	r3, [pc, #248]	@ (80016d8 <BUTTON_IRQ_Debounce+0x188>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	801a      	strh	r2, [r3, #0]
                }
            }
            if (flag_state_button)
 80015e4:	4b3f      	ldr	r3, [pc, #252]	@ (80016e4 <BUTTON_IRQ_Debounce+0x194>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d06b      	beq.n	80016c6 <BUTTON_IRQ_Debounce+0x176>
            {
                if (!current_status)
 80015ee:	7bbb      	ldrb	r3, [r7, #14]
 80015f0:	f083 0301 	eor.w	r3, r3, #1
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d012      	beq.n	8001620 <BUTTON_IRQ_Debounce+0xd0>
                {
                    callback (menu_button_PIN, false);                         //   
 80015fa:	4b37      	ldr	r3, [pc, #220]	@ (80016d8 <BUTTON_IRQ_Debounce+0x188>)
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	b29a      	uxth	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2100      	movs	r1, #0
 8001604:	4610      	mov	r0, r2
 8001606:	4798      	blx	r3
                    time_stamp_IRQ = HAL_GetTick ();                           //  
 8001608:	f006 f9dc 	bl	80079c4 <HAL_GetTick>
 800160c:	4603      	mov	r3, r0
 800160e:	4a33      	ldr	r2, [pc, #204]	@ (80016dc <BUTTON_IRQ_Debounce+0x18c>)
 8001610:	6013      	str	r3, [r2, #0]
                    flag_state_button = false;                                 //   
 8001612:	4b34      	ldr	r3, [pc, #208]	@ (80016e4 <BUTTON_IRQ_Debounce+0x194>)
 8001614:	2200      	movs	r2, #0
 8001616:	701a      	strb	r2, [r3, #0]
                    menu_button_PIN = 0;                                       //  ID 
 8001618:	4b2f      	ldr	r3, [pc, #188]	@ (80016d8 <BUTTON_IRQ_Debounce+0x188>)
 800161a:	2200      	movs	r2, #0
 800161c:	801a      	strh	r2, [r3, #0]
            if (flag_state_button)
 800161e:	e052      	b.n	80016c6 <BUTTON_IRQ_Debounce+0x176>
                }
                else
                {
                    if (current_latency >= BUTTON_LATENCY_LONGPRESS)
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001626:	d34e      	bcc.n	80016c6 <BUTTON_IRQ_Debounce+0x176>
                    {
                        callback (menu_button_PIN, true);                      //   
 8001628:	4b2b      	ldr	r3, [pc, #172]	@ (80016d8 <BUTTON_IRQ_Debounce+0x188>)
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	b29a      	uxth	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2101      	movs	r1, #1
 8001632:	4610      	mov	r0, r2
 8001634:	4798      	blx	r3
                        flag_longpress = true;
 8001636:	4b2a      	ldr	r3, [pc, #168]	@ (80016e0 <BUTTON_IRQ_Debounce+0x190>)
 8001638:	2201      	movs	r2, #1
 800163a:	701a      	strb	r2, [r3, #0]
            if (flag_state_button)
 800163c:	e043      	b.n	80016c6 <BUTTON_IRQ_Debounce+0x176>
                }
            }
        }
        else                                                                   //   ID   
        {
            if (flag_state_button)                                             //      
 800163e:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <BUTTON_IRQ_Debounce+0x194>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b00      	cmp	r3, #0
 8001646:	d014      	beq.n	8001672 <BUTTON_IRQ_Debounce+0x122>
            {
                if (!current_status)                                           //  
 8001648:	7bbb      	ldrb	r3, [r7, #14]
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d039      	beq.n	80016c8 <BUTTON_IRQ_Debounce+0x178>
                {
                    time_stamp_IRQ = HAL_GetTick ();                           //  
 8001654:	f006 f9b6 	bl	80079c4 <HAL_GetTick>
 8001658:	4603      	mov	r3, r0
 800165a:	4a20      	ldr	r2, [pc, #128]	@ (80016dc <BUTTON_IRQ_Debounce+0x18c>)
 800165c:	6013      	str	r3, [r2, #0]
                    flag_state_button = false;                                 //   
 800165e:	4b21      	ldr	r3, [pc, #132]	@ (80016e4 <BUTTON_IRQ_Debounce+0x194>)
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
                    menu_button_PIN = 0;                                       //  ID 
 8001664:	4b1c      	ldr	r3, [pc, #112]	@ (80016d8 <BUTTON_IRQ_Debounce+0x188>)
 8001666:	2200      	movs	r2, #0
 8001668:	801a      	strh	r2, [r3, #0]
                    flag_longpress = false;
 800166a:	4b1d      	ldr	r3, [pc, #116]	@ (80016e0 <BUTTON_IRQ_Debounce+0x190>)
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
        }
    }
}
 8001670:	e02a      	b.n	80016c8 <BUTTON_IRQ_Debounce+0x178>
                if (current_latency > BUTTON_LATENCY_DEBOUNCE)                 //   
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	2b0a      	cmp	r3, #10
 8001676:	d927      	bls.n	80016c8 <BUTTON_IRQ_Debounce+0x178>
                    flag_IT_IRQ = false;                                       //   
 8001678:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <BUTTON_IRQ_Debounce+0x180>)
 800167a:	2200      	movs	r2, #0
 800167c:	701a      	strb	r2, [r3, #0]
                    for (uint8_t i = 0; i <16; i++)                            //    16 
 800167e:	2300      	movs	r3, #0
 8001680:	73fb      	strb	r3, [r7, #15]
 8001682:	e01c      	b.n	80016be <BUTTON_IRQ_Debounce+0x16e>
                        if (__GET_PORT[i])                                     //    
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	4a18      	ldr	r2, [pc, #96]	@ (80016e8 <BUTTON_IRQ_Debounce+0x198>)
 8001688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d013      	beq.n	80016b8 <BUTTON_IRQ_Debounce+0x168>
                            __HAL_GPIO_EXTI_CLEAR_IT(HAL_GPIO_GET_HAL_PIN(i)); //   EXTI_PR ( )
 8001690:	7bfb      	ldrb	r3, [r7, #15]
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff febe 	bl	8001414 <HAL_GPIO_GET_HAL_PIN>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <BUTTON_IRQ_Debounce+0x19c>)
 800169e:	615a      	str	r2, [r3, #20]
                            NVIC_ClearPendingIRQ (__GET_IRQ[i]);               //   NVIC_ICPRx ( )
 80016a0:	7bfb      	ldrb	r3, [r7, #15]
 80016a2:	4a13      	ldr	r2, [pc, #76]	@ (80016f0 <BUTTON_IRQ_Debounce+0x1a0>)
 80016a4:	56d3      	ldrsb	r3, [r2, r3]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fdde 	bl	8001268 <__NVIC_ClearPendingIRQ>
                            HAL_NVIC_EnableIRQ (__GET_IRQ[i]);                 //     
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	4a10      	ldr	r2, [pc, #64]	@ (80016f0 <BUTTON_IRQ_Debounce+0x1a0>)
 80016b0:	56d3      	ldrsb	r3, [r2, r3]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f006 ff2d 	bl	8008512 <HAL_NVIC_EnableIRQ>
                    for (uint8_t i = 0; i <16; i++)                            //    16 
 80016b8:	7bfb      	ldrb	r3, [r7, #15]
 80016ba:	3301      	adds	r3, #1
 80016bc:	73fb      	strb	r3, [r7, #15]
 80016be:	7bfb      	ldrb	r3, [r7, #15]
 80016c0:	2b0f      	cmp	r3, #15
 80016c2:	d9df      	bls.n	8001684 <BUTTON_IRQ_Debounce+0x134>
}
 80016c4:	e000      	b.n	80016c8 <BUTTON_IRQ_Debounce+0x178>
            if (flag_state_button)
 80016c6:	bf00      	nop
}
 80016c8:	bf00      	nop
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000340 	.word	0x20000340
 80016d4:	20000348 	.word	0x20000348
 80016d8:	20000344 	.word	0x20000344
 80016dc:	20000350 	.word	0x20000350
 80016e0:	20000342 	.word	0x20000342
 80016e4:	20000341 	.word	0x20000341
 80016e8:	20000000 	.word	0x20000000
 80016ec:	40013c00 	.word	0x40013c00
 80016f0:	20000040 	.word	0x20000040

080016f4 <int16_clamp>:
***********************************************************************************************************/

#include <PID/PID.h>

int16_t int16_clamp(float d, int16_t min, int16_t max)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	ed87 0a01 	vstr	s0, [r7, #4]
 80016fe:	4603      	mov	r3, r0
 8001700:	460a      	mov	r2, r1
 8001702:	807b      	strh	r3, [r7, #2]
 8001704:	4613      	mov	r3, r2
 8001706:	803b      	strh	r3, [r7, #0]
    if (d < min)
 8001708:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001714:	ed97 7a01 	vldr	s14, [r7, #4]
 8001718:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800171c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001720:	d502      	bpl.n	8001728 <int16_clamp+0x34>
      return min;
 8001722:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001726:	e020      	b.n	800176a <int16_clamp+0x76>
    else if (d > max)
 8001728:	f9b7 3000 	ldrsh.w	r3, [r7]
 800172c:	ee07 3a90 	vmov	s15, r3
 8001730:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001734:	ed97 7a01 	vldr	s14, [r7, #4]
 8001738:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800173c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001740:	dd02      	ble.n	8001748 <int16_clamp+0x54>
      return max;
 8001742:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001746:	e010      	b.n	800176a <int16_clamp+0x76>
    else
      return round(d);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff f827 	bl	800079c <__aeabi_f2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	ec43 2b10 	vmov	d0, r2, r3
 8001756:	f00b fe73 	bl	800d440 <round>
 800175a:	ec53 2b10 	vmov	r2, r3, d0
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff f873 	bl	800084c <__aeabi_d2iz>
 8001766:	4603      	mov	r3, r0
 8001768:	b21b      	sxth	r3, r3
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <PID_Init>:

void PID_Init (PID_t *Handle, bool invert)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
 800177a:	460b      	mov	r3, r1
 800177c:	70fb      	strb	r3, [r7, #3]
    Handle->_invert = invert;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	78fa      	ldrb	r2, [r7, #3]
 8001782:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

    Handle->PID_MIN = 0;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	801a      	strh	r2, [r3, #0]
    Handle->PID_MAX = 100;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2264      	movs	r2, #100	@ 0x64
 8001790:	805a      	strh	r2, [r3, #2]
    Handle->_timePrevious = 0;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	621a      	str	r2, [r3, #32]
    Handle->_result = 0;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	849a      	strh	r2, [r3, #36]	@ 0x24
    Handle->_setValue = 0;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	851a      	strh	r2, [r3, #40]	@ 0x28
    Handle->_errorPrevious = 0;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    Handle->_resIntegral = 0;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	86da      	strh	r2, [r3, #54]	@ 0x36
    Handle->_resDifferential = 0;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	871a      	strh	r2, [r3, #56]	@ 0x38
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <PID_Set_K>:

void PID_Set_K (PID_t *Handle, float Kp, float Ki, float Kd,  float Imax)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b087      	sub	sp, #28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6178      	str	r0, [r7, #20]
 80017cc:	ed87 0a04 	vstr	s0, [r7, #16]
 80017d0:	edc7 0a03 	vstr	s1, [r7, #12]
 80017d4:	ed87 1a02 	vstr	s2, [r7, #8]
 80017d8:	edc7 1a01 	vstr	s3, [r7, #4]
    Handle->_Kp = Kp;
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	609a      	str	r2, [r3, #8]
    Handle->_Ki = Ki;
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	68fa      	ldr	r2, [r7, #12]
 80017e6:	60da      	str	r2, [r3, #12]
    Handle->_Kd = Kd;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	611a      	str	r2, [r3, #16]
    Handle->_Imax = Imax;
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	605a      	str	r2, [r3, #4]
}
 80017f4:	bf00      	nop
 80017f6:	371c      	adds	r7, #28
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <PID_SetLimits>:

void PID_SetLimits (PID_t *Handle, int16_t min, int16_t max)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	807b      	strh	r3, [r7, #2]
 800180c:	4613      	mov	r3, r2
 800180e:	803b      	strh	r3, [r7, #0]
    Handle->PID_MIN = min;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	887a      	ldrh	r2, [r7, #2]
 8001814:	801a      	strh	r2, [r3, #0]
    Handle->PID_MAX = max;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	883a      	ldrh	r2, [r7, #0]
 800181a:	805a      	strh	r2, [r3, #2]
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <PID_SetSync>:

void PID_SetSync (PID_t *Handle, int32_t timeStep)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  Handle->_timeStep = timeStep;
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	61da      	str	r2, [r3, #28]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <PID_SetValue>:

void PID_SetValue (PID_t *Handle, int16_t value)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	460b      	mov	r3, r1
 800184e:	807b      	strh	r3, [r7, #2]
    Handle->_setValue = value;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	887a      	ldrh	r2, [r7, #2]
 8001854:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8001856:	bf00      	nop
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <PID_Restart>:

void PID_Restart (PID_t *Handle)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
    Handle->_errorPrevious = 0;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f04f 0200 	mov.w	r2, #0
 8001870:	62da      	str	r2, [r3, #44]	@ 0x2c
    Handle->_resIntegral_buffer = 0;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f04f 0200 	mov.w	r2, #0
 8001878:	631a      	str	r2, [r3, #48]	@ 0x30
    Handle->_timePrevious = 0;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	621a      	str	r2, [r3, #32]

    Handle->_Ki_sync = Handle->_Ki * Handle->_timeStep;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	ed93 7a03 	vldr	s14, [r3, #12]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69db      	ldr	r3, [r3, #28]
 800188a:	ee07 3a90 	vmov	s15, r3
 800188e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	edc3 7a05 	vstr	s15, [r3, #20]
    Handle->_Kd_sync = Handle->_Kd / Handle->_timeStep;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	edd3 6a04 	vldr	s13, [r3, #16]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	ee07 3a90 	vmov	s15, r3
 80018aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	edc3 7a06 	vstr	s15, [r3, #24]
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <PID_GetResultSync>:

    return (Handle->_result);
}

int16_t PID_GetResultSync (PID_t *Handle, float value)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	ed87 0a00 	vstr	s0, [r7]
    float _errorCurrent = 0;
 80018d0:	f04f 0300 	mov.w	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]

    if (Handle->_invert)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d00d      	beq.n	80018fc <PID_GetResultSync+0x38>
        _errorCurrent = value - Handle->_setValue;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 80018e6:	ee07 3a90 	vmov	s15, r3
 80018ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ee:	ed97 7a00 	vldr	s14, [r7]
 80018f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018f6:	edc7 7a03 	vstr	s15, [r7, #12]
 80018fa:	e00c      	b.n	8001916 <PID_GetResultSync+0x52>
    else
        _errorCurrent = Handle->_setValue - value;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001902:	ee07 3a90 	vmov	s15, r3
 8001906:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800190a:	edd7 7a00 	vldr	s15, [r7]
 800190e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001912:	edc7 7a03 	vstr	s15, [r7, #12]

    Handle->_resProporcional = Handle->_Kp * _errorCurrent;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	ed93 7a02 	vldr	s14, [r3, #8]
 800191c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001920:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001924:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001928:	ee17 3a90 	vmov	r3, s15
 800192c:	b21a      	sxth	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	869a      	strh	r2, [r3, #52]	@ 0x34

    Handle->_resProporcional = int16_clamp(Handle->_resProporcional,  0, Handle->PID_MAX);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	@ 0x34
 8001938:	ee07 3a90 	vmov	s15, r3
 800193c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001946:	4619      	mov	r1, r3
 8001948:	2000      	movs	r0, #0
 800194a:	eeb0 0a67 	vmov.f32	s0, s15
 800194e:	f7ff fed1 	bl	80016f4 <int16_clamp>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	869a      	strh	r2, [r3, #52]	@ 0x34


    float raw_I_part = Handle->_Ki_sync *_errorCurrent;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001960:	ed97 7a03 	vldr	s14, [r7, #12]
 8001964:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001968:	edc7 7a02 	vstr	s15, [r7, #8]
    Handle->_resIntegral_buffer += raw_I_part;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001972:	edd7 7a02 	vldr	s15, [r7, #8]
 8001976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    Handle->_resIntegral = int16_clamp(Handle->_resIntegral_buffer, (-1) * (Handle->_Imax) * Handle->PID_MAX, Handle->_Imax * Handle->PID_MAX);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	edd3 7a01 	vldr	s15, [r3, #4]
 800198c:	eeb1 7a67 	vneg.f32	s14, s15
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001996:	ee07 3a90 	vmov	s15, r3
 800199a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800199e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019a6:	ee17 3a90 	vmov	r3, s15
 80019aa:	b21a      	sxth	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	ed93 7a01 	vldr	s14, [r3, #4]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019b8:	ee07 3a90 	vmov	s15, r3
 80019bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019c8:	ee17 3a90 	vmov	r3, s15
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	4619      	mov	r1, r3
 80019d0:	4610      	mov	r0, r2
 80019d2:	eeb0 0a66 	vmov.f32	s0, s13
 80019d6:	f7ff fe8d 	bl	80016f4 <int16_clamp>
 80019da:	4603      	mov	r3, r0
 80019dc:	461a      	mov	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	86da      	strh	r2, [r3, #54]	@ 0x36

    if ((_errorCurrent > 1) && (Handle->_errorPrevious))
 80019e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80019e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80019ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f2:	dd36      	ble.n	8001a62 <PID_GetResultSync+0x19e>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80019fa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80019fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a02:	d02e      	beq.n	8001a62 <PID_GetResultSync+0x19e>
    {
      Handle->_resDifferential = Handle->_Kd_sync * (_errorCurrent - Handle->_errorPrevious);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	ed93 7a06 	vldr	s14, [r3, #24]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001a10:	edd7 6a03 	vldr	s13, [r7, #12]
 8001a14:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001a18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a20:	ee17 3a90 	vmov	r3, s15
 8001a24:	b21a      	sxth	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	871a      	strh	r2, [r3, #56]	@ 0x38
      Handle->_resDifferential = int16_clamp(Handle->_resDifferential,  (-1) * (Handle->PID_MAX), Handle->PID_MAX);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 8001a30:	ee07 3a90 	vmov	s15, r3
 8001a34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	425b      	negs	r3, r3
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	b21a      	sxth	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4610      	mov	r0, r2
 8001a50:	eeb0 0a67 	vmov.f32	s0, s15
 8001a54:	f7ff fe4e 	bl	80016f4 <int16_clamp>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	871a      	strh	r2, [r3, #56]	@ 0x38
 8001a60:	e002      	b.n	8001a68 <PID_GetResultSync+0x1a4>
    }
    else
    {
      Handle->_resDifferential = 0;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	871a      	strh	r2, [r3, #56]	@ 0x38
    }

    Handle->_result = Handle->_resProporcional + Handle->_resIntegral + Handle->_resDifferential;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	@ 0x34
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	@ 0x36
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	4413      	add	r3, r2
 8001a7a:	b29a      	uxth	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	4413      	add	r3, r2
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	b21a      	sxth	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	849a      	strh	r2, [r3, #36]	@ 0x24

    Handle->_result = int16_clamp(Handle->_result,  Handle->PID_MIN, Handle->PID_MAX);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001a94:	ee07 3a90 	vmov	s15, r3
 8001a98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4610      	mov	r0, r2
 8001aac:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab0:	f7ff fe20 	bl	80016f4 <int16_clamp>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	849a      	strh	r2, [r3, #36]	@ 0x24

    Handle->_errorPrevious = _errorCurrent;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	62da      	str	r2, [r3, #44]	@ 0x2c

    return (Handle->_result);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <ascendingABS>:
{
    return a > b;
}

bool ascendingABS(int16_t a, int16_t b)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	460a      	mov	r2, r1
 8001ada:	80fb      	strh	r3, [r7, #6]
 8001adc:	4613      	mov	r3, r2
 8001ade:	80bb      	strh	r3, [r7, #4]
    return abs(a) > abs(b);
 8001ae0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	bfb8      	it	lt
 8001ae8:	425b      	neglt	r3, r3
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	bfb8      	it	lt
 8001af4:	425b      	neglt	r3, r3
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	429a      	cmp	r2, r3
 8001afa:	bf8c      	ite	hi
 8001afc:	2301      	movhi	r3, #1
 8001afe:	2300      	movls	r3, #0
 8001b00:	b2db      	uxtb	r3, r3
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <sortArray>:
{
    return abs(a) < abs(b);
}

void sortArray(int16_t* array, uint8_t size, bool (*comparisonFcn) (int16_t, int16_t))
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b086      	sub	sp, #24
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	60f8      	str	r0, [r7, #12]
 8001b16:	460b      	mov	r3, r1
 8001b18:	607a      	str	r2, [r7, #4]
 8001b1a:	72fb      	strb	r3, [r7, #11]
    for (uint8_t startIndex = 0; startIndex < size; ++startIndex)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	75fb      	strb	r3, [r7, #23]
 8001b20:	e03a      	b.n	8001b98 <sortArray+0x8a>
    {
        uint8_t bestIndex = startIndex;
 8001b22:	7dfb      	ldrb	r3, [r7, #23]
 8001b24:	75bb      	strb	r3, [r7, #22]
        for (uint8_t currentIndex = startIndex + 1; currentIndex < size; ++currentIndex)
 8001b26:	7dfb      	ldrb	r3, [r7, #23]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	757b      	strb	r3, [r7, #21]
 8001b2c:	e016      	b.n	8001b5c <sortArray+0x4e>
        {
            if (comparisonFcn(array[bestIndex], array[currentIndex]))
 8001b2e:	7dbb      	ldrb	r3, [r7, #22]
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	68fa      	ldr	r2, [r7, #12]
 8001b34:	4413      	add	r3, r2
 8001b36:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001b3a:	7d7b      	ldrb	r3, [r7, #21]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	4413      	add	r3, r2
 8001b42:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4611      	mov	r1, r2
 8001b4a:	4798      	blx	r3
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <sortArray+0x48>
                bestIndex = currentIndex;
 8001b52:	7d7b      	ldrb	r3, [r7, #21]
 8001b54:	75bb      	strb	r3, [r7, #22]
        for (uint8_t currentIndex = startIndex + 1; currentIndex < size; ++currentIndex)
 8001b56:	7d7b      	ldrb	r3, [r7, #21]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	757b      	strb	r3, [r7, #21]
 8001b5c:	7d7a      	ldrb	r2, [r7, #21]
 8001b5e:	7afb      	ldrb	r3, [r7, #11]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d3e4      	bcc.n	8001b2e <sortArray+0x20>
        }
        int16_t buf = array[startIndex];
 8001b64:	7dfb      	ldrb	r3, [r7, #23]
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	68fa      	ldr	r2, [r7, #12]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	881b      	ldrh	r3, [r3, #0]
 8001b6e:	827b      	strh	r3, [r7, #18]
        array[startIndex] = array[bestIndex];
 8001b70:	7dbb      	ldrb	r3, [r7, #22]
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	441a      	add	r2, r3
 8001b78:	7dfb      	ldrb	r3, [r7, #23]
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	68f9      	ldr	r1, [r7, #12]
 8001b7e:	440b      	add	r3, r1
 8001b80:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001b84:	801a      	strh	r2, [r3, #0]
        array[bestIndex] = buf;
 8001b86:	7dbb      	ldrb	r3, [r7, #22]
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	8a7a      	ldrh	r2, [r7, #18]
 8001b90:	801a      	strh	r2, [r3, #0]
    for (uint8_t startIndex = 0; startIndex < size; ++startIndex)
 8001b92:	7dfb      	ldrb	r3, [r7, #23]
 8001b94:	3301      	adds	r3, #1
 8001b96:	75fb      	strb	r3, [r7, #23]
 8001b98:	7dfa      	ldrb	r2, [r7, #23]
 8001b9a:	7afb      	ldrb	r3, [r7, #11]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d3c0      	bcc.n	8001b22 <sortArray+0x14>
    }
}
 8001ba0:	bf00      	nop
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <RING_BUF_Init>:

void RING_BUF_Init(RING_buffer_t* Handle, uint8_t size)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	70fb      	strb	r3, [r7, #3]
    Handle->_m_size = size;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	78fa      	ldrb	r2, [r7, #3]
 8001bba:	715a      	strb	r2, [r3, #5]
    Handle->_ADC_RW_array = malloc(size * sizeof(uint16_t));
 8001bbc:	78fb      	ldrb	r3, [r7, #3]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f00a ff79 	bl	800cab8 <malloc>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	461a      	mov	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	601a      	str	r2, [r3, #0]
    memset(Handle->_ADC_RW_array, 0, size * sizeof(uint16_t));
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6818      	ldr	r0, [r3, #0]
 8001bd2:	78fb      	ldrb	r3, [r7, #3]
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	2100      	movs	r1, #0
 8001bda:	f00b f861 	bl	800cca0 <memset>
    Handle->_m_index = 0;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	711a      	strb	r2, [r3, #4]
    Handle->_m_full = false;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	719a      	strb	r2, [r3, #6]
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <RING_BUF_Push>:

void RING_BUF_Push(RING_buffer_t* Handle, uint16_t value)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	807b      	strh	r3, [r7, #2]
    Handle->_ADC_RW_array[Handle->_m_index] = value;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	791b      	ldrb	r3, [r3, #4]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	887a      	ldrh	r2, [r7, #2]
 8001c0c:	801a      	strh	r2, [r3, #0]
    if (Handle->_m_index < Handle->_m_size - 1)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	791b      	ldrb	r3, [r3, #4]
 8001c12:	461a      	mov	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	795b      	ldrb	r3, [r3, #5]
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	da06      	bge.n	8001c2c <RING_BUF_Push+0x3a>
    {
        Handle->_m_index++;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	791b      	ldrb	r3, [r3, #4]
 8001c22:	3301      	adds	r3, #1
 8001c24:	b2da      	uxtb	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	711a      	strb	r2, [r3, #4]
    else
    {
        Handle->_m_index = 0;
        Handle->_m_full = true;
    }
}
 8001c2a:	e005      	b.n	8001c38 <RING_BUF_Push+0x46>
        Handle->_m_index = 0;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	711a      	strb	r2, [r3, #4]
        Handle->_m_full = true;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	719a      	strb	r2, [r3, #6]
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <RING_BUF_getFiltered>:

int16_t RING_BUF_getFiltered(RING_buffer_t* Handle, uint8_t percent)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	70fb      	strb	r3, [r7, #3]
    uint16_t average = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	82fb      	strh	r3, [r7, #22]
    uint8_t size = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	757b      	strb	r3, [r7, #21]
    if (Handle->_m_full)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	799b      	ldrb	r3, [r3, #6]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d003      	beq.n	8001c68 <RING_BUF_getFiltered+0x24>
        size = Handle->_m_size;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	795b      	ldrb	r3, [r3, #5]
 8001c64:	757b      	strb	r3, [r7, #21]
 8001c66:	e002      	b.n	8001c6e <RING_BUF_getFiltered+0x2a>
    else
        size = Handle->_m_index;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	791b      	ldrb	r3, [r3, #4]
 8001c6c:	757b      	strb	r3, [r7, #21]

    for (uint8_t currentIndex = 0; currentIndex < size; currentIndex++)
 8001c6e:	2300      	movs	r3, #0
 8001c70:	753b      	strb	r3, [r7, #20]
 8001c72:	e00b      	b.n	8001c8c <RING_BUF_getFiltered+0x48>
    {
        average += Handle->_ADC_RW_array[currentIndex];
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	7d3b      	ldrb	r3, [r7, #20]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	881a      	ldrh	r2, [r3, #0]
 8001c80:	8afb      	ldrh	r3, [r7, #22]
 8001c82:	4413      	add	r3, r2
 8001c84:	82fb      	strh	r3, [r7, #22]
    for (uint8_t currentIndex = 0; currentIndex < size; currentIndex++)
 8001c86:	7d3b      	ldrb	r3, [r7, #20]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	753b      	strb	r3, [r7, #20]
 8001c8c:	7d3a      	ldrb	r2, [r7, #20]
 8001c8e:	7d7b      	ldrb	r3, [r7, #21]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d3ef      	bcc.n	8001c74 <RING_BUF_getFiltered+0x30>
    }
    average = round(average / size);
 8001c94:	8afa      	ldrh	r2, [r7, #22]
 8001c96:	7d7b      	ldrb	r3, [r7, #21]
 8001c98:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7fe fd6b 	bl	8000778 <__aeabi_i2d>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	f7fe fdf7 	bl	800089c <__aeabi_d2uiz>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	82fb      	strh	r3, [r7, #22]

    int16_t* errors_array = malloc((size) * sizeof(int16_t));
 8001cb2:	7d7b      	ldrb	r3, [r7, #21]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f00a fefe 	bl	800cab8 <malloc>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	60bb      	str	r3, [r7, #8]
    memset(errors_array, 0, (size) * sizeof(int16_t));
 8001cc0:	7d7b      	ldrb	r3, [r7, #21]
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	68b8      	ldr	r0, [r7, #8]
 8001cca:	f00a ffe9 	bl	800cca0 <memset>

    for (uint8_t currentIndex = 0; currentIndex < size; currentIndex++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	74fb      	strb	r3, [r7, #19]
 8001cd2:	e011      	b.n	8001cf8 <RING_BUF_getFiltered+0xb4>
    {
        errors_array[currentIndex] = average - Handle->_ADC_RW_array[currentIndex];
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	7cfb      	ldrb	r3, [r7, #19]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	8afa      	ldrh	r2, [r7, #22]
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	b299      	uxth	r1, r3
 8001ce6:	7cfb      	ldrb	r3, [r7, #19]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	4413      	add	r3, r2
 8001cee:	b20a      	sxth	r2, r1
 8001cf0:	801a      	strh	r2, [r3, #0]
    for (uint8_t currentIndex = 0; currentIndex < size; currentIndex++)
 8001cf2:	7cfb      	ldrb	r3, [r7, #19]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	74fb      	strb	r3, [r7, #19]
 8001cf8:	7cfa      	ldrb	r2, [r7, #19]
 8001cfa:	7d7b      	ldrb	r3, [r7, #21]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d3e9      	bcc.n	8001cd4 <RING_BUF_getFiltered+0x90>
    }

    sortArray(errors_array, size, ascendingABS);
 8001d00:	7d7b      	ldrb	r3, [r7, #21]
 8001d02:	4a2e      	ldr	r2, [pc, #184]	@ (8001dbc <RING_BUF_getFiltered+0x178>)
 8001d04:	4619      	mov	r1, r3
 8001d06:	68b8      	ldr	r0, [r7, #8]
 8001d08:	f7ff ff01 	bl	8001b0e <sortArray>

    uint8_t new_size = round((float)percent / 100 * (size));
 8001d0c:	78fb      	ldrb	r3, [r7, #3]
 8001d0e:	ee07 3a90 	vmov	s15, r3
 8001d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d16:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001dc0 <RING_BUF_getFiltered+0x17c>
 8001d1a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d1e:	7d7b      	ldrb	r3, [r7, #21]
 8001d20:	ee07 3a90 	vmov	s15, r3
 8001d24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d2c:	ee17 0a90 	vmov	r0, s15
 8001d30:	f7fe fd34 	bl	800079c <__aeabi_f2d>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	ec43 2b10 	vmov	d0, r2, r3
 8001d3c:	f00b fb80 	bl	800d440 <round>
 8001d40:	ec53 2b10 	vmov	r2, r3, d0
 8001d44:	4610      	mov	r0, r2
 8001d46:	4619      	mov	r1, r3
 8001d48:	f7fe fda8 	bl	800089c <__aeabi_d2uiz>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	74bb      	strb	r3, [r7, #18]
    if (new_size < 1)
 8001d50:	7cbb      	ldrb	r3, [r7, #18]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <RING_BUF_getFiltered+0x116>
        new_size = 1;
 8001d56:	2301      	movs	r3, #1
 8001d58:	74bb      	strb	r3, [r7, #18]

    int16_t errors_sum = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	823b      	strh	r3, [r7, #16]
    for (uint8_t currentIndex = 0; currentIndex < new_size; currentIndex++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	73fb      	strb	r3, [r7, #15]
 8001d62:	e00d      	b.n	8001d80 <RING_BUF_getFiltered+0x13c>
    {
        errors_sum += errors_array[currentIndex];
 8001d64:	7bfb      	ldrb	r3, [r7, #15]
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	68ba      	ldr	r2, [r7, #8]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	8a3b      	ldrh	r3, [r7, #16]
 8001d74:	4413      	add	r3, r2
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	823b      	strh	r3, [r7, #16]
    for (uint8_t currentIndex = 0; currentIndex < new_size; currentIndex++)
 8001d7a:	7bfb      	ldrb	r3, [r7, #15]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	73fb      	strb	r3, [r7, #15]
 8001d80:	7bfa      	ldrb	r2, [r7, #15]
 8001d82:	7cbb      	ldrb	r3, [r7, #18]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d3ed      	bcc.n	8001d64 <RING_BUF_getFiltered+0x120>
    }

    free(errors_array);
 8001d88:	68b8      	ldr	r0, [r7, #8]
 8001d8a:	f00a fe9d 	bl	800cac8 <free>

    return round(average - errors_sum / new_size);
 8001d8e:	8afa      	ldrh	r2, [r7, #22]
 8001d90:	f9b7 1010 	ldrsh.w	r1, [r7, #16]
 8001d94:	7cbb      	ldrb	r3, [r7, #18]
 8001d96:	fb91 f3f3 	sdiv	r3, r1, r3
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fceb 	bl	8000778 <__aeabi_i2d>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	4610      	mov	r0, r2
 8001da8:	4619      	mov	r1, r3
 8001daa:	f7fe fd4f 	bl	800084c <__aeabi_d2iz>
 8001dae:	4603      	mov	r3, r0
 8001db0:	b21b      	sxth	r3, r3
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	08001ad1 	.word	0x08001ad1
 8001dc0:	42c80000 	.word	0x42c80000

08001dc4 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001dce:	4802      	ldr	r0, [pc, #8]	@ (8001dd8 <ST7735_Select+0x14>)
 8001dd0:	f007 f948 	bl	8009064 <HAL_GPIO_WritePin>
}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40020800 	.word	0x40020800

08001ddc <ST7735_Unselect>:

void ST7735_Unselect() {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001de0:	2201      	movs	r2, #1
 8001de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001de6:	4802      	ldr	r0, [pc, #8]	@ (8001df0 <ST7735_Unselect+0x14>)
 8001de8:	f007 f93c 	bl	8009064 <HAL_GPIO_WritePin>
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40020800 	.word	0x40020800

08001df4 <ST7735_Reset>:

static void ST7735_Reset() {
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2110      	movs	r1, #16
 8001dfc:	4806      	ldr	r0, [pc, #24]	@ (8001e18 <ST7735_Reset+0x24>)
 8001dfe:	f007 f931 	bl	8009064 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001e02:	2005      	movs	r0, #5
 8001e04:	f005 fdea 	bl	80079dc <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8001e08:	2201      	movs	r2, #1
 8001e0a:	2110      	movs	r1, #16
 8001e0c:	4802      	ldr	r0, [pc, #8]	@ (8001e18 <ST7735_Reset+0x24>)
 8001e0e:	f007 f929 	bl	8009064 <HAL_GPIO_WritePin>
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40020400 	.word	0x40020400

08001e1c <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001e26:	2200      	movs	r2, #0
 8001e28:	2104      	movs	r1, #4
 8001e2a:	4807      	ldr	r0, [pc, #28]	@ (8001e48 <ST7735_WriteCommand+0x2c>)
 8001e2c:	f007 f91a 	bl	8009064 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001e30:	1df9      	adds	r1, r7, #7
 8001e32:	f04f 33ff 	mov.w	r3, #4294967295
 8001e36:	2201      	movs	r2, #1
 8001e38:	4804      	ldr	r0, [pc, #16]	@ (8001e4c <ST7735_WriteCommand+0x30>)
 8001e3a:	f008 ffb8 	bl	800adae <HAL_SPI_Transmit>
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40020c00 	.word	0x40020c00
 8001e4c:	200006d4 	.word	0x200006d4

08001e50 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	2104      	movs	r1, #4
 8001e5e:	4807      	ldr	r0, [pc, #28]	@ (8001e7c <ST7735_WriteData+0x2c>)
 8001e60:	f007 f900 	bl	8009064 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6c:	6879      	ldr	r1, [r7, #4]
 8001e6e:	4804      	ldr	r0, [pc, #16]	@ (8001e80 <ST7735_WriteData+0x30>)
 8001e70:	f008 ff9d 	bl	800adae <HAL_SPI_Transmit>
}
 8001e74:	bf00      	nop
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40020c00 	.word	0x40020c00
 8001e80:	200006d4 	.word	0x200006d4

08001e84 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	607a      	str	r2, [r7, #4]
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001e96:	e034      	b.n	8001f02 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	1c5a      	adds	r2, r3, #1
 8001e9c:	607a      	str	r2, [r7, #4]
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8001ea2:	7afb      	ldrb	r3, [r7, #11]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff ffb9 	bl	8001e1c <ST7735_WriteCommand>

        numArgs = *addr++;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	1c5a      	adds	r2, r3, #1
 8001eae:	607a      	str	r2, [r7, #4]
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001eb4:	7abb      	ldrb	r3, [r7, #10]
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ebc:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001ebe:	7abb      	ldrb	r3, [r7, #10]
 8001ec0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ec4:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001ec6:	7abb      	ldrb	r3, [r7, #10]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d008      	beq.n	8001ede <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001ecc:	7abb      	ldrb	r3, [r7, #10]
 8001ece:	4619      	mov	r1, r3
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f7ff ffbd 	bl	8001e50 <ST7735_WriteData>
            addr += numArgs;
 8001ed6:	7abb      	ldrb	r3, [r7, #10]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8001ede:	89bb      	ldrh	r3, [r7, #12]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d00e      	beq.n	8001f02 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	1c5a      	adds	r2, r3, #1
 8001ee8:	607a      	str	r2, [r7, #4]
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001eee:	89bb      	ldrh	r3, [r7, #12]
 8001ef0:	2bff      	cmp	r3, #255	@ 0xff
 8001ef2:	d102      	bne.n	8001efa <ST7735_ExecuteCommandList+0x76>
 8001ef4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001ef8:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001efa:	89bb      	ldrh	r3, [r7, #12]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f005 fd6d 	bl	80079dc <HAL_Delay>
    while(numCommands--) {
 8001f02:	7bfb      	ldrb	r3, [r7, #15]
 8001f04:	1e5a      	subs	r2, r3, #1
 8001f06:	73fa      	strb	r2, [r7, #15]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1c5      	bne.n	8001e98 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001f16:	b590      	push	{r4, r7, lr}
 8001f18:	b085      	sub	sp, #20
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	4604      	mov	r4, r0
 8001f1e:	4608      	mov	r0, r1
 8001f20:	4611      	mov	r1, r2
 8001f22:	461a      	mov	r2, r3
 8001f24:	4623      	mov	r3, r4
 8001f26:	71fb      	strb	r3, [r7, #7]
 8001f28:	4603      	mov	r3, r0
 8001f2a:	71bb      	strb	r3, [r7, #6]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	717b      	strb	r3, [r7, #5]
 8001f30:	4613      	mov	r3, r2
 8001f32:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001f34:	202a      	movs	r0, #42	@ 0x2a
 8001f36:	f7ff ff71 	bl	8001e1c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	733b      	strb	r3, [r7, #12]
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	737b      	strb	r3, [r7, #13]
 8001f42:	2300      	movs	r3, #0
 8001f44:	73bb      	strb	r3, [r7, #14]
 8001f46:	797b      	ldrb	r3, [r7, #5]
 8001f48:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001f4a:	f107 030c 	add.w	r3, r7, #12
 8001f4e:	2104      	movs	r1, #4
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff ff7d 	bl	8001e50 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001f56:	202b      	movs	r0, #43	@ 0x2b
 8001f58:	f7ff ff60 	bl	8001e1c <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8001f5c:	79bb      	ldrb	r3, [r7, #6]
 8001f5e:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001f60:	793b      	ldrb	r3, [r7, #4]
 8001f62:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	2104      	movs	r1, #4
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff ff70 	bl	8001e50 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001f70:	202c      	movs	r0, #44	@ 0x2c
 8001f72:	f7ff ff53 	bl	8001e1c <ST7735_WriteCommand>
}
 8001f76:	bf00      	nop
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd90      	pop	{r4, r7, pc}
	...

08001f80 <ST7735_Init>:

void ST7735_Init() {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
    ST7735_Select();
 8001f84:	f7ff ff1e 	bl	8001dc4 <ST7735_Select>
    ST7735_Reset();
 8001f88:	f7ff ff34 	bl	8001df4 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001f8c:	4806      	ldr	r0, [pc, #24]	@ (8001fa8 <ST7735_Init+0x28>)
 8001f8e:	f7ff ff79 	bl	8001e84 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8001f92:	4806      	ldr	r0, [pc, #24]	@ (8001fac <ST7735_Init+0x2c>)
 8001f94:	f7ff ff76 	bl	8001e84 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001f98:	4805      	ldr	r0, [pc, #20]	@ (8001fb0 <ST7735_Init+0x30>)
 8001f9a:	f7ff ff73 	bl	8001e84 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8001f9e:	f7ff ff1d 	bl	8001ddc <ST7735_Unselect>
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	08010198 	.word	0x08010198
 8001fac:	080101d4 	.word	0x080101d4
 8001fb0:	080101e4 	.word	0x080101e4

08001fb4 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	80fb      	strh	r3, [r7, #6]
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	80bb      	strh	r3, [r7, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	2b9f      	cmp	r3, #159	@ 0x9f
 8001fca:	d823      	bhi.n	8002014 <ST7735_DrawPixel+0x60>
 8001fcc:	88bb      	ldrh	r3, [r7, #4]
 8001fce:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fd0:	d820      	bhi.n	8002014 <ST7735_DrawPixel+0x60>
        return;

    ST7735_Select();
 8001fd2:	f7ff fef7 	bl	8001dc4 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8001fd6:	88fb      	ldrh	r3, [r7, #6]
 8001fd8:	b2d8      	uxtb	r0, r3
 8001fda:	88bb      	ldrh	r3, [r7, #4]
 8001fdc:	b2d9      	uxtb	r1, r3
 8001fde:	88fb      	ldrh	r3, [r7, #6]
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	88bb      	ldrh	r3, [r7, #4]
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	3301      	adds	r3, #1
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	f7ff ff92 	bl	8001f16 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8001ff2:	887b      	ldrh	r3, [r7, #2]
 8001ff4:	0a1b      	lsrs	r3, r3, #8
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	733b      	strb	r3, [r7, #12]
 8001ffc:	887b      	ldrh	r3, [r7, #2]
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8002002:	f107 030c 	add.w	r3, r7, #12
 8002006:	2102      	movs	r1, #2
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff21 	bl	8001e50 <ST7735_WriteData>

    ST7735_Unselect();
 800200e:	f7ff fee5 	bl	8001ddc <ST7735_Unselect>
 8002012:	e000      	b.n	8002016 <ST7735_DrawPixel+0x62>
        return;
 8002014:	bf00      	nop
}
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <ST7735_WriteChar>:

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 800201c:	b082      	sub	sp, #8
 800201e:	b590      	push	{r4, r7, lr}
 8002020:	b089      	sub	sp, #36	@ 0x24
 8002022:	af00      	add	r7, sp, #0
 8002024:	637b      	str	r3, [r7, #52]	@ 0x34
 8002026:	4603      	mov	r3, r0
 8002028:	80fb      	strh	r3, [r7, #6]
 800202a:	460b      	mov	r3, r1
 800202c:	80bb      	strh	r3, [r7, #4]
 800202e:	4613      	mov	r3, r2
 8002030:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	b2d8      	uxtb	r0, r3
 8002036:	88bb      	ldrh	r3, [r7, #4]
 8002038:	b2d9      	uxtb	r1, r3
 800203a:	88fb      	ldrh	r3, [r7, #6]
 800203c:	b2da      	uxtb	r2, r3
 800203e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002042:	4413      	add	r3, r2
 8002044:	b2db      	uxtb	r3, r3
 8002046:	3b01      	subs	r3, #1
 8002048:	b2dc      	uxtb	r4, r3
 800204a:	88bb      	ldrh	r3, [r7, #4]
 800204c:	b2da      	uxtb	r2, r3
 800204e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002052:	4413      	add	r3, r2
 8002054:	b2db      	uxtb	r3, r3
 8002056:	3b01      	subs	r3, #1
 8002058:	b2db      	uxtb	r3, r3
 800205a:	4622      	mov	r2, r4
 800205c:	f7ff ff5b 	bl	8001f16 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8002060:	2300      	movs	r3, #0
 8002062:	61fb      	str	r3, [r7, #28]
 8002064:	e043      	b.n	80020ee <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8002066:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002068:	78fb      	ldrb	r3, [r7, #3]
 800206a:	3b20      	subs	r3, #32
 800206c:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8002070:	fb01 f303 	mul.w	r3, r1, r3
 8002074:	4619      	mov	r1, r3
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	440b      	add	r3, r1
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	4413      	add	r3, r2
 800207e:	881b      	ldrh	r3, [r3, #0]
 8002080:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8002082:	2300      	movs	r3, #0
 8002084:	61bb      	str	r3, [r7, #24]
 8002086:	e029      	b.n	80020dc <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8002088:	697a      	ldr	r2, [r7, #20]
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00e      	beq.n	80020b6 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8002098:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800209a:	0a1b      	lsrs	r3, r3, #8
 800209c:	b29b      	uxth	r3, r3
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	743b      	strb	r3, [r7, #16]
 80020a2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80020a8:	f107 0310 	add.w	r3, r7, #16
 80020ac:	2102      	movs	r1, #2
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff fece 	bl	8001e50 <ST7735_WriteData>
 80020b4:	e00f      	b.n	80020d6 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80020b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80020ba:	0a1b      	lsrs	r3, r3, #8
 80020bc:	b29b      	uxth	r3, r3
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	733b      	strb	r3, [r7, #12]
 80020c2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80020ca:	f107 030c 	add.w	r3, r7, #12
 80020ce:	2102      	movs	r1, #2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff febd 	bl	8001e50 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	3301      	adds	r3, #1
 80020da:	61bb      	str	r3, [r7, #24]
 80020dc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80020e0:	461a      	mov	r2, r3
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d3cf      	bcc.n	8002088 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	3301      	adds	r3, #1
 80020ec:	61fb      	str	r3, [r7, #28]
 80020ee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80020f2:	461a      	mov	r2, r3
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d3b5      	bcc.n	8002066 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 80020fa:	bf00      	nop
 80020fc:	bf00      	nop
 80020fe:	3724      	adds	r7, #36	@ 0x24
 8002100:	46bd      	mov	sp, r7
 8002102:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002106:	b002      	add	sp, #8
 8002108:	4770      	bx	lr

0800210a <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800210a:	b082      	sub	sp, #8
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af04      	add	r7, sp, #16
 8002112:	603a      	str	r2, [r7, #0]
 8002114:	617b      	str	r3, [r7, #20]
 8002116:	4603      	mov	r3, r0
 8002118:	80fb      	strh	r3, [r7, #6]
 800211a:	460b      	mov	r3, r1
 800211c:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 800211e:	f7ff fe51 	bl	8001dc4 <ST7735_Select>

    while(*str) {
 8002122:	e02d      	b.n	8002180 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 8002124:	88fb      	ldrh	r3, [r7, #6]
 8002126:	7d3a      	ldrb	r2, [r7, #20]
 8002128:	4413      	add	r3, r2
 800212a:	2b9f      	cmp	r3, #159	@ 0x9f
 800212c:	dd13      	ble.n	8002156 <ST7735_WriteString+0x4c>
            x = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8002132:	7d7b      	ldrb	r3, [r7, #21]
 8002134:	461a      	mov	r2, r3
 8002136:	88bb      	ldrh	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 800213c:	88bb      	ldrh	r3, [r7, #4]
 800213e:	7d7a      	ldrb	r2, [r7, #21]
 8002140:	4413      	add	r3, r2
 8002142:	2b7f      	cmp	r3, #127	@ 0x7f
 8002144:	dc21      	bgt.n	800218a <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	2b20      	cmp	r3, #32
 800214c:	d103      	bne.n	8002156 <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	3301      	adds	r3, #1
 8002152:	603b      	str	r3, [r7, #0]
                continue;
 8002154:	e014      	b.n	8002180 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	781a      	ldrb	r2, [r3, #0]
 800215a:	88b9      	ldrh	r1, [r7, #4]
 800215c:	88f8      	ldrh	r0, [r7, #6]
 800215e:	8c3b      	ldrh	r3, [r7, #32]
 8002160:	9302      	str	r3, [sp, #8]
 8002162:	8bbb      	ldrh	r3, [r7, #28]
 8002164:	9301      	str	r3, [sp, #4]
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	f7ff ff56 	bl	800201c <ST7735_WriteChar>
        x += font.width;
 8002170:	7d3b      	ldrb	r3, [r7, #20]
 8002172:	461a      	mov	r2, r3
 8002174:	88fb      	ldrh	r3, [r7, #6]
 8002176:	4413      	add	r3, r2
 8002178:	80fb      	strh	r3, [r7, #6]
        str++;
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	3301      	adds	r3, #1
 800217e:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1cd      	bne.n	8002124 <ST7735_WriteString+0x1a>
 8002188:	e000      	b.n	800218c <ST7735_WriteString+0x82>
                break;
 800218a:	bf00      	nop
    }

    ST7735_Unselect();
 800218c:	f7ff fe26 	bl	8001ddc <ST7735_Unselect>
}
 8002190:	bf00      	nop
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800219a:	b002      	add	sp, #8
 800219c:	4770      	bx	lr
	...

080021a0 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80021a0:	b590      	push	{r4, r7, lr}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4604      	mov	r4, r0
 80021a8:	4608      	mov	r0, r1
 80021aa:	4611      	mov	r1, r2
 80021ac:	461a      	mov	r2, r3
 80021ae:	4623      	mov	r3, r4
 80021b0:	80fb      	strh	r3, [r7, #6]
 80021b2:	4603      	mov	r3, r0
 80021b4:	80bb      	strh	r3, [r7, #4]
 80021b6:	460b      	mov	r3, r1
 80021b8:	807b      	strh	r3, [r7, #2]
 80021ba:	4613      	mov	r3, r2
 80021bc:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	2b9f      	cmp	r3, #159	@ 0x9f
 80021c2:	d857      	bhi.n	8002274 <ST7735_FillRectangle+0xd4>
 80021c4:	88bb      	ldrh	r3, [r7, #4]
 80021c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80021c8:	d854      	bhi.n	8002274 <ST7735_FillRectangle+0xd4>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80021ca:	88fa      	ldrh	r2, [r7, #6]
 80021cc:	887b      	ldrh	r3, [r7, #2]
 80021ce:	4413      	add	r3, r2
 80021d0:	2ba0      	cmp	r3, #160	@ 0xa0
 80021d2:	dd03      	ble.n	80021dc <ST7735_FillRectangle+0x3c>
 80021d4:	88fb      	ldrh	r3, [r7, #6]
 80021d6:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 80021da:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80021dc:	88ba      	ldrh	r2, [r7, #4]
 80021de:	883b      	ldrh	r3, [r7, #0]
 80021e0:	4413      	add	r3, r2
 80021e2:	2b80      	cmp	r3, #128	@ 0x80
 80021e4:	dd03      	ble.n	80021ee <ST7735_FillRectangle+0x4e>
 80021e6:	88bb      	ldrh	r3, [r7, #4]
 80021e8:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80021ec:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80021ee:	f7ff fde9 	bl	8001dc4 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80021f2:	88fb      	ldrh	r3, [r7, #6]
 80021f4:	b2d8      	uxtb	r0, r3
 80021f6:	88bb      	ldrh	r3, [r7, #4]
 80021f8:	b2d9      	uxtb	r1, r3
 80021fa:	88fb      	ldrh	r3, [r7, #6]
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	887b      	ldrh	r3, [r7, #2]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	4413      	add	r3, r2
 8002204:	b2db      	uxtb	r3, r3
 8002206:	3b01      	subs	r3, #1
 8002208:	b2dc      	uxtb	r4, r3
 800220a:	88bb      	ldrh	r3, [r7, #4]
 800220c:	b2da      	uxtb	r2, r3
 800220e:	883b      	ldrh	r3, [r7, #0]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	4413      	add	r3, r2
 8002214:	b2db      	uxtb	r3, r3
 8002216:	3b01      	subs	r3, #1
 8002218:	b2db      	uxtb	r3, r3
 800221a:	4622      	mov	r2, r4
 800221c:	f7ff fe7b 	bl	8001f16 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8002220:	8c3b      	ldrh	r3, [r7, #32]
 8002222:	0a1b      	lsrs	r3, r3, #8
 8002224:	b29b      	uxth	r3, r3
 8002226:	b2db      	uxtb	r3, r3
 8002228:	733b      	strb	r3, [r7, #12]
 800222a:	8c3b      	ldrh	r3, [r7, #32]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8002230:	2201      	movs	r2, #1
 8002232:	2104      	movs	r1, #4
 8002234:	4811      	ldr	r0, [pc, #68]	@ (800227c <ST7735_FillRectangle+0xdc>)
 8002236:	f006 ff15 	bl	8009064 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 800223a:	883b      	ldrh	r3, [r7, #0]
 800223c:	80bb      	strh	r3, [r7, #4]
 800223e:	e013      	b.n	8002268 <ST7735_FillRectangle+0xc8>
        for(x = w; x > 0; x--) {
 8002240:	887b      	ldrh	r3, [r7, #2]
 8002242:	80fb      	strh	r3, [r7, #6]
 8002244:	e00a      	b.n	800225c <ST7735_FillRectangle+0xbc>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8002246:	f107 010c 	add.w	r1, r7, #12
 800224a:	f04f 33ff 	mov.w	r3, #4294967295
 800224e:	2202      	movs	r2, #2
 8002250:	480b      	ldr	r0, [pc, #44]	@ (8002280 <ST7735_FillRectangle+0xe0>)
 8002252:	f008 fdac 	bl	800adae <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8002256:	88fb      	ldrh	r3, [r7, #6]
 8002258:	3b01      	subs	r3, #1
 800225a:	80fb      	strh	r3, [r7, #6]
 800225c:	88fb      	ldrh	r3, [r7, #6]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f1      	bne.n	8002246 <ST7735_FillRectangle+0xa6>
    for(y = h; y > 0; y--) {
 8002262:	88bb      	ldrh	r3, [r7, #4]
 8002264:	3b01      	subs	r3, #1
 8002266:	80bb      	strh	r3, [r7, #4]
 8002268:	88bb      	ldrh	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1e8      	bne.n	8002240 <ST7735_FillRectangle+0xa0>
        }
    }

    ST7735_Unselect();
 800226e:	f7ff fdb5 	bl	8001ddc <ST7735_Unselect>
 8002272:	e000      	b.n	8002276 <ST7735_FillRectangle+0xd6>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8002274:	bf00      	nop
}
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	bd90      	pop	{r4, r7, pc}
 800227c:	40020c00 	.word	0x40020c00
 8002280:	200006d4 	.word	0x200006d4

08002284 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af02      	add	r7, sp, #8
 800228a:	4603      	mov	r3, r0
 800228c:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2380      	movs	r3, #128	@ 0x80
 8002294:	22a0      	movs	r2, #160	@ 0xa0
 8002296:	2100      	movs	r1, #0
 8002298:	2000      	movs	r0, #0
 800229a:	f7ff ff81 	bl	80021a0 <ST7735_FillRectangle>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <ST7735_DrawImage>:

void ST7735_FillScreenFast(uint16_t color) {
    ST7735_FillRectangleFast(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 80022a6:	b590      	push	{r4, r7, lr}
 80022a8:	b083      	sub	sp, #12
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4604      	mov	r4, r0
 80022ae:	4608      	mov	r0, r1
 80022b0:	4611      	mov	r1, r2
 80022b2:	461a      	mov	r2, r3
 80022b4:	4623      	mov	r3, r4
 80022b6:	80fb      	strh	r3, [r7, #6]
 80022b8:	4603      	mov	r3, r0
 80022ba:	80bb      	strh	r3, [r7, #4]
 80022bc:	460b      	mov	r3, r1
 80022be:	807b      	strh	r3, [r7, #2]
 80022c0:	4613      	mov	r3, r2
 80022c2:	803b      	strh	r3, [r7, #0]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	2b9f      	cmp	r3, #159	@ 0x9f
 80022c8:	d831      	bhi.n	800232e <ST7735_DrawImage+0x88>
 80022ca:	88bb      	ldrh	r3, [r7, #4]
 80022cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80022ce:	d82e      	bhi.n	800232e <ST7735_DrawImage+0x88>
    if((x + w - 1) >= ST7735_WIDTH) return;
 80022d0:	88fa      	ldrh	r2, [r7, #6]
 80022d2:	887b      	ldrh	r3, [r7, #2]
 80022d4:	4413      	add	r3, r2
 80022d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80022d8:	dc2b      	bgt.n	8002332 <ST7735_DrawImage+0x8c>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 80022da:	88ba      	ldrh	r2, [r7, #4]
 80022dc:	883b      	ldrh	r3, [r7, #0]
 80022de:	4413      	add	r3, r2
 80022e0:	2b80      	cmp	r3, #128	@ 0x80
 80022e2:	dc28      	bgt.n	8002336 <ST7735_DrawImage+0x90>

    ST7735_Select();
 80022e4:	f7ff fd6e 	bl	8001dc4 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80022e8:	88fb      	ldrh	r3, [r7, #6]
 80022ea:	b2d8      	uxtb	r0, r3
 80022ec:	88bb      	ldrh	r3, [r7, #4]
 80022ee:	b2d9      	uxtb	r1, r3
 80022f0:	88fb      	ldrh	r3, [r7, #6]
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	887b      	ldrh	r3, [r7, #2]
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	4413      	add	r3, r2
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	3b01      	subs	r3, #1
 80022fe:	b2dc      	uxtb	r4, r3
 8002300:	88bb      	ldrh	r3, [r7, #4]
 8002302:	b2da      	uxtb	r2, r3
 8002304:	883b      	ldrh	r3, [r7, #0]
 8002306:	b2db      	uxtb	r3, r3
 8002308:	4413      	add	r3, r2
 800230a:	b2db      	uxtb	r3, r3
 800230c:	3b01      	subs	r3, #1
 800230e:	b2db      	uxtb	r3, r3
 8002310:	4622      	mov	r2, r4
 8002312:	f7ff fe00 	bl	8001f16 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8002316:	887b      	ldrh	r3, [r7, #2]
 8002318:	883a      	ldrh	r2, [r7, #0]
 800231a:	fb02 f303 	mul.w	r3, r2, r3
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	4619      	mov	r1, r3
 8002322:	69b8      	ldr	r0, [r7, #24]
 8002324:	f7ff fd94 	bl	8001e50 <ST7735_WriteData>
    ST7735_Unselect();
 8002328:	f7ff fd58 	bl	8001ddc <ST7735_Unselect>
 800232c:	e004      	b.n	8002338 <ST7735_DrawImage+0x92>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800232e:	bf00      	nop
 8002330:	e002      	b.n	8002338 <ST7735_DrawImage+0x92>
    if((x + w - 1) >= ST7735_WIDTH) return;
 8002332:	bf00      	nop
 8002334:	e000      	b.n	8002338 <ST7735_DrawImage+0x92>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 8002336:	bf00      	nop
}
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bd90      	pop	{r4, r7, pc}
	...

08002340 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002346:	463b      	mov	r3, r7
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002352:	4b52      	ldr	r3, [pc, #328]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002354:	4a52      	ldr	r2, [pc, #328]	@ (80024a0 <MX_ADC1_Init+0x160>)
 8002356:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002358:	4b50      	ldr	r3, [pc, #320]	@ (800249c <MX_ADC1_Init+0x15c>)
 800235a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800235e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002360:	4b4e      	ldr	r3, [pc, #312]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002366:	4b4d      	ldr	r3, [pc, #308]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002368:	2201      	movs	r2, #1
 800236a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800236c:	4b4b      	ldr	r3, [pc, #300]	@ (800249c <MX_ADC1_Init+0x15c>)
 800236e:	2200      	movs	r2, #0
 8002370:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002372:	4b4a      	ldr	r3, [pc, #296]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002374:	2200      	movs	r2, #0
 8002376:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800237a:	4b48      	ldr	r3, [pc, #288]	@ (800249c <MX_ADC1_Init+0x15c>)
 800237c:	2200      	movs	r2, #0
 800237e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002380:	4b46      	ldr	r3, [pc, #280]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002382:	4a48      	ldr	r2, [pc, #288]	@ (80024a4 <MX_ADC1_Init+0x164>)
 8002384:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002386:	4b45      	ldr	r3, [pc, #276]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002388:	2200      	movs	r2, #0
 800238a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 800238c:	4b43      	ldr	r3, [pc, #268]	@ (800249c <MX_ADC1_Init+0x15c>)
 800238e:	2208      	movs	r2, #8
 8002390:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002392:	4b42      	ldr	r3, [pc, #264]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800239a:	4b40      	ldr	r3, [pc, #256]	@ (800249c <MX_ADC1_Init+0x15c>)
 800239c:	2201      	movs	r2, #1
 800239e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023a0:	483e      	ldr	r0, [pc, #248]	@ (800249c <MX_ADC1_Init+0x15c>)
 80023a2:	f005 fb3f 	bl	8007a24 <HAL_ADC_Init>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80023ac:	f004 fc72 	bl	8006c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80023b0:	2301      	movs	r3, #1
 80023b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80023b4:	2301      	movs	r3, #1
 80023b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80023b8:	2303      	movs	r3, #3
 80023ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023bc:	463b      	mov	r3, r7
 80023be:	4619      	mov	r1, r3
 80023c0:	4836      	ldr	r0, [pc, #216]	@ (800249c <MX_ADC1_Init+0x15c>)
 80023c2:	f005 fcd5 	bl	8007d70 <HAL_ADC_ConfigChannel>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80023cc:	f004 fc62 	bl	8006c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80023d4:	2302      	movs	r3, #2
 80023d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023d8:	463b      	mov	r3, r7
 80023da:	4619      	mov	r1, r3
 80023dc:	482f      	ldr	r0, [pc, #188]	@ (800249c <MX_ADC1_Init+0x15c>)
 80023de:	f005 fcc7 	bl	8007d70 <HAL_ADC_ConfigChannel>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80023e8:	f004 fc54 	bl	8006c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80023ec:	2302      	movs	r3, #2
 80023ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80023f0:	2303      	movs	r3, #3
 80023f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023f4:	463b      	mov	r3, r7
 80023f6:	4619      	mov	r1, r3
 80023f8:	4828      	ldr	r0, [pc, #160]	@ (800249c <MX_ADC1_Init+0x15c>)
 80023fa:	f005 fcb9 	bl	8007d70 <HAL_ADC_ConfigChannel>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8002404:	f004 fc46 	bl	8006c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8002408:	230d      	movs	r3, #13
 800240a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800240c:	2304      	movs	r3, #4
 800240e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002410:	463b      	mov	r3, r7
 8002412:	4619      	mov	r1, r3
 8002414:	4821      	ldr	r0, [pc, #132]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002416:	f005 fcab 	bl	8007d70 <HAL_ADC_ConfigChannel>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002420:	f004 fc38 	bl	8006c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002424:	230b      	movs	r3, #11
 8002426:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8002428:	2305      	movs	r3, #5
 800242a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800242c:	463b      	mov	r3, r7
 800242e:	4619      	mov	r1, r3
 8002430:	481a      	ldr	r0, [pc, #104]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002432:	f005 fc9d 	bl	8007d70 <HAL_ADC_ConfigChannel>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 800243c:	f004 fc2a 	bl	8006c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002440:	2308      	movs	r3, #8
 8002442:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8002444:	2306      	movs	r3, #6
 8002446:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002448:	463b      	mov	r3, r7
 800244a:	4619      	mov	r1, r3
 800244c:	4813      	ldr	r0, [pc, #76]	@ (800249c <MX_ADC1_Init+0x15c>)
 800244e:	f005 fc8f 	bl	8007d70 <HAL_ADC_ConfigChannel>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8002458:	f004 fc1c 	bl	8006c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800245c:	2311      	movs	r3, #17
 800245e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8002460:	2307      	movs	r3, #7
 8002462:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002464:	463b      	mov	r3, r7
 8002466:	4619      	mov	r1, r3
 8002468:	480c      	ldr	r0, [pc, #48]	@ (800249c <MX_ADC1_Init+0x15c>)
 800246a:	f005 fc81 	bl	8007d70 <HAL_ADC_ConfigChannel>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8002474:	f004 fc0e 	bl	8006c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002478:	2304      	movs	r3, #4
 800247a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800247c:	2308      	movs	r3, #8
 800247e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002480:	463b      	mov	r3, r7
 8002482:	4619      	mov	r1, r3
 8002484:	4805      	ldr	r0, [pc, #20]	@ (800249c <MX_ADC1_Init+0x15c>)
 8002486:	f005 fc73 	bl	8007d70 <HAL_ADC_ConfigChannel>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d001      	beq.n	8002494 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8002490:	f004 fc00 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002494:	bf00      	nop
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000354 	.word	0x20000354
 80024a0:	40012000 	.word	0x40012000
 80024a4:	0f000001 	.word	0x0f000001

080024a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	@ 0x30
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b0:	f107 031c 	add.w	r3, r7, #28
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
 80024be:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a49      	ldr	r2, [pc, #292]	@ (80025ec <HAL_ADC_MspInit+0x144>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	f040 808b 	bne.w	80025e2 <HAL_ADC_MspInit+0x13a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80024cc:	2300      	movs	r3, #0
 80024ce:	61bb      	str	r3, [r7, #24]
 80024d0:	4b47      	ldr	r3, [pc, #284]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 80024d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d4:	4a46      	ldr	r2, [pc, #280]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 80024d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024da:	6453      	str	r3, [r2, #68]	@ 0x44
 80024dc:	4b44      	ldr	r3, [pc, #272]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 80024de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e4:	61bb      	str	r3, [r7, #24]
 80024e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024e8:	2300      	movs	r3, #0
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	4b40      	ldr	r3, [pc, #256]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 80024ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f0:	4a3f      	ldr	r2, [pc, #252]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 80024f2:	f043 0304 	orr.w	r3, r3, #4
 80024f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f8:	4b3d      	ldr	r3, [pc, #244]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 80024fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002504:	2300      	movs	r3, #0
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	4b39      	ldr	r3, [pc, #228]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 800250a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250c:	4a38      	ldr	r2, [pc, #224]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 800250e:	f043 0301 	orr.w	r3, r3, #1
 8002512:	6313      	str	r3, [r2, #48]	@ 0x30
 8002514:	4b36      	ldr	r3, [pc, #216]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 8002516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	613b      	str	r3, [r7, #16]
 800251e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002520:	2300      	movs	r3, #0
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	4b32      	ldr	r3, [pc, #200]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 8002526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002528:	4a31      	ldr	r2, [pc, #196]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 800252a:	f043 0302 	orr.w	r3, r3, #2
 800252e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002530:	4b2f      	ldr	r3, [pc, #188]	@ (80025f0 <HAL_ADC_MspInit+0x148>)
 8002532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ONBOARD_NTC_Pin|HOTAIR_NTC_Pin;
 800253c:	230a      	movs	r3, #10
 800253e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002540:	2303      	movs	r3, #3
 8002542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002544:	2300      	movs	r3, #0
 8002546:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002548:	f107 031c 	add.w	r3, r7, #28
 800254c:	4619      	mov	r1, r3
 800254e:	4829      	ldr	r0, [pc, #164]	@ (80025f4 <HAL_ADC_MspInit+0x14c>)
 8002550:	f006 fbec 	bl	8008d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HOTAIR_TC_Pin|IRON_TC_Pin|IRON_NTC_Pin|IRON_POWER_Pin;
 8002554:	2317      	movs	r3, #23
 8002556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002558:	2303      	movs	r3, #3
 800255a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255c:	2300      	movs	r3, #0
 800255e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002560:	f107 031c 	add.w	r3, r7, #28
 8002564:	4619      	mov	r1, r3
 8002566:	4824      	ldr	r0, [pc, #144]	@ (80025f8 <HAL_ADC_MspInit+0x150>)
 8002568:	f006 fbe0 	bl	8008d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VOLTAGE_24V_Pin;
 800256c:	2301      	movs	r3, #1
 800256e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002570:	2303      	movs	r3, #3
 8002572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002574:	2300      	movs	r3, #0
 8002576:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VOLTAGE_24V_GPIO_Port, &GPIO_InitStruct);
 8002578:	f107 031c 	add.w	r3, r7, #28
 800257c:	4619      	mov	r1, r3
 800257e:	481f      	ldr	r0, [pc, #124]	@ (80025fc <HAL_ADC_MspInit+0x154>)
 8002580:	f006 fbd4 	bl	8008d2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002584:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 8002586:	4a1f      	ldr	r2, [pc, #124]	@ (8002604 <HAL_ADC_MspInit+0x15c>)
 8002588:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800258a:	4b1d      	ldr	r3, [pc, #116]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 800258c:	2200      	movs	r2, #0
 800258e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002590:	4b1b      	ldr	r3, [pc, #108]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 8002592:	2200      	movs	r2, #0
 8002594:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002596:	4b1a      	ldr	r3, [pc, #104]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 8002598:	2200      	movs	r2, #0
 800259a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800259c:	4b18      	ldr	r3, [pc, #96]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 800259e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025a2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025a4:	4b16      	ldr	r3, [pc, #88]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 80025a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80025aa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025ac:	4b14      	ldr	r3, [pc, #80]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 80025ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025b2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80025b4:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80025ba:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 80025bc:	2200      	movs	r2, #0
 80025be:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80025c6:	480e      	ldr	r0, [pc, #56]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 80025c8:	f005 ffd0 	bl	800856c <HAL_DMA_Init>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <HAL_ADC_MspInit+0x12e>
    {
      Error_Handler();
 80025d2:	f004 fb5f 	bl	8006c94 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a09      	ldr	r2, [pc, #36]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 80025da:	639a      	str	r2, [r3, #56]	@ 0x38
 80025dc:	4a08      	ldr	r2, [pc, #32]	@ (8002600 <HAL_ADC_MspInit+0x158>)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80025e2:	bf00      	nop
 80025e4:	3730      	adds	r7, #48	@ 0x30
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40012000 	.word	0x40012000
 80025f0:	40023800 	.word	0x40023800
 80025f4:	40020800 	.word	0x40020800
 80025f8:	40020000 	.word	0x40020000
 80025fc:	40020400 	.word	0x40020400
 8002600:	2000039c 	.word	0x2000039c
 8002604:	40026410 	.word	0x40026410

08002608 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	4b0c      	ldr	r3, [pc, #48]	@ (8002644 <MX_DMA_Init+0x3c>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002616:	4a0b      	ldr	r2, [pc, #44]	@ (8002644 <MX_DMA_Init+0x3c>)
 8002618:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800261c:	6313      	str	r3, [r2, #48]	@ 0x30
 800261e:	4b09      	ldr	r3, [pc, #36]	@ (8002644 <MX_DMA_Init+0x3c>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002626:	607b      	str	r3, [r7, #4]
 8002628:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 800262a:	2200      	movs	r2, #0
 800262c:	2102      	movs	r1, #2
 800262e:	2038      	movs	r0, #56	@ 0x38
 8002630:	f005 ff53 	bl	80084da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002634:	2038      	movs	r0, #56	@ 0x38
 8002636:	f005 ff6c 	bl	8008512 <HAL_NVIC_EnableIRQ>

}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40023800 	.word	0x40023800

08002648 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b08a      	sub	sp, #40	@ 0x28
 800264c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264e:	f107 0314 	add.w	r3, r7, #20
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	605a      	str	r2, [r3, #4]
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	60da      	str	r2, [r3, #12]
 800265c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	4b5f      	ldr	r3, [pc, #380]	@ (80027e0 <MX_GPIO_Init+0x198>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002666:	4a5e      	ldr	r2, [pc, #376]	@ (80027e0 <MX_GPIO_Init+0x198>)
 8002668:	f043 0304 	orr.w	r3, r3, #4
 800266c:	6313      	str	r3, [r2, #48]	@ 0x30
 800266e:	4b5c      	ldr	r3, [pc, #368]	@ (80027e0 <MX_GPIO_Init+0x198>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002672:	f003 0304 	and.w	r3, r3, #4
 8002676:	613b      	str	r3, [r7, #16]
 8002678:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	4b58      	ldr	r3, [pc, #352]	@ (80027e0 <MX_GPIO_Init+0x198>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a57      	ldr	r2, [pc, #348]	@ (80027e0 <MX_GPIO_Init+0x198>)
 8002684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b55      	ldr	r3, [pc, #340]	@ (80027e0 <MX_GPIO_Init+0x198>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	4b51      	ldr	r3, [pc, #324]	@ (80027e0 <MX_GPIO_Init+0x198>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269e:	4a50      	ldr	r2, [pc, #320]	@ (80027e0 <MX_GPIO_Init+0x198>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a6:	4b4e      	ldr	r3, [pc, #312]	@ (80027e0 <MX_GPIO_Init+0x198>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	4b4a      	ldr	r3, [pc, #296]	@ (80027e0 <MX_GPIO_Init+0x198>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ba:	4a49      	ldr	r2, [pc, #292]	@ (80027e0 <MX_GPIO_Init+0x198>)
 80026bc:	f043 0302 	orr.w	r3, r3, #2
 80026c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80026c2:	4b47      	ldr	r3, [pc, #284]	@ (80027e0 <MX_GPIO_Init+0x198>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	607b      	str	r3, [r7, #4]
 80026cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026ce:	2300      	movs	r3, #0
 80026d0:	603b      	str	r3, [r7, #0]
 80026d2:	4b43      	ldr	r3, [pc, #268]	@ (80027e0 <MX_GPIO_Init+0x198>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026d6:	4a42      	ldr	r2, [pc, #264]	@ (80027e0 <MX_GPIO_Init+0x198>)
 80026d8:	f043 0308 	orr.w	r3, r3, #8
 80026dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026de:	4b40      	ldr	r3, [pc, #256]	@ (80027e0 <MX_GPIO_Init+0x198>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026e2:	f003 0308 	and.w	r3, r3, #8
 80026e6:	603b      	str	r3, [r7, #0]
 80026e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PS_ON_Pin|SSR_ON_Pin|TFT_CS_Pin, GPIO_PIN_RESET);
 80026ea:	2200      	movs	r2, #0
 80026ec:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 80026f0:	483c      	ldr	r0, [pc, #240]	@ (80027e4 <MX_GPIO_Init+0x19c>)
 80026f2:	f006 fcb7 	bl	8009064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_RS_GPIO_Port, TFT_RS_Pin, GPIO_PIN_RESET);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2104      	movs	r1, #4
 80026fa:	483b      	ldr	r0, [pc, #236]	@ (80027e8 <MX_GPIO_Init+0x1a0>)
 80026fc:	f006 fcb2 	bl	8009064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TFT_RES_GPIO_Port, TFT_RES_Pin, GPIO_PIN_RESET);
 8002700:	2200      	movs	r2, #0
 8002702:	2110      	movs	r1, #16
 8002704:	4839      	ldr	r0, [pc, #228]	@ (80027ec <MX_GPIO_Init+0x1a4>)
 8002706:	f006 fcad 	bl	8009064 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PS_ON_Pin SSR_ON_Pin TFT_CS_Pin */
  GPIO_InitStruct.Pin = PS_ON_Pin|SSR_ON_Pin|TFT_CS_Pin;
 800270a:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 800270e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002710:	2301      	movs	r3, #1
 8002712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002714:	2300      	movs	r3, #0
 8002716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002718:	2300      	movs	r3, #0
 800271a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	4619      	mov	r1, r3
 8002722:	4830      	ldr	r0, [pc, #192]	@ (80027e4 <MX_GPIO_Init+0x19c>)
 8002724:	f006 fb02 	bl	8008d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_SENSOR_Pin EN1_button_Pin IRON_SENSOR_Pin EN2_button_Pin */
  GPIO_InitStruct.Pin = EXT_SENSOR_Pin|EN1_button_Pin|IRON_SENSOR_Pin|EN2_button_Pin;
 8002728:	f640 0331 	movw	r3, #2097	@ 0x831
 800272c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800272e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002732:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002734:	2301      	movs	r3, #1
 8002736:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002738:	f107 0314 	add.w	r3, r7, #20
 800273c:	4619      	mov	r1, r3
 800273e:	4829      	ldr	r0, [pc, #164]	@ (80027e4 <MX_GPIO_Init+0x19c>)
 8002740:	f006 faf4 	bl	8008d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : K_4_Pin K_3_Pin K_2_Pin K_1_Pin */
  GPIO_InitStruct.Pin = K_4_Pin|K_3_Pin|K_2_Pin|K_1_Pin;
 8002744:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800274a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800274e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002750:	2301      	movs	r3, #1
 8002752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002754:	f107 0314 	add.w	r3, r7, #20
 8002758:	4619      	mov	r1, r3
 800275a:	4824      	ldr	r0, [pc, #144]	@ (80027ec <MX_GPIO_Init+0x1a4>)
 800275c:	f006 fae6 	bl	8008d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : TFT_RS_Pin */
  GPIO_InitStruct.Pin = TFT_RS_Pin;
 8002760:	2304      	movs	r3, #4
 8002762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002764:	2301      	movs	r3, #1
 8002766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002768:	2300      	movs	r3, #0
 800276a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276c:	2300      	movs	r3, #0
 800276e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TFT_RS_GPIO_Port, &GPIO_InitStruct);
 8002770:	f107 0314 	add.w	r3, r7, #20
 8002774:	4619      	mov	r1, r3
 8002776:	481c      	ldr	r0, [pc, #112]	@ (80027e8 <MX_GPIO_Init+0x1a0>)
 8002778:	f006 fad8 	bl	8008d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : TFT_RES_Pin */
  GPIO_InitStruct.Pin = TFT_RES_Pin;
 800277c:	2310      	movs	r3, #16
 800277e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002780:	2301      	movs	r3, #1
 8002782:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002784:	2300      	movs	r3, #0
 8002786:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002788:	2300      	movs	r3, #0
 800278a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TFT_RES_GPIO_Port, &GPIO_InitStruct);
 800278c:	f107 0314 	add.w	r3, r7, #20
 8002790:	4619      	mov	r1, r3
 8002792:	4816      	ldr	r0, [pc, #88]	@ (80027ec <MX_GPIO_Init+0x1a4>)
 8002794:	f006 faca 	bl	8008d2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 4, 0);
 8002798:	2200      	movs	r2, #0
 800279a:	2104      	movs	r1, #4
 800279c:	2006      	movs	r0, #6
 800279e:	f005 fe9c 	bl	80084da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80027a2:	2006      	movs	r0, #6
 80027a4:	f005 feb5 	bl	8008512 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 4, 0);
 80027a8:	2200      	movs	r2, #0
 80027aa:	2104      	movs	r1, #4
 80027ac:	200a      	movs	r0, #10
 80027ae:	f005 fe94 	bl	80084da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80027b2:	200a      	movs	r0, #10
 80027b4:	f005 fead 	bl	8008512 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 4, 0);
 80027b8:	2200      	movs	r2, #0
 80027ba:	2104      	movs	r1, #4
 80027bc:	2017      	movs	r0, #23
 80027be:	f005 fe8c 	bl	80084da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80027c2:	2017      	movs	r0, #23
 80027c4:	f005 fea5 	bl	8008512 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 80027c8:	2200      	movs	r2, #0
 80027ca:	2104      	movs	r1, #4
 80027cc:	2028      	movs	r0, #40	@ 0x28
 80027ce:	f005 fe84 	bl	80084da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80027d2:	2028      	movs	r0, #40	@ 0x28
 80027d4:	f005 fe9d 	bl	8008512 <HAL_NVIC_EnableIRQ>

}
 80027d8:	bf00      	nop
 80027da:	3728      	adds	r7, #40	@ 0x28
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40020800 	.word	0x40020800
 80027e8:	40020c00 	.word	0x40020c00
 80027ec:	40020400 	.word	0x40020400

080027f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027f4:	4b12      	ldr	r3, [pc, #72]	@ (8002840 <MX_I2C1_Init+0x50>)
 80027f6:	4a13      	ldr	r2, [pc, #76]	@ (8002844 <MX_I2C1_Init+0x54>)
 80027f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027fa:	4b11      	ldr	r3, [pc, #68]	@ (8002840 <MX_I2C1_Init+0x50>)
 80027fc:	4a12      	ldr	r2, [pc, #72]	@ (8002848 <MX_I2C1_Init+0x58>)
 80027fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002800:	4b0f      	ldr	r3, [pc, #60]	@ (8002840 <MX_I2C1_Init+0x50>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002806:	4b0e      	ldr	r3, [pc, #56]	@ (8002840 <MX_I2C1_Init+0x50>)
 8002808:	2200      	movs	r2, #0
 800280a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800280c:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <MX_I2C1_Init+0x50>)
 800280e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002812:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002814:	4b0a      	ldr	r3, [pc, #40]	@ (8002840 <MX_I2C1_Init+0x50>)
 8002816:	2200      	movs	r2, #0
 8002818:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800281a:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <MX_I2C1_Init+0x50>)
 800281c:	2200      	movs	r2, #0
 800281e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002820:	4b07      	ldr	r3, [pc, #28]	@ (8002840 <MX_I2C1_Init+0x50>)
 8002822:	2200      	movs	r2, #0
 8002824:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002826:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <MX_I2C1_Init+0x50>)
 8002828:	2200      	movs	r2, #0
 800282a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800282c:	4804      	ldr	r0, [pc, #16]	@ (8002840 <MX_I2C1_Init+0x50>)
 800282e:	f006 fc4b 	bl	80090c8 <HAL_I2C_Init>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002838:	f004 fa2c 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800283c:	bf00      	nop
 800283e:	bd80      	pop	{r7, pc}
 8002840:	200003fc 	.word	0x200003fc
 8002844:	40005400 	.word	0x40005400
 8002848:	000186a0 	.word	0x000186a0

0800284c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08a      	sub	sp, #40	@ 0x28
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 0314 	add.w	r3, r7, #20
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a19      	ldr	r2, [pc, #100]	@ (80028d0 <HAL_I2C_MspInit+0x84>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d12c      	bne.n	80028c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	4b18      	ldr	r3, [pc, #96]	@ (80028d4 <HAL_I2C_MspInit+0x88>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	4a17      	ldr	r2, [pc, #92]	@ (80028d4 <HAL_I2C_MspInit+0x88>)
 8002878:	f043 0302 	orr.w	r3, r3, #2
 800287c:	6313      	str	r3, [r2, #48]	@ 0x30
 800287e:	4b15      	ldr	r3, [pc, #84]	@ (80028d4 <HAL_I2C_MspInit+0x88>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800288a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800288e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002890:	2312      	movs	r3, #18
 8002892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002894:	2300      	movs	r3, #0
 8002896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002898:	2303      	movs	r3, #3
 800289a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800289c:	2304      	movs	r3, #4
 800289e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028a0:	f107 0314 	add.w	r3, r7, #20
 80028a4:	4619      	mov	r1, r3
 80028a6:	480c      	ldr	r0, [pc, #48]	@ (80028d8 <HAL_I2C_MspInit+0x8c>)
 80028a8:	f006 fa40 	bl	8008d2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028ac:	2300      	movs	r3, #0
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	4b08      	ldr	r3, [pc, #32]	@ (80028d4 <HAL_I2C_MspInit+0x88>)
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	4a07      	ldr	r2, [pc, #28]	@ (80028d4 <HAL_I2C_MspInit+0x88>)
 80028b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80028ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80028bc:	4b05      	ldr	r3, [pc, #20]	@ (80028d4 <HAL_I2C_MspInit+0x88>)
 80028be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80028c8:	bf00      	nop
 80028ca:	3728      	adds	r7, #40	@ 0x28
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40005400 	.word	0x40005400
 80028d4:	40023800 	.word	0x40023800
 80028d8:	40020400 	.word	0x40020400

080028dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028e2:	f005 f809 	bl	80078f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028e6:	f000 f86b 	bl	80029c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028ea:	f7ff fead 	bl	8002648 <MX_GPIO_Init>
  MX_DMA_Init();
 80028ee:	f7ff fe8b 	bl	8002608 <MX_DMA_Init>
  MX_I2C1_Init();
 80028f2:	f7ff ff7d 	bl	80027f0 <MX_I2C1_Init>
  MX_ADC1_Init();
 80028f6:	f7ff fd23 	bl	8002340 <MX_ADC1_Init>
  MX_TIM1_Init();
 80028fa:	f004 fb6b 	bl	8006fd4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80028fe:	f004 fbf9 	bl	80070f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002902:	f004 fc4f 	bl	80071a4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002906:	f004 fca1 	bl	800724c <MX_TIM4_Init>
  MX_USART6_UART_Init();
 800290a:	f004 ff59 	bl	80077c0 <MX_USART6_UART_Init>
  MX_TIM5_Init();
 800290e:	f004 fcf1 	bl	80072f4 <MX_TIM5_Init>
  MX_SPI1_Init();
 8002912:	f004 f9c5 	bl	8006ca0 <MX_SPI1_Init>
  MX_TIM10_Init();
 8002916:	f004 fd47 	bl	80073a8 <MX_TIM10_Init>
  MX_TIM11_Init();
 800291a:	f004 fd69 	bl	80073f0 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin (PS_ON_GPIO_Port, PS_ON_Pin, 1);
 800291e:	2201      	movs	r2, #1
 8002920:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002924:	4821      	ldr	r0, [pc, #132]	@ (80029ac <main+0xd0>)
 8002926:	f006 fb9d 	bl	8009064 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin (SSR_ON_GPIO_Port, SSR_ON_Pin, 1);
 800292a:	2201      	movs	r2, #1
 800292c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002930:	481e      	ldr	r0, [pc, #120]	@ (80029ac <main+0xd0>)
 8002932:	f006 fb97 	bl	8009064 <HAL_GPIO_WritePin>

  ST7735_Init ();
 8002936:	f7ff fb23 	bl	8001f80 <ST7735_Init>
  HAL_UART_Transmit (UART_HEANDLER, (uint8_t*) UART_TX_Buffer, strlen (UART_TX_Buffer), 10);
  snprintf (UART_TX_Buffer, 64, "Firmware version: %6i .\n", VERSION);
  HAL_UART_Transmit (UART_HEANDLER, (uint8_t*) UART_TX_Buffer, strlen (UART_TX_Buffer), 10);
  #endif

  if (EEPROM_Init ())
 800293a:	f003 fa5f 	bl	8005dfc <EEPROM_Init>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d005      	beq.n	8002950 <main+0x74>
  {
    EEPROM_Read_All ();
 8002944:	f003 fa6e 	bl	8005e24 <EEPROM_Read_All>
    menu = 0;
 8002948:	4b19      	ldr	r3, [pc, #100]	@ (80029b0 <main+0xd4>)
 800294a:	2200      	movs	r2, #0
 800294c:	701a      	strb	r2, [r3, #0]
 800294e:	e002      	b.n	8002956 <main+0x7a>
    EEPROM_Show ();
    #endif
  }
  else
  {
    menu = 1;
 8002950:	4b17      	ldr	r3, [pc, #92]	@ (80029b0 <main+0xd4>)
 8002952:	2201      	movs	r2, #1
 8002954:	701a      	strb	r2, [r3, #0]
    snprintf (UART_TX_Buffer, 64, "Cant init EEPROM!\n");
    HAL_UART_Transmit (UART_HEANDLER, (uint8_t*) UART_TX_Buffer, strlen (UART_TX_Buffer), 10);
    #endif
  }

  TIMers_Init ();
 8002956:	f000 fa07 	bl	8002d68 <TIMers_Init>

  for (uint8_t i = 0; i < ADC_CHANNELS; i++)
 800295a:	2300      	movs	r3, #0
 800295c:	71fb      	strb	r3, [r7, #7]
 800295e:	e00a      	b.n	8002976 <main+0x9a>
  {
    RING_BUF_Init (&ADC_values[i], ADC_BUFFER_SIZE);
 8002960:	79fb      	ldrb	r3, [r7, #7]
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	4a13      	ldr	r2, [pc, #76]	@ (80029b4 <main+0xd8>)
 8002966:	4413      	add	r3, r2
 8002968:	2104      	movs	r1, #4
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff f91d 	bl	8001baa <RING_BUF_Init>
  for (uint8_t i = 0; i < ADC_CHANNELS; i++)
 8002970:	79fb      	ldrb	r3, [r7, #7]
 8002972:	3301      	adds	r3, #1
 8002974:	71fb      	strb	r3, [r7, #7]
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	2b07      	cmp	r3, #7
 800297a:	d9f1      	bls.n	8002960 <main+0x84>
  }

  time_stamp = HAL_GetTick ();
 800297c:	f005 f822 	bl	80079c4 <HAL_GetTick>
 8002980:	4603      	mov	r3, r0
 8002982:	4a0d      	ldr	r2, [pc, #52]	@ (80029b8 <main+0xdc>)
 8002984:	6013      	str	r3, [r2, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    BUTTON_IRQ_Debounce (Button_React);
 8002986:	480d      	ldr	r0, [pc, #52]	@ (80029bc <main+0xe0>)
 8002988:	f7fe fde2 	bl	8001550 <BUTTON_IRQ_Debounce>

    TIMers_Update ();
 800298c:	f000 faac 	bl	8002ee8 <TIMers_Update>

    ADC_Work ();
 8002990:	f000 fc46 	bl	8003220 <ADC_Work>

    ST7735_Update ();
 8002994:	f000 ffde 	bl	8003954 <ST7735_Update>

    Check_Protection ();
 8002998:	f000 fdb0 	bl	80034fc <Check_Protection>

    Check_Sleep ();
 800299c:	f000 fe40 	bl	8003620 <Check_Sleep>

    Check_Tools_Change ();
 80029a0:	f000 ff3c 	bl	800381c <Check_Tools_Change>

    EEPROM_Write_All ();
 80029a4:	f003 fb96 	bl	80060d4 <EEPROM_Write_All>
    BUTTON_IRQ_Debounce (Button_React);
 80029a8:	bf00      	nop
 80029aa:	e7ec      	b.n	8002986 <main+0xaa>
 80029ac:	40020800 	.word	0x40020800
 80029b0:	20000246 	.word	0x20000246
 80029b4:	200004f0 	.word	0x200004f0
 80029b8:	20000564 	.word	0x20000564
 80029bc:	0800628d 	.word	0x0800628d

080029c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b094      	sub	sp, #80	@ 0x50
 80029c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029c6:	f107 0320 	add.w	r3, r7, #32
 80029ca:	2230      	movs	r2, #48	@ 0x30
 80029cc:	2100      	movs	r1, #0
 80029ce:	4618      	mov	r0, r3
 80029d0:	f00a f966 	bl	800cca0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d4:	f107 030c 	add.w	r3, r7, #12
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029e4:	2300      	movs	r3, #0
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	4b28      	ldr	r3, [pc, #160]	@ (8002a8c <SystemClock_Config+0xcc>)
 80029ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ec:	4a27      	ldr	r2, [pc, #156]	@ (8002a8c <SystemClock_Config+0xcc>)
 80029ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80029f4:	4b25      	ldr	r3, [pc, #148]	@ (8002a8c <SystemClock_Config+0xcc>)
 80029f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a00:	2300      	movs	r3, #0
 8002a02:	607b      	str	r3, [r7, #4]
 8002a04:	4b22      	ldr	r3, [pc, #136]	@ (8002a90 <SystemClock_Config+0xd0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002a0c:	4a20      	ldr	r2, [pc, #128]	@ (8002a90 <SystemClock_Config+0xd0>)
 8002a0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	4b1e      	ldr	r3, [pc, #120]	@ (8002a90 <SystemClock_Config+0xd0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a1c:	607b      	str	r3, [r7, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a20:	2301      	movs	r3, #1
 8002a22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a28:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a2e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002a34:	2304      	movs	r3, #4
 8002a36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a38:	23a8      	movs	r3, #168	@ 0xa8
 8002a3a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002a40:	2307      	movs	r3, #7
 8002a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a44:	f107 0320 	add.w	r3, r7, #32
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f007 fc8f 	bl	800a36c <HAL_RCC_OscConfig>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002a54:	f004 f91e 	bl	8006c94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a58:	230f      	movs	r3, #15
 8002a5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002a6e:	f107 030c 	add.w	r3, r7, #12
 8002a72:	2102      	movs	r1, #2
 8002a74:	4618      	mov	r0, r3
 8002a76:	f007 fef1 	bl	800a85c <HAL_RCC_ClockConfig>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002a80:	f004 f908 	bl	8006c94 <Error_Handler>
  }
}
 8002a84:	bf00      	nop
 8002a86:	3750      	adds	r7, #80	@ 0x50
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	40007000 	.word	0x40007000

08002a94 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

// ****************** Callback     ***********************
void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef *hadc)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)                                                  //    ADC
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a58      	ldr	r2, [pc, #352]	@ (8002c04 <HAL_ADC_ConvCpltCallback+0x170>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	f040 80a9 	bne.w	8002bfa <HAL_ADC_ConvCpltCallback+0x166>
  {
    HAL_ADC_Stop_DMA (&hadc1);                                                 //   ADC   DMA
 8002aa8:	4857      	ldr	r0, [pc, #348]	@ (8002c08 <HAL_ADC_ConvCpltCallback+0x174>)
 8002aaa:	f005 f8f3 	bl	8007c94 <HAL_ADC_Stop_DMA>
    flag_ADC_Start = false;                                                    //    ADC
 8002aae:	4b57      	ldr	r3, [pc, #348]	@ (8002c0c <HAL_ADC_ConvCpltCallback+0x178>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	701a      	strb	r2, [r3, #0]

    if (flag_TIM5_Pulse_Start)                                                 //  ADC     PWM
 8002ab4:	4b56      	ldr	r3, [pc, #344]	@ (8002c10 <HAL_ADC_ConvCpltCallback+0x17c>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d010      	beq.n	8002ae0 <HAL_ADC_ConvCpltCallback+0x4c>
    {
      if (!flag_ADC_need_restart)                                              //         ADC
 8002abe:	4b55      	ldr	r3, [pc, #340]	@ (8002c14 <HAL_ADC_ConvCpltCallback+0x180>)
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	f083 0301 	eor.w	r3, r3, #1
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8092 	beq.w	8002bf4 <HAL_ADC_ConvCpltCallback+0x160>
        RING_BUF_Push (&ADC_values[7], adc[7]);                                //      ADC[7] ( )
 8002ad0:	4b51      	ldr	r3, [pc, #324]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002ad2:	89db      	ldrh	r3, [r3, #14]
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4850      	ldr	r0, [pc, #320]	@ (8002c1c <HAL_ADC_ConvCpltCallback+0x188>)
 8002ada:	f7ff f88a 	bl	8001bf2 <RING_BUF_Push>
 8002ade:	e089      	b.n	8002bf4 <HAL_ADC_ConvCpltCallback+0x160>
    }
    else                                                                       //  ADC     PWM
    {
      if (adc[0] > ADC_MAX_VALUE)                                              //    
 8002ae0:	4b4d      	ldr	r3, [pc, #308]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002ae2:	881b      	ldrh	r3, [r3, #0]
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002aea:	d906      	bls.n	8002afa <HAL_ADC_ConvCpltCallback+0x66>
      {
        IRON_MAX_ADC_count++;
 8002aec:	4b4c      	ldr	r3, [pc, #304]	@ (8002c20 <HAL_ADC_ConvCpltCallback+0x18c>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	3301      	adds	r3, #1
 8002af2:	b2da      	uxtb	r2, r3
 8002af4:	4b4a      	ldr	r3, [pc, #296]	@ (8002c20 <HAL_ADC_ConvCpltCallback+0x18c>)
 8002af6:	701a      	strb	r2, [r3, #0]
 8002af8:	e00c      	b.n	8002b14 <HAL_ADC_ConvCpltCallback+0x80>
      }
      else                                                                     //   
      {
        flag_IRON_no_tool = false;
 8002afa:	4b4a      	ldr	r3, [pc, #296]	@ (8002c24 <HAL_ADC_ConvCpltCallback+0x190>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	701a      	strb	r2, [r3, #0]
        IRON_MAX_ADC_count = 0;
 8002b00:	4b47      	ldr	r3, [pc, #284]	@ (8002c20 <HAL_ADC_ConvCpltCallback+0x18c>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	701a      	strb	r2, [r3, #0]
        RING_BUF_Push (&ADC_values[0], adc[0]);                                //      ADC[0]
 8002b06:	4b44      	ldr	r3, [pc, #272]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4846      	ldr	r0, [pc, #280]	@ (8002c28 <HAL_ADC_ConvCpltCallback+0x194>)
 8002b10:	f7ff f86f 	bl	8001bf2 <RING_BUF_Push>
      }

      if (adc[1] > ADC_MAX_VALUE)                                              //    
 8002b14:	4b40      	ldr	r3, [pc, #256]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002b16:	885b      	ldrh	r3, [r3, #2]
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002b1e:	d906      	bls.n	8002b2e <HAL_ADC_ConvCpltCallback+0x9a>
      {
        HOTAIR_MAX_ADC_count++;
 8002b20:	4b42      	ldr	r3, [pc, #264]	@ (8002c2c <HAL_ADC_ConvCpltCallback+0x198>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	3301      	adds	r3, #1
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	4b40      	ldr	r3, [pc, #256]	@ (8002c2c <HAL_ADC_ConvCpltCallback+0x198>)
 8002b2a:	701a      	strb	r2, [r3, #0]
 8002b2c:	e00c      	b.n	8002b48 <HAL_ADC_ConvCpltCallback+0xb4>
      }
      else                                                                     //   
      {
        flag_HOTAIR_no_tool = false;
 8002b2e:	4b40      	ldr	r3, [pc, #256]	@ (8002c30 <HAL_ADC_ConvCpltCallback+0x19c>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
        HOTAIR_MAX_ADC_count = 0;
 8002b34:	4b3d      	ldr	r3, [pc, #244]	@ (8002c2c <HAL_ADC_ConvCpltCallback+0x198>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	701a      	strb	r2, [r3, #0]
        RING_BUF_Push (&ADC_values[1], adc[1]);                                //      ADC[1]
 8002b3a:	4b37      	ldr	r3, [pc, #220]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002b3c:	885b      	ldrh	r3, [r3, #2]
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	4619      	mov	r1, r3
 8002b42:	483c      	ldr	r0, [pc, #240]	@ (8002c34 <HAL_ADC_ConvCpltCallback+0x1a0>)
 8002b44:	f7ff f855 	bl	8001bf2 <RING_BUF_Push>
      }

      if (adc[2] > ADC_MAX_VALUE)                                              //   NTC    
 8002b48:	4b33      	ldr	r3, [pc, #204]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002b4a:	889b      	ldrh	r3, [r3, #4]
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002b52:	d903      	bls.n	8002b5c <HAL_ADC_ConvCpltCallback+0xc8>
      {
        flag_IRON_NTC = false;
 8002b54:	4b38      	ldr	r3, [pc, #224]	@ (8002c38 <HAL_ADC_ConvCpltCallback+0x1a4>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
 8002b5a:	e009      	b.n	8002b70 <HAL_ADC_ConvCpltCallback+0xdc>
      }
      else                                                                     //  NTC  
      {
        flag_IRON_NTC = true;
 8002b5c:	4b36      	ldr	r3, [pc, #216]	@ (8002c38 <HAL_ADC_ConvCpltCallback+0x1a4>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	701a      	strb	r2, [r3, #0]
        RING_BUF_Push (&ADC_values[2], adc[2]);                                //      ADC[2]
 8002b62:	4b2d      	ldr	r3, [pc, #180]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002b64:	889b      	ldrh	r3, [r3, #4]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4834      	ldr	r0, [pc, #208]	@ (8002c3c <HAL_ADC_ConvCpltCallback+0x1a8>)
 8002b6c:	f7ff f841 	bl	8001bf2 <RING_BUF_Push>
      }

      if (adc[3] > ADC_MAX_VALUE)                                              //   NTC    
 8002b70:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002b72:	88db      	ldrh	r3, [r3, #6]
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002b7a:	d903      	bls.n	8002b84 <HAL_ADC_ConvCpltCallback+0xf0>
      {
        flag_HOTAIR_NTC = false;
 8002b7c:	4b30      	ldr	r3, [pc, #192]	@ (8002c40 <HAL_ADC_ConvCpltCallback+0x1ac>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
 8002b82:	e009      	b.n	8002b98 <HAL_ADC_ConvCpltCallback+0x104>
      }
      else                                                                     //  NTC  
      {
        flag_HOTAIR_NTC = true;
 8002b84:	4b2e      	ldr	r3, [pc, #184]	@ (8002c40 <HAL_ADC_ConvCpltCallback+0x1ac>)
 8002b86:	2201      	movs	r2, #1
 8002b88:	701a      	strb	r2, [r3, #0]
        RING_BUF_Push (&ADC_values[3], adc[3]);                                //      ADC[3]
 8002b8a:	4b23      	ldr	r3, [pc, #140]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002b8c:	88db      	ldrh	r3, [r3, #6]
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	4619      	mov	r1, r3
 8002b92:	482c      	ldr	r0, [pc, #176]	@ (8002c44 <HAL_ADC_ConvCpltCallback+0x1b0>)
 8002b94:	f7ff f82d 	bl	8001bf2 <RING_BUF_Push>
      }

      for (uint8_t i = 4; i < ADC_CHANNELS - 1; i++)                           //   ADC[4-6]
 8002b98:	2304      	movs	r3, #4
 8002b9a:	73fb      	strb	r3, [r7, #15]
 8002b9c:	e00f      	b.n	8002bbe <HAL_ADC_ConvCpltCallback+0x12a>
      {
        RING_BUF_Push (&ADC_values[i], adc[i]);                                //      ADC[4-6]
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	4a21      	ldr	r2, [pc, #132]	@ (8002c28 <HAL_ADC_ConvCpltCallback+0x194>)
 8002ba4:	441a      	add	r2, r3
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
 8002ba8:	491b      	ldr	r1, [pc, #108]	@ (8002c18 <HAL_ADC_ConvCpltCallback+0x184>)
 8002baa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4610      	mov	r0, r2
 8002bb4:	f7ff f81d 	bl	8001bf2 <RING_BUF_Push>
      for (uint8_t i = 4; i < ADC_CHANNELS - 1; i++)                           //   ADC[4-6]
 8002bb8:	7bfb      	ldrb	r3, [r7, #15]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	73fb      	strb	r3, [r7, #15]
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
 8002bc0:	2b06      	cmp	r3, #6
 8002bc2:	d9ec      	bls.n	8002b9e <HAL_ADC_ConvCpltCallback+0x10a>
      }

      HAL_TIM_PWM_Start_IT (&htim5, TIM_CHANNEL_4);                            //  PWM TIM5
 8002bc4:	210c      	movs	r1, #12
 8002bc6:	4820      	ldr	r0, [pc, #128]	@ (8002c48 <HAL_ADC_ConvCpltCallback+0x1b4>)
 8002bc8:	f008 fcf2 	bl	800b5b0 <HAL_TIM_PWM_Start_IT>
      __HAL_TIM_ENABLE_IT(&htim5, TIM_IT_UPDATE);
 8002bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8002c48 <HAL_ADC_ConvCpltCallback+0x1b4>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c48 <HAL_ADC_ConvCpltCallback+0x1b4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0201 	orr.w	r2, r2, #1
 8002bda:	60da      	str	r2, [r3, #12]

      HAL_TIM_Base_Start_IT (&htim10);                                         //  TIM10 (   )
 8002bdc:	481b      	ldr	r0, [pc, #108]	@ (8002c4c <HAL_ADC_ConvCpltCallback+0x1b8>)
 8002bde:	f008 fb57 	bl	800b290 <HAL_TIM_Base_Start_IT>
      flag_TIM5_Pulse_Start = true;                                            //     PWM
 8002be2:	4b0b      	ldr	r3, [pc, #44]	@ (8002c10 <HAL_ADC_ConvCpltCallback+0x17c>)
 8002be4:	2201      	movs	r2, #1
 8002be6:	701a      	strb	r2, [r3, #0]
      flag_ADC_Start = true;                                                   //     ADC
 8002be8:	4b08      	ldr	r3, [pc, #32]	@ (8002c0c <HAL_ADC_ConvCpltCallback+0x178>)
 8002bea:	2201      	movs	r2, #1
 8002bec:	701a      	strb	r2, [r3, #0]
      flag_ADC_need_restart = false;                                           //     
 8002bee:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <HAL_ADC_ConvCpltCallback+0x180>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	701a      	strb	r2, [r3, #0]
    }

    flag_IT_DMA = true;                                                        //      DMA
 8002bf4:	4b16      	ldr	r3, [pc, #88]	@ (8002c50 <HAL_ADC_ConvCpltCallback+0x1bc>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	701a      	strb	r2, [r3, #0]
  }
}
 8002bfa:	bf00      	nop
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40012000 	.word	0x40012000
 8002c08:	20000354 	.word	0x20000354
 8002c0c:	20000458 	.word	0x20000458
 8002c10:	20000457 	.word	0x20000457
 8002c14:	20000459 	.word	0x20000459
 8002c18:	200004d0 	.word	0x200004d0
 8002c1c:	20000528 	.word	0x20000528
 8002c20:	200004cc 	.word	0x200004cc
 8002c24:	20000239 	.word	0x20000239
 8002c28:	200004f0 	.word	0x200004f0
 8002c2c:	200004cd 	.word	0x200004cd
 8002c30:	2000023a 	.word	0x2000023a
 8002c34:	200004f8 	.word	0x200004f8
 8002c38:	2000045d 	.word	0x2000045d
 8002c3c:	20000500 	.word	0x20000500
 8002c40:	20000461 	.word	0x20000461
 8002c44:	20000508 	.word	0x20000508
 8002c48:	20000850 	.word	0x20000850
 8002c4c:	20000898 	.word	0x20000898
 8002c50:	20000454 	.word	0x20000454

08002c54 <HAL_TIM_PWM_PulseFinishedCallback>:
// ****************************************************************************

// ****************** Callback     TIM5 *****
void HAL_TIM_PWM_PulseFinishedCallback (TIM_HandleTypeDef *htim)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM5)                                                  //    PWM TIM5
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a08      	ldr	r2, [pc, #32]	@ (8002c84 <HAL_TIM_PWM_PulseFinishedCallback+0x30>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d107      	bne.n	8002c76 <HAL_TIM_PWM_PulseFinishedCallback+0x22>
  {
    if (flag_ADC_Start)                                                        //  ADC   (   )
 8002c66:	4b08      	ldr	r3, [pc, #32]	@ (8002c88 <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d002      	beq.n	8002c76 <HAL_TIM_PWM_PulseFinishedCallback+0x22>
    {
      flag_ADC_need_restart = true;                                            //     
 8002c70:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <HAL_TIM_PWM_PulseFinishedCallback+0x38>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	40000c00 	.word	0x40000c00
 8002c88:	20000458 	.word	0x20000458
 8002c8c:	20000459 	.word	0x20000459

08002c90 <HAL_TIM_PeriodElapsedCallback>:
// ****************************************************************************

// ****************** Callback TIM5, TIM10, TIM11 *****************************
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)                                                  //    TIM2
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca0:	d101      	bne.n	8002ca6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    PID_REG_HOTAIR ();
 8002ca2:	f000 fa83 	bl	80031ac <PID_REG_HOTAIR>
  }

  if (htim->Instance == TIM5)                                                  //    TIM5
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a21      	ldr	r2, [pc, #132]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d10e      	bne.n	8002cce <HAL_TIM_PeriodElapsedCallback+0x3e>
  {
    HAL_TIM_PWM_Stop_IT (&htim5, TIM_CHANNEL_4);                               //  PWM
 8002cb0:	210c      	movs	r1, #12
 8002cb2:	4820      	ldr	r0, [pc, #128]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002cb4:	f008 fd7a 	bl	800b7ac <HAL_TIM_PWM_Stop_IT>
    HAL_TIM_Base_Start_IT (&htim10);                                           //     
 8002cb8:	481f      	ldr	r0, [pc, #124]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cba:	f008 fae9 	bl	800b290 <HAL_TIM_Base_Start_IT>
    flag_TIM5_Pulse_Start = false;
 8002cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	701a      	strb	r2, [r3, #0]
    flag_ADC_Start = true;
 8002cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	701a      	strb	r2, [r3, #0]
    PID_REG_IRON ();
 8002cca:	f000 f979 	bl	8002fc0 <PID_REG_IRON>
  }

  if (htim->Instance == TIM10)                                                 //    TIM10
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a1c      	ldr	r2, [pc, #112]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d107      	bne.n	8002ce8 <HAL_TIM_PeriodElapsedCallback+0x58>
  {
    HAL_TIM_Base_Stop_IT (&htim10);                                            //  TIM10
 8002cd8:	4817      	ldr	r0, [pc, #92]	@ (8002d38 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cda:	f008 fb3b 	bl	800b354 <HAL_TIM_Base_Stop_IT>
    HAL_ADC_Start_DMA (&hadc1, (uint32_t*) &adc, ADC_CHANNELS);                //  ADC   DMA
 8002cde:	2208      	movs	r2, #8
 8002ce0:	4919      	ldr	r1, [pc, #100]	@ (8002d48 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002ce2:	481a      	ldr	r0, [pc, #104]	@ (8002d4c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002ce4:	f004 fee2 	bl	8007aac <HAL_ADC_Start_DMA>
  }

  if (htim->Instance == TIM11)                                                 //    TIM11
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a18      	ldr	r2, [pc, #96]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d11a      	bne.n	8002d28 <HAL_TIM_PeriodElapsedCallback+0x98>
  {
    flag_update_UI = true;
 8002cf2:	4b18      	ldr	r3, [pc, #96]	@ (8002d54 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	701a      	strb	r2, [r3, #0]
    IRON_ext_sensor = HAL_GPIO_ReadPin (EXT_SENSOR_GPIO_Port, EXT_SENSOR_Pin); //  
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	4817      	ldr	r0, [pc, #92]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002cfc:	f006 f99a 	bl	8009034 <HAL_GPIO_ReadPin>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bf14      	ite	ne
 8002d06:	2301      	movne	r3, #1
 8002d08:	2300      	moveq	r3, #0
 8002d0a:	b2da      	uxtb	r2, r3
 8002d0c:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002d0e:	701a      	strb	r2, [r3, #0]
    IT_SLEEP_count_IRON++;                                                     //     IRON
 8002d10:	4b13      	ldr	r3, [pc, #76]	@ (8002d60 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002d12:	881b      	ldrh	r3, [r3, #0]
 8002d14:	3301      	adds	r3, #1
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	4b11      	ldr	r3, [pc, #68]	@ (8002d60 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002d1a:	801a      	strh	r2, [r3, #0]
    IT_SLEEP_count_HOTAIR++;                                                   //     HOTAIR
 8002d1c:	4b11      	ldr	r3, [pc, #68]	@ (8002d64 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002d1e:	881b      	ldrh	r3, [r3, #0]
 8002d20:	3301      	adds	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	4b0f      	ldr	r3, [pc, #60]	@ (8002d64 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002d26:	801a      	strh	r2, [r3, #0]
  }
}
 8002d28:	bf00      	nop
 8002d2a:	3708      	adds	r7, #8
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40000c00 	.word	0x40000c00
 8002d34:	20000850 	.word	0x20000850
 8002d38:	20000898 	.word	0x20000898
 8002d3c:	20000457 	.word	0x20000457
 8002d40:	20000458 	.word	0x20000458
 8002d44:	40014400 	.word	0x40014400
 8002d48:	200004d0 	.word	0x200004d0
 8002d4c:	20000354 	.word	0x20000354
 8002d50:	40014800 	.word	0x40014800
 8002d54:	20000463 	.word	0x20000463
 8002d58:	40020800 	.word	0x40020800
 8002d5c:	20000462 	.word	0x20000462
 8002d60:	200004c8 	.word	0x200004c8
 8002d64:	200004ca 	.word	0x200004ca

08002d68 <TIMers_Init>:
// ****************************************************************************

// ****************** ?  *********************************
void TIMers_Init (void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  // *** Air blow TIM
  TIM1->PSC = APB2_TIM_FREQ / TIM1_COUNT_PER_SEC - 1;
 8002d6c:	4b4e      	ldr	r3, [pc, #312]	@ (8002ea8 <TIMers_Init+0x140>)
 8002d6e:	22d1      	movs	r2, #209	@ 0xd1
 8002d70:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM1->ARR = tim1_ARR;
 8002d72:	4b4e      	ldr	r3, [pc, #312]	@ (8002eac <TIMers_Init+0x144>)
 8002d74:	881a      	ldrh	r2, [r3, #0]
 8002d76:	4b4c      	ldr	r3, [pc, #304]	@ (8002ea8 <TIMers_Init+0x140>)
 8002d78:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM1->EGR |= TIM_EGR_UG;
 8002d7a:	4b4b      	ldr	r3, [pc, #300]	@ (8002ea8 <TIMers_Init+0x140>)
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	4a4a      	ldr	r2, [pc, #296]	@ (8002ea8 <TIMers_Init+0x140>)
 8002d80:	f043 0301 	orr.w	r3, r3, #1
 8002d84:	6153      	str	r3, [r2, #20]

  // *** HOTAIR PWM TIM
  TIM2->PSC = APB1_TIM_FREQ / TIM2_COUNT_PER_SEC - 1;
 8002d86:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002d8a:	4a49      	ldr	r2, [pc, #292]	@ (8002eb0 <TIMers_Init+0x148>)
 8002d8c:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM2->ARR = tim2_ARR;
 8002d8e:	4b49      	ldr	r3, [pc, #292]	@ (8002eb4 <TIMers_Init+0x14c>)
 8002d90:	881a      	ldrh	r2, [r3, #0]
 8002d92:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002d96:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM2->EGR |= TIM_EGR_UG;
 8002d98:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002da2:	f043 0301 	orr.w	r3, r3, #1
 8002da6:	6153      	str	r3, [r2, #20]

  // *** IRON PWM TIM
  TIM5->PSC = APB1_TIM_FREQ / TIM5_COUNT_PER_SEC - 1;
 8002da8:	4b43      	ldr	r3, [pc, #268]	@ (8002eb8 <TIMers_Init+0x150>)
 8002daa:	f240 628f 	movw	r2, #1679	@ 0x68f
 8002dae:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM5->ARR = tim5_ARR;
 8002db0:	4b42      	ldr	r3, [pc, #264]	@ (8002ebc <TIMers_Init+0x154>)
 8002db2:	881a      	ldrh	r2, [r3, #0]
 8002db4:	4b40      	ldr	r3, [pc, #256]	@ (8002eb8 <TIMers_Init+0x150>)
 8002db6:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM5->EGR |= TIM_EGR_UG;
 8002db8:	4b3f      	ldr	r3, [pc, #252]	@ (8002eb8 <TIMers_Init+0x150>)
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	4a3e      	ldr	r2, [pc, #248]	@ (8002eb8 <TIMers_Init+0x150>)
 8002dbe:	f043 0301 	orr.w	r3, r3, #1
 8002dc2:	6153      	str	r3, [r2, #20]

  // *** MEASUREMENT DELAY TIM
  TIM10->PSC = APB2_TIM_FREQ / TIM10_COUNT_PER_SEC - 1;
 8002dc4:	4b3e      	ldr	r3, [pc, #248]	@ (8002ec0 <TIMers_Init+0x158>)
 8002dc6:	2253      	movs	r2, #83	@ 0x53
 8002dc8:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM10->ARR = MEASUREMENT_DELAY;
 8002dca:	4b3d      	ldr	r3, [pc, #244]	@ (8002ec0 <TIMers_Init+0x158>)
 8002dcc:	f240 32bf 	movw	r2, #959	@ 0x3bf
 8002dd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM10->EGR |= TIM_EGR_UG;
 8002dd2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ec0 <TIMers_Init+0x158>)
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	4a3a      	ldr	r2, [pc, #232]	@ (8002ec0 <TIMers_Init+0x158>)
 8002dd8:	f043 0301 	orr.w	r3, r3, #1
 8002ddc:	6153      	str	r3, [r2, #20]

  // *** SLEEP COUNT INCREASE TASK
  TIM11->PSC = APB2_TIM_FREQ / TIM11_COUNT_PER_SEC - 1;
 8002dde:	4b39      	ldr	r3, [pc, #228]	@ (8002ec4 <TIMers_Init+0x15c>)
 8002de0:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8002de4:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM11->ARR = TIM11_COUNT_PER_SEC / TIM11_FREQ;
 8002de6:	4b37      	ldr	r3, [pc, #220]	@ (8002ec4 <TIMers_Init+0x15c>)
 8002de8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002dec:	62da      	str	r2, [r3, #44]	@ 0x2c

  TIM1->CCR1 = 0;
 8002dee:	4b2e      	ldr	r3, [pc, #184]	@ (8002ea8 <TIMers_Init+0x140>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM1->CCR2 = 0;
 8002df4:	4b2c      	ldr	r3, [pc, #176]	@ (8002ea8 <TIMers_Init+0x140>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	639a      	str	r2, [r3, #56]	@ 0x38

  TIM2->CCR1 = 0;
 8002dfa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002dfe:	2200      	movs	r2, #0
 8002e00:	635a      	str	r2, [r3, #52]	@ 0x34

  TIM5->CCR4 = 0;
 8002e02:	4b2d      	ldr	r3, [pc, #180]	@ (8002eb8 <TIMers_Init+0x150>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	641a      	str	r2, [r3, #64]	@ 0x40

  HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_1);
 8002e08:	2100      	movs	r1, #0
 8002e0a:	482f      	ldr	r0, [pc, #188]	@ (8002ec8 <TIMers_Init+0x160>)
 8002e0c:	f008 fb20 	bl	800b450 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_2);
 8002e10:	2104      	movs	r1, #4
 8002e12:	482d      	ldr	r0, [pc, #180]	@ (8002ec8 <TIMers_Init+0x160>)
 8002e14:	f008 fb1c 	bl	800b450 <HAL_TIM_PWM_Start>

  //HAL_TIM_PWM_Start (&htim2, TIM_CHANNEL_1);
  HAL_TIM_PWM_Start_IT (&htim2, TIM_CHANNEL_1);                                //  PWM TIM5
 8002e18:	2100      	movs	r1, #0
 8002e1a:	482c      	ldr	r0, [pc, #176]	@ (8002ecc <TIMers_Init+0x164>)
 8002e1c:	f008 fbc8 	bl	800b5b0 <HAL_TIM_PWM_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 8002e20:	4b2a      	ldr	r3, [pc, #168]	@ (8002ecc <TIMers_Init+0x164>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68da      	ldr	r2, [r3, #12]
 8002e26:	4b29      	ldr	r3, [pc, #164]	@ (8002ecc <TIMers_Init+0x164>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f042 0201 	orr.w	r2, r2, #1
 8002e2e:	60da      	str	r2, [r3, #12]

  HAL_TIM_Encoder_Start (&htim3, TIM_CHANNEL_1);
 8002e30:	2100      	movs	r1, #0
 8002e32:	4827      	ldr	r0, [pc, #156]	@ (8002ed0 <TIMers_Init+0x168>)
 8002e34:	f008 fe12 	bl	800ba5c <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start (&htim4, TIM_CHANNEL_1);
 8002e38:	2100      	movs	r1, #0
 8002e3a:	4826      	ldr	r0, [pc, #152]	@ (8002ed4 <TIMers_Init+0x16c>)
 8002e3c:	f008 fe0e 	bl	800ba5c <HAL_TIM_Encoder_Start>

  HAL_TIM_PWM_Start_IT (&htim5, TIM_CHANNEL_4);                                //  PWM TIM5
 8002e40:	210c      	movs	r1, #12
 8002e42:	4825      	ldr	r0, [pc, #148]	@ (8002ed8 <TIMers_Init+0x170>)
 8002e44:	f008 fbb4 	bl	800b5b0 <HAL_TIM_PWM_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim5, TIM_IT_UPDATE);
 8002e48:	4b23      	ldr	r3, [pc, #140]	@ (8002ed8 <TIMers_Init+0x170>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68da      	ldr	r2, [r3, #12]
 8002e4e:	4b22      	ldr	r3, [pc, #136]	@ (8002ed8 <TIMers_Init+0x170>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f042 0201 	orr.w	r2, r2, #1
 8002e56:	60da      	str	r2, [r3, #12]

  PID_Init (&PID_IRON, false);
 8002e58:	2100      	movs	r1, #0
 8002e5a:	4820      	ldr	r0, [pc, #128]	@ (8002edc <TIMers_Init+0x174>)
 8002e5c:	f7fe fc89 	bl	8001772 <PID_Init>
  PID_SetLimits (&PID_IRON, 0, TIM5->ARR);
 8002e60:	4b15      	ldr	r3, [pc, #84]	@ (8002eb8 <TIMers_Init+0x150>)
 8002e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e64:	b21b      	sxth	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	2100      	movs	r1, #0
 8002e6a:	481c      	ldr	r0, [pc, #112]	@ (8002edc <TIMers_Init+0x174>)
 8002e6c:	f7fe fcc8 	bl	8001800 <PID_SetLimits>
  PID_SetSync (&PID_IRON, round(1000 / TIM5_FREQ) + 1);
 8002e70:	2129      	movs	r1, #41	@ 0x29
 8002e72:	481a      	ldr	r0, [pc, #104]	@ (8002edc <TIMers_Init+0x174>)
 8002e74:	f7fe fcd8 	bl	8001828 <PID_SetSync>

  PID_Init (&PID_HOTAIR, false);
 8002e78:	2100      	movs	r1, #0
 8002e7a:	4819      	ldr	r0, [pc, #100]	@ (8002ee0 <TIMers_Init+0x178>)
 8002e7c:	f7fe fc79 	bl	8001772 <PID_Init>
  PID_SetLimits (&PID_HOTAIR, 0, TIM2->ARR);
 8002e80:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e86:	b21b      	sxth	r3, r3
 8002e88:	461a      	mov	r2, r3
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4814      	ldr	r0, [pc, #80]	@ (8002ee0 <TIMers_Init+0x178>)
 8002e8e:	f7fe fcb7 	bl	8001800 <PID_SetLimits>
  PID_SetSync (&PID_HOTAIR, round(1000 / TIM2_FREQ) + 1);
 8002e92:	f240 31e9 	movw	r1, #1001	@ 0x3e9
 8002e96:	4812      	ldr	r0, [pc, #72]	@ (8002ee0 <TIMers_Init+0x178>)
 8002e98:	f7fe fcc6 	bl	8001828 <PID_SetSync>

  HAL_TIM_Base_Start_IT (&htim11);                                             //  TIM11
 8002e9c:	4811      	ldr	r0, [pc, #68]	@ (8002ee4 <TIMers_Init+0x17c>)
 8002e9e:	f008 f9f7 	bl	800b290 <HAL_TIM_Base_Start_IT>
}
 8002ea2:	bf00      	nop
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	40010000 	.word	0x40010000
 8002eac:	20000240 	.word	0x20000240
 8002eb0:	0001481f 	.word	0x0001481f
 8002eb4:	20000242 	.word	0x20000242
 8002eb8:	40000c00 	.word	0x40000c00
 8002ebc:	20000244 	.word	0x20000244
 8002ec0:	40014400 	.word	0x40014400
 8002ec4:	40014800 	.word	0x40014800
 8002ec8:	20000730 	.word	0x20000730
 8002ecc:	20000778 	.word	0x20000778
 8002ed0:	200007c0 	.word	0x200007c0
 8002ed4:	20000808 	.word	0x20000808
 8002ed8:	20000850 	.word	0x20000850
 8002edc:	2000065c 	.word	0x2000065c
 8002ee0:	20000698 	.word	0x20000698
 8002ee4:	200008e0 	.word	0x200008e0

08002ee8 <TIMers_Update>:
// ****************************************************************************

// ******************   ************************************
void TIMers_Update (void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  if (flag_IRON_on)
 8002eec:	4b2a      	ldr	r3, [pc, #168]	@ (8002f98 <TIMers_Update+0xb0>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00f      	beq.n	8002f16 <TIMers_Update+0x2e>
  {
    TIM1->CCR1 = tim1_ARR * IRON_blow / 100;
 8002ef6:	4b29      	ldr	r3, [pc, #164]	@ (8002f9c <TIMers_Update+0xb4>)
 8002ef8:	881b      	ldrh	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	4b28      	ldr	r3, [pc, #160]	@ (8002fa0 <TIMers_Update+0xb8>)
 8002efe:	881b      	ldrh	r3, [r3, #0]
 8002f00:	fb02 f303 	mul.w	r3, r2, r3
 8002f04:	4a27      	ldr	r2, [pc, #156]	@ (8002fa4 <TIMers_Update+0xbc>)
 8002f06:	fb82 1203 	smull	r1, r2, r2, r3
 8002f0a:	1152      	asrs	r2, r2, #5
 8002f0c:	17db      	asrs	r3, r3, #31
 8002f0e:	1ad2      	subs	r2, r2, r3
 8002f10:	4b25      	ldr	r3, [pc, #148]	@ (8002fa8 <TIMers_Update+0xc0>)
 8002f12:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f14:	e005      	b.n	8002f22 <TIMers_Update+0x3a>
  }
  else
  {
    TIM5->CCR4 = 0;
 8002f16:	4b25      	ldr	r3, [pc, #148]	@ (8002fac <TIMers_Update+0xc4>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	641a      	str	r2, [r3, #64]	@ 0x40
    TIM1->CCR1 = 0;
 8002f1c:	4b22      	ldr	r3, [pc, #136]	@ (8002fa8 <TIMers_Update+0xc0>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (flag_HOTAIR_on)
 8002f22:	4b23      	ldr	r3, [pc, #140]	@ (8002fb0 <TIMers_Update+0xc8>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00f      	beq.n	8002f4c <TIMers_Update+0x64>
  {
    TIM1->CCR2 = tim1_ARR * HOTAIR_blow / 100;
 8002f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f9c <TIMers_Update+0xb4>)
 8002f2e:	881b      	ldrh	r3, [r3, #0]
 8002f30:	461a      	mov	r2, r3
 8002f32:	4b20      	ldr	r3, [pc, #128]	@ (8002fb4 <TIMers_Update+0xcc>)
 8002f34:	881b      	ldrh	r3, [r3, #0]
 8002f36:	fb02 f303 	mul.w	r3, r2, r3
 8002f3a:	4a1a      	ldr	r2, [pc, #104]	@ (8002fa4 <TIMers_Update+0xbc>)
 8002f3c:	fb82 1203 	smull	r1, r2, r2, r3
 8002f40:	1152      	asrs	r2, r2, #5
 8002f42:	17db      	asrs	r3, r3, #31
 8002f44:	1ad2      	subs	r2, r2, r3
 8002f46:	4b18      	ldr	r3, [pc, #96]	@ (8002fa8 <TIMers_Update+0xc0>)
 8002f48:	639a      	str	r2, [r3, #56]	@ 0x38
    else
    {
      TIM1->CCR2 = 0;
    }
  }
}
 8002f4a:	e020      	b.n	8002f8e <TIMers_Update+0xa6>
    TIM2->CCR1 = 0;
 8002f4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002f50:	2200      	movs	r2, #0
 8002f52:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HOTAIR_real_temp > HOTAIR_TEMP_COOLDOWN)
 8002f54:	4b18      	ldr	r3, [pc, #96]	@ (8002fb8 <TIMers_Update+0xd0>)
 8002f56:	edd3 7a00 	vldr	s15, [r3]
 8002f5a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002fbc <TIMers_Update+0xd4>
 8002f5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f66:	dd0f      	ble.n	8002f88 <TIMers_Update+0xa0>
      TIM1->CCR2 = tim1_ARR * HOTAIR_BLOW_COOLDOWN / 100;
 8002f68:	4b0c      	ldr	r3, [pc, #48]	@ (8002f9c <TIMers_Update+0xb4>)
 8002f6a:	881b      	ldrh	r3, [r3, #0]
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4613      	mov	r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	4413      	add	r3, r2
 8002f74:	011b      	lsls	r3, r3, #4
 8002f76:	4a0b      	ldr	r2, [pc, #44]	@ (8002fa4 <TIMers_Update+0xbc>)
 8002f78:	fb82 1203 	smull	r1, r2, r2, r3
 8002f7c:	1152      	asrs	r2, r2, #5
 8002f7e:	17db      	asrs	r3, r3, #31
 8002f80:	1ad2      	subs	r2, r2, r3
 8002f82:	4b09      	ldr	r3, [pc, #36]	@ (8002fa8 <TIMers_Update+0xc0>)
 8002f84:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002f86:	e002      	b.n	8002f8e <TIMers_Update+0xa6>
      TIM1->CCR2 = 0;
 8002f88:	4b07      	ldr	r3, [pc, #28]	@ (8002fa8 <TIMers_Update+0xc0>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002f8e:	bf00      	nop
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr
 8002f98:	20000450 	.word	0x20000450
 8002f9c:	20000240 	.word	0x20000240
 8002fa0:	20000554 	.word	0x20000554
 8002fa4:	51eb851f 	.word	0x51eb851f
 8002fa8:	40010000 	.word	0x40010000
 8002fac:	40000c00 	.word	0x40000c00
 8002fb0:	20000451 	.word	0x20000451
 8002fb4:	20000560 	.word	0x20000560
 8002fb8:	2000055c 	.word	0x2000055c
 8002fbc:	42f00000 	.word	0x42f00000

08002fc0 <PID_REG_IRON>:
// ****************************************************************************

// ******************  PID  ***********************************
void PID_REG_IRON (void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  if (flag_IRON_preheat_start)
 8002fc4:	4b6a      	ldr	r3, [pc, #424]	@ (8003170 <PID_REG_IRON+0x1b0>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d03c      	beq.n	8003048 <PID_REG_IRON+0x88>
  {
    flag_IRON_preheat_start = false;
 8002fce:	4b68      	ldr	r3, [pc, #416]	@ (8003170 <PID_REG_IRON+0x1b0>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
    flag_IRON_preheat = true;
 8002fd4:	4b67      	ldr	r3, [pc, #412]	@ (8003174 <PID_REG_IRON+0x1b4>)
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	701a      	strb	r2, [r3, #0]
    PID_SetLimits (&PID_IRON, 0, (TIM5->ARR) * IRON_PREHEAT_POWER / 100);
 8002fda:	4b67      	ldr	r3, [pc, #412]	@ (8003178 <PID_REG_IRON+0x1b8>)
 8002fdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fde:	4613      	mov	r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	009a      	lsls	r2, r3, #2
 8002fe6:	4413      	add	r3, r2
 8002fe8:	4a64      	ldr	r2, [pc, #400]	@ (800317c <PID_REG_IRON+0x1bc>)
 8002fea:	fba2 2303 	umull	r2, r3, r2, r3
 8002fee:	095b      	lsrs	r3, r3, #5
 8002ff0:	b21b      	sxth	r3, r3
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	4862      	ldr	r0, [pc, #392]	@ (8003180 <PID_REG_IRON+0x1c0>)
 8002ff8:	f7fe fc02 	bl	8001800 <PID_SetLimits>
    PID_Set_K (&PID_IRON, (float)PID_P_IRON_SCALLING * IRON_PREHEAT_P_FACTOR * IRON_tools[IRON_tool_number].P, 0, 0, PID_I_RANGE);
 8002ffc:	4b61      	ldr	r3, [pc, #388]	@ (8003184 <PID_REG_IRON+0x1c4>)
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	4619      	mov	r1, r3
 8003002:	4a61      	ldr	r2, [pc, #388]	@ (8003188 <PID_REG_IRON+0x1c8>)
 8003004:	231a      	movs	r3, #26
 8003006:	fb01 f303 	mul.w	r3, r1, r3
 800300a:	4413      	add	r3, r2
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f7fd fbb2 	bl	8000778 <__aeabi_i2d>
 8003014:	a354      	add	r3, pc, #336	@ (adr r3, 8003168 <PID_REG_IRON+0x1a8>)
 8003016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301a:	f7fd f931 	bl	8000280 <__aeabi_dmul>
 800301e:	4602      	mov	r2, r0
 8003020:	460b      	mov	r3, r1
 8003022:	4610      	mov	r0, r2
 8003024:	4619      	mov	r1, r3
 8003026:	f7fd fc59 	bl	80008dc <__aeabi_d2f>
 800302a:	4603      	mov	r3, r0
 800302c:	eef5 1a00 	vmov.f32	s3, #80	@ 0x3e800000  0.250
 8003030:	ed9f 1a56 	vldr	s2, [pc, #344]	@ 800318c <PID_REG_IRON+0x1cc>
 8003034:	eddf 0a55 	vldr	s1, [pc, #340]	@ 800318c <PID_REG_IRON+0x1cc>
 8003038:	ee00 3a10 	vmov	s0, r3
 800303c:	4850      	ldr	r0, [pc, #320]	@ (8003180 <PID_REG_IRON+0x1c0>)
 800303e:	f7fe fbc1 	bl	80017c4 <PID_Set_K>
    PID_Restart (&PID_IRON);
 8003042:	484f      	ldr	r0, [pc, #316]	@ (8003180 <PID_REG_IRON+0x1c0>)
 8003044:	f7fe fc0d 	bl	8001862 <PID_Restart>
  }
  if (flag_IRON_preheat && (IRON_real_temp + IRON_PREHEAT_RANGE > IRON_set_temp))
 8003048:	4b4a      	ldr	r3, [pc, #296]	@ (8003174 <PID_REG_IRON+0x1b4>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d05f      	beq.n	8003112 <PID_REG_IRON+0x152>
 8003052:	4b4f      	ldr	r3, [pc, #316]	@ (8003190 <PID_REG_IRON+0x1d0>)
 8003054:	edd3 7a00 	vldr	s15, [r3]
 8003058:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800305c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003060:	4b4c      	ldr	r3, [pc, #304]	@ (8003194 <PID_REG_IRON+0x1d4>)
 8003062:	881b      	ldrh	r3, [r3, #0]
 8003064:	ee07 3a90 	vmov	s15, r3
 8003068:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800306c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003074:	dd4d      	ble.n	8003112 <PID_REG_IRON+0x152>
  {
    flag_IRON_preheat = false;
 8003076:	4b3f      	ldr	r3, [pc, #252]	@ (8003174 <PID_REG_IRON+0x1b4>)
 8003078:	2200      	movs	r2, #0
 800307a:	701a      	strb	r2, [r3, #0]
    PID_SetLimits (&PID_IRON, 0, TIM5->ARR);
 800307c:	4b3e      	ldr	r3, [pc, #248]	@ (8003178 <PID_REG_IRON+0x1b8>)
 800307e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003080:	b21b      	sxth	r3, r3
 8003082:	461a      	mov	r2, r3
 8003084:	2100      	movs	r1, #0
 8003086:	483e      	ldr	r0, [pc, #248]	@ (8003180 <PID_REG_IRON+0x1c0>)
 8003088:	f7fe fbba 	bl	8001800 <PID_SetLimits>
    PID_Set_K (&PID_IRON, (float)PID_P_IRON_SCALLING * IRON_tools[IRON_tool_number].P, (float)PID_I_IRON_SCALLING * IRON_tools[IRON_tool_number].I,
 800308c:	4b3d      	ldr	r3, [pc, #244]	@ (8003184 <PID_REG_IRON+0x1c4>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	4619      	mov	r1, r3
 8003092:	4a3d      	ldr	r2, [pc, #244]	@ (8003188 <PID_REG_IRON+0x1c8>)
 8003094:	231a      	movs	r3, #26
 8003096:	fb01 f303 	mul.w	r3, r1, r3
 800309a:	4413      	add	r3, r2
 800309c:	881b      	ldrh	r3, [r3, #0]
 800309e:	ee07 3a90 	vmov	s15, r3
 80030a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030a6:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8003198 <PID_REG_IRON+0x1d8>
 80030aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030ae:	4b35      	ldr	r3, [pc, #212]	@ (8003184 <PID_REG_IRON+0x1c4>)
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	4619      	mov	r1, r3
 80030b4:	4a34      	ldr	r2, [pc, #208]	@ (8003188 <PID_REG_IRON+0x1c8>)
 80030b6:	231a      	movs	r3, #26
 80030b8:	fb01 f303 	mul.w	r3, r1, r3
 80030bc:	4413      	add	r3, r2
 80030be:	3302      	adds	r3, #2
 80030c0:	881b      	ldrh	r3, [r3, #0]
 80030c2:	ee07 3a90 	vmov	s15, r3
 80030c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030ca:	eddf 6a34 	vldr	s13, [pc, #208]	@ 800319c <PID_REG_IRON+0x1dc>
 80030ce:	ee67 6aa6 	vmul.f32	s13, s15, s13
               (float)PID_D_IRON_SCALLING * IRON_tools[IRON_tool_number].D, PID_I_RANGE);
 80030d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003184 <PID_REG_IRON+0x1c4>)
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	4619      	mov	r1, r3
 80030d8:	4a2b      	ldr	r2, [pc, #172]	@ (8003188 <PID_REG_IRON+0x1c8>)
 80030da:	231a      	movs	r3, #26
 80030dc:	fb01 f303 	mul.w	r3, r1, r3
 80030e0:	4413      	add	r3, r2
 80030e2:	3304      	adds	r3, #4
 80030e4:	881b      	ldrh	r3, [r3, #0]
 80030e6:	ee07 3a90 	vmov	s15, r3
    PID_Set_K (&PID_IRON, (float)PID_P_IRON_SCALLING * IRON_tools[IRON_tool_number].P, (float)PID_I_IRON_SCALLING * IRON_tools[IRON_tool_number].I,
 80030ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030ee:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 80031a0 <PID_REG_IRON+0x1e0>
 80030f2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80030f6:	eef5 1a00 	vmov.f32	s3, #80	@ 0x3e800000  0.250
 80030fa:	eeb0 1a67 	vmov.f32	s2, s15
 80030fe:	eef0 0a66 	vmov.f32	s1, s13
 8003102:	eeb0 0a47 	vmov.f32	s0, s14
 8003106:	481e      	ldr	r0, [pc, #120]	@ (8003180 <PID_REG_IRON+0x1c0>)
 8003108:	f7fe fb5c 	bl	80017c4 <PID_Set_K>
    PID_Restart (&PID_IRON);
 800310c:	481c      	ldr	r0, [pc, #112]	@ (8003180 <PID_REG_IRON+0x1c0>)
 800310e:	f7fe fba8 	bl	8001862 <PID_Restart>
  }

  if (flag_IRON_on)
 8003112:	4b24      	ldr	r3, [pc, #144]	@ (80031a4 <PID_REG_IRON+0x1e4>)
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	b2db      	uxtb	r3, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	d01d      	beq.n	8003158 <PID_REG_IRON+0x198>
  {
    if (flag_IRON_hold)
 800311c:	4b22      	ldr	r3, [pc, #136]	@ (80031a8 <PID_REG_IRON+0x1e8>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d004      	beq.n	8003130 <PID_REG_IRON+0x170>
    {
      PID_SetValue (&PID_IRON, IRON_HOLD_TEMP);
 8003126:	21b4      	movs	r1, #180	@ 0xb4
 8003128:	4815      	ldr	r0, [pc, #84]	@ (8003180 <PID_REG_IRON+0x1c0>)
 800312a:	f7fe fb8b 	bl	8001844 <PID_SetValue>
 800312e:	e006      	b.n	800313e <PID_REG_IRON+0x17e>
    }
    else
    {
      PID_SetValue (&PID_IRON, IRON_set_temp);
 8003130:	4b18      	ldr	r3, [pc, #96]	@ (8003194 <PID_REG_IRON+0x1d4>)
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	b21b      	sxth	r3, r3
 8003136:	4619      	mov	r1, r3
 8003138:	4811      	ldr	r0, [pc, #68]	@ (8003180 <PID_REG_IRON+0x1c0>)
 800313a:	f7fe fb83 	bl	8001844 <PID_SetValue>
    }
    TIM5->CCR4 = PID_GetResultSync (&PID_IRON, IRON_real_temp);
 800313e:	4b14      	ldr	r3, [pc, #80]	@ (8003190 <PID_REG_IRON+0x1d0>)
 8003140:	edd3 7a00 	vldr	s15, [r3]
 8003144:	eeb0 0a67 	vmov.f32	s0, s15
 8003148:	480d      	ldr	r0, [pc, #52]	@ (8003180 <PID_REG_IRON+0x1c0>)
 800314a:	f7fe fbbb 	bl	80018c4 <PID_GetResultSync>
 800314e:	4603      	mov	r3, r0
 8003150:	461a      	mov	r2, r3
 8003152:	4b09      	ldr	r3, [pc, #36]	@ (8003178 <PID_REG_IRON+0x1b8>)
 8003154:	641a      	str	r2, [r3, #64]	@ 0x40
  else
  {
    TIM5->CCR4 = 0;
    PID_Restart (&PID_IRON);
  }
}
 8003156:	e005      	b.n	8003164 <PID_REG_IRON+0x1a4>
    TIM5->CCR4 = 0;
 8003158:	4b07      	ldr	r3, [pc, #28]	@ (8003178 <PID_REG_IRON+0x1b8>)
 800315a:	2200      	movs	r2, #0
 800315c:	641a      	str	r2, [r3, #64]	@ 0x40
    PID_Restart (&PID_IRON);
 800315e:	4808      	ldr	r0, [pc, #32]	@ (8003180 <PID_REG_IRON+0x1c0>)
 8003160:	f7fe fb7f 	bl	8001862 <PID_Restart>
}
 8003164:	bf00      	nop
 8003166:	bd80      	pop	{r7, pc}
 8003168:	a0000000 	.word	0xa0000000
 800316c:	3fa99999 	.word	0x3fa99999
 8003170:	20000464 	.word	0x20000464
 8003174:	20000465 	.word	0x20000465
 8003178:	40000c00 	.word	0x40000c00
 800317c:	51eb851f 	.word	0x51eb851f
 8003180:	2000065c 	.word	0x2000065c
 8003184:	200004c2 	.word	0x200004c2
 8003188:	200005bc 	.word	0x200005bc
 800318c:	00000000 	.word	0x00000000
 8003190:	20000550 	.word	0x20000550
 8003194:	2000054c 	.word	0x2000054c
 8003198:	3e4ccccd 	.word	0x3e4ccccd
 800319c:	36a7c5ac 	.word	0x36a7c5ac
 80031a0:	42c80000 	.word	0x42c80000
 80031a4:	20000450 	.word	0x20000450
 80031a8:	2000045a 	.word	0x2000045a

080031ac <PID_REG_HOTAIR>:
// ****************************************************************************

// ******************  PID  ***********************************
void PID_REG_HOTAIR (void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0

  if (flag_HOTAIR_on)
 80031b0:	4b16      	ldr	r3, [pc, #88]	@ (800320c <PID_REG_HOTAIR+0x60>)
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d01e      	beq.n	80031f8 <PID_REG_HOTAIR+0x4c>
  {
    if (flag_HOTAIR_hold)
 80031ba:	4b15      	ldr	r3, [pc, #84]	@ (8003210 <PID_REG_HOTAIR+0x64>)
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d004      	beq.n	80031ce <PID_REG_HOTAIR+0x22>
    {
      PID_SetValue (&PID_HOTAIR, HOTAIR_HOLD_TEMP);
 80031c4:	2164      	movs	r1, #100	@ 0x64
 80031c6:	4813      	ldr	r0, [pc, #76]	@ (8003214 <PID_REG_HOTAIR+0x68>)
 80031c8:	f7fe fb3c 	bl	8001844 <PID_SetValue>
 80031cc:	e006      	b.n	80031dc <PID_REG_HOTAIR+0x30>
    }
    else
    {
      PID_SetValue (&PID_HOTAIR, HOTAIR_set_temp);
 80031ce:	4b12      	ldr	r3, [pc, #72]	@ (8003218 <PID_REG_HOTAIR+0x6c>)
 80031d0:	881b      	ldrh	r3, [r3, #0]
 80031d2:	b21b      	sxth	r3, r3
 80031d4:	4619      	mov	r1, r3
 80031d6:	480f      	ldr	r0, [pc, #60]	@ (8003214 <PID_REG_HOTAIR+0x68>)
 80031d8:	f7fe fb34 	bl	8001844 <PID_SetValue>
    }
    TIM2->CCR1 = PID_GetResultSync (&PID_HOTAIR, HOTAIR_real_temp);
 80031dc:	4b0f      	ldr	r3, [pc, #60]	@ (800321c <PID_REG_HOTAIR+0x70>)
 80031de:	edd3 7a00 	vldr	s15, [r3]
 80031e2:	eeb0 0a67 	vmov.f32	s0, s15
 80031e6:	480b      	ldr	r0, [pc, #44]	@ (8003214 <PID_REG_HOTAIR+0x68>)
 80031e8:	f7fe fb6c 	bl	80018c4 <PID_GetResultSync>
 80031ec:	4603      	mov	r3, r0
 80031ee:	461a      	mov	r2, r3
 80031f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80031f4:	635a      	str	r2, [r3, #52]	@ 0x34
  else
  {
    TIM2->CCR1 = 0;
    PID_Restart (&PID_HOTAIR);
  }
}
 80031f6:	e006      	b.n	8003206 <PID_REG_HOTAIR+0x5a>
    TIM2->CCR1 = 0;
 80031f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80031fc:	2200      	movs	r2, #0
 80031fe:	635a      	str	r2, [r3, #52]	@ 0x34
    PID_Restart (&PID_HOTAIR);
 8003200:	4804      	ldr	r0, [pc, #16]	@ (8003214 <PID_REG_HOTAIR+0x68>)
 8003202:	f7fe fb2e 	bl	8001862 <PID_Restart>
}
 8003206:	bf00      	nop
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	20000451 	.word	0x20000451
 8003210:	2000045e 	.word	0x2000045e
 8003214:	20000698 	.word	0x20000698
 8003218:	20000556 	.word	0x20000556
 800321c:	2000055c 	.word	0x2000055c

08003220 <ADC_Work>:
// ****************************************************************************

// ******************  ADC *******************************************
void ADC_Work (void)
{
 8003220:	b5b0      	push	{r4, r5, r7, lr}
 8003222:	ed2d 8b02 	vpush	{d8}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
  if (flag_IT_DMA)                                                             //   
 800322a:	4b9d      	ldr	r3, [pc, #628]	@ (80034a0 <ADC_Work+0x280>)
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	b2db      	uxtb	r3, r3
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 812b 	beq.w	800348c <ADC_Work+0x26c>
  {
    flag_IT_DMA = false;                                                       //  
 8003236:	4b9a      	ldr	r3, [pc, #616]	@ (80034a0 <ADC_Work+0x280>)
 8003238:	2200      	movs	r2, #0
 800323a:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < ADC_CHANNELS; i++)                                 //    
 800323c:	2300      	movs	r3, #0
 800323e:	71fb      	strb	r3, [r7, #7]
 8003240:	e011      	b.n	8003266 <ADC_Work+0x46>
    {
      adc_filtered[i] = RING_BUF_getFiltered (&ADC_values[i], PRECISION);      //   
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	4a97      	ldr	r2, [pc, #604]	@ (80034a4 <ADC_Work+0x284>)
 8003248:	4413      	add	r3, r2
 800324a:	2132      	movs	r1, #50	@ 0x32
 800324c:	4618      	mov	r0, r3
 800324e:	f7fe fcf9 	bl	8001c44 <RING_BUF_getFiltered>
 8003252:	4603      	mov	r3, r0
 8003254:	461a      	mov	r2, r3
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	b291      	uxth	r1, r2
 800325a:	4a93      	ldr	r2, [pc, #588]	@ (80034a8 <ADC_Work+0x288>)
 800325c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < ADC_CHANNELS; i++)                                 //    
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	3301      	adds	r3, #1
 8003264:	71fb      	strb	r3, [r7, #7]
 8003266:	79fb      	ldrb	r3, [r7, #7]
 8003268:	2b07      	cmp	r3, #7
 800326a:	d9ea      	bls.n	8003242 <ADC_Work+0x22>
    }

    uint32_t vrefintCal = (*VREFINT_CAL_ADDR);                                 //    
 800326c:	4b8f      	ldr	r3, [pc, #572]	@ (80034ac <ADC_Work+0x28c>)
 800326e:	881b      	ldrh	r3, [r3, #0]
 8003270:	603b      	str	r3, [r7, #0]
    K_adc = (float) vrefintCal / adc_filtered[6];                              //   
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	ee07 3a90 	vmov	s15, r3
 8003278:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800327c:	4b8a      	ldr	r3, [pc, #552]	@ (80034a8 <ADC_Work+0x288>)
 800327e:	899b      	ldrh	r3, [r3, #12]
 8003280:	ee07 3a90 	vmov	s15, r3
 8003284:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003288:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800328c:	4b88      	ldr	r3, [pc, #544]	@ (80034b0 <ADC_Work+0x290>)
 800328e:	edc3 7a00 	vstr	s15, [r3]
    IRON_amperage = (adc_filtered[7] - HW_SET.ZERO_CURRENT) * ACS712_K * get_K(HW_SET.K_CURRENT);
 8003292:	4b85      	ldr	r3, [pc, #532]	@ (80034a8 <ADC_Work+0x288>)
 8003294:	89db      	ldrh	r3, [r3, #14]
 8003296:	461a      	mov	r2, r3
 8003298:	4b86      	ldr	r3, [pc, #536]	@ (80034b4 <ADC_Work+0x294>)
 800329a:	885b      	ldrh	r3, [r3, #2]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	4618      	mov	r0, r3
 80032a0:	f7fd fa6a 	bl	8000778 <__aeabi_i2d>
 80032a4:	a37c      	add	r3, pc, #496	@ (adr r3, 8003498 <ADC_Work+0x278>)
 80032a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032aa:	f7fc ffe9 	bl	8000280 <__aeabi_dmul>
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	4614      	mov	r4, r2
 80032b4:	461d      	mov	r5, r3
 80032b6:	4b7f      	ldr	r3, [pc, #508]	@ (80034b4 <ADC_Work+0x294>)
 80032b8:	889b      	ldrh	r3, [r3, #4]
 80032ba:	4618      	mov	r0, r3
 80032bc:	f003 fbda 	bl	8006a74 <get_K>
 80032c0:	ee10 3a10 	vmov	r3, s0
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7fd fa69 	bl	800079c <__aeabi_f2d>
 80032ca:	4602      	mov	r2, r0
 80032cc:	460b      	mov	r3, r1
 80032ce:	4620      	mov	r0, r4
 80032d0:	4629      	mov	r1, r5
 80032d2:	f7fc ffd5 	bl	8000280 <__aeabi_dmul>
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	4610      	mov	r0, r2
 80032dc:	4619      	mov	r1, r3
 80032de:	f7fd fafd 	bl	80008dc <__aeabi_d2f>
 80032e2:	4603      	mov	r3, r0
 80032e4:	4a74      	ldr	r2, [pc, #464]	@ (80034b8 <ADC_Work+0x298>)
 80032e6:	6013      	str	r3, [r2, #0]
    voltage24 = GetVoltageRVD (K_adc * adc_filtered[5], 4095, 3.3, R314, R315) * get_K(HW_SET.K_VOLTAGE);
 80032e8:	4b6f      	ldr	r3, [pc, #444]	@ (80034a8 <ADC_Work+0x288>)
 80032ea:	895b      	ldrh	r3, [r3, #10]
 80032ec:	ee07 3a90 	vmov	s15, r3
 80032f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032f4:	4b6e      	ldr	r3, [pc, #440]	@ (80034b0 <ADC_Work+0x290>)
 80032f6:	edd3 7a00 	vldr	s15, [r3]
 80032fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003302:	ee17 3a90 	vmov	r3, s15
 8003306:	b298      	uxth	r0, r3
 8003308:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800330c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8003310:	ed9f 0a6a 	vldr	s0, [pc, #424]	@ 80034bc <ADC_Work+0x29c>
 8003314:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8003318:	f7fd ff76 	bl	8001208 <GetVoltageRVD>
 800331c:	eeb0 8a40 	vmov.f32	s16, s0
 8003320:	4b64      	ldr	r3, [pc, #400]	@ (80034b4 <ADC_Work+0x294>)
 8003322:	88db      	ldrh	r3, [r3, #6]
 8003324:	4618      	mov	r0, r3
 8003326:	f003 fba5 	bl	8006a74 <get_K>
 800332a:	eef0 7a40 	vmov.f32	s15, s0
 800332e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8003332:	4b63      	ldr	r3, [pc, #396]	@ (80034c0 <ADC_Work+0x2a0>)
 8003334:	edc3 7a00 	vstr	s15, [r3]

    temperature_ONBOARD_NTC =  get_NTC_T (HW_SET.NTC, get_K(HW_SET.K_INT_NTC), adc_filtered[4]);
 8003338:	4b5e      	ldr	r3, [pc, #376]	@ (80034b4 <ADC_Work+0x294>)
 800333a:	881c      	ldrh	r4, [r3, #0]
 800333c:	4b5d      	ldr	r3, [pc, #372]	@ (80034b4 <ADC_Work+0x294>)
 800333e:	891b      	ldrh	r3, [r3, #8]
 8003340:	4618      	mov	r0, r3
 8003342:	f003 fb97 	bl	8006a74 <get_K>
 8003346:	eef0 7a40 	vmov.f32	s15, s0
 800334a:	4b57      	ldr	r3, [pc, #348]	@ (80034a8 <ADC_Work+0x288>)
 800334c:	891b      	ldrh	r3, [r3, #8]
 800334e:	4619      	mov	r1, r3
 8003350:	eeb0 0a67 	vmov.f32	s0, s15
 8003354:	4620      	mov	r0, r4
 8003356:	f003 fbd3 	bl	8006b00 <get_NTC_T>
 800335a:	eef0 7a40 	vmov.f32	s15, s0
 800335e:	4b59      	ldr	r3, [pc, #356]	@ (80034c4 <ADC_Work+0x2a4>)
 8003360:	edc3 7a00 	vstr	s15, [r3]

    temperature_IRON_TC = ADC_converter (adc_filtered[0], IRON_tools[IRON_tool_number].calibration_table,
 8003364:	4b50      	ldr	r3, [pc, #320]	@ (80034a8 <ADC_Work+0x288>)
 8003366:	8818      	ldrh	r0, [r3, #0]
 8003368:	4b57      	ldr	r3, [pc, #348]	@ (80034c8 <ADC_Work+0x2a8>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	461a      	mov	r2, r3
 800336e:	231a      	movs	r3, #26
 8003370:	fb02 f303 	mul.w	r3, r2, r3
 8003374:	4a55      	ldr	r2, [pc, #340]	@ (80034cc <ADC_Work+0x2ac>)
 8003376:	4413      	add	r3, r2
 8003378:	3306      	adds	r3, #6
 800337a:	2205      	movs	r2, #5
 800337c:	4619      	mov	r1, r3
 800337e:	f7fd fe45 	bl	800100c <ADC_converter>
 8003382:	eef0 7a40 	vmov.f32	s15, s0
 8003386:	4b52      	ldr	r3, [pc, #328]	@ (80034d0 <ADC_Work+0x2b0>)
 8003388:	edc3 7a00 	vstr	s15, [r3]
                                         TABLE_SIZE(IRON_tools[IRON_tool_number].calibration_table));
    IRON_real_temp = temperature_IRON_TC;                                      //   
 800338c:	4b50      	ldr	r3, [pc, #320]	@ (80034d0 <ADC_Work+0x2b0>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a50      	ldr	r2, [pc, #320]	@ (80034d4 <ADC_Work+0x2b4>)
 8003392:	6013      	str	r3, [r2, #0]

    if (IRON.ext_NTC && flag_IRON_NTC)
 8003394:	4b50      	ldr	r3, [pc, #320]	@ (80034d8 <ADC_Work+0x2b8>)
 8003396:	899b      	ldrh	r3, [r3, #12]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d026      	beq.n	80033ea <ADC_Work+0x1ca>
 800339c:	4b4f      	ldr	r3, [pc, #316]	@ (80034dc <ADC_Work+0x2bc>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d021      	beq.n	80033ea <ADC_Work+0x1ca>
    {
      temperature_IRON_NTC =  get_NTC_T (IRON.ext_NTC, get_K(HW_SET.K_IRON_NTC), adc_filtered[2]);
 80033a6:	4b4c      	ldr	r3, [pc, #304]	@ (80034d8 <ADC_Work+0x2b8>)
 80033a8:	899c      	ldrh	r4, [r3, #12]
 80033aa:	4b42      	ldr	r3, [pc, #264]	@ (80034b4 <ADC_Work+0x294>)
 80033ac:	895b      	ldrh	r3, [r3, #10]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f003 fb60 	bl	8006a74 <get_K>
 80033b4:	eef0 7a40 	vmov.f32	s15, s0
 80033b8:	4b3b      	ldr	r3, [pc, #236]	@ (80034a8 <ADC_Work+0x288>)
 80033ba:	889b      	ldrh	r3, [r3, #4]
 80033bc:	4619      	mov	r1, r3
 80033be:	eeb0 0a67 	vmov.f32	s0, s15
 80033c2:	4620      	mov	r0, r4
 80033c4:	f003 fb9c 	bl	8006b00 <get_NTC_T>
 80033c8:	eef0 7a40 	vmov.f32	s15, s0
 80033cc:	4b44      	ldr	r3, [pc, #272]	@ (80034e0 <ADC_Work+0x2c0>)
 80033ce:	edc3 7a00 	vstr	s15, [r3]
      IRON_real_temp += temperature_IRON_NTC;
 80033d2:	4b40      	ldr	r3, [pc, #256]	@ (80034d4 <ADC_Work+0x2b4>)
 80033d4:	ed93 7a00 	vldr	s14, [r3]
 80033d8:	4b41      	ldr	r3, [pc, #260]	@ (80034e0 <ADC_Work+0x2c0>)
 80033da:	edd3 7a00 	vldr	s15, [r3]
 80033de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e2:	4b3c      	ldr	r3, [pc, #240]	@ (80034d4 <ADC_Work+0x2b4>)
 80033e4:	edc3 7a00 	vstr	s15, [r3]
 80033e8:	e00a      	b.n	8003400 <ADC_Work+0x1e0>
    }
    else
    {
      IRON_real_temp += temperature_ONBOARD_NTC;
 80033ea:	4b3a      	ldr	r3, [pc, #232]	@ (80034d4 <ADC_Work+0x2b4>)
 80033ec:	ed93 7a00 	vldr	s14, [r3]
 80033f0:	4b34      	ldr	r3, [pc, #208]	@ (80034c4 <ADC_Work+0x2a4>)
 80033f2:	edd3 7a00 	vldr	s15, [r3]
 80033f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033fa:	4b36      	ldr	r3, [pc, #216]	@ (80034d4 <ADC_Work+0x2b4>)
 80033fc:	edc3 7a00 	vstr	s15, [r3]
    }

    temperature_HOTAIR_TC = ADC_converter (adc_filtered[1], HOTAIR_tools.calibration_table, TABLE_SIZE(HOTAIR_tools.calibration_table));
 8003400:	4b29      	ldr	r3, [pc, #164]	@ (80034a8 <ADC_Work+0x288>)
 8003402:	885b      	ldrh	r3, [r3, #2]
 8003404:	2205      	movs	r2, #5
 8003406:	4937      	ldr	r1, [pc, #220]	@ (80034e4 <ADC_Work+0x2c4>)
 8003408:	4618      	mov	r0, r3
 800340a:	f7fd fdff 	bl	800100c <ADC_converter>
 800340e:	eef0 7a40 	vmov.f32	s15, s0
 8003412:	4b35      	ldr	r3, [pc, #212]	@ (80034e8 <ADC_Work+0x2c8>)
 8003414:	edc3 7a00 	vstr	s15, [r3]
    HOTAIR_real_temp = temperature_HOTAIR_TC;                                  //   
 8003418:	4b33      	ldr	r3, [pc, #204]	@ (80034e8 <ADC_Work+0x2c8>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a33      	ldr	r2, [pc, #204]	@ (80034ec <ADC_Work+0x2cc>)
 800341e:	6013      	str	r3, [r2, #0]

    if (HOTAIR.ext_NTC && flag_HOTAIR_NTC)
 8003420:	4b33      	ldr	r3, [pc, #204]	@ (80034f0 <ADC_Work+0x2d0>)
 8003422:	899b      	ldrh	r3, [r3, #12]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d026      	beq.n	8003476 <ADC_Work+0x256>
 8003428:	4b32      	ldr	r3, [pc, #200]	@ (80034f4 <ADC_Work+0x2d4>)
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d021      	beq.n	8003476 <ADC_Work+0x256>
    {
      temperature_HOTAIR_NTC =  get_NTC_T (HOTAIR.ext_NTC, get_K(HW_SET.K_HOTAIR_NTC), adc_filtered[3]);
 8003432:	4b2f      	ldr	r3, [pc, #188]	@ (80034f0 <ADC_Work+0x2d0>)
 8003434:	899c      	ldrh	r4, [r3, #12]
 8003436:	4b1f      	ldr	r3, [pc, #124]	@ (80034b4 <ADC_Work+0x294>)
 8003438:	899b      	ldrh	r3, [r3, #12]
 800343a:	4618      	mov	r0, r3
 800343c:	f003 fb1a 	bl	8006a74 <get_K>
 8003440:	eef0 7a40 	vmov.f32	s15, s0
 8003444:	4b18      	ldr	r3, [pc, #96]	@ (80034a8 <ADC_Work+0x288>)
 8003446:	88db      	ldrh	r3, [r3, #6]
 8003448:	4619      	mov	r1, r3
 800344a:	eeb0 0a67 	vmov.f32	s0, s15
 800344e:	4620      	mov	r0, r4
 8003450:	f003 fb56 	bl	8006b00 <get_NTC_T>
 8003454:	eef0 7a40 	vmov.f32	s15, s0
 8003458:	4b27      	ldr	r3, [pc, #156]	@ (80034f8 <ADC_Work+0x2d8>)
 800345a:	edc3 7a00 	vstr	s15, [r3]
      HOTAIR_real_temp += temperature_HOTAIR_NTC;
 800345e:	4b23      	ldr	r3, [pc, #140]	@ (80034ec <ADC_Work+0x2cc>)
 8003460:	ed93 7a00 	vldr	s14, [r3]
 8003464:	4b24      	ldr	r3, [pc, #144]	@ (80034f8 <ADC_Work+0x2d8>)
 8003466:	edd3 7a00 	vldr	s15, [r3]
 800346a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800346e:	4b1f      	ldr	r3, [pc, #124]	@ (80034ec <ADC_Work+0x2cc>)
 8003470:	edc3 7a00 	vstr	s15, [r3]
    else
    {
      HOTAIR_real_temp += temperature_ONBOARD_NTC;
    }
  }
}
 8003474:	e00a      	b.n	800348c <ADC_Work+0x26c>
      HOTAIR_real_temp += temperature_ONBOARD_NTC;
 8003476:	4b1d      	ldr	r3, [pc, #116]	@ (80034ec <ADC_Work+0x2cc>)
 8003478:	ed93 7a00 	vldr	s14, [r3]
 800347c:	4b11      	ldr	r3, [pc, #68]	@ (80034c4 <ADC_Work+0x2a4>)
 800347e:	edd3 7a00 	vldr	s15, [r3]
 8003482:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003486:	4b19      	ldr	r3, [pc, #100]	@ (80034ec <ADC_Work+0x2cc>)
 8003488:	edc3 7a00 	vstr	s15, [r3]
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	ecbd 8b02 	vpop	{d8}
 8003496:	bdb0      	pop	{r4, r5, r7, pc}
 8003498:	14c660a2 	.word	0x14c660a2
 800349c:	3f8671ac 	.word	0x3f8671ac
 80034a0:	20000454 	.word	0x20000454
 80034a4:	200004f0 	.word	0x200004f0
 80034a8:	200004e0 	.word	0x200004e0
 80034ac:	1fff7a2a 	.word	0x1fff7a2a
 80034b0:	20000248 	.word	0x20000248
 80034b4:	20000590 	.word	0x20000590
 80034b8:	20000548 	.word	0x20000548
 80034bc:	40533333 	.word	0x40533333
 80034c0:	20000544 	.word	0x20000544
 80034c4:	20000538 	.word	0x20000538
 80034c8:	200004c2 	.word	0x200004c2
 80034cc:	200005bc 	.word	0x200005bc
 80034d0:	20000530 	.word	0x20000530
 80034d4:	20000550 	.word	0x20000550
 80034d8:	20000568 	.word	0x20000568
 80034dc:	2000045d 	.word	0x2000045d
 80034e0:	2000053c 	.word	0x2000053c
 80034e4:	20000646 	.word	0x20000646
 80034e8:	20000534 	.word	0x20000534
 80034ec:	2000055c 	.word	0x2000055c
 80034f0:	2000057c 	.word	0x2000057c
 80034f4:	20000461 	.word	0x20000461
 80034f8:	20000540 	.word	0x20000540

080034fc <Check_Protection>:
//*****************************************************************************

//*******************    ****************************
void Check_Protection (void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  if ((IRON_real_temp > (IRON.max_temp + IRON_OVERHEAT_PROTECTION)) || (HOTAIR_real_temp > (HOTAIR.max_temp + HOTAIR_OVERHEAT_PROTECTION)))
 8003500:	4b38      	ldr	r3, [pc, #224]	@ (80035e4 <Check_Protection+0xe8>)
 8003502:	885b      	ldrh	r3, [r3, #2]
 8003504:	3332      	adds	r3, #50	@ 0x32
 8003506:	ee07 3a90 	vmov	s15, r3
 800350a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800350e:	4b36      	ldr	r3, [pc, #216]	@ (80035e8 <Check_Protection+0xec>)
 8003510:	edd3 7a00 	vldr	s15, [r3]
 8003514:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800351c:	d40e      	bmi.n	800353c <Check_Protection+0x40>
 800351e:	4b33      	ldr	r3, [pc, #204]	@ (80035ec <Check_Protection+0xf0>)
 8003520:	885b      	ldrh	r3, [r3, #2]
 8003522:	3332      	adds	r3, #50	@ 0x32
 8003524:	ee07 3a90 	vmov	s15, r3
 8003528:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800352c:	4b30      	ldr	r3, [pc, #192]	@ (80035f0 <Check_Protection+0xf4>)
 800352e:	edd3 7a00 	vldr	s15, [r3]
 8003532:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800353a:	d505      	bpl.n	8003548 <Check_Protection+0x4c>
  {                                                                            //  
    HAL_GPIO_WritePin (PS_ON_GPIO_Port, PS_ON_Pin, 0);                         //   
 800353c:	2200      	movs	r2, #0
 800353e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003542:	482c      	ldr	r0, [pc, #176]	@ (80035f4 <Check_Protection+0xf8>)
 8003544:	f005 fd8e 	bl	8009064 <HAL_GPIO_WritePin>
  }

  if (HW_SET.overcurrent_protection && (IRON_amperage > HW_SET.overcurrent_protection))
 8003548:	4b2b      	ldr	r3, [pc, #172]	@ (80035f8 <Check_Protection+0xfc>)
 800354a:	8a1b      	ldrh	r3, [r3, #16]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d010      	beq.n	8003572 <Check_Protection+0x76>
 8003550:	4b29      	ldr	r3, [pc, #164]	@ (80035f8 <Check_Protection+0xfc>)
 8003552:	8a1b      	ldrh	r3, [r3, #16]
 8003554:	ee07 3a90 	vmov	s15, r3
 8003558:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800355c:	4b27      	ldr	r3, [pc, #156]	@ (80035fc <Check_Protection+0x100>)
 800355e:	edd3 7a00 	vldr	s15, [r3]
 8003562:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356a:	d502      	bpl.n	8003572 <Check_Protection+0x76>
  {                                                                            //   
    flag_IRON_on = false;
 800356c:	4b24      	ldr	r3, [pc, #144]	@ (8003600 <Check_Protection+0x104>)
 800356e:	2200      	movs	r2, #0
 8003570:	701a      	strb	r2, [r3, #0]
  }

  if (flag_HOTAIR_off && flag_IRON_off)                                        //      
 8003572:	4b24      	ldr	r3, [pc, #144]	@ (8003604 <Check_Protection+0x108>)
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	d00a      	beq.n	8003592 <Check_Protection+0x96>
 800357c:	4b22      	ldr	r3, [pc, #136]	@ (8003608 <Check_Protection+0x10c>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d005      	beq.n	8003592 <Check_Protection+0x96>
    HAL_GPIO_WritePin (PS_ON_GPIO_Port, PS_ON_Pin, 0);                         //   
 8003586:	2200      	movs	r2, #0
 8003588:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800358c:	4819      	ldr	r0, [pc, #100]	@ (80035f4 <Check_Protection+0xf8>)
 800358e:	f005 fd69 	bl	8009064 <HAL_GPIO_WritePin>

  if (IRON_MAX_ADC_count > ADC_BUFFER_SIZE)
 8003592:	4b1e      	ldr	r3, [pc, #120]	@ (800360c <Check_Protection+0x110>)
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	2b04      	cmp	r3, #4
 8003598:	d905      	bls.n	80035a6 <Check_Protection+0xaa>
  {
    flag_IRON_no_tool = true;
 800359a:	4b1d      	ldr	r3, [pc, #116]	@ (8003610 <Check_Protection+0x114>)
 800359c:	2201      	movs	r2, #1
 800359e:	701a      	strb	r2, [r3, #0]
    flag_IRON_on = false;
 80035a0:	4b17      	ldr	r3, [pc, #92]	@ (8003600 <Check_Protection+0x104>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
  }
  if (HOTAIR_MAX_ADC_count > ADC_BUFFER_SIZE)
 80035a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003614 <Check_Protection+0x118>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d905      	bls.n	80035ba <Check_Protection+0xbe>
  {
    flag_HOTAIR_no_tool = true;
 80035ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003618 <Check_Protection+0x11c>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	701a      	strb	r2, [r3, #0]
    flag_HOTAIR_on = false;
 80035b4:	4b19      	ldr	r3, [pc, #100]	@ (800361c <Check_Protection+0x120>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	701a      	strb	r2, [r3, #0]
  }

  if (flag_HOTAIR_no_tool)                                                     //     
 80035ba:	4b17      	ldr	r3, [pc, #92]	@ (8003618 <Check_Protection+0x11c>)
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d006      	beq.n	80035d2 <Check_Protection+0xd6>
  {
    HAL_GPIO_WritePin (SSR_ON_GPIO_Port, SSR_ON_Pin, 0);                       //  pin SSR_ON
 80035c4:	2200      	movs	r2, #0
 80035c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80035ca:	480a      	ldr	r0, [pc, #40]	@ (80035f4 <Check_Protection+0xf8>)
 80035cc:	f005 fd4a 	bl	8009064 <HAL_GPIO_WritePin>
  }
  else
  {
    HAL_GPIO_WritePin (SSR_ON_GPIO_Port, SSR_ON_Pin, 1);                       //  pin SSR_ON
  }
}
 80035d0:	e005      	b.n	80035de <Check_Protection+0xe2>
    HAL_GPIO_WritePin (SSR_ON_GPIO_Port, SSR_ON_Pin, 1);                       //  pin SSR_ON
 80035d2:	2201      	movs	r2, #1
 80035d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80035d8:	4806      	ldr	r0, [pc, #24]	@ (80035f4 <Check_Protection+0xf8>)
 80035da:	f005 fd43 	bl	8009064 <HAL_GPIO_WritePin>
}
 80035de:	bf00      	nop
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	20000568 	.word	0x20000568
 80035e8:	20000550 	.word	0x20000550
 80035ec:	2000057c 	.word	0x2000057c
 80035f0:	2000055c 	.word	0x2000055c
 80035f4:	40020800 	.word	0x40020800
 80035f8:	20000590 	.word	0x20000590
 80035fc:	20000548 	.word	0x20000548
 8003600:	20000450 	.word	0x20000450
 8003604:	2000045f 	.word	0x2000045f
 8003608:	2000045b 	.word	0x2000045b
 800360c:	200004cc 	.word	0x200004cc
 8003610:	20000239 	.word	0x20000239
 8003614:	200004cd 	.word	0x200004cd
 8003618:	2000023a 	.word	0x2000023a
 800361c:	20000451 	.word	0x20000451

08003620 <Check_Sleep>:
//*****************************************************************************

// ******************   /  ************************
void Check_Sleep (void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  if (!IRON.sensor && IRON_ext_sensor)                                         //         
 8003624:	4b6a      	ldr	r3, [pc, #424]	@ (80037d0 <Check_Sleep+0x1b0>)
 8003626:	89db      	ldrh	r3, [r3, #14]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d107      	bne.n	800363c <Check_Sleep+0x1c>
 800362c:	4b69      	ldr	r3, [pc, #420]	@ (80037d4 <Check_Sleep+0x1b4>)
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <Check_Sleep+0x1c>
  {
    flag_IRON_WAKEUP = true;                                                   //   
 8003636:	4b68      	ldr	r3, [pc, #416]	@ (80037d8 <Check_Sleep+0x1b8>)
 8003638:	2201      	movs	r2, #1
 800363a:	701a      	strb	r2, [r3, #0]
  }

  if (flag_IRON_WAKEUP)                                                        //     
 800363c:	4b66      	ldr	r3, [pc, #408]	@ (80037d8 <Check_Sleep+0x1b8>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d01e      	beq.n	8003684 <Check_Sleep+0x64>
  {                                                                            // (        )
    IT_SLEEP_count_IRON = 0;
 8003646:	4b65      	ldr	r3, [pc, #404]	@ (80037dc <Check_Sleep+0x1bc>)
 8003648:	2200      	movs	r2, #0
 800364a:	801a      	strh	r2, [r3, #0]
    if (flag_IRON_hold)                                                        //     HOLD
 800364c:	4b64      	ldr	r3, [pc, #400]	@ (80037e0 <Check_Sleep+0x1c0>)
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	d013      	beq.n	800367e <Check_Sleep+0x5e>
    {
      flag_IRON_hold = false;                                                  //   HOLD
 8003656:	4b62      	ldr	r3, [pc, #392]	@ (80037e0 <Check_Sleep+0x1c0>)
 8003658:	2200      	movs	r2, #0
 800365a:	701a      	strb	r2, [r3, #0]
      if (flag_IRON_off)                                                       //     OFF
 800365c:	4b61      	ldr	r3, [pc, #388]	@ (80037e4 <Check_Sleep+0x1c4>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	b2db      	uxtb	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <Check_Sleep+0x4e>
      {
        flag_IRON_off = false;                                                 //   OFF
 8003666:	4b5f      	ldr	r3, [pc, #380]	@ (80037e4 <Check_Sleep+0x1c4>)
 8003668:	2200      	movs	r2, #0
 800366a:	701a      	strb	r2, [r3, #0]
 800366c:	e007      	b.n	800367e <Check_Sleep+0x5e>
      }
      else                                                                     //      OFF
      {
        if (flag_IRON_on)
 800366e:	4b5e      	ldr	r3, [pc, #376]	@ (80037e8 <Check_Sleep+0x1c8>)
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	b2db      	uxtb	r3, r3
 8003674:	2b00      	cmp	r3, #0
 8003676:	d002      	beq.n	800367e <Check_Sleep+0x5e>
          flag_IRON_preheat_start = true;                                      //  
 8003678:	4b5c      	ldr	r3, [pc, #368]	@ (80037ec <Check_Sleep+0x1cc>)
 800367a:	2201      	movs	r2, #1
 800367c:	701a      	strb	r2, [r3, #0]
      }
    }
    flag_IRON_WAKEUP = false;                                                  //   
 800367e:	4b56      	ldr	r3, [pc, #344]	@ (80037d8 <Check_Sleep+0x1b8>)
 8003680:	2200      	movs	r2, #0
 8003682:	701a      	strb	r2, [r3, #0]
  }

  if (flag_IRON_hold)                                                          //     HOLD
 8003684:	4b56      	ldr	r3, [pc, #344]	@ (80037e0 <Check_Sleep+0x1c0>)
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d01e      	beq.n	80036cc <Check_Sleep+0xac>
  {
    if (flag_IRON_off)                                                         //     OFF
 800368e:	4b55      	ldr	r3, [pc, #340]	@ (80037e4 <Check_Sleep+0x1c4>)
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	b2db      	uxtb	r3, r3
 8003694:	2b00      	cmp	r3, #0
 8003696:	d132      	bne.n	80036fe <Check_Sleep+0xde>
    {

    }
    else                                                                       //      OFF
    {
      if (IT_SLEEP_count_IRON >= HW_SET.time_off * TIM11_FREQ)                 //     
 8003698:	4b50      	ldr	r3, [pc, #320]	@ (80037dc <Check_Sleep+0x1bc>)
 800369a:	881b      	ldrh	r3, [r3, #0]
 800369c:	4619      	mov	r1, r3
 800369e:	4b54      	ldr	r3, [pc, #336]	@ (80037f0 <Check_Sleep+0x1d0>)
 80036a0:	89db      	ldrh	r3, [r3, #14]
 80036a2:	461a      	mov	r2, r3
 80036a4:	4613      	mov	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4299      	cmp	r1, r3
 80036ae:	db26      	blt.n	80036fe <Check_Sleep+0xde>
      {
        flag_IRON_off = true;                                                  //   OFF
 80036b0:	4b4c      	ldr	r3, [pc, #304]	@ (80037e4 <Check_Sleep+0x1c4>)
 80036b2:	2201      	movs	r2, #1
 80036b4:	701a      	strb	r2, [r3, #0]
        flag_IRON_on = false;                                                  //   
 80036b6:	4b4c      	ldr	r3, [pc, #304]	@ (80037e8 <Check_Sleep+0x1c8>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	701a      	strb	r2, [r3, #0]
        if (menu == 1)
 80036bc:	4b4d      	ldr	r3, [pc, #308]	@ (80037f4 <Check_Sleep+0x1d4>)
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d11c      	bne.n	80036fe <Check_Sleep+0xde>
          flag_reload_TIM3 = true;                                             //  TIM3 (    )
 80036c4:	4b4c      	ldr	r3, [pc, #304]	@ (80037f8 <Check_Sleep+0x1d8>)
 80036c6:	2201      	movs	r2, #1
 80036c8:	701a      	strb	r2, [r3, #0]
 80036ca:	e018      	b.n	80036fe <Check_Sleep+0xde>
       }
    }
  }
  else                                                                         //      HOLD
  {
    if (IT_SLEEP_count_IRON >= IRON.sleep_timer * TIM11_FREQ)                  //      
 80036cc:	4b43      	ldr	r3, [pc, #268]	@ (80037dc <Check_Sleep+0x1bc>)
 80036ce:	881b      	ldrh	r3, [r3, #0]
 80036d0:	4619      	mov	r1, r3
 80036d2:	4b3f      	ldr	r3, [pc, #252]	@ (80037d0 <Check_Sleep+0x1b0>)
 80036d4:	8a1b      	ldrh	r3, [r3, #16]
 80036d6:	461a      	mov	r2, r3
 80036d8:	4613      	mov	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4413      	add	r3, r2
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	4299      	cmp	r1, r3
 80036e2:	db0c      	blt.n	80036fe <Check_Sleep+0xde>
    {
      flag_IRON_hold = true;                                                   //   HOLD
 80036e4:	4b3e      	ldr	r3, [pc, #248]	@ (80037e0 <Check_Sleep+0x1c0>)
 80036e6:	2201      	movs	r2, #1
 80036e8:	701a      	strb	r2, [r3, #0]
      IT_SLEEP_count_IRON = 0;                                                 //   
 80036ea:	4b3c      	ldr	r3, [pc, #240]	@ (80037dc <Check_Sleep+0x1bc>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	801a      	strh	r2, [r3, #0]

      if (menu == 1)
 80036f0:	4b40      	ldr	r3, [pc, #256]	@ (80037f4 <Check_Sleep+0x1d4>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d102      	bne.n	80036fe <Check_Sleep+0xde>
        flag_reload_TIM3 = true;                                               //  TIM3 (    )
 80036f8:	4b3f      	ldr	r3, [pc, #252]	@ (80037f8 <Check_Sleep+0x1d8>)
 80036fa:	2201      	movs	r2, #1
 80036fc:	701a      	strb	r2, [r3, #0]
    }
  }

  if (flag_HOTAIR_WAKEUP)                                                      //     
 80036fe:	4b3f      	ldr	r3, [pc, #252]	@ (80037fc <Check_Sleep+0x1dc>)
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b00      	cmp	r3, #0
 8003706:	d015      	beq.n	8003734 <Check_Sleep+0x114>
  {                                                                            // (   )
    IT_SLEEP_count_HOTAIR = 0;
 8003708:	4b3d      	ldr	r3, [pc, #244]	@ (8003800 <Check_Sleep+0x1e0>)
 800370a:	2200      	movs	r2, #0
 800370c:	801a      	strh	r2, [r3, #0]
    if (flag_HOTAIR_hold)                                                      //     HOLD
 800370e:	4b3d      	ldr	r3, [pc, #244]	@ (8003804 <Check_Sleep+0x1e4>)
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00a      	beq.n	800372e <Check_Sleep+0x10e>
    {
      flag_HOTAIR_hold = false;                                                //   HOLD
 8003718:	4b3a      	ldr	r3, [pc, #232]	@ (8003804 <Check_Sleep+0x1e4>)
 800371a:	2200      	movs	r2, #0
 800371c:	701a      	strb	r2, [r3, #0]
      if (flag_HOTAIR_off)                                                     //     OFF
 800371e:	4b3a      	ldr	r3, [pc, #232]	@ (8003808 <Check_Sleep+0x1e8>)
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b00      	cmp	r3, #0
 8003726:	d002      	beq.n	800372e <Check_Sleep+0x10e>
      {
        flag_HOTAIR_off = false;                                               //   OFF
 8003728:	4b37      	ldr	r3, [pc, #220]	@ (8003808 <Check_Sleep+0x1e8>)
 800372a:	2200      	movs	r2, #0
 800372c:	701a      	strb	r2, [r3, #0]
      else                                                                     //      OFF
      {

      }
    }
    flag_HOTAIR_WAKEUP = false;                                                //   
 800372e:	4b33      	ldr	r3, [pc, #204]	@ (80037fc <Check_Sleep+0x1dc>)
 8003730:	2200      	movs	r2, #0
 8003732:	701a      	strb	r2, [r3, #0]
  }

  if (HOTAIR.sensor)
 8003734:	4b35      	ldr	r3, [pc, #212]	@ (800380c <Check_Sleep+0x1ec>)
 8003736:	89db      	ldrh	r3, [r3, #14]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d044      	beq.n	80037c6 <Check_Sleep+0x1a6>
  {
    if (flag_HOTAIR_NTC)                                                       //        
 800373c:	4b34      	ldr	r3, [pc, #208]	@ (8003810 <Check_Sleep+0x1f0>)
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <Check_Sleep+0x12c>
    {
      flag_HOTAIR_WAKEUP = true;                                               //   
 8003746:	4b2d      	ldr	r3, [pc, #180]	@ (80037fc <Check_Sleep+0x1dc>)
 8003748:	2201      	movs	r2, #1
 800374a:	701a      	strb	r2, [r3, #0]
    }

    if (flag_HOTAIR_hold)                                                      //     HOLD
 800374c:	4b2d      	ldr	r3, [pc, #180]	@ (8003804 <Check_Sleep+0x1e4>)
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d01e      	beq.n	8003794 <Check_Sleep+0x174>
    {
      if (flag_HOTAIR_off)                                                     //     OFF
 8003756:	4b2c      	ldr	r3, [pc, #176]	@ (8003808 <Check_Sleep+0x1e8>)
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b00      	cmp	r3, #0
 800375e:	d132      	bne.n	80037c6 <Check_Sleep+0x1a6>
      {

      }
      else                                                                     //      OFF
      {
        if (IT_SLEEP_count_HOTAIR >= HW_SET.time_off * TIM11_FREQ)             //     
 8003760:	4b27      	ldr	r3, [pc, #156]	@ (8003800 <Check_Sleep+0x1e0>)
 8003762:	881b      	ldrh	r3, [r3, #0]
 8003764:	4619      	mov	r1, r3
 8003766:	4b22      	ldr	r3, [pc, #136]	@ (80037f0 <Check_Sleep+0x1d0>)
 8003768:	89db      	ldrh	r3, [r3, #14]
 800376a:	461a      	mov	r2, r3
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	4299      	cmp	r1, r3
 8003776:	db26      	blt.n	80037c6 <Check_Sleep+0x1a6>
        {
          flag_HOTAIR_off = true;                                              //   OFF
 8003778:	4b23      	ldr	r3, [pc, #140]	@ (8003808 <Check_Sleep+0x1e8>)
 800377a:	2201      	movs	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]
          flag_HOTAIR_on = false;                                              //   
 800377e:	4b25      	ldr	r3, [pc, #148]	@ (8003814 <Check_Sleep+0x1f4>)
 8003780:	2200      	movs	r2, #0
 8003782:	701a      	strb	r2, [r3, #0]
          if (menu == 1)
 8003784:	4b1b      	ldr	r3, [pc, #108]	@ (80037f4 <Check_Sleep+0x1d4>)
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b01      	cmp	r3, #1
 800378a:	d11c      	bne.n	80037c6 <Check_Sleep+0x1a6>
            flag_reload_TIM4 = true;                                           //  TIM4 (    )
 800378c:	4b22      	ldr	r3, [pc, #136]	@ (8003818 <Check_Sleep+0x1f8>)
 800378e:	2201      	movs	r2, #1
 8003790:	701a      	strb	r2, [r3, #0]
        if (menu == 1)
          flag_reload_TIM4 = true;                                             //  TIM4 (    )
      }
    }
  }
}
 8003792:	e018      	b.n	80037c6 <Check_Sleep+0x1a6>
      if (IT_SLEEP_count_HOTAIR >= HOTAIR.sleep_timer * TIM11_FREQ)            //      
 8003794:	4b1a      	ldr	r3, [pc, #104]	@ (8003800 <Check_Sleep+0x1e0>)
 8003796:	881b      	ldrh	r3, [r3, #0]
 8003798:	4619      	mov	r1, r3
 800379a:	4b1c      	ldr	r3, [pc, #112]	@ (800380c <Check_Sleep+0x1ec>)
 800379c:	8a1b      	ldrh	r3, [r3, #16]
 800379e:	461a      	mov	r2, r3
 80037a0:	4613      	mov	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4413      	add	r3, r2
 80037a6:	005b      	lsls	r3, r3, #1
 80037a8:	4299      	cmp	r1, r3
 80037aa:	db0c      	blt.n	80037c6 <Check_Sleep+0x1a6>
        flag_HOTAIR_hold = true;                                               //   HOLD
 80037ac:	4b15      	ldr	r3, [pc, #84]	@ (8003804 <Check_Sleep+0x1e4>)
 80037ae:	2201      	movs	r2, #1
 80037b0:	701a      	strb	r2, [r3, #0]
        IT_SLEEP_count_HOTAIR = 0;                                             //   
 80037b2:	4b13      	ldr	r3, [pc, #76]	@ (8003800 <Check_Sleep+0x1e0>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	801a      	strh	r2, [r3, #0]
        if (menu == 1)
 80037b8:	4b0e      	ldr	r3, [pc, #56]	@ (80037f4 <Check_Sleep+0x1d4>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d102      	bne.n	80037c6 <Check_Sleep+0x1a6>
          flag_reload_TIM4 = true;                                             //  TIM4 (    )
 80037c0:	4b15      	ldr	r3, [pc, #84]	@ (8003818 <Check_Sleep+0x1f8>)
 80037c2:	2201      	movs	r2, #1
 80037c4:	701a      	strb	r2, [r3, #0]
}
 80037c6:	bf00      	nop
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	20000568 	.word	0x20000568
 80037d4:	20000462 	.word	0x20000462
 80037d8:	2000045c 	.word	0x2000045c
 80037dc:	200004c8 	.word	0x200004c8
 80037e0:	2000045a 	.word	0x2000045a
 80037e4:	2000045b 	.word	0x2000045b
 80037e8:	20000450 	.word	0x20000450
 80037ec:	20000464 	.word	0x20000464
 80037f0:	20000590 	.word	0x20000590
 80037f4:	20000246 	.word	0x20000246
 80037f8:	2000023d 	.word	0x2000023d
 80037fc:	20000460 	.word	0x20000460
 8003800:	200004ca 	.word	0x200004ca
 8003804:	2000045e 	.word	0x2000045e
 8003808:	2000045f 	.word	0x2000045f
 800380c:	2000057c 	.word	0x2000057c
 8003810:	20000461 	.word	0x20000461
 8003814:	20000451 	.word	0x20000451
 8003818:	2000023e 	.word	0x2000023e

0800381c <Check_Tools_Change>:
//*****************************************************************************

// ******************     ********************
void Check_Tools_Change()
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  if (flag_change_IRON_tool)
 8003820:	4b40      	ldr	r3, [pc, #256]	@ (8003924 <Check_Tools_Change+0x108>)
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d045      	beq.n	80038b6 <Check_Tools_Change+0x9a>
  {
    PID_Set_K (&PID_IRON, (float)PID_P_IRON_SCALLING * IRON_tools[IRON_tool_number].P, (float)PID_I_IRON_SCALLING * IRON_tools[IRON_tool_number].I,
 800382a:	4b3f      	ldr	r3, [pc, #252]	@ (8003928 <Check_Tools_Change+0x10c>)
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	4619      	mov	r1, r3
 8003830:	4a3e      	ldr	r2, [pc, #248]	@ (800392c <Check_Tools_Change+0x110>)
 8003832:	231a      	movs	r3, #26
 8003834:	fb01 f303 	mul.w	r3, r1, r3
 8003838:	4413      	add	r3, r2
 800383a:	881b      	ldrh	r3, [r3, #0]
 800383c:	ee07 3a90 	vmov	s15, r3
 8003840:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003844:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8003930 <Check_Tools_Change+0x114>
 8003848:	ee27 7a87 	vmul.f32	s14, s15, s14
 800384c:	4b36      	ldr	r3, [pc, #216]	@ (8003928 <Check_Tools_Change+0x10c>)
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	4619      	mov	r1, r3
 8003852:	4a36      	ldr	r2, [pc, #216]	@ (800392c <Check_Tools_Change+0x110>)
 8003854:	231a      	movs	r3, #26
 8003856:	fb01 f303 	mul.w	r3, r1, r3
 800385a:	4413      	add	r3, r2
 800385c:	3302      	adds	r3, #2
 800385e:	881b      	ldrh	r3, [r3, #0]
 8003860:	ee07 3a90 	vmov	s15, r3
 8003864:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003868:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8003934 <Check_Tools_Change+0x118>
 800386c:	ee67 6aa6 	vmul.f32	s13, s15, s13
               (float)PID_D_IRON_SCALLING * IRON_tools[IRON_tool_number].D , PID_I_RANGE);
 8003870:	4b2d      	ldr	r3, [pc, #180]	@ (8003928 <Check_Tools_Change+0x10c>)
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	4619      	mov	r1, r3
 8003876:	4a2d      	ldr	r2, [pc, #180]	@ (800392c <Check_Tools_Change+0x110>)
 8003878:	231a      	movs	r3, #26
 800387a:	fb01 f303 	mul.w	r3, r1, r3
 800387e:	4413      	add	r3, r2
 8003880:	3304      	adds	r3, #4
 8003882:	881b      	ldrh	r3, [r3, #0]
 8003884:	ee07 3a90 	vmov	s15, r3
    PID_Set_K (&PID_IRON, (float)PID_P_IRON_SCALLING * IRON_tools[IRON_tool_number].P, (float)PID_I_IRON_SCALLING * IRON_tools[IRON_tool_number].I,
 8003888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800388c:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 8003938 <Check_Tools_Change+0x11c>
 8003890:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003894:	eef5 1a00 	vmov.f32	s3, #80	@ 0x3e800000  0.250
 8003898:	eeb0 1a67 	vmov.f32	s2, s15
 800389c:	eef0 0a66 	vmov.f32	s1, s13
 80038a0:	eeb0 0a47 	vmov.f32	s0, s14
 80038a4:	4825      	ldr	r0, [pc, #148]	@ (800393c <Check_Tools_Change+0x120>)
 80038a6:	f7fd ff8d 	bl	80017c4 <PID_Set_K>
    PID_Restart (&PID_IRON);
 80038aa:	4824      	ldr	r0, [pc, #144]	@ (800393c <Check_Tools_Change+0x120>)
 80038ac:	f7fd ffd9 	bl	8001862 <PID_Restart>
    flag_change_IRON_tool = false;
 80038b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003924 <Check_Tools_Change+0x108>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	701a      	strb	r2, [r3, #0]
  }

  if (flag_change_HOTAIR_tool)
 80038b6:	4b22      	ldr	r3, [pc, #136]	@ (8003940 <Check_Tools_Change+0x124>)
 80038b8:	781b      	ldrb	r3, [r3, #0]
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d02e      	beq.n	800391e <Check_Tools_Change+0x102>
  {
    PID_Set_K (&PID_HOTAIR, (float)PID_P_HOTAIR_SCALLING * HOTAIR_tools.P, (float)PID_I_HOTAIR_SCALLING * HOTAIR_tools.I,
 80038c0:	4b20      	ldr	r3, [pc, #128]	@ (8003944 <Check_Tools_Change+0x128>)
 80038c2:	881b      	ldrh	r3, [r3, #0]
 80038c4:	ee07 3a90 	vmov	s15, r3
 80038c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038cc:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8003948 <Check_Tools_Change+0x12c>
 80038d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80038d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003944 <Check_Tools_Change+0x128>)
 80038d6:	885b      	ldrh	r3, [r3, #2]
 80038d8:	ee07 3a90 	vmov	s15, r3
 80038dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038e0:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800394c <Check_Tools_Change+0x130>
 80038e4:	ee67 6aa6 	vmul.f32	s13, s15, s13
               (float)PID_D_HOTAIR_SCALLING * HOTAIR_tools.D, PID_I_RANGE);
 80038e8:	4b16      	ldr	r3, [pc, #88]	@ (8003944 <Check_Tools_Change+0x128>)
 80038ea:	889b      	ldrh	r3, [r3, #4]
 80038ec:	ee07 3a90 	vmov	s15, r3
    PID_Set_K (&PID_HOTAIR, (float)PID_P_HOTAIR_SCALLING * HOTAIR_tools.P, (float)PID_I_HOTAIR_SCALLING * HOTAIR_tools.I,
 80038f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038f4:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8003938 <Check_Tools_Change+0x11c>
 80038f8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80038fc:	eef5 1a00 	vmov.f32	s3, #80	@ 0x3e800000  0.250
 8003900:	eeb0 1a67 	vmov.f32	s2, s15
 8003904:	eef0 0a66 	vmov.f32	s1, s13
 8003908:	eeb0 0a47 	vmov.f32	s0, s14
 800390c:	4810      	ldr	r0, [pc, #64]	@ (8003950 <Check_Tools_Change+0x134>)
 800390e:	f7fd ff59 	bl	80017c4 <PID_Set_K>
    PID_Restart (&PID_HOTAIR);
 8003912:	480f      	ldr	r0, [pc, #60]	@ (8003950 <Check_Tools_Change+0x134>)
 8003914:	f7fd ffa5 	bl	8001862 <PID_Restart>
    flag_change_HOTAIR_tool = false;
 8003918:	4b09      	ldr	r3, [pc, #36]	@ (8003940 <Check_Tools_Change+0x124>)
 800391a:	2200      	movs	r2, #0
 800391c:	701a      	strb	r2, [r3, #0]
  }
}
 800391e:	bf00      	nop
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	2000023b 	.word	0x2000023b
 8003928:	200004c2 	.word	0x200004c2
 800392c:	200005bc 	.word	0x200005bc
 8003930:	3e4ccccd 	.word	0x3e4ccccd
 8003934:	36a7c5ac 	.word	0x36a7c5ac
 8003938:	42c80000 	.word	0x42c80000
 800393c:	2000065c 	.word	0x2000065c
 8003940:	2000023c 	.word	0x2000023c
 8003944:	20000640 	.word	0x20000640
 8003948:	3dcccccd 	.word	0x3dcccccd
 800394c:	358637bd 	.word	0x358637bd
 8003950:	20000698 	.word	0x20000698

08003954 <ST7735_Update>:
//*****************************************************************************

// ******************   ***************************************
void ST7735_Update (void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af04      	add	r7, sp, #16
  if (flag_update_UI)
 800395a:	4b58      	ldr	r3, [pc, #352]	@ (8003abc <ST7735_Update+0x168>)
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	b2db      	uxtb	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 80a7 	beq.w	8003ab4 <ST7735_Update+0x160>
  {
  if (flag_changeMenu)
 8003966:	4b56      	ldr	r3, [pc, #344]	@ (8003ac0 <ST7735_Update+0x16c>)
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <ST7735_Update+0x20>
    ST7735_prepareFrame ();
 8003970:	f000 f8bc 	bl	8003aec <ST7735_prepareFrame>

  switch (menu)
 8003974:	4b53      	ldr	r3, [pc, #332]	@ (8003ac4 <ST7735_Update+0x170>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2b05      	cmp	r3, #5
 800397a:	f200 8098 	bhi.w	8003aae <ST7735_Update+0x15a>
 800397e:	a201      	add	r2, pc, #4	@ (adr r2, 8003984 <ST7735_Update+0x30>)
 8003980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003984:	0800399d 	.word	0x0800399d
 8003988:	080039bb 	.word	0x080039bb
 800398c:	080039d9 	.word	0x080039d9
 8003990:	080039f3 	.word	0x080039f3
 8003994:	08003a3f 	.word	0x08003a3f
 8003998:	08003a8b 	.word	0x08003a8b
  {
    case (0):                                                                  // Loading screen
      if (flag_changeMenu)
 800399c:	4b48      	ldr	r3, [pc, #288]	@ (8003ac0 <ST7735_Update+0x16c>)
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d006      	beq.n	80039b4 <ST7735_Update+0x60>
      {
        ST7735_prepareBotMenu_v0 ();
 80039a6:	f000 f8df 	bl	8003b68 <ST7735_prepareBotMenu_v0>
        ST7735_prepareMenu_0 ();
 80039aa:	f000 f987 	bl	8003cbc <ST7735_prepareMenu_0>
        flag_changeMenu = false;
 80039ae:	4b44      	ldr	r3, [pc, #272]	@ (8003ac0 <ST7735_Update+0x16c>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	701a      	strb	r2, [r3, #0]
      }

      ST7735_showMenu_0 ();
 80039b4:	f000 fc14 	bl	80041e0 <ST7735_showMenu_0>

      break;
 80039b8:	e079      	b.n	8003aae <ST7735_Update+0x15a>

    case (1):                                                                  // Main menu
      if (flag_changeMenu)
 80039ba:	4b41      	ldr	r3, [pc, #260]	@ (8003ac0 <ST7735_Update+0x16c>)
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d006      	beq.n	80039d2 <ST7735_Update+0x7e>
      {
        ST7735_prepareBotMenu_v2 ();
 80039c4:	f000 f934 	bl	8003c30 <ST7735_prepareBotMenu_v2>
        ST7735_prepareMenu_1 ();
 80039c8:	f000 fa40 	bl	8003e4c <ST7735_prepareMenu_1>
        flag_changeMenu = false;
 80039cc:	4b3c      	ldr	r3, [pc, #240]	@ (8003ac0 <ST7735_Update+0x16c>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	701a      	strb	r2, [r3, #0]
      }

      ST7735_showMenu_1 ();
 80039d2:	f000 fdb7 	bl	8004544 <ST7735_showMenu_1>

      break;
 80039d6:	e06a      	b.n	8003aae <ST7735_Update+0x15a>

    case (2):                                                                  // IRON settings && HOTAIR settings
      if (flag_changeMenu)
 80039d8:	4b39      	ldr	r3, [pc, #228]	@ (8003ac0 <ST7735_Update+0x16c>)
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d004      	beq.n	80039ec <ST7735_Update+0x98>
      {
        ST7735_prepareBotMenu_v1 ();
 80039e2:	f000 f8f3 	bl	8003bcc <ST7735_prepareBotMenu_v1>
        flag_changeMenu = false;
 80039e6:	4b36      	ldr	r3, [pc, #216]	@ (8003ac0 <ST7735_Update+0x16c>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	701a      	strb	r2, [r3, #0]
      }
      ST7735_showMenu_2_p1 ();
 80039ec:	f001 f8dc 	bl	8004ba8 <ST7735_showMenu_2_p1>

      break;
 80039f0:	e05d      	b.n	8003aae <ST7735_Update+0x15a>

    case (3):
      if (flag_changeMenu)
 80039f2:	4b33      	ldr	r3, [pc, #204]	@ (8003ac0 <ST7735_Update+0x16c>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d007      	beq.n	8003a0c <ST7735_Update+0xb8>
      {
        ST7735_prepareBotMenu_v1 ();
 80039fc:	f000 f8e6 	bl	8003bcc <ST7735_prepareBotMenu_v1>
        ST7735_prepareMenu_3 (IRON_PRESETS);
 8003a00:	2003      	movs	r0, #3
 8003a02:	f000 facd 	bl	8003fa0 <ST7735_prepareMenu_3>
        flag_changeMenu = false;
 8003a06:	4b2e      	ldr	r3, [pc, #184]	@ (8003ac0 <ST7735_Update+0x16c>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	701a      	strb	r2, [r3, #0]
      }

      snprintf (TX_Buffer, 64, "IRON PRESETS:");
 8003a0c:	4a2e      	ldr	r2, [pc, #184]	@ (8003ac8 <ST7735_Update+0x174>)
 8003a0e:	2140      	movs	r1, #64	@ 0x40
 8003a10:	482e      	ldr	r0, [pc, #184]	@ (8003acc <ST7735_Update+0x178>)
 8003a12:	f009 f90f 	bl	800cc34 <sniprintf>
      ST7735_WriteString (14, 3, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003a16:	4b2e      	ldr	r3, [pc, #184]	@ (8003ad0 <ST7735_Update+0x17c>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	9202      	str	r2, [sp, #8]
 8003a1c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003a20:	9201      	str	r2, [sp, #4]
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	9200      	str	r2, [sp, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a28      	ldr	r2, [pc, #160]	@ (8003acc <ST7735_Update+0x178>)
 8003a2a:	2103      	movs	r1, #3
 8003a2c:	200e      	movs	r0, #14
 8003a2e:	f7fe fb6c 	bl	800210a <ST7735_WriteString>

      ST7735_showMenu_3 (&IRON_presets, IRON_PRESETS, &IRON);
 8003a32:	4a28      	ldr	r2, [pc, #160]	@ (8003ad4 <ST7735_Update+0x180>)
 8003a34:	2103      	movs	r1, #3
 8003a36:	4828      	ldr	r0, [pc, #160]	@ (8003ad8 <ST7735_Update+0x184>)
 8003a38:	f001 fcf8 	bl	800542c <ST7735_showMenu_3>

      break;
 8003a3c:	e037      	b.n	8003aae <ST7735_Update+0x15a>

    case (4):
      if (flag_changeMenu)
 8003a3e:	4b20      	ldr	r3, [pc, #128]	@ (8003ac0 <ST7735_Update+0x16c>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d007      	beq.n	8003a58 <ST7735_Update+0x104>
      {
        ST7735_prepareBotMenu_v1 ();
 8003a48:	f000 f8c0 	bl	8003bcc <ST7735_prepareBotMenu_v1>
        ST7735_prepareMenu_3 (HOTAIR_PRESETS);
 8003a4c:	2003      	movs	r0, #3
 8003a4e:	f000 faa7 	bl	8003fa0 <ST7735_prepareMenu_3>
        flag_changeMenu = false;
 8003a52:	4b1b      	ldr	r3, [pc, #108]	@ (8003ac0 <ST7735_Update+0x16c>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	701a      	strb	r2, [r3, #0]
      }

      snprintf (TX_Buffer, 64, "HOTAIR PRESETS:");
 8003a58:	4a20      	ldr	r2, [pc, #128]	@ (8003adc <ST7735_Update+0x188>)
 8003a5a:	2140      	movs	r1, #64	@ 0x40
 8003a5c:	481b      	ldr	r0, [pc, #108]	@ (8003acc <ST7735_Update+0x178>)
 8003a5e:	f009 f8e9 	bl	800cc34 <sniprintf>
      ST7735_WriteString (14, 3, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003a62:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad0 <ST7735_Update+0x17c>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	9202      	str	r2, [sp, #8]
 8003a68:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003a6c:	9201      	str	r2, [sp, #4]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	9200      	str	r2, [sp, #0]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a15      	ldr	r2, [pc, #84]	@ (8003acc <ST7735_Update+0x178>)
 8003a76:	2103      	movs	r1, #3
 8003a78:	200e      	movs	r0, #14
 8003a7a:	f7fe fb46 	bl	800210a <ST7735_WriteString>

      ST7735_showMenu_3 (&HOTAIR_presets, HOTAIR_PRESETS, &HOTAIR);
 8003a7e:	4a18      	ldr	r2, [pc, #96]	@ (8003ae0 <ST7735_Update+0x18c>)
 8003a80:	2103      	movs	r1, #3
 8003a82:	4818      	ldr	r0, [pc, #96]	@ (8003ae4 <ST7735_Update+0x190>)
 8003a84:	f001 fcd2 	bl	800542c <ST7735_showMenu_3>

      break;
 8003a88:	e011      	b.n	8003aae <ST7735_Update+0x15a>

    case (5):
      if (flag_changeMenu)
 8003a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ac0 <ST7735_Update+0x16c>)
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d009      	beq.n	8003aa8 <ST7735_Update+0x154>
      {
        selected_tool = 0;
 8003a94:	4b14      	ldr	r3, [pc, #80]	@ (8003ae8 <ST7735_Update+0x194>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	801a      	strh	r2, [r3, #0]
        ST7735_prepareBotMenu_v1 ();
 8003a9a:	f000 f897 	bl	8003bcc <ST7735_prepareBotMenu_v1>
        ST7735_prepareMenu_5 ();
 8003a9e:	f000 faf3 	bl	8004088 <ST7735_prepareMenu_5>
        flag_changeMenu = false;
 8003aa2:	4b07      	ldr	r3, [pc, #28]	@ (8003ac0 <ST7735_Update+0x16c>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	701a      	strb	r2, [r3, #0]
      }

      ST7735_showMenu_5_p1 ();
 8003aa8:	f001 fdca 	bl	8005640 <ST7735_showMenu_5_p1>

      break;
 8003aac:	bf00      	nop
  }

  flag_update_UI = false;
 8003aae:	4b03      	ldr	r3, [pc, #12]	@ (8003abc <ST7735_Update+0x168>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	701a      	strb	r2, [r3, #0]
  }
}
 8003ab4:	bf00      	nop
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	20000463 	.word	0x20000463
 8003ac0:	20000238 	.word	0x20000238
 8003ac4:	20000246 	.word	0x20000246
 8003ac8:	0800d4e4 	.word	0x0800d4e4
 8003acc:	20000474 	.word	0x20000474
 8003ad0:	20000050 	.word	0x20000050
 8003ad4:	20000568 	.word	0x20000568
 8003ad8:	200005a4 	.word	0x200005a4
 8003adc:	0800d4f4 	.word	0x0800d4f4
 8003ae0:	2000057c 	.word	0x2000057c
 8003ae4:	200005b0 	.word	0x200005b0
 8003ae8:	200004c4 	.word	0x200004c4

08003aec <ST7735_prepareFrame>:
//*****************************************************************************

//*****************************************************************************
void ST7735_prepareFrame (void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
  ST7735_FillScreen (ST7735_BLACK);
 8003af2:	2000      	movs	r0, #0
 8003af4:	f7fe fbc6 	bl	8002284 <ST7735_FillScreen>
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003af8:	2300      	movs	r3, #0
 8003afa:	607b      	str	r3, [r7, #4]
 8003afc:	e012      	b.n	8003b24 <ST7735_prepareFrame+0x38>
  {
    ST7735_DrawPixel (x, 0, ST7735_RED);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003b06:	2100      	movs	r1, #0
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fe fa53 	bl	8001fb4 <ST7735_DrawPixel>
    ST7735_DrawPixel (x, ST7735_HEIGHT - 1, ST7735_RED);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003b16:	217f      	movs	r1, #127	@ 0x7f
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fe fa4b 	bl	8001fb4 <ST7735_DrawPixel>
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3301      	adds	r3, #1
 8003b22:	607b      	str	r3, [r7, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b9f      	cmp	r3, #159	@ 0x9f
 8003b28:	dde9      	ble.n	8003afe <ST7735_prepareFrame+0x12>
  }
  for (int y = 0; y < ST7735_HEIGHT; y++)
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	603b      	str	r3, [r7, #0]
 8003b2e:	e012      	b.n	8003b56 <ST7735_prepareFrame+0x6a>
  {
    ST7735_DrawPixel (0, y, ST7735_RED);
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003b38:	4619      	mov	r1, r3
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	f7fe fa3a 	bl	8001fb4 <ST7735_DrawPixel>
    ST7735_DrawPixel (ST7735_WIDTH - 1, y, ST7735_RED);
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003b48:	4619      	mov	r1, r3
 8003b4a:	209f      	movs	r0, #159	@ 0x9f
 8003b4c:	f7fe fa32 	bl	8001fb4 <ST7735_DrawPixel>
  for (int y = 0; y < ST7735_HEIGHT; y++)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	3301      	adds	r3, #1
 8003b54:	603b      	str	r3, [r7, #0]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b5a:	dde9      	ble.n	8003b30 <ST7735_prepareFrame+0x44>
  }
}
 8003b5c:	bf00      	nop
 8003b5e:	bf00      	nop
 8003b60:	3708      	adds	r7, #8
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
	...

08003b68 <ST7735_prepareBotMenu_v0>:
//*****************************************************************************

//*****************************************************************************
void ST7735_prepareBotMenu_v0 (void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af04      	add	r7, sp, #16
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003b6e:	2300      	movs	r3, #0
 8003b70:	607b      	str	r3, [r7, #4]
 8003b72:	e00a      	b.n	8003b8a <ST7735_prepareBotMenu_v0+0x22>
  {
    ST7735_DrawPixel (x, 114, ST7735_RED);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003b7c:	2172      	movs	r1, #114	@ 0x72
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe fa18 	bl	8001fb4 <ST7735_DrawPixel>
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	3301      	adds	r3, #1
 8003b88:	607b      	str	r3, [r7, #4]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2b9f      	cmp	r3, #159	@ 0x9f
 8003b8e:	ddf1      	ble.n	8003b74 <ST7735_prepareBotMenu_v0+0xc>
  }

  snprintf (TX_Buffer, 64, "             RST  EXIT");
 8003b90:	4a0b      	ldr	r2, [pc, #44]	@ (8003bc0 <ST7735_prepareBotMenu_v0+0x58>)
 8003b92:	2140      	movs	r1, #64	@ 0x40
 8003b94:	480b      	ldr	r0, [pc, #44]	@ (8003bc4 <ST7735_prepareBotMenu_v0+0x5c>)
 8003b96:	f009 f84d 	bl	800cc34 <sniprintf>
  ST7735_WriteString (4, 117, TX_Buffer, Font_7x10, ST7735_COLOR565(100, 100, 60), ST7735_BLACK);
 8003b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc8 <ST7735_prepareBotMenu_v0+0x60>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	9202      	str	r2, [sp, #8]
 8003ba0:	f246 3227 	movw	r2, #25383	@ 0x6327
 8003ba4:	9201      	str	r2, [sp, #4]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	9200      	str	r2, [sp, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a05      	ldr	r2, [pc, #20]	@ (8003bc4 <ST7735_prepareBotMenu_v0+0x5c>)
 8003bae:	2175      	movs	r1, #117	@ 0x75
 8003bb0:	2004      	movs	r0, #4
 8003bb2:	f7fe faaa 	bl	800210a <ST7735_WriteString>
}
 8003bb6:	bf00      	nop
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	0800d504 	.word	0x0800d504
 8003bc4:	20000474 	.word	0x20000474
 8003bc8:	20000050 	.word	0x20000050

08003bcc <ST7735_prepareBotMenu_v1>:
//*****************************************************************************

//*****************************************************************************
void ST7735_prepareBotMenu_v1 (void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af04      	add	r7, sp, #16
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	607b      	str	r3, [r7, #4]
 8003bd6:	e00a      	b.n	8003bee <ST7735_prepareBotMenu_v1+0x22>
  {
    ST7735_DrawPixel (x, 114, ST7735_RED);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003be0:	2172      	movs	r1, #114	@ 0x72
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fe f9e6 	bl	8001fb4 <ST7735_DrawPixel>
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3301      	adds	r3, #1
 8003bec:	607b      	str	r3, [r7, #4]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b9f      	cmp	r3, #159	@ 0x9f
 8003bf2:	ddf1      	ble.n	8003bd8 <ST7735_prepareBotMenu_v1+0xc>
  }

  snprintf (TX_Buffer, 64, "BACK  NEXT  SAVE  EXIT");
 8003bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8003c24 <ST7735_prepareBotMenu_v1+0x58>)
 8003bf6:	2140      	movs	r1, #64	@ 0x40
 8003bf8:	480b      	ldr	r0, [pc, #44]	@ (8003c28 <ST7735_prepareBotMenu_v1+0x5c>)
 8003bfa:	f009 f81b 	bl	800cc34 <sniprintf>
  ST7735_WriteString (4, 117, TX_Buffer, Font_7x10, ST7735_COLOR565(100, 100, 60), ST7735_BLACK);
 8003bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8003c2c <ST7735_prepareBotMenu_v1+0x60>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	9202      	str	r2, [sp, #8]
 8003c04:	f246 3227 	movw	r2, #25383	@ 0x6327
 8003c08:	9201      	str	r2, [sp, #4]
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	9200      	str	r2, [sp, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a05      	ldr	r2, [pc, #20]	@ (8003c28 <ST7735_prepareBotMenu_v1+0x5c>)
 8003c12:	2175      	movs	r1, #117	@ 0x75
 8003c14:	2004      	movs	r0, #4
 8003c16:	f7fe fa78 	bl	800210a <ST7735_WriteString>
}
 8003c1a:	bf00      	nop
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	0800d51c 	.word	0x0800d51c
 8003c28:	20000474 	.word	0x20000474
 8003c2c:	20000050 	.word	0x20000050

08003c30 <ST7735_prepareBotMenu_v2>:
//*****************************************************************************

//*****************************************************************************
void ST7735_prepareBotMenu_v2 (void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af04      	add	r7, sp, #16
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003c36:	2300      	movs	r3, #0
 8003c38:	607b      	str	r3, [r7, #4]
 8003c3a:	e00a      	b.n	8003c52 <ST7735_prepareBotMenu_v2+0x22>
  {
    ST7735_DrawPixel (x, 104, ST7735_RED);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003c44:	2168      	movs	r1, #104	@ 0x68
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7fe f9b4 	bl	8001fb4 <ST7735_DrawPixel>
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	607b      	str	r3, [r7, #4]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2b9f      	cmp	r3, #159	@ 0x9f
 8003c56:	ddf1      	ble.n	8003c3c <ST7735_prepareBotMenu_v2+0xc>
  }

  snprintf (TX_Buffer, 64, "PRST  TOOL  SETT  PRST");
 8003c58:	4a14      	ldr	r2, [pc, #80]	@ (8003cac <ST7735_prepareBotMenu_v2+0x7c>)
 8003c5a:	2140      	movs	r1, #64	@ 0x40
 8003c5c:	4814      	ldr	r0, [pc, #80]	@ (8003cb0 <ST7735_prepareBotMenu_v2+0x80>)
 8003c5e:	f008 ffe9 	bl	800cc34 <sniprintf>
  ST7735_WriteString (4, 107, TX_Buffer, Font_7x10, ST7735_COLOR565(100, 100, 60), ST7735_BLACK);
 8003c62:	4b14      	ldr	r3, [pc, #80]	@ (8003cb4 <ST7735_prepareBotMenu_v2+0x84>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	9202      	str	r2, [sp, #8]
 8003c68:	f246 3227 	movw	r2, #25383	@ 0x6327
 8003c6c:	9201      	str	r2, [sp, #4]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	9200      	str	r2, [sp, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a0e      	ldr	r2, [pc, #56]	@ (8003cb0 <ST7735_prepareBotMenu_v2+0x80>)
 8003c76:	216b      	movs	r1, #107	@ 0x6b
 8003c78:	2004      	movs	r0, #4
 8003c7a:	f7fe fa46 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "CONF  CONF   OFF  CONF");
 8003c7e:	4a0e      	ldr	r2, [pc, #56]	@ (8003cb8 <ST7735_prepareBotMenu_v2+0x88>)
 8003c80:	2140      	movs	r1, #64	@ 0x40
 8003c82:	480b      	ldr	r0, [pc, #44]	@ (8003cb0 <ST7735_prepareBotMenu_v2+0x80>)
 8003c84:	f008 ffd6 	bl	800cc34 <sniprintf>
  ST7735_WriteString (4, 117, TX_Buffer, Font_7x10, ST7735_COLOR565(100, 100, 60), ST7735_BLACK);
 8003c88:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb4 <ST7735_prepareBotMenu_v2+0x84>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	9202      	str	r2, [sp, #8]
 8003c8e:	f246 3227 	movw	r2, #25383	@ 0x6327
 8003c92:	9201      	str	r2, [sp, #4]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	9200      	str	r2, [sp, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a05      	ldr	r2, [pc, #20]	@ (8003cb0 <ST7735_prepareBotMenu_v2+0x80>)
 8003c9c:	2175      	movs	r1, #117	@ 0x75
 8003c9e:	2004      	movs	r0, #4
 8003ca0:	f7fe fa33 	bl	800210a <ST7735_WriteString>
}
 8003ca4:	bf00      	nop
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	0800d534 	.word	0x0800d534
 8003cb0:	20000474 	.word	0x20000474
 8003cb4:	20000050 	.word	0x20000050
 8003cb8:	0800d54c 	.word	0x0800d54c

08003cbc <ST7735_prepareMenu_0>:
//*****************************************************************************

//*****************************************************************************
void ST7735_prepareMenu_0 (void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af04      	add	r7, sp, #16
  snprintf (TX_Buffer, 64, "LOADING SETTINGS");
 8003cc2:	4a57      	ldr	r2, [pc, #348]	@ (8003e20 <ST7735_prepareMenu_0+0x164>)
 8003cc4:	2140      	movs	r1, #64	@ 0x40
 8003cc6:	4857      	ldr	r0, [pc, #348]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003cc8:	f008 ffb4 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 3, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003ccc:	4b56      	ldr	r3, [pc, #344]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	9202      	str	r2, [sp, #8]
 8003cd2:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003cd6:	9201      	str	r2, [sp, #4]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	9200      	str	r2, [sp, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a51      	ldr	r2, [pc, #324]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003ce0:	2103      	movs	r1, #3
 8003ce2:	200e      	movs	r0, #14
 8003ce4:	f7fe fa11 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "IRON SETT.   -");
 8003ce8:	4a50      	ldr	r2, [pc, #320]	@ (8003e2c <ST7735_prepareMenu_0+0x170>)
 8003cea:	2140      	movs	r1, #64	@ 0x40
 8003cec:	484d      	ldr	r0, [pc, #308]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003cee:	f008 ffa1 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 14, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003cf2:	4b4d      	ldr	r3, [pc, #308]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	9202      	str	r2, [sp, #8]
 8003cf8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003cfc:	9201      	str	r2, [sp, #4]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	9200      	str	r2, [sp, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a47      	ldr	r2, [pc, #284]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d06:	210e      	movs	r1, #14
 8003d08:	200e      	movs	r0, #14
 8003d0a:	f7fe f9fe 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "HOTAIR SETT. -");
 8003d0e:	4a48      	ldr	r2, [pc, #288]	@ (8003e30 <ST7735_prepareMenu_0+0x174>)
 8003d10:	2140      	movs	r1, #64	@ 0x40
 8003d12:	4844      	ldr	r0, [pc, #272]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d14:	f008 ff8e 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 25, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003d18:	4b43      	ldr	r3, [pc, #268]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	9202      	str	r2, [sp, #8]
 8003d1e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003d22:	9201      	str	r2, [sp, #4]
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	9200      	str	r2, [sp, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a3e      	ldr	r2, [pc, #248]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d2c:	2119      	movs	r1, #25
 8003d2e:	200e      	movs	r0, #14
 8003d30:	f7fe f9eb 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "HW SETT.     -");
 8003d34:	4a3f      	ldr	r2, [pc, #252]	@ (8003e34 <ST7735_prepareMenu_0+0x178>)
 8003d36:	2140      	movs	r1, #64	@ 0x40
 8003d38:	483a      	ldr	r0, [pc, #232]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d3a:	f008 ff7b 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 36, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003d3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	9202      	str	r2, [sp, #8]
 8003d44:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003d48:	9201      	str	r2, [sp, #4]
 8003d4a:	685a      	ldr	r2, [r3, #4]
 8003d4c:	9200      	str	r2, [sp, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a34      	ldr	r2, [pc, #208]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d52:	2124      	movs	r1, #36	@ 0x24
 8003d54:	200e      	movs	r0, #14
 8003d56:	f7fe f9d8 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "IRON TOOLS   -");
 8003d5a:	4a37      	ldr	r2, [pc, #220]	@ (8003e38 <ST7735_prepareMenu_0+0x17c>)
 8003d5c:	2140      	movs	r1, #64	@ 0x40
 8003d5e:	4831      	ldr	r0, [pc, #196]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d60:	f008 ff68 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 47, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003d64:	4b30      	ldr	r3, [pc, #192]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	9202      	str	r2, [sp, #8]
 8003d6a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003d6e:	9201      	str	r2, [sp, #4]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	9200      	str	r2, [sp, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a2b      	ldr	r2, [pc, #172]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d78:	212f      	movs	r1, #47	@ 0x2f
 8003d7a:	200e      	movs	r0, #14
 8003d7c:	f7fe f9c5 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "HOTAIR TOOLS -");
 8003d80:	4a2e      	ldr	r2, [pc, #184]	@ (8003e3c <ST7735_prepareMenu_0+0x180>)
 8003d82:	2140      	movs	r1, #64	@ 0x40
 8003d84:	4827      	ldr	r0, [pc, #156]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d86:	f008 ff55 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 58, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003d8a:	4b27      	ldr	r3, [pc, #156]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	9202      	str	r2, [sp, #8]
 8003d90:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003d94:	9201      	str	r2, [sp, #4]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	9200      	str	r2, [sp, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a21      	ldr	r2, [pc, #132]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003d9e:	213a      	movs	r1, #58	@ 0x3a
 8003da0:	200e      	movs	r0, #14
 8003da2:	f7fe f9b2 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "IRON PRES.   -");
 8003da6:	4a26      	ldr	r2, [pc, #152]	@ (8003e40 <ST7735_prepareMenu_0+0x184>)
 8003da8:	2140      	movs	r1, #64	@ 0x40
 8003daa:	481e      	ldr	r0, [pc, #120]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003dac:	f008 ff42 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 69, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003db0:	4b1d      	ldr	r3, [pc, #116]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	9202      	str	r2, [sp, #8]
 8003db6:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003dba:	9201      	str	r2, [sp, #4]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	9200      	str	r2, [sp, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a18      	ldr	r2, [pc, #96]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003dc4:	2145      	movs	r1, #69	@ 0x45
 8003dc6:	200e      	movs	r0, #14
 8003dc8:	f7fe f99f 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "HOTAIR PRES. -");
 8003dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8003e44 <ST7735_prepareMenu_0+0x188>)
 8003dce:	2140      	movs	r1, #64	@ 0x40
 8003dd0:	4814      	ldr	r0, [pc, #80]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003dd2:	f008 ff2f 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 80, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003dd6:	4b14      	ldr	r3, [pc, #80]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	9202      	str	r2, [sp, #8]
 8003ddc:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003de0:	9201      	str	r2, [sp, #4]
 8003de2:	685a      	ldr	r2, [r3, #4]
 8003de4:	9200      	str	r2, [sp, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a0e      	ldr	r2, [pc, #56]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003dea:	2150      	movs	r1, #80	@ 0x50
 8003dec:	200e      	movs	r0, #14
 8003dee:	f7fe f98c 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "VERSION: ");
 8003df2:	4a15      	ldr	r2, [pc, #84]	@ (8003e48 <ST7735_prepareMenu_0+0x18c>)
 8003df4:	2140      	movs	r1, #64	@ 0x40
 8003df6:	480b      	ldr	r0, [pc, #44]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003df8:	f008 ff1c 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 102, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <ST7735_prepareMenu_0+0x16c>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	9202      	str	r2, [sp, #8]
 8003e02:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003e06:	9201      	str	r2, [sp, #4]
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	9200      	str	r2, [sp, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a05      	ldr	r2, [pc, #20]	@ (8003e24 <ST7735_prepareMenu_0+0x168>)
 8003e10:	2166      	movs	r1, #102	@ 0x66
 8003e12:	200e      	movs	r0, #14
 8003e14:	f7fe f979 	bl	800210a <ST7735_WriteString>
}
 8003e18:	bf00      	nop
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	0800d564 	.word	0x0800d564
 8003e24:	20000474 	.word	0x20000474
 8003e28:	20000050 	.word	0x20000050
 8003e2c:	0800d578 	.word	0x0800d578
 8003e30:	0800d588 	.word	0x0800d588
 8003e34:	0800d598 	.word	0x0800d598
 8003e38:	0800d5a8 	.word	0x0800d5a8
 8003e3c:	0800d5b8 	.word	0x0800d5b8
 8003e40:	0800d5c8 	.word	0x0800d5c8
 8003e44:	0800d5d8 	.word	0x0800d5d8
 8003e48:	0800d5e8 	.word	0x0800d5e8

08003e4c <ST7735_prepareMenu_1>:
//*****************************************************************************

//*****************************************************************************
void ST7735_prepareMenu_1 (void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af04      	add	r7, sp, #16
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003e52:	2300      	movs	r3, #0
 8003e54:	607b      	str	r3, [r7, #4]
 8003e56:	e00a      	b.n	8003e6e <ST7735_prepareMenu_1+0x22>
  {
    ST7735_DrawPixel (x, 78, ST7735_RED);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003e60:	214e      	movs	r1, #78	@ 0x4e
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7fe f8a6 	bl	8001fb4 <ST7735_DrawPixel>
  for (int x = 0; x < ST7735_WIDTH; x++)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	607b      	str	r3, [r7, #4]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b9f      	cmp	r3, #159	@ 0x9f
 8003e72:	ddf1      	ble.n	8003e58 <ST7735_prepareMenu_1+0xc>
  }

  ST7735_DrawImage (1, 1, 20, 40, (uint16_t*) IRON_20x40);
 8003e74:	4b42      	ldr	r3, [pc, #264]	@ (8003f80 <ST7735_prepareMenu_1+0x134>)
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	2328      	movs	r3, #40	@ 0x28
 8003e7a:	2214      	movs	r2, #20
 8003e7c:	2101      	movs	r1, #1
 8003e7e:	2001      	movs	r0, #1
 8003e80:	f7fe fa11 	bl	80022a6 <ST7735_DrawImage>
  ST7735_DrawImage (80, 1, 20, 40, (uint16_t*) SMD_20x40);
 8003e84:	4b3f      	ldr	r3, [pc, #252]	@ (8003f84 <ST7735_prepareMenu_1+0x138>)
 8003e86:	9300      	str	r3, [sp, #0]
 8003e88:	2328      	movs	r3, #40	@ 0x28
 8003e8a:	2214      	movs	r2, #20
 8003e8c:	2101      	movs	r1, #1
 8003e8e:	2050      	movs	r0, #80	@ 0x50
 8003e90:	f7fe fa09 	bl	80022a6 <ST7735_DrawImage>

  snprintf (TX_Buffer, 64, "'C");
 8003e94:	4a3c      	ldr	r2, [pc, #240]	@ (8003f88 <ST7735_prepareMenu_1+0x13c>)
 8003e96:	2140      	movs	r1, #64	@ 0x40
 8003e98:	483c      	ldr	r0, [pc, #240]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003e9a:	f008 fecb 	bl	800cc34 <sniprintf>
  ST7735_WriteString (56, 2, TX_Buffer, Font_11x18, ST7735_YELLOW, ST7735_BLACK);
 8003e9e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f90 <ST7735_prepareMenu_1+0x144>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	9202      	str	r2, [sp, #8]
 8003ea4:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8003ea8:	9201      	str	r2, [sp, #4]
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	9200      	str	r2, [sp, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a36      	ldr	r2, [pc, #216]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003eb2:	2102      	movs	r1, #2
 8003eb4:	2038      	movs	r0, #56	@ 0x38
 8003eb6:	f7fe f928 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "F   %%");
 8003eba:	4a36      	ldr	r2, [pc, #216]	@ (8003f94 <ST7735_prepareMenu_1+0x148>)
 8003ebc:	2140      	movs	r1, #64	@ 0x40
 8003ebe:	4833      	ldr	r0, [pc, #204]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003ec0:	f008 feb8 	bl	800cc34 <sniprintf>
  ST7735_WriteString (23, 20, TX_Buffer, Font_11x18, ST7735_CYAN, ST7735_BLACK);
 8003ec4:	4b32      	ldr	r3, [pc, #200]	@ (8003f90 <ST7735_prepareMenu_1+0x144>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	9202      	str	r2, [sp, #8]
 8003eca:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8003ece:	9201      	str	r2, [sp, #4]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	9200      	str	r2, [sp, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a2d      	ldr	r2, [pc, #180]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003ed8:	2114      	movs	r1, #20
 8003eda:	2017      	movs	r0, #23
 8003edc:	f7fe f915 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "'");
 8003ee0:	4a2d      	ldr	r2, [pc, #180]	@ (8003f98 <ST7735_prepareMenu_1+0x14c>)
 8003ee2:	2140      	movs	r1, #64	@ 0x40
 8003ee4:	4829      	ldr	r0, [pc, #164]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003ee6:	f008 fea5 	bl	800cc34 <sniprintf>
  ST7735_WriteString (58, 48, TX_Buffer, Font_16x26, ST7735_GREEN, ST7735_BLACK);
 8003eea:	4b2c      	ldr	r3, [pc, #176]	@ (8003f9c <ST7735_prepareMenu_1+0x150>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	9202      	str	r2, [sp, #8]
 8003ef0:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003ef4:	9201      	str	r2, [sp, #4]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	9200      	str	r2, [sp, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a23      	ldr	r2, [pc, #140]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003efe:	2130      	movs	r1, #48	@ 0x30
 8003f00:	203a      	movs	r0, #58	@ 0x3a
 8003f02:	f7fe f902 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "'C");
 8003f06:	4a20      	ldr	r2, [pc, #128]	@ (8003f88 <ST7735_prepareMenu_1+0x13c>)
 8003f08:	2140      	movs	r1, #64	@ 0x40
 8003f0a:	4820      	ldr	r0, [pc, #128]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003f0c:	f008 fe92 	bl	800cc34 <sniprintf>
  ST7735_WriteString (136, 2, TX_Buffer, Font_11x18, ST7735_YELLOW, ST7735_BLACK);
 8003f10:	4b1f      	ldr	r3, [pc, #124]	@ (8003f90 <ST7735_prepareMenu_1+0x144>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	9202      	str	r2, [sp, #8]
 8003f16:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8003f1a:	9201      	str	r2, [sp, #4]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	9200      	str	r2, [sp, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a1a      	ldr	r2, [pc, #104]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003f24:	2102      	movs	r1, #2
 8003f26:	2088      	movs	r0, #136	@ 0x88
 8003f28:	f7fe f8ef 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "F   %%");
 8003f2c:	4a19      	ldr	r2, [pc, #100]	@ (8003f94 <ST7735_prepareMenu_1+0x148>)
 8003f2e:	2140      	movs	r1, #64	@ 0x40
 8003f30:	4816      	ldr	r0, [pc, #88]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003f32:	f008 fe7f 	bl	800cc34 <sniprintf>
  ST7735_WriteString (103, 20, TX_Buffer, Font_11x18, ST7735_CYAN, ST7735_BLACK);
 8003f36:	4b16      	ldr	r3, [pc, #88]	@ (8003f90 <ST7735_prepareMenu_1+0x144>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	9202      	str	r2, [sp, #8]
 8003f3c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8003f40:	9201      	str	r2, [sp, #4]
 8003f42:	685a      	ldr	r2, [r3, #4]
 8003f44:	9200      	str	r2, [sp, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a10      	ldr	r2, [pc, #64]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003f4a:	2114      	movs	r1, #20
 8003f4c:	2067      	movs	r0, #103	@ 0x67
 8003f4e:	f7fe f8dc 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "'");
 8003f52:	4a11      	ldr	r2, [pc, #68]	@ (8003f98 <ST7735_prepareMenu_1+0x14c>)
 8003f54:	2140      	movs	r1, #64	@ 0x40
 8003f56:	480d      	ldr	r0, [pc, #52]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003f58:	f008 fe6c 	bl	800cc34 <sniprintf>
  ST7735_WriteString (138, 48, TX_Buffer, Font_16x26, ST7735_GREEN, ST7735_BLACK);
 8003f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f9c <ST7735_prepareMenu_1+0x150>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	9202      	str	r2, [sp, #8]
 8003f62:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003f66:	9201      	str	r2, [sp, #4]
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	9200      	str	r2, [sp, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a07      	ldr	r2, [pc, #28]	@ (8003f8c <ST7735_prepareMenu_1+0x140>)
 8003f70:	2130      	movs	r1, #48	@ 0x30
 8003f72:	208a      	movs	r0, #138	@ 0x8a
 8003f74:	f7fe f8c9 	bl	800210a <ST7735_WriteString>
}
 8003f78:	bf00      	nop
 8003f7a:	3708      	adds	r7, #8
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	08010210 	.word	0x08010210
 8003f84:	08010850 	.word	0x08010850
 8003f88:	0800d5f4 	.word	0x0800d5f4
 8003f8c:	20000474 	.word	0x20000474
 8003f90:	20000058 	.word	0x20000058
 8003f94:	0800d5f8 	.word	0x0800d5f8
 8003f98:	0800d600 	.word	0x0800d600
 8003f9c:	20000060 	.word	0x20000060

08003fa0 <ST7735_prepareMenu_3>:
//*****************************************************************************

//*****************************************************************************
void ST7735_prepareMenu_3 (uint8_t max_presets)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b088      	sub	sp, #32
 8003fa4:	af04      	add	r7, sp, #16
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < max_presets; i++)
 8003faa:	2300      	movs	r3, #0
 8003fac:	73fb      	strb	r3, [r7, #15]
 8003fae:	e058      	b.n	8004062 <ST7735_prepareMenu_3+0xc2>

  {
    snprintf (TX_Buffer, 64, "#%1i", i + 1);
 8003fb0:	7bfb      	ldrb	r3, [r7, #15]
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	4a2f      	ldr	r2, [pc, #188]	@ (8004074 <ST7735_prepareMenu_3+0xd4>)
 8003fb6:	2140      	movs	r1, #64	@ 0x40
 8003fb8:	482f      	ldr	r0, [pc, #188]	@ (8004078 <ST7735_prepareMenu_3+0xd8>)
 8003fba:	f008 fe3b 	bl	800cc34 <sniprintf>
    ST7735_WriteString (3, 15 + i * 11, TX_Buffer, Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	0092      	lsls	r2, r2, #2
 8003fc6:	441a      	add	r2, r3
 8003fc8:	0052      	lsls	r2, r2, #1
 8003fca:	4413      	add	r3, r2
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	330f      	adds	r3, #15
 8003fd0:	b299      	uxth	r1, r3
 8003fd2:	4b2a      	ldr	r3, [pc, #168]	@ (800407c <ST7735_prepareMenu_3+0xdc>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	9202      	str	r2, [sp, #8]
 8003fd8:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8003fdc:	9201      	str	r2, [sp, #4]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	9200      	str	r2, [sp, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a24      	ldr	r2, [pc, #144]	@ (8004078 <ST7735_prepareMenu_3+0xd8>)
 8003fe6:	2003      	movs	r0, #3
 8003fe8:	f7fe f88f 	bl	800210a <ST7735_WriteString>

    snprintf (TX_Buffer, 64, "T:");
 8003fec:	4a24      	ldr	r2, [pc, #144]	@ (8004080 <ST7735_prepareMenu_3+0xe0>)
 8003fee:	2140      	movs	r1, #64	@ 0x40
 8003ff0:	4821      	ldr	r0, [pc, #132]	@ (8004078 <ST7735_prepareMenu_3+0xd8>)
 8003ff2:	f008 fe1f 	bl	800cc34 <sniprintf>
    ST7735_WriteString (36, 15 + i * 11, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	0092      	lsls	r2, r2, #2
 8003ffe:	441a      	add	r2, r3
 8004000:	0052      	lsls	r2, r2, #1
 8004002:	4413      	add	r3, r2
 8004004:	b29b      	uxth	r3, r3
 8004006:	330f      	adds	r3, #15
 8004008:	b299      	uxth	r1, r3
 800400a:	4b1c      	ldr	r3, [pc, #112]	@ (800407c <ST7735_prepareMenu_3+0xdc>)
 800400c:	2200      	movs	r2, #0
 800400e:	9202      	str	r2, [sp, #8]
 8004010:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004014:	9201      	str	r2, [sp, #4]
 8004016:	685a      	ldr	r2, [r3, #4]
 8004018:	9200      	str	r2, [sp, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a16      	ldr	r2, [pc, #88]	@ (8004078 <ST7735_prepareMenu_3+0xd8>)
 800401e:	2024      	movs	r0, #36	@ 0x24
 8004020:	f7fe f873 	bl	800210a <ST7735_WriteString>

    snprintf (TX_Buffer, 64, "F:");
 8004024:	4a17      	ldr	r2, [pc, #92]	@ (8004084 <ST7735_prepareMenu_3+0xe4>)
 8004026:	2140      	movs	r1, #64	@ 0x40
 8004028:	4813      	ldr	r0, [pc, #76]	@ (8004078 <ST7735_prepareMenu_3+0xd8>)
 800402a:	f008 fe03 	bl	800cc34 <sniprintf>
    ST7735_WriteString (111, 15 + i * 11, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800402e:	7bfb      	ldrb	r3, [r7, #15]
 8004030:	b29b      	uxth	r3, r3
 8004032:	461a      	mov	r2, r3
 8004034:	0092      	lsls	r2, r2, #2
 8004036:	441a      	add	r2, r3
 8004038:	0052      	lsls	r2, r2, #1
 800403a:	4413      	add	r3, r2
 800403c:	b29b      	uxth	r3, r3
 800403e:	330f      	adds	r3, #15
 8004040:	b299      	uxth	r1, r3
 8004042:	4b0e      	ldr	r3, [pc, #56]	@ (800407c <ST7735_prepareMenu_3+0xdc>)
 8004044:	2200      	movs	r2, #0
 8004046:	9202      	str	r2, [sp, #8]
 8004048:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800404c:	9201      	str	r2, [sp, #4]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	9200      	str	r2, [sp, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a08      	ldr	r2, [pc, #32]	@ (8004078 <ST7735_prepareMenu_3+0xd8>)
 8004056:	206f      	movs	r0, #111	@ 0x6f
 8004058:	f7fe f857 	bl	800210a <ST7735_WriteString>
  for (uint8_t i = 0; i < max_presets; i++)
 800405c:	7bfb      	ldrb	r3, [r7, #15]
 800405e:	3301      	adds	r3, #1
 8004060:	73fb      	strb	r3, [r7, #15]
 8004062:	7bfa      	ldrb	r2, [r7, #15]
 8004064:	79fb      	ldrb	r3, [r7, #7]
 8004066:	429a      	cmp	r2, r3
 8004068:	d3a2      	bcc.n	8003fb0 <ST7735_prepareMenu_3+0x10>
  }
}
 800406a:	bf00      	nop
 800406c:	bf00      	nop
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	0800d604 	.word	0x0800d604
 8004078:	20000474 	.word	0x20000474
 800407c:	20000050 	.word	0x20000050
 8004080:	0800d60c 	.word	0x0800d60c
 8004084:	0800d610 	.word	0x0800d610

08004088 <ST7735_prepareMenu_5>:
//*****************************************************************************

//*****************************************************************************
void ST7735_prepareMenu_5 (void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af04      	add	r7, sp, #16
  snprintf (TX_Buffer, 64, "TOOL:");
 800408e:	4a4d      	ldr	r2, [pc, #308]	@ (80041c4 <ST7735_prepareMenu_5+0x13c>)
 8004090:	2140      	movs	r1, #64	@ 0x40
 8004092:	484d      	ldr	r0, [pc, #308]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 8004094:	f008 fdce 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 4, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004098:	4b4c      	ldr	r3, [pc, #304]	@ (80041cc <ST7735_prepareMenu_5+0x144>)
 800409a:	2200      	movs	r2, #0
 800409c:	9202      	str	r2, [sp, #8]
 800409e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80040a2:	9201      	str	r2, [sp, #4]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	9200      	str	r2, [sp, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a47      	ldr	r2, [pc, #284]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 80040ac:	2104      	movs	r1, #4
 80040ae:	200e      	movs	r0, #14
 80040b0:	f7fe f82b 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "P: ");
 80040b4:	4a46      	ldr	r2, [pc, #280]	@ (80041d0 <ST7735_prepareMenu_5+0x148>)
 80040b6:	2140      	movs	r1, #64	@ 0x40
 80040b8:	4843      	ldr	r0, [pc, #268]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 80040ba:	f008 fdbb 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 15, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80040be:	4b43      	ldr	r3, [pc, #268]	@ (80041cc <ST7735_prepareMenu_5+0x144>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	9202      	str	r2, [sp, #8]
 80040c4:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80040c8:	9201      	str	r2, [sp, #4]
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	9200      	str	r2, [sp, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a3d      	ldr	r2, [pc, #244]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 80040d2:	210f      	movs	r1, #15
 80040d4:	200e      	movs	r0, #14
 80040d6:	f7fe f818 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "I: ");
 80040da:	4a3e      	ldr	r2, [pc, #248]	@ (80041d4 <ST7735_prepareMenu_5+0x14c>)
 80040dc:	2140      	movs	r1, #64	@ 0x40
 80040de:	483a      	ldr	r0, [pc, #232]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 80040e0:	f008 fda8 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 26, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80040e4:	4b39      	ldr	r3, [pc, #228]	@ (80041cc <ST7735_prepareMenu_5+0x144>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	9202      	str	r2, [sp, #8]
 80040ea:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80040ee:	9201      	str	r2, [sp, #4]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	9200      	str	r2, [sp, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a34      	ldr	r2, [pc, #208]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 80040f8:	211a      	movs	r1, #26
 80040fa:	200e      	movs	r0, #14
 80040fc:	f7fe f805 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "D: ");
 8004100:	4a35      	ldr	r2, [pc, #212]	@ (80041d8 <ST7735_prepareMenu_5+0x150>)
 8004102:	2140      	movs	r1, #64	@ 0x40
 8004104:	4830      	ldr	r0, [pc, #192]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 8004106:	f008 fd95 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 37, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800410a:	4b30      	ldr	r3, [pc, #192]	@ (80041cc <ST7735_prepareMenu_5+0x144>)
 800410c:	2200      	movs	r2, #0
 800410e:	9202      	str	r2, [sp, #8]
 8004110:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004114:	9201      	str	r2, [sp, #4]
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	9200      	str	r2, [sp, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a2a      	ldr	r2, [pc, #168]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 800411e:	2125      	movs	r1, #37	@ 0x25
 8004120:	200e      	movs	r0, #14
 8004122:	f7fd fff2 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "ADC ($   'C):");
 8004126:	4a2d      	ldr	r2, [pc, #180]	@ (80041dc <ST7735_prepareMenu_5+0x154>)
 8004128:	2140      	movs	r1, #64	@ 0x40
 800412a:	4827      	ldr	r0, [pc, #156]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 800412c:	f008 fd82 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 48, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004130:	4b26      	ldr	r3, [pc, #152]	@ (80041cc <ST7735_prepareMenu_5+0x144>)
 8004132:	2200      	movs	r2, #0
 8004134:	9202      	str	r2, [sp, #8]
 8004136:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800413a:	9201      	str	r2, [sp, #4]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	9200      	str	r2, [sp, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a21      	ldr	r2, [pc, #132]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 8004144:	2130      	movs	r1, #48	@ 0x30
 8004146:	200e      	movs	r0, #14
 8004148:	f7fd ffdf 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "ADC ($   'C):");
 800414c:	4a23      	ldr	r2, [pc, #140]	@ (80041dc <ST7735_prepareMenu_5+0x154>)
 800414e:	2140      	movs	r1, #64	@ 0x40
 8004150:	481d      	ldr	r0, [pc, #116]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 8004152:	f008 fd6f 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 59, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004156:	4b1d      	ldr	r3, [pc, #116]	@ (80041cc <ST7735_prepareMenu_5+0x144>)
 8004158:	2200      	movs	r2, #0
 800415a:	9202      	str	r2, [sp, #8]
 800415c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004160:	9201      	str	r2, [sp, #4]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	9200      	str	r2, [sp, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a17      	ldr	r2, [pc, #92]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 800416a:	213b      	movs	r1, #59	@ 0x3b
 800416c:	200e      	movs	r0, #14
 800416e:	f7fd ffcc 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "ADC ($   'C):");
 8004172:	4a1a      	ldr	r2, [pc, #104]	@ (80041dc <ST7735_prepareMenu_5+0x154>)
 8004174:	2140      	movs	r1, #64	@ 0x40
 8004176:	4814      	ldr	r0, [pc, #80]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 8004178:	f008 fd5c 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 70, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800417c:	4b13      	ldr	r3, [pc, #76]	@ (80041cc <ST7735_prepareMenu_5+0x144>)
 800417e:	2200      	movs	r2, #0
 8004180:	9202      	str	r2, [sp, #8]
 8004182:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004186:	9201      	str	r2, [sp, #4]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	9200      	str	r2, [sp, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a0e      	ldr	r2, [pc, #56]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 8004190:	2146      	movs	r1, #70	@ 0x46
 8004192:	200e      	movs	r0, #14
 8004194:	f7fd ffb9 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "ADC ($   'C):");
 8004198:	4a10      	ldr	r2, [pc, #64]	@ (80041dc <ST7735_prepareMenu_5+0x154>)
 800419a:	2140      	movs	r1, #64	@ 0x40
 800419c:	480a      	ldr	r0, [pc, #40]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 800419e:	f008 fd49 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 81, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80041a2:	4b0a      	ldr	r3, [pc, #40]	@ (80041cc <ST7735_prepareMenu_5+0x144>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	9202      	str	r2, [sp, #8]
 80041a8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80041ac:	9201      	str	r2, [sp, #4]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	9200      	str	r2, [sp, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a04      	ldr	r2, [pc, #16]	@ (80041c8 <ST7735_prepareMenu_5+0x140>)
 80041b6:	2151      	movs	r1, #81	@ 0x51
 80041b8:	200e      	movs	r0, #14
 80041ba:	f7fd ffa6 	bl	800210a <ST7735_WriteString>
}
 80041be:	bf00      	nop
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	0800d614 	.word	0x0800d614
 80041c8:	20000474 	.word	0x20000474
 80041cc:	20000050 	.word	0x20000050
 80041d0:	0800d61c 	.word	0x0800d61c
 80041d4:	0800d620 	.word	0x0800d620
 80041d8:	0800d624 	.word	0x0800d624
 80041dc:	0800d628 	.word	0x0800d628

080041e0 <ST7735_showMenu_0>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showMenu_0 (void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af04      	add	r7, sp, #16
  snprintf (TX_Buffer, 64, "%06d", VERSION);
 80041e6:	4ba3      	ldr	r3, [pc, #652]	@ (8004474 <ST7735_showMenu_0+0x294>)
 80041e8:	4aa3      	ldr	r2, [pc, #652]	@ (8004478 <ST7735_showMenu_0+0x298>)
 80041ea:	2140      	movs	r1, #64	@ 0x40
 80041ec:	48a3      	ldr	r0, [pc, #652]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80041ee:	f008 fd21 	bl	800cc34 <sniprintf>
  ST7735_WriteString (105, 102, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80041f2:	4ba3      	ldr	r3, [pc, #652]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	9202      	str	r2, [sp, #8]
 80041f8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80041fc:	9201      	str	r2, [sp, #4]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	9200      	str	r2, [sp, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a9d      	ldr	r2, [pc, #628]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004206:	2166      	movs	r1, #102	@ 0x66
 8004208:	2069      	movs	r0, #105	@ 0x69
 800420a:	f7fd ff7e 	bl	800210a <ST7735_WriteString>

  if (flag_EEPROM_IRON_SETTINGS_OK)
 800420e:	4b9d      	ldr	r3, [pc, #628]	@ (8004484 <ST7735_showMenu_0+0x2a4>)
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	d013      	beq.n	8004240 <ST7735_showMenu_0+0x60>
  {
    snprintf (TX_Buffer, 64, " OK");
 8004218:	4a9b      	ldr	r2, [pc, #620]	@ (8004488 <ST7735_showMenu_0+0x2a8>)
 800421a:	2140      	movs	r1, #64	@ 0x40
 800421c:	4897      	ldr	r0, [pc, #604]	@ (800447c <ST7735_showMenu_0+0x29c>)
 800421e:	f008 fd09 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 14, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004222:	4b97      	ldr	r3, [pc, #604]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 8004224:	2200      	movs	r2, #0
 8004226:	9202      	str	r2, [sp, #8]
 8004228:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800422c:	9201      	str	r2, [sp, #4]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	9200      	str	r2, [sp, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a91      	ldr	r2, [pc, #580]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004236:	210e      	movs	r1, #14
 8004238:	2070      	movs	r0, #112	@ 0x70
 800423a:	f7fd ff66 	bl	800210a <ST7735_WriteString>
 800423e:	e012      	b.n	8004266 <ST7735_showMenu_0+0x86>
  }
  else
  {
    snprintf (TX_Buffer, 64, " FAIL");
 8004240:	4a92      	ldr	r2, [pc, #584]	@ (800448c <ST7735_showMenu_0+0x2ac>)
 8004242:	2140      	movs	r1, #64	@ 0x40
 8004244:	488d      	ldr	r0, [pc, #564]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004246:	f008 fcf5 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 14, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800424a:	4b8d      	ldr	r3, [pc, #564]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 800424c:	2200      	movs	r2, #0
 800424e:	9202      	str	r2, [sp, #8]
 8004250:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004254:	9201      	str	r2, [sp, #4]
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	9200      	str	r2, [sp, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a87      	ldr	r2, [pc, #540]	@ (800447c <ST7735_showMenu_0+0x29c>)
 800425e:	210e      	movs	r1, #14
 8004260:	2070      	movs	r0, #112	@ 0x70
 8004262:	f7fd ff52 	bl	800210a <ST7735_WriteString>
  }
  HAL_Delay (100);
 8004266:	2064      	movs	r0, #100	@ 0x64
 8004268:	f003 fbb8 	bl	80079dc <HAL_Delay>

  if (flag_EEPROM_HOTAIR_SETTINGS_OK)
 800426c:	4b88      	ldr	r3, [pc, #544]	@ (8004490 <ST7735_showMenu_0+0x2b0>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d013      	beq.n	800429e <ST7735_showMenu_0+0xbe>
  {
    snprintf (TX_Buffer, 64, " OK");
 8004276:	4a84      	ldr	r2, [pc, #528]	@ (8004488 <ST7735_showMenu_0+0x2a8>)
 8004278:	2140      	movs	r1, #64	@ 0x40
 800427a:	4880      	ldr	r0, [pc, #512]	@ (800447c <ST7735_showMenu_0+0x29c>)
 800427c:	f008 fcda 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 25, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004280:	4b7f      	ldr	r3, [pc, #508]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 8004282:	2200      	movs	r2, #0
 8004284:	9202      	str	r2, [sp, #8]
 8004286:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800428a:	9201      	str	r2, [sp, #4]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	9200      	str	r2, [sp, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a7a      	ldr	r2, [pc, #488]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004294:	2119      	movs	r1, #25
 8004296:	2070      	movs	r0, #112	@ 0x70
 8004298:	f7fd ff37 	bl	800210a <ST7735_WriteString>
 800429c:	e012      	b.n	80042c4 <ST7735_showMenu_0+0xe4>
  }
  else
  {
    snprintf (TX_Buffer, 64, " FAIL");
 800429e:	4a7b      	ldr	r2, [pc, #492]	@ (800448c <ST7735_showMenu_0+0x2ac>)
 80042a0:	2140      	movs	r1, #64	@ 0x40
 80042a2:	4876      	ldr	r0, [pc, #472]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80042a4:	f008 fcc6 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 25, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80042a8:	4b75      	ldr	r3, [pc, #468]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	9202      	str	r2, [sp, #8]
 80042ae:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80042b2:	9201      	str	r2, [sp, #4]
 80042b4:	685a      	ldr	r2, [r3, #4]
 80042b6:	9200      	str	r2, [sp, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a70      	ldr	r2, [pc, #448]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80042bc:	2119      	movs	r1, #25
 80042be:	2070      	movs	r0, #112	@ 0x70
 80042c0:	f7fd ff23 	bl	800210a <ST7735_WriteString>
  }
  HAL_Delay (100);
 80042c4:	2064      	movs	r0, #100	@ 0x64
 80042c6:	f003 fb89 	bl	80079dc <HAL_Delay>

  if (flag_EEPROM_HW_SETTINGS_OK)
 80042ca:	4b72      	ldr	r3, [pc, #456]	@ (8004494 <ST7735_showMenu_0+0x2b4>)
 80042cc:	781b      	ldrb	r3, [r3, #0]
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d013      	beq.n	80042fc <ST7735_showMenu_0+0x11c>
  {
    snprintf (TX_Buffer, 64, " OK");
 80042d4:	4a6c      	ldr	r2, [pc, #432]	@ (8004488 <ST7735_showMenu_0+0x2a8>)
 80042d6:	2140      	movs	r1, #64	@ 0x40
 80042d8:	4868      	ldr	r0, [pc, #416]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80042da:	f008 fcab 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 36, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80042de:	4b68      	ldr	r3, [pc, #416]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	9202      	str	r2, [sp, #8]
 80042e4:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80042e8:	9201      	str	r2, [sp, #4]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	9200      	str	r2, [sp, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a62      	ldr	r2, [pc, #392]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80042f2:	2124      	movs	r1, #36	@ 0x24
 80042f4:	2070      	movs	r0, #112	@ 0x70
 80042f6:	f7fd ff08 	bl	800210a <ST7735_WriteString>
 80042fa:	e012      	b.n	8004322 <ST7735_showMenu_0+0x142>
  }
  else
  {
    snprintf (TX_Buffer, 64, " FAIL");
 80042fc:	4a63      	ldr	r2, [pc, #396]	@ (800448c <ST7735_showMenu_0+0x2ac>)
 80042fe:	2140      	movs	r1, #64	@ 0x40
 8004300:	485e      	ldr	r0, [pc, #376]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004302:	f008 fc97 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 36, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004306:	4b5e      	ldr	r3, [pc, #376]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 8004308:	2200      	movs	r2, #0
 800430a:	9202      	str	r2, [sp, #8]
 800430c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004310:	9201      	str	r2, [sp, #4]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	9200      	str	r2, [sp, #0]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a58      	ldr	r2, [pc, #352]	@ (800447c <ST7735_showMenu_0+0x29c>)
 800431a:	2124      	movs	r1, #36	@ 0x24
 800431c:	2070      	movs	r0, #112	@ 0x70
 800431e:	f7fd fef4 	bl	800210a <ST7735_WriteString>
  }
  HAL_Delay (100);
 8004322:	2064      	movs	r0, #100	@ 0x64
 8004324:	f003 fb5a 	bl	80079dc <HAL_Delay>

  if (flag_EEPROM_IRON_TOOLS_OK)
 8004328:	4b5b      	ldr	r3, [pc, #364]	@ (8004498 <ST7735_showMenu_0+0x2b8>)
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d013      	beq.n	800435a <ST7735_showMenu_0+0x17a>
  {
    snprintf (TX_Buffer, 64, " OK");
 8004332:	4a55      	ldr	r2, [pc, #340]	@ (8004488 <ST7735_showMenu_0+0x2a8>)
 8004334:	2140      	movs	r1, #64	@ 0x40
 8004336:	4851      	ldr	r0, [pc, #324]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004338:	f008 fc7c 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 47, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800433c:	4b50      	ldr	r3, [pc, #320]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 800433e:	2200      	movs	r2, #0
 8004340:	9202      	str	r2, [sp, #8]
 8004342:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004346:	9201      	str	r2, [sp, #4]
 8004348:	685a      	ldr	r2, [r3, #4]
 800434a:	9200      	str	r2, [sp, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a4b      	ldr	r2, [pc, #300]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004350:	212f      	movs	r1, #47	@ 0x2f
 8004352:	2070      	movs	r0, #112	@ 0x70
 8004354:	f7fd fed9 	bl	800210a <ST7735_WriteString>
 8004358:	e012      	b.n	8004380 <ST7735_showMenu_0+0x1a0>
  }
  else
  {
    snprintf (TX_Buffer, 64, " FAIL");
 800435a:	4a4c      	ldr	r2, [pc, #304]	@ (800448c <ST7735_showMenu_0+0x2ac>)
 800435c:	2140      	movs	r1, #64	@ 0x40
 800435e:	4847      	ldr	r0, [pc, #284]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004360:	f008 fc68 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 47, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004364:	4b46      	ldr	r3, [pc, #280]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 8004366:	2200      	movs	r2, #0
 8004368:	9202      	str	r2, [sp, #8]
 800436a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800436e:	9201      	str	r2, [sp, #4]
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	9200      	str	r2, [sp, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a41      	ldr	r2, [pc, #260]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004378:	212f      	movs	r1, #47	@ 0x2f
 800437a:	2070      	movs	r0, #112	@ 0x70
 800437c:	f7fd fec5 	bl	800210a <ST7735_WriteString>
  }
  HAL_Delay (100);
 8004380:	2064      	movs	r0, #100	@ 0x64
 8004382:	f003 fb2b 	bl	80079dc <HAL_Delay>

  if (flag_EEPROM_HOTAIR_TOOLS_OK)
 8004386:	4b45      	ldr	r3, [pc, #276]	@ (800449c <ST7735_showMenu_0+0x2bc>)
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	d013      	beq.n	80043b8 <ST7735_showMenu_0+0x1d8>
  {
    snprintf (TX_Buffer, 64, " OK");
 8004390:	4a3d      	ldr	r2, [pc, #244]	@ (8004488 <ST7735_showMenu_0+0x2a8>)
 8004392:	2140      	movs	r1, #64	@ 0x40
 8004394:	4839      	ldr	r0, [pc, #228]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004396:	f008 fc4d 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 58, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800439a:	4b39      	ldr	r3, [pc, #228]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 800439c:	2200      	movs	r2, #0
 800439e:	9202      	str	r2, [sp, #8]
 80043a0:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80043a4:	9201      	str	r2, [sp, #4]
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	9200      	str	r2, [sp, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a33      	ldr	r2, [pc, #204]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80043ae:	213a      	movs	r1, #58	@ 0x3a
 80043b0:	2070      	movs	r0, #112	@ 0x70
 80043b2:	f7fd feaa 	bl	800210a <ST7735_WriteString>
 80043b6:	e012      	b.n	80043de <ST7735_showMenu_0+0x1fe>
  }
  else
  {
    snprintf (TX_Buffer, 64, " FAIL");
 80043b8:	4a34      	ldr	r2, [pc, #208]	@ (800448c <ST7735_showMenu_0+0x2ac>)
 80043ba:	2140      	movs	r1, #64	@ 0x40
 80043bc:	482f      	ldr	r0, [pc, #188]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80043be:	f008 fc39 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 58, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80043c2:	4b2f      	ldr	r3, [pc, #188]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	9202      	str	r2, [sp, #8]
 80043c8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80043cc:	9201      	str	r2, [sp, #4]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	9200      	str	r2, [sp, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a29      	ldr	r2, [pc, #164]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80043d6:	213a      	movs	r1, #58	@ 0x3a
 80043d8:	2070      	movs	r0, #112	@ 0x70
 80043da:	f7fd fe96 	bl	800210a <ST7735_WriteString>
  }
  HAL_Delay (100);
 80043de:	2064      	movs	r0, #100	@ 0x64
 80043e0:	f003 fafc 	bl	80079dc <HAL_Delay>

  if (flag_EEPROM_IRON_PRESETS_OK)
 80043e4:	4b2e      	ldr	r3, [pc, #184]	@ (80044a0 <ST7735_showMenu_0+0x2c0>)
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d013      	beq.n	8004416 <ST7735_showMenu_0+0x236>
  {
    snprintf (TX_Buffer, 64, " OK");
 80043ee:	4a26      	ldr	r2, [pc, #152]	@ (8004488 <ST7735_showMenu_0+0x2a8>)
 80043f0:	2140      	movs	r1, #64	@ 0x40
 80043f2:	4822      	ldr	r0, [pc, #136]	@ (800447c <ST7735_showMenu_0+0x29c>)
 80043f4:	f008 fc1e 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 69, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80043f8:	4b21      	ldr	r3, [pc, #132]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	9202      	str	r2, [sp, #8]
 80043fe:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004402:	9201      	str	r2, [sp, #4]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	9200      	str	r2, [sp, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a1c      	ldr	r2, [pc, #112]	@ (800447c <ST7735_showMenu_0+0x29c>)
 800440c:	2145      	movs	r1, #69	@ 0x45
 800440e:	2070      	movs	r0, #112	@ 0x70
 8004410:	f7fd fe7b 	bl	800210a <ST7735_WriteString>
 8004414:	e012      	b.n	800443c <ST7735_showMenu_0+0x25c>
  }
  else
  {
    snprintf (TX_Buffer, 64, " FAIL");
 8004416:	4a1d      	ldr	r2, [pc, #116]	@ (800448c <ST7735_showMenu_0+0x2ac>)
 8004418:	2140      	movs	r1, #64	@ 0x40
 800441a:	4818      	ldr	r0, [pc, #96]	@ (800447c <ST7735_showMenu_0+0x29c>)
 800441c:	f008 fc0a 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 69, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004420:	4b17      	ldr	r3, [pc, #92]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 8004422:	2200      	movs	r2, #0
 8004424:	9202      	str	r2, [sp, #8]
 8004426:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800442a:	9201      	str	r2, [sp, #4]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	9200      	str	r2, [sp, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a12      	ldr	r2, [pc, #72]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004434:	2145      	movs	r1, #69	@ 0x45
 8004436:	2070      	movs	r0, #112	@ 0x70
 8004438:	f7fd fe67 	bl	800210a <ST7735_WriteString>
  }
  HAL_Delay (100);
 800443c:	2064      	movs	r0, #100	@ 0x64
 800443e:	f003 facd 	bl	80079dc <HAL_Delay>

  if (flag_EEPROM_HOTAIR_PRESETS_OK)
 8004442:	4b18      	ldr	r3, [pc, #96]	@ (80044a4 <ST7735_showMenu_0+0x2c4>)
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b00      	cmp	r3, #0
 800444a:	d02d      	beq.n	80044a8 <ST7735_showMenu_0+0x2c8>
  {
    snprintf (TX_Buffer, 64, " OK");
 800444c:	4a0e      	ldr	r2, [pc, #56]	@ (8004488 <ST7735_showMenu_0+0x2a8>)
 800444e:	2140      	movs	r1, #64	@ 0x40
 8004450:	480a      	ldr	r0, [pc, #40]	@ (800447c <ST7735_showMenu_0+0x29c>)
 8004452:	f008 fbef 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 80, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004456:	4b0a      	ldr	r3, [pc, #40]	@ (8004480 <ST7735_showMenu_0+0x2a0>)
 8004458:	2200      	movs	r2, #0
 800445a:	9202      	str	r2, [sp, #8]
 800445c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004460:	9201      	str	r2, [sp, #4]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	9200      	str	r2, [sp, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a04      	ldr	r2, [pc, #16]	@ (800447c <ST7735_showMenu_0+0x29c>)
 800446a:	2150      	movs	r1, #80	@ 0x50
 800446c:	2070      	movs	r0, #112	@ 0x70
 800446e:	f7fd fe4c 	bl	800210a <ST7735_WriteString>
 8004472:	e02c      	b.n	80044ce <ST7735_showMenu_0+0x2ee>
 8004474:	0003d558 	.word	0x0003d558
 8004478:	0800d638 	.word	0x0800d638
 800447c:	20000474 	.word	0x20000474
 8004480:	20000050 	.word	0x20000050
 8004484:	20000466 	.word	0x20000466
 8004488:	0800d640 	.word	0x0800d640
 800448c:	0800d644 	.word	0x0800d644
 8004490:	20000467 	.word	0x20000467
 8004494:	20000468 	.word	0x20000468
 8004498:	20000469 	.word	0x20000469
 800449c:	2000046a 	.word	0x2000046a
 80044a0:	2000046b 	.word	0x2000046b
 80044a4:	2000046c 	.word	0x2000046c
  }
  else
  {
    snprintf (TX_Buffer, 64, " FAIL");
 80044a8:	4a1a      	ldr	r2, [pc, #104]	@ (8004514 <ST7735_showMenu_0+0x334>)
 80044aa:	2140      	movs	r1, #64	@ 0x40
 80044ac:	481a      	ldr	r0, [pc, #104]	@ (8004518 <ST7735_showMenu_0+0x338>)
 80044ae:	f008 fbc1 	bl	800cc34 <sniprintf>
    ST7735_WriteString (112, 80, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80044b2:	4b1a      	ldr	r3, [pc, #104]	@ (800451c <ST7735_showMenu_0+0x33c>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	9202      	str	r2, [sp, #8]
 80044b8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80044bc:	9201      	str	r2, [sp, #4]
 80044be:	685a      	ldr	r2, [r3, #4]
 80044c0:	9200      	str	r2, [sp, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a14      	ldr	r2, [pc, #80]	@ (8004518 <ST7735_showMenu_0+0x338>)
 80044c6:	2150      	movs	r1, #80	@ 0x50
 80044c8:	2070      	movs	r0, #112	@ 0x70
 80044ca:	f7fd fe1e 	bl	800210a <ST7735_WriteString>
  }

  // *** Loading parameters ***********
  IRON_set_temp = IRON_presets[0].temp;
 80044ce:	4b14      	ldr	r3, [pc, #80]	@ (8004520 <ST7735_showMenu_0+0x340>)
 80044d0:	881a      	ldrh	r2, [r3, #0]
 80044d2:	4b14      	ldr	r3, [pc, #80]	@ (8004524 <ST7735_showMenu_0+0x344>)
 80044d4:	801a      	strh	r2, [r3, #0]
  IRON_blow = IRON_presets[0].flow;
 80044d6:	4b12      	ldr	r3, [pc, #72]	@ (8004520 <ST7735_showMenu_0+0x340>)
 80044d8:	885a      	ldrh	r2, [r3, #2]
 80044da:	4b13      	ldr	r3, [pc, #76]	@ (8004528 <ST7735_showMenu_0+0x348>)
 80044dc:	801a      	strh	r2, [r3, #0]

  HOTAIR_set_temp = HOTAIR_presets[0].temp;
 80044de:	4b13      	ldr	r3, [pc, #76]	@ (800452c <ST7735_showMenu_0+0x34c>)
 80044e0:	881a      	ldrh	r2, [r3, #0]
 80044e2:	4b13      	ldr	r3, [pc, #76]	@ (8004530 <ST7735_showMenu_0+0x350>)
 80044e4:	801a      	strh	r2, [r3, #0]
  HOTAIR_blow = HOTAIR_presets[0].flow;
 80044e6:	4b11      	ldr	r3, [pc, #68]	@ (800452c <ST7735_showMenu_0+0x34c>)
 80044e8:	885a      	ldrh	r2, [r3, #2]
 80044ea:	4b12      	ldr	r3, [pc, #72]	@ (8004534 <ST7735_showMenu_0+0x354>)
 80044ec:	801a      	strh	r2, [r3, #0]
  // **********************************

  if ((HAL_GetTick () - time_stamp) > LOADING_SCREEN_TIME)
 80044ee:	f003 fa69 	bl	80079c4 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	4b10      	ldr	r3, [pc, #64]	@ (8004538 <ST7735_showMenu_0+0x358>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80044fe:	4293      	cmp	r3, r2
 8004500:	d905      	bls.n	800450e <ST7735_showMenu_0+0x32e>
  {
    flag_changeMenu = true;
 8004502:	4b0e      	ldr	r3, [pc, #56]	@ (800453c <ST7735_showMenu_0+0x35c>)
 8004504:	2201      	movs	r2, #1
 8004506:	701a      	strb	r2, [r3, #0]
    menu = 1;
 8004508:	4b0d      	ldr	r3, [pc, #52]	@ (8004540 <ST7735_showMenu_0+0x360>)
 800450a:	2201      	movs	r2, #1
 800450c:	701a      	strb	r2, [r3, #0]
  }
}
 800450e:	bf00      	nop
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	0800d644 	.word	0x0800d644
 8004518:	20000474 	.word	0x20000474
 800451c:	20000050 	.word	0x20000050
 8004520:	200005a4 	.word	0x200005a4
 8004524:	2000054c 	.word	0x2000054c
 8004528:	20000554 	.word	0x20000554
 800452c:	200005b0 	.word	0x200005b0
 8004530:	20000556 	.word	0x20000556
 8004534:	20000560 	.word	0x20000560
 8004538:	20000564 	.word	0x20000564
 800453c:	20000238 	.word	0x20000238
 8004540:	20000246 	.word	0x20000246

08004544 <ST7735_showMenu_1>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showMenu_1 (void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af04      	add	r7, sp, #16
  if (!flag_change_IRON_preset)
 800454a:	4ba0      	ldr	r3, [pc, #640]	@ (80047cc <ST7735_showMenu_1+0x288>)
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	b2db      	uxtb	r3, r3
 8004550:	f083 0301 	eor.w	r3, r3, #1
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d024      	beq.n	80045a4 <ST7735_showMenu_1+0x60>
  {
    if (flag_IRON_select_fun)
 800455a:	4b9d      	ldr	r3, [pc, #628]	@ (80047d0 <ST7735_showMenu_1+0x28c>)
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00f      	beq.n	8004584 <ST7735_showMenu_1+0x40>
    {
      encoder_uploader (&htim3, &flag_reload_TIM3, &IRON_blow, IRON.min_flow, IRON.max_flow, IRON.step_flow);
 8004564:	4b9b      	ldr	r3, [pc, #620]	@ (80047d4 <ST7735_showMenu_1+0x290>)
 8004566:	88d9      	ldrh	r1, [r3, #6]
 8004568:	4b9a      	ldr	r3, [pc, #616]	@ (80047d4 <ST7735_showMenu_1+0x290>)
 800456a:	891b      	ldrh	r3, [r3, #8]
 800456c:	4a99      	ldr	r2, [pc, #612]	@ (80047d4 <ST7735_showMenu_1+0x290>)
 800456e:	8952      	ldrh	r2, [r2, #10]
 8004570:	b2d2      	uxtb	r2, r2
 8004572:	9201      	str	r2, [sp, #4]
 8004574:	9300      	str	r3, [sp, #0]
 8004576:	460b      	mov	r3, r1
 8004578:	4a97      	ldr	r2, [pc, #604]	@ (80047d8 <ST7735_showMenu_1+0x294>)
 800457a:	4998      	ldr	r1, [pc, #608]	@ (80047dc <ST7735_showMenu_1+0x298>)
 800457c:	4898      	ldr	r0, [pc, #608]	@ (80047e0 <ST7735_showMenu_1+0x29c>)
 800457e:	f002 fa31 	bl	80069e4 <encoder_uploader>
 8004582:	e025      	b.n	80045d0 <ST7735_showMenu_1+0x8c>
    }
    else
    {
      encoder_uploader (&htim3, &flag_reload_TIM3, &IRON_set_temp, IRON.min_temp, IRON.max_temp, IRON.step_temp);
 8004584:	4b93      	ldr	r3, [pc, #588]	@ (80047d4 <ST7735_showMenu_1+0x290>)
 8004586:	8819      	ldrh	r1, [r3, #0]
 8004588:	4b92      	ldr	r3, [pc, #584]	@ (80047d4 <ST7735_showMenu_1+0x290>)
 800458a:	885b      	ldrh	r3, [r3, #2]
 800458c:	4a91      	ldr	r2, [pc, #580]	@ (80047d4 <ST7735_showMenu_1+0x290>)
 800458e:	8892      	ldrh	r2, [r2, #4]
 8004590:	b2d2      	uxtb	r2, r2
 8004592:	9201      	str	r2, [sp, #4]
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	460b      	mov	r3, r1
 8004598:	4a92      	ldr	r2, [pc, #584]	@ (80047e4 <ST7735_showMenu_1+0x2a0>)
 800459a:	4990      	ldr	r1, [pc, #576]	@ (80047dc <ST7735_showMenu_1+0x298>)
 800459c:	4890      	ldr	r0, [pc, #576]	@ (80047e0 <ST7735_showMenu_1+0x29c>)
 800459e:	f002 fa21 	bl	80069e4 <encoder_uploader>
 80045a2:	e015      	b.n	80045d0 <ST7735_showMenu_1+0x8c>
    }
  }
  else
  {
    IRON_set_temp = IRON_presets[IRON_preset_number].temp;
 80045a4:	4b90      	ldr	r3, [pc, #576]	@ (80047e8 <ST7735_showMenu_1+0x2a4>)
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	461a      	mov	r2, r3
 80045aa:	4b90      	ldr	r3, [pc, #576]	@ (80047ec <ST7735_showMenu_1+0x2a8>)
 80045ac:	f833 2022 	ldrh.w	r2, [r3, r2, lsl #2]
 80045b0:	4b8c      	ldr	r3, [pc, #560]	@ (80047e4 <ST7735_showMenu_1+0x2a0>)
 80045b2:	801a      	strh	r2, [r3, #0]
    IRON_blow = IRON_presets[IRON_preset_number].flow;
 80045b4:	4b8c      	ldr	r3, [pc, #560]	@ (80047e8 <ST7735_showMenu_1+0x2a4>)
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	4a8c      	ldr	r2, [pc, #560]	@ (80047ec <ST7735_showMenu_1+0x2a8>)
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4413      	add	r3, r2
 80045be:	885a      	ldrh	r2, [r3, #2]
 80045c0:	4b85      	ldr	r3, [pc, #532]	@ (80047d8 <ST7735_showMenu_1+0x294>)
 80045c2:	801a      	strh	r2, [r3, #0]
    flag_change_IRON_preset = false;
 80045c4:	4b81      	ldr	r3, [pc, #516]	@ (80047cc <ST7735_showMenu_1+0x288>)
 80045c6:	2200      	movs	r2, #0
 80045c8:	701a      	strb	r2, [r3, #0]
    flag_reload_TIM3 = true;
 80045ca:	4b84      	ldr	r3, [pc, #528]	@ (80047dc <ST7735_showMenu_1+0x298>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	701a      	strb	r2, [r3, #0]
  }

  if (!flag_change_HOTAIR_preset)
 80045d0:	4b87      	ldr	r3, [pc, #540]	@ (80047f0 <ST7735_showMenu_1+0x2ac>)
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	f083 0301 	eor.w	r3, r3, #1
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d024      	beq.n	800462a <ST7735_showMenu_1+0xe6>
  {
    if (flag_HOTAIR_select_fun)
 80045e0:	4b84      	ldr	r3, [pc, #528]	@ (80047f4 <ST7735_showMenu_1+0x2b0>)
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00f      	beq.n	800460a <ST7735_showMenu_1+0xc6>
    {
      encoder_uploader (&htim4, &flag_reload_TIM4, &HOTAIR_blow, HOTAIR.min_flow, HOTAIR.max_flow, HOTAIR.step_flow);
 80045ea:	4b83      	ldr	r3, [pc, #524]	@ (80047f8 <ST7735_showMenu_1+0x2b4>)
 80045ec:	88d9      	ldrh	r1, [r3, #6]
 80045ee:	4b82      	ldr	r3, [pc, #520]	@ (80047f8 <ST7735_showMenu_1+0x2b4>)
 80045f0:	891b      	ldrh	r3, [r3, #8]
 80045f2:	4a81      	ldr	r2, [pc, #516]	@ (80047f8 <ST7735_showMenu_1+0x2b4>)
 80045f4:	8952      	ldrh	r2, [r2, #10]
 80045f6:	b2d2      	uxtb	r2, r2
 80045f8:	9201      	str	r2, [sp, #4]
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	460b      	mov	r3, r1
 80045fe:	4a7f      	ldr	r2, [pc, #508]	@ (80047fc <ST7735_showMenu_1+0x2b8>)
 8004600:	497f      	ldr	r1, [pc, #508]	@ (8004800 <ST7735_showMenu_1+0x2bc>)
 8004602:	4880      	ldr	r0, [pc, #512]	@ (8004804 <ST7735_showMenu_1+0x2c0>)
 8004604:	f002 f9ee 	bl	80069e4 <encoder_uploader>
 8004608:	e025      	b.n	8004656 <ST7735_showMenu_1+0x112>
    }
    else
    {
      encoder_uploader (&htim4, &flag_reload_TIM4, &HOTAIR_set_temp, HOTAIR.min_temp, HOTAIR.max_temp, HOTAIR.step_temp);
 800460a:	4b7b      	ldr	r3, [pc, #492]	@ (80047f8 <ST7735_showMenu_1+0x2b4>)
 800460c:	8819      	ldrh	r1, [r3, #0]
 800460e:	4b7a      	ldr	r3, [pc, #488]	@ (80047f8 <ST7735_showMenu_1+0x2b4>)
 8004610:	885b      	ldrh	r3, [r3, #2]
 8004612:	4a79      	ldr	r2, [pc, #484]	@ (80047f8 <ST7735_showMenu_1+0x2b4>)
 8004614:	8892      	ldrh	r2, [r2, #4]
 8004616:	b2d2      	uxtb	r2, r2
 8004618:	9201      	str	r2, [sp, #4]
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	460b      	mov	r3, r1
 800461e:	4a7a      	ldr	r2, [pc, #488]	@ (8004808 <ST7735_showMenu_1+0x2c4>)
 8004620:	4977      	ldr	r1, [pc, #476]	@ (8004800 <ST7735_showMenu_1+0x2bc>)
 8004622:	4878      	ldr	r0, [pc, #480]	@ (8004804 <ST7735_showMenu_1+0x2c0>)
 8004624:	f002 f9de 	bl	80069e4 <encoder_uploader>
 8004628:	e015      	b.n	8004656 <ST7735_showMenu_1+0x112>
    }
  }
  else
  {
    HOTAIR_set_temp = HOTAIR_presets[HOTAIR_preset_number].temp;
 800462a:	4b78      	ldr	r3, [pc, #480]	@ (800480c <ST7735_showMenu_1+0x2c8>)
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	461a      	mov	r2, r3
 8004630:	4b77      	ldr	r3, [pc, #476]	@ (8004810 <ST7735_showMenu_1+0x2cc>)
 8004632:	f833 2022 	ldrh.w	r2, [r3, r2, lsl #2]
 8004636:	4b74      	ldr	r3, [pc, #464]	@ (8004808 <ST7735_showMenu_1+0x2c4>)
 8004638:	801a      	strh	r2, [r3, #0]
    HOTAIR_blow = HOTAIR_presets[HOTAIR_preset_number].flow;
 800463a:	4b74      	ldr	r3, [pc, #464]	@ (800480c <ST7735_showMenu_1+0x2c8>)
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	4a74      	ldr	r2, [pc, #464]	@ (8004810 <ST7735_showMenu_1+0x2cc>)
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	4413      	add	r3, r2
 8004644:	885a      	ldrh	r2, [r3, #2]
 8004646:	4b6d      	ldr	r3, [pc, #436]	@ (80047fc <ST7735_showMenu_1+0x2b8>)
 8004648:	801a      	strh	r2, [r3, #0]
    flag_change_HOTAIR_preset = false;
 800464a:	4b69      	ldr	r3, [pc, #420]	@ (80047f0 <ST7735_showMenu_1+0x2ac>)
 800464c:	2200      	movs	r2, #0
 800464e:	701a      	strb	r2, [r3, #0]
    flag_reload_TIM4 = true;
 8004650:	4b6b      	ldr	r3, [pc, #428]	@ (8004800 <ST7735_showMenu_1+0x2bc>)
 8004652:	2201      	movs	r2, #1
 8004654:	701a      	strb	r2, [r3, #0]
  }

  snprintf (TX_Buffer, 64, "%3i", IRON_set_temp);
 8004656:	4b63      	ldr	r3, [pc, #396]	@ (80047e4 <ST7735_showMenu_1+0x2a0>)
 8004658:	881b      	ldrh	r3, [r3, #0]
 800465a:	4a6e      	ldr	r2, [pc, #440]	@ (8004814 <ST7735_showMenu_1+0x2d0>)
 800465c:	2140      	movs	r1, #64	@ 0x40
 800465e:	486e      	ldr	r0, [pc, #440]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 8004660:	f008 fae8 	bl	800cc34 <sniprintf>
  ST7735_WriteString (23, 2, TX_Buffer, Font_11x18, ST7735_YELLOW, ST7735_BLACK);
 8004664:	4b6d      	ldr	r3, [pc, #436]	@ (800481c <ST7735_showMenu_1+0x2d8>)
 8004666:	2200      	movs	r2, #0
 8004668:	9202      	str	r2, [sp, #8]
 800466a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800466e:	9201      	str	r2, [sp, #4]
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	9200      	str	r2, [sp, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a68      	ldr	r2, [pc, #416]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 8004678:	2102      	movs	r1, #2
 800467a:	2017      	movs	r0, #23
 800467c:	f7fd fd45 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "%3i", IRON_blow);
 8004680:	4b55      	ldr	r3, [pc, #340]	@ (80047d8 <ST7735_showMenu_1+0x294>)
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	4a63      	ldr	r2, [pc, #396]	@ (8004814 <ST7735_showMenu_1+0x2d0>)
 8004686:	2140      	movs	r1, #64	@ 0x40
 8004688:	4863      	ldr	r0, [pc, #396]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 800468a:	f008 fad3 	bl	800cc34 <sniprintf>
  ST7735_WriteString (34, 20, TX_Buffer, Font_11x18, ST7735_CYAN, ST7735_BLACK);
 800468e:	4b63      	ldr	r3, [pc, #396]	@ (800481c <ST7735_showMenu_1+0x2d8>)
 8004690:	2200      	movs	r2, #0
 8004692:	9202      	str	r2, [sp, #8]
 8004694:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004698:	9201      	str	r2, [sp, #4]
 800469a:	685a      	ldr	r2, [r3, #4]
 800469c:	9200      	str	r2, [sp, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a5d      	ldr	r2, [pc, #372]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 80046a2:	2114      	movs	r1, #20
 80046a4:	2022      	movs	r0, #34	@ 0x22
 80046a6:	f7fd fd30 	bl	800210a <ST7735_WriteString>

  uint16_t IRON_color;
  if (flag_IRON_on)
 80046aa:	4b5d      	ldr	r3, [pc, #372]	@ (8004820 <ST7735_showMenu_1+0x2dc>)
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d003      	beq.n	80046bc <ST7735_showMenu_1+0x178>
  {
    IRON_color = 0xF800;
 80046b4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80046b8:	80fb      	strh	r3, [r7, #6]
 80046ba:	e00e      	b.n	80046da <ST7735_showMenu_1+0x196>
  }
  else
  {
    if (!IRON_ext_sensor)
 80046bc:	4b59      	ldr	r3, [pc, #356]	@ (8004824 <ST7735_showMenu_1+0x2e0>)
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	f083 0301 	eor.w	r3, r3, #1
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d003      	beq.n	80046d4 <ST7735_showMenu_1+0x190>
    {
      IRON_color = 0x07FF;
 80046cc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80046d0:	80fb      	strh	r3, [r7, #6]
 80046d2:	e002      	b.n	80046da <ST7735_showMenu_1+0x196>
    }
    else
    {
      IRON_color = 0x5555;
 80046d4:	f245 5355 	movw	r3, #21845	@ 0x5555
 80046d8:	80fb      	strh	r3, [r7, #6]
    }
  }

  if (flag_IRON_no_tool)
 80046da:	4b53      	ldr	r3, [pc, #332]	@ (8004828 <ST7735_showMenu_1+0x2e4>)
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d005      	beq.n	80046f0 <ST7735_showMenu_1+0x1ac>
    snprintf (TX_Buffer, 64, "---");
 80046e4:	4a51      	ldr	r2, [pc, #324]	@ (800482c <ST7735_showMenu_1+0x2e8>)
 80046e6:	2140      	movs	r1, #64	@ 0x40
 80046e8:	484b      	ldr	r0, [pc, #300]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 80046ea:	f008 faa3 	bl	800cc34 <sniprintf>
 80046ee:	e017      	b.n	8004720 <ST7735_showMenu_1+0x1dc>
  else
    snprintf (TX_Buffer, 64, "%3i", (uint16_t)(round(IRON_real_temp)));
 80046f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004830 <ST7735_showMenu_1+0x2ec>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7fc f851 	bl	800079c <__aeabi_f2d>
 80046fa:	4602      	mov	r2, r0
 80046fc:	460b      	mov	r3, r1
 80046fe:	ec43 2b10 	vmov	d0, r2, r3
 8004702:	f008 fe9d 	bl	800d440 <round>
 8004706:	ec53 2b10 	vmov	r2, r3, d0
 800470a:	4610      	mov	r0, r2
 800470c:	4619      	mov	r1, r3
 800470e:	f7fc f8c5 	bl	800089c <__aeabi_d2uiz>
 8004712:	4603      	mov	r3, r0
 8004714:	b29b      	uxth	r3, r3
 8004716:	4a3f      	ldr	r2, [pc, #252]	@ (8004814 <ST7735_showMenu_1+0x2d0>)
 8004718:	2140      	movs	r1, #64	@ 0x40
 800471a:	483f      	ldr	r0, [pc, #252]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 800471c:	f008 fa8a 	bl	800cc34 <sniprintf>

  ST7735_WriteString (10, 48, TX_Buffer, Font_16x26, IRON_color, ST7735_BLACK);
 8004720:	4b44      	ldr	r3, [pc, #272]	@ (8004834 <ST7735_showMenu_1+0x2f0>)
 8004722:	2200      	movs	r2, #0
 8004724:	9202      	str	r2, [sp, #8]
 8004726:	88fa      	ldrh	r2, [r7, #6]
 8004728:	9201      	str	r2, [sp, #4]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	9200      	str	r2, [sp, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a39      	ldr	r2, [pc, #228]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 8004732:	2130      	movs	r1, #48	@ 0x30
 8004734:	200a      	movs	r0, #10
 8004736:	f7fd fce8 	bl	800210a <ST7735_WriteString>

  ST7735_showBar (13, 82, 60, 7, (float) (TIM5->CCR4) / (TIM5->ARR));
 800473a:	4b3f      	ldr	r3, [pc, #252]	@ (8004838 <ST7735_showMenu_1+0x2f4>)
 800473c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473e:	ee07 3a90 	vmov	s15, r3
 8004742:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004746:	4b3c      	ldr	r3, [pc, #240]	@ (8004838 <ST7735_showMenu_1+0x2f4>)
 8004748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474a:	ee07 3a90 	vmov	s15, r3
 800474e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004752:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004756:	eeb0 0a66 	vmov.f32	s0, s13
 800475a:	2307      	movs	r3, #7
 800475c:	223c      	movs	r2, #60	@ 0x3c
 800475e:	2152      	movs	r1, #82	@ 0x52
 8004760:	200d      	movs	r0, #13
 8004762:	f001 faf1 	bl	8005d48 <ST7735_showBar>

  snprintf (TX_Buffer, 64, "%3i", HOTAIR_set_temp);
 8004766:	4b28      	ldr	r3, [pc, #160]	@ (8004808 <ST7735_showMenu_1+0x2c4>)
 8004768:	881b      	ldrh	r3, [r3, #0]
 800476a:	4a2a      	ldr	r2, [pc, #168]	@ (8004814 <ST7735_showMenu_1+0x2d0>)
 800476c:	2140      	movs	r1, #64	@ 0x40
 800476e:	482a      	ldr	r0, [pc, #168]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 8004770:	f008 fa60 	bl	800cc34 <sniprintf>
  ST7735_WriteString (103, 2, TX_Buffer, Font_11x18, ST7735_YELLOW, ST7735_BLACK);
 8004774:	4b29      	ldr	r3, [pc, #164]	@ (800481c <ST7735_showMenu_1+0x2d8>)
 8004776:	2200      	movs	r2, #0
 8004778:	9202      	str	r2, [sp, #8]
 800477a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800477e:	9201      	str	r2, [sp, #4]
 8004780:	685a      	ldr	r2, [r3, #4]
 8004782:	9200      	str	r2, [sp, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a24      	ldr	r2, [pc, #144]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 8004788:	2102      	movs	r1, #2
 800478a:	2067      	movs	r0, #103	@ 0x67
 800478c:	f7fd fcbd 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "%3i", HOTAIR_blow);
 8004790:	4b1a      	ldr	r3, [pc, #104]	@ (80047fc <ST7735_showMenu_1+0x2b8>)
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	4a1f      	ldr	r2, [pc, #124]	@ (8004814 <ST7735_showMenu_1+0x2d0>)
 8004796:	2140      	movs	r1, #64	@ 0x40
 8004798:	481f      	ldr	r0, [pc, #124]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 800479a:	f008 fa4b 	bl	800cc34 <sniprintf>
  ST7735_WriteString (114, 20, TX_Buffer, Font_11x18, ST7735_CYAN, ST7735_BLACK);
 800479e:	4b1f      	ldr	r3, [pc, #124]	@ (800481c <ST7735_showMenu_1+0x2d8>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	9202      	str	r2, [sp, #8]
 80047a4:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80047a8:	9201      	str	r2, [sp, #4]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	9200      	str	r2, [sp, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a19      	ldr	r2, [pc, #100]	@ (8004818 <ST7735_showMenu_1+0x2d4>)
 80047b2:	2114      	movs	r1, #20
 80047b4:	2072      	movs	r0, #114	@ 0x72
 80047b6:	f7fd fca8 	bl	800210a <ST7735_WriteString>

  uint16_t HOTAIR_color;
  if (flag_HOTAIR_on)
 80047ba:	4b20      	ldr	r3, [pc, #128]	@ (800483c <ST7735_showMenu_1+0x2f8>)
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d03d      	beq.n	8004840 <ST7735_showMenu_1+0x2fc>
  {
    HOTAIR_color = 0xF800;
 80047c4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80047c8:	80bb      	strh	r3, [r7, #4]
 80047ca:	e048      	b.n	800485e <ST7735_showMenu_1+0x31a>
 80047cc:	20000455 	.word	0x20000455
 80047d0:	20000452 	.word	0x20000452
 80047d4:	20000568 	.word	0x20000568
 80047d8:	20000554 	.word	0x20000554
 80047dc:	2000023d 	.word	0x2000023d
 80047e0:	200007c0 	.word	0x200007c0
 80047e4:	2000054c 	.word	0x2000054c
 80047e8:	200004c0 	.word	0x200004c0
 80047ec:	200005a4 	.word	0x200005a4
 80047f0:	20000456 	.word	0x20000456
 80047f4:	20000453 	.word	0x20000453
 80047f8:	2000057c 	.word	0x2000057c
 80047fc:	20000560 	.word	0x20000560
 8004800:	2000023e 	.word	0x2000023e
 8004804:	20000808 	.word	0x20000808
 8004808:	20000556 	.word	0x20000556
 800480c:	200004c1 	.word	0x200004c1
 8004810:	200005b0 	.word	0x200005b0
 8004814:	0800d64c 	.word	0x0800d64c
 8004818:	20000474 	.word	0x20000474
 800481c:	20000058 	.word	0x20000058
 8004820:	20000450 	.word	0x20000450
 8004824:	20000462 	.word	0x20000462
 8004828:	20000239 	.word	0x20000239
 800482c:	0800d650 	.word	0x0800d650
 8004830:	20000550 	.word	0x20000550
 8004834:	20000060 	.word	0x20000060
 8004838:	40000c00 	.word	0x40000c00
 800483c:	20000451 	.word	0x20000451
  }
  else
  {
    if (!flag_HOTAIR_NTC)
 8004840:	4bb4      	ldr	r3, [pc, #720]	@ (8004b14 <ST7735_showMenu_1+0x5d0>)
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	f083 0301 	eor.w	r3, r3, #1
 800484a:	b2db      	uxtb	r3, r3
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <ST7735_showMenu_1+0x314>
    {
      HOTAIR_color = 0x07FF;
 8004850:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004854:	80bb      	strh	r3, [r7, #4]
 8004856:	e002      	b.n	800485e <ST7735_showMenu_1+0x31a>
    }
    else
    {
      HOTAIR_color = 0x5555;
 8004858:	f245 5355 	movw	r3, #21845	@ 0x5555
 800485c:	80bb      	strh	r3, [r7, #4]
    }
  }

  if (flag_HOTAIR_no_tool)
 800485e:	4bae      	ldr	r3, [pc, #696]	@ (8004b18 <ST7735_showMenu_1+0x5d4>)
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	b2db      	uxtb	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d005      	beq.n	8004874 <ST7735_showMenu_1+0x330>
    snprintf (TX_Buffer, 64, "---");
 8004868:	4aac      	ldr	r2, [pc, #688]	@ (8004b1c <ST7735_showMenu_1+0x5d8>)
 800486a:	2140      	movs	r1, #64	@ 0x40
 800486c:	48ac      	ldr	r0, [pc, #688]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 800486e:	f008 f9e1 	bl	800cc34 <sniprintf>
 8004872:	e00c      	b.n	800488e <ST7735_showMenu_1+0x34a>
  else
    snprintf (TX_Buffer, 64, "%3i", (uint16_t)HOTAIR_real_temp);
 8004874:	4bab      	ldr	r3, [pc, #684]	@ (8004b24 <ST7735_showMenu_1+0x5e0>)
 8004876:	edd3 7a00 	vldr	s15, [r3]
 800487a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800487e:	ee17 3a90 	vmov	r3, s15
 8004882:	b29b      	uxth	r3, r3
 8004884:	4aa8      	ldr	r2, [pc, #672]	@ (8004b28 <ST7735_showMenu_1+0x5e4>)
 8004886:	2140      	movs	r1, #64	@ 0x40
 8004888:	48a5      	ldr	r0, [pc, #660]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 800488a:	f008 f9d3 	bl	800cc34 <sniprintf>
  ST7735_WriteString (90, 48, TX_Buffer, Font_16x26, HOTAIR_color, ST7735_BLACK);
 800488e:	4ba7      	ldr	r3, [pc, #668]	@ (8004b2c <ST7735_showMenu_1+0x5e8>)
 8004890:	2200      	movs	r2, #0
 8004892:	9202      	str	r2, [sp, #8]
 8004894:	88ba      	ldrh	r2, [r7, #4]
 8004896:	9201      	str	r2, [sp, #4]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	9200      	str	r2, [sp, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4aa0      	ldr	r2, [pc, #640]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 80048a0:	2130      	movs	r1, #48	@ 0x30
 80048a2:	205a      	movs	r0, #90	@ 0x5a
 80048a4:	f7fd fc31 	bl	800210a <ST7735_WriteString>

  ST7735_showBar (87, 82, 60, 7, (float) (TIM2->CCR1) / (TIM2->ARR));
 80048a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80048ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048ae:	ee07 3a90 	vmov	s15, r3
 80048b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80048b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80048ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048bc:	ee07 3a90 	vmov	s15, r3
 80048c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80048c8:	eeb0 0a66 	vmov.f32	s0, s13
 80048cc:	2307      	movs	r3, #7
 80048ce:	223c      	movs	r2, #60	@ 0x3c
 80048d0:	2152      	movs	r1, #82	@ 0x52
 80048d2:	2057      	movs	r0, #87	@ 0x57
 80048d4:	f001 fa38 	bl	8005d48 <ST7735_showBar>

  snprintf (TX_Buffer, 64, "%1i", IRON_preset_number + 1);
 80048d8:	4b95      	ldr	r3, [pc, #596]	@ (8004b30 <ST7735_showMenu_1+0x5ec>)
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	3301      	adds	r3, #1
 80048de:	4a95      	ldr	r2, [pc, #596]	@ (8004b34 <ST7735_showMenu_1+0x5f0>)
 80048e0:	2140      	movs	r1, #64	@ 0x40
 80048e2:	488f      	ldr	r0, [pc, #572]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 80048e4:	f008 f9a6 	bl	800cc34 <sniprintf>
  ST7735_WriteString (3, 81, TX_Buffer, Font_7x10, ST7735_YELLOW, ST7735_COLOR565(100, 100, 65));
 80048e8:	4b93      	ldr	r3, [pc, #588]	@ (8004b38 <ST7735_showMenu_1+0x5f4>)
 80048ea:	f246 3228 	movw	r2, #25384	@ 0x6328
 80048ee:	9202      	str	r2, [sp, #8]
 80048f0:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80048f4:	9201      	str	r2, [sp, #4]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	9200      	str	r2, [sp, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a88      	ldr	r2, [pc, #544]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 80048fe:	2151      	movs	r1, #81	@ 0x51
 8004900:	2003      	movs	r0, #3
 8004902:	f7fd fc02 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "%1i", IRON_tool_number + 1);
 8004906:	4b8d      	ldr	r3, [pc, #564]	@ (8004b3c <ST7735_showMenu_1+0x5f8>)
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	3301      	adds	r3, #1
 800490c:	4a89      	ldr	r2, [pc, #548]	@ (8004b34 <ST7735_showMenu_1+0x5f0>)
 800490e:	2140      	movs	r1, #64	@ 0x40
 8004910:	4883      	ldr	r0, [pc, #524]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004912:	f008 f98f 	bl	800cc34 <sniprintf>
  ST7735_WriteString (3, 94, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_COLOR565(100, 100, 65));
 8004916:	4b88      	ldr	r3, [pc, #544]	@ (8004b38 <ST7735_showMenu_1+0x5f4>)
 8004918:	f246 3228 	movw	r2, #25384	@ 0x6328
 800491c:	9202      	str	r2, [sp, #8]
 800491e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004922:	9201      	str	r2, [sp, #4]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	9200      	str	r2, [sp, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a7d      	ldr	r2, [pc, #500]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 800492c:	215e      	movs	r1, #94	@ 0x5e
 800492e:	2003      	movs	r0, #3
 8004930:	f7fd fbeb 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "%1i", HOTAIR_preset_number + 1);
 8004934:	4b82      	ldr	r3, [pc, #520]	@ (8004b40 <ST7735_showMenu_1+0x5fc>)
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	3301      	adds	r3, #1
 800493a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b34 <ST7735_showMenu_1+0x5f0>)
 800493c:	2140      	movs	r1, #64	@ 0x40
 800493e:	4878      	ldr	r0, [pc, #480]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004940:	f008 f978 	bl	800cc34 <sniprintf>
  ST7735_WriteString (150, 81, TX_Buffer, Font_7x10, ST7735_YELLOW, ST7735_COLOR565(100, 100, 65));
 8004944:	4b7c      	ldr	r3, [pc, #496]	@ (8004b38 <ST7735_showMenu_1+0x5f4>)
 8004946:	f246 3228 	movw	r2, #25384	@ 0x6328
 800494a:	9202      	str	r2, [sp, #8]
 800494c:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8004950:	9201      	str	r2, [sp, #4]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	9200      	str	r2, [sp, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a71      	ldr	r2, [pc, #452]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 800495a:	2151      	movs	r1, #81	@ 0x51
 800495c:	2096      	movs	r0, #150	@ 0x96
 800495e:	f7fd fbd4 	bl	800210a <ST7735_WriteString>

  uint8_t fract_part = 0;
 8004962:	2300      	movs	r3, #0
 8004964:	70fb      	strb	r3, [r7, #3]
  if (flag_IRON_off)
 8004966:	4b77      	ldr	r3, [pc, #476]	@ (8004b44 <ST7735_showMenu_1+0x600>)
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	b2db      	uxtb	r3, r3
 800496c:	2b00      	cmp	r3, #0
 800496e:	d005      	beq.n	800497c <ST7735_showMenu_1+0x438>
  {
    snprintf (TX_Buffer, 64, "-----");
 8004970:	4a75      	ldr	r2, [pc, #468]	@ (8004b48 <ST7735_showMenu_1+0x604>)
 8004972:	2140      	movs	r1, #64	@ 0x40
 8004974:	486a      	ldr	r0, [pc, #424]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004976:	f008 f95d 	bl	800cc34 <sniprintf>
 800497a:	e051      	b.n	8004a20 <ST7735_showMenu_1+0x4dc>
  }
  else if (flag_IRON_hold)
 800497c:	4b73      	ldr	r3, [pc, #460]	@ (8004b4c <ST7735_showMenu_1+0x608>)
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	b2db      	uxtb	r3, r3
 8004982:	2b00      	cmp	r3, #0
 8004984:	d005      	beq.n	8004992 <ST7735_showMenu_1+0x44e>
  {
    snprintf (TX_Buffer, 64, " HOLD");
 8004986:	4a72      	ldr	r2, [pc, #456]	@ (8004b50 <ST7735_showMenu_1+0x60c>)
 8004988:	2140      	movs	r1, #64	@ 0x40
 800498a:	4865      	ldr	r0, [pc, #404]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 800498c:	f008 f952 	bl	800cc34 <sniprintf>
 8004990:	e046      	b.n	8004a20 <ST7735_showMenu_1+0x4dc>
  }
  else
  {
    fract_part = round ((IRON_amperage - (uint16_t) IRON_amperage) * 10);
 8004992:	4b70      	ldr	r3, [pc, #448]	@ (8004b54 <ST7735_showMenu_1+0x610>)
 8004994:	ed93 7a00 	vldr	s14, [r3]
 8004998:	4b6e      	ldr	r3, [pc, #440]	@ (8004b54 <ST7735_showMenu_1+0x610>)
 800499a:	edd3 7a00 	vldr	s15, [r3]
 800499e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049a2:	ee17 3a90 	vmov	r3, s15
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	ee07 3a90 	vmov	s15, r3
 80049ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049b4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80049b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049bc:	ee17 0a90 	vmov	r0, s15
 80049c0:	f7fb feec 	bl	800079c <__aeabi_f2d>
 80049c4:	4602      	mov	r2, r0
 80049c6:	460b      	mov	r3, r1
 80049c8:	ec43 2b10 	vmov	d0, r2, r3
 80049cc:	f008 fd38 	bl	800d440 <round>
 80049d0:	ec53 2b10 	vmov	r2, r3, d0
 80049d4:	4610      	mov	r0, r2
 80049d6:	4619      	mov	r1, r3
 80049d8:	f7fb ff60 	bl	800089c <__aeabi_d2uiz>
 80049dc:	4603      	mov	r3, r0
 80049de:	70fb      	strb	r3, [r7, #3]
    if (fract_part == 10)
 80049e0:	78fb      	ldrb	r3, [r7, #3]
 80049e2:	2b0a      	cmp	r3, #10
 80049e4:	d10b      	bne.n	80049fe <ST7735_showMenu_1+0x4ba>
    {
      IRON_amperage += 1;
 80049e6:	4b5b      	ldr	r3, [pc, #364]	@ (8004b54 <ST7735_showMenu_1+0x610>)
 80049e8:	edd3 7a00 	vldr	s15, [r3]
 80049ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049f4:	4b57      	ldr	r3, [pc, #348]	@ (8004b54 <ST7735_showMenu_1+0x610>)
 80049f6:	edc3 7a00 	vstr	s15, [r3]
      fract_part = 0;
 80049fa:	2300      	movs	r3, #0
 80049fc:	70fb      	strb	r3, [r7, #3]
    }
    snprintf (TX_Buffer, 64, "%2i.%1iA", (uint16_t) IRON_amperage, fract_part);
 80049fe:	4b55      	ldr	r3, [pc, #340]	@ (8004b54 <ST7735_showMenu_1+0x610>)
 8004a00:	edd3 7a00 	vldr	s15, [r3]
 8004a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a08:	ee17 3a90 	vmov	r3, s15
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	461a      	mov	r2, r3
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	4613      	mov	r3, r2
 8004a16:	4a50      	ldr	r2, [pc, #320]	@ (8004b58 <ST7735_showMenu_1+0x614>)
 8004a18:	2140      	movs	r1, #64	@ 0x40
 8004a1a:	4841      	ldr	r0, [pc, #260]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004a1c:	f008 f90a 	bl	800cc34 <sniprintf>
  }

  ST7735_WriteString (15, 94, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004a20:	4b45      	ldr	r3, [pc, #276]	@ (8004b38 <ST7735_showMenu_1+0x5f4>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	9202      	str	r2, [sp, #8]
 8004a26:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004a2a:	9201      	str	r2, [sp, #4]
 8004a2c:	685a      	ldr	r2, [r3, #4]
 8004a2e:	9200      	str	r2, [sp, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a3b      	ldr	r2, [pc, #236]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004a34:	215e      	movs	r1, #94	@ 0x5e
 8004a36:	200f      	movs	r0, #15
 8004a38:	f7fd fb67 	bl	800210a <ST7735_WriteString>

  fract_part = round ((voltage24 - (uint16_t) voltage24) * 10);
 8004a3c:	4b47      	ldr	r3, [pc, #284]	@ (8004b5c <ST7735_showMenu_1+0x618>)
 8004a3e:	ed93 7a00 	vldr	s14, [r3]
 8004a42:	4b46      	ldr	r3, [pc, #280]	@ (8004b5c <ST7735_showMenu_1+0x618>)
 8004a44:	edd3 7a00 	vldr	s15, [r3]
 8004a48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a4c:	ee17 3a90 	vmov	r3, s15
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	ee07 3a90 	vmov	s15, r3
 8004a56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a5e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a66:	ee17 0a90 	vmov	r0, s15
 8004a6a:	f7fb fe97 	bl	800079c <__aeabi_f2d>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	ec43 2b10 	vmov	d0, r2, r3
 8004a76:	f008 fce3 	bl	800d440 <round>
 8004a7a:	ec53 2b10 	vmov	r2, r3, d0
 8004a7e:	4610      	mov	r0, r2
 8004a80:	4619      	mov	r1, r3
 8004a82:	f7fb ff0b 	bl	800089c <__aeabi_d2uiz>
 8004a86:	4603      	mov	r3, r0
 8004a88:	70fb      	strb	r3, [r7, #3]
  if (fract_part == 10)
 8004a8a:	78fb      	ldrb	r3, [r7, #3]
 8004a8c:	2b0a      	cmp	r3, #10
 8004a8e:	d10b      	bne.n	8004aa8 <ST7735_showMenu_1+0x564>
  {
    voltage24 += 1;
 8004a90:	4b32      	ldr	r3, [pc, #200]	@ (8004b5c <ST7735_showMenu_1+0x618>)
 8004a92:	edd3 7a00 	vldr	s15, [r3]
 8004a96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a9e:	4b2f      	ldr	r3, [pc, #188]	@ (8004b5c <ST7735_showMenu_1+0x618>)
 8004aa0:	edc3 7a00 	vstr	s15, [r3]
    fract_part = 0;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	70fb      	strb	r3, [r7, #3]
  }
  snprintf (TX_Buffer, 64, "%02i.%1iV", (uint16_t) voltage24, fract_part);
 8004aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8004b5c <ST7735_showMenu_1+0x618>)
 8004aaa:	edd3 7a00 	vldr	s15, [r3]
 8004aae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ab2:	ee17 3a90 	vmov	r3, s15
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	461a      	mov	r2, r3
 8004aba:	78fb      	ldrb	r3, [r7, #3]
 8004abc:	9300      	str	r3, [sp, #0]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	4a27      	ldr	r2, [pc, #156]	@ (8004b60 <ST7735_showMenu_1+0x61c>)
 8004ac2:	2140      	movs	r1, #64	@ 0x40
 8004ac4:	4816      	ldr	r0, [pc, #88]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004ac6:	f008 f8b5 	bl	800cc34 <sniprintf>
  ST7735_WriteString (65, 94, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004aca:	4b1b      	ldr	r3, [pc, #108]	@ (8004b38 <ST7735_showMenu_1+0x5f4>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	9202      	str	r2, [sp, #8]
 8004ad0:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004ad4:	9201      	str	r2, [sp, #4]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	9200      	str	r2, [sp, #0]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a10      	ldr	r2, [pc, #64]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004ade:	215e      	movs	r1, #94	@ 0x5e
 8004ae0:	2041      	movs	r0, #65	@ 0x41
 8004ae2:	f7fd fb12 	bl	800210a <ST7735_WriteString>

  if (flag_HOTAIR_off)
 8004ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8004b64 <ST7735_showMenu_1+0x620>)
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d005      	beq.n	8004afc <ST7735_showMenu_1+0x5b8>
  {
    snprintf (TX_Buffer, 64, "-----");
 8004af0:	4a15      	ldr	r2, [pc, #84]	@ (8004b48 <ST7735_showMenu_1+0x604>)
 8004af2:	2140      	movs	r1, #64	@ 0x40
 8004af4:	480a      	ldr	r0, [pc, #40]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004af6:	f008 f89d 	bl	800cc34 <sniprintf>
 8004afa:	e03c      	b.n	8004b76 <ST7735_showMenu_1+0x632>
  }
  else if (flag_HOTAIR_hold)
 8004afc:	4b1a      	ldr	r3, [pc, #104]	@ (8004b68 <ST7735_showMenu_1+0x624>)
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d032      	beq.n	8004b6c <ST7735_showMenu_1+0x628>
  {
    snprintf (TX_Buffer, 64, " HOLD");
 8004b06:	4a12      	ldr	r2, [pc, #72]	@ (8004b50 <ST7735_showMenu_1+0x60c>)
 8004b08:	2140      	movs	r1, #64	@ 0x40
 8004b0a:	4805      	ldr	r0, [pc, #20]	@ (8004b20 <ST7735_showMenu_1+0x5dc>)
 8004b0c:	f008 f892 	bl	800cc34 <sniprintf>
 8004b10:	e031      	b.n	8004b76 <ST7735_showMenu_1+0x632>
 8004b12:	bf00      	nop
 8004b14:	20000461 	.word	0x20000461
 8004b18:	2000023a 	.word	0x2000023a
 8004b1c:	0800d650 	.word	0x0800d650
 8004b20:	20000474 	.word	0x20000474
 8004b24:	2000055c 	.word	0x2000055c
 8004b28:	0800d64c 	.word	0x0800d64c
 8004b2c:	20000060 	.word	0x20000060
 8004b30:	200004c0 	.word	0x200004c0
 8004b34:	0800d654 	.word	0x0800d654
 8004b38:	20000050 	.word	0x20000050
 8004b3c:	200004c2 	.word	0x200004c2
 8004b40:	200004c1 	.word	0x200004c1
 8004b44:	2000045b 	.word	0x2000045b
 8004b48:	0800d658 	.word	0x0800d658
 8004b4c:	2000045a 	.word	0x2000045a
 8004b50:	0800d660 	.word	0x0800d660
 8004b54:	20000548 	.word	0x20000548
 8004b58:	0800d668 	.word	0x0800d668
 8004b5c:	20000544 	.word	0x20000544
 8004b60:	0800d674 	.word	0x0800d674
 8004b64:	2000045f 	.word	0x2000045f
 8004b68:	2000045e 	.word	0x2000045e
  }
  else
  {
    snprintf (TX_Buffer, 64, "     ");
 8004b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8004b9c <ST7735_showMenu_1+0x658>)
 8004b6e:	2140      	movs	r1, #64	@ 0x40
 8004b70:	480b      	ldr	r0, [pc, #44]	@ (8004ba0 <ST7735_showMenu_1+0x65c>)
 8004b72:	f008 f85f 	bl	800cc34 <sniprintf>
  }

  ST7735_WriteString (108, 94, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004b76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba4 <ST7735_showMenu_1+0x660>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	9202      	str	r2, [sp, #8]
 8004b7c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004b80:	9201      	str	r2, [sp, #4]
 8004b82:	685a      	ldr	r2, [r3, #4]
 8004b84:	9200      	str	r2, [sp, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a05      	ldr	r2, [pc, #20]	@ (8004ba0 <ST7735_showMenu_1+0x65c>)
 8004b8a:	215e      	movs	r1, #94	@ 0x5e
 8004b8c:	206c      	movs	r0, #108	@ 0x6c
 8004b8e:	f7fd fabc 	bl	800210a <ST7735_WriteString>
}
 8004b92:	bf00      	nop
 8004b94:	3708      	adds	r7, #8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	0800d680 	.word	0x0800d680
 8004ba0:	20000474 	.word	0x20000474
 8004ba4:	20000050 	.word	0x20000050

08004ba8 <ST7735_showMenu_2_p1>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showMenu_2_p1 (void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af04      	add	r7, sp, #16
  switch (selected_sub_menu_settings)
 8004bae:	4b29      	ldr	r3, [pc, #164]	@ (8004c54 <ST7735_showMenu_2_p1+0xac>)
 8004bb0:	881b      	ldrh	r3, [r3, #0]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d034      	beq.n	8004c20 <ST7735_showMenu_2_p1+0x78>
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	dc48      	bgt.n	8004c4c <ST7735_showMenu_2_p1+0xa4>
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d002      	beq.n	8004bc4 <ST7735_showMenu_2_p1+0x1c>
 8004bbe:	2b01      	cmp	r3, #1
 8004bc0:	d017      	beq.n	8004bf2 <ST7735_showMenu_2_p1+0x4a>
      snprintf (TX_Buffer, 64, "    HW SETTINGS:");
      ST7735_WriteString (14, 3, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
      ST7735_showMenu_2_p3();
      break;
  }
}
 8004bc2:	e043      	b.n	8004c4c <ST7735_showMenu_2_p1+0xa4>
      snprintf (TX_Buffer, 64, "HOTAIR SETTINGS:");
 8004bc4:	4a24      	ldr	r2, [pc, #144]	@ (8004c58 <ST7735_showMenu_2_p1+0xb0>)
 8004bc6:	2140      	movs	r1, #64	@ 0x40
 8004bc8:	4824      	ldr	r0, [pc, #144]	@ (8004c5c <ST7735_showMenu_2_p1+0xb4>)
 8004bca:	f008 f833 	bl	800cc34 <sniprintf>
      ST7735_WriteString (14, 3, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004bce:	4b24      	ldr	r3, [pc, #144]	@ (8004c60 <ST7735_showMenu_2_p1+0xb8>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	9202      	str	r2, [sp, #8]
 8004bd4:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004bd8:	9201      	str	r2, [sp, #4]
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	9200      	str	r2, [sp, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a1e      	ldr	r2, [pc, #120]	@ (8004c5c <ST7735_showMenu_2_p1+0xb4>)
 8004be2:	2103      	movs	r1, #3
 8004be4:	200e      	movs	r0, #14
 8004be6:	f7fd fa90 	bl	800210a <ST7735_WriteString>
      ST7735_showMenu_2_p2 (&HOTAIR);
 8004bea:	481e      	ldr	r0, [pc, #120]	@ (8004c64 <ST7735_showMenu_2_p1+0xbc>)
 8004bec:	f000 f842 	bl	8004c74 <ST7735_showMenu_2_p2>
      break;
 8004bf0:	e02c      	b.n	8004c4c <ST7735_showMenu_2_p1+0xa4>
      snprintf (TX_Buffer, 64, "  IRON SETTINGS:");
 8004bf2:	4a1d      	ldr	r2, [pc, #116]	@ (8004c68 <ST7735_showMenu_2_p1+0xc0>)
 8004bf4:	2140      	movs	r1, #64	@ 0x40
 8004bf6:	4819      	ldr	r0, [pc, #100]	@ (8004c5c <ST7735_showMenu_2_p1+0xb4>)
 8004bf8:	f008 f81c 	bl	800cc34 <sniprintf>
      ST7735_WriteString (14, 3, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004bfc:	4b18      	ldr	r3, [pc, #96]	@ (8004c60 <ST7735_showMenu_2_p1+0xb8>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	9202      	str	r2, [sp, #8]
 8004c02:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004c06:	9201      	str	r2, [sp, #4]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	9200      	str	r2, [sp, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a13      	ldr	r2, [pc, #76]	@ (8004c5c <ST7735_showMenu_2_p1+0xb4>)
 8004c10:	2103      	movs	r1, #3
 8004c12:	200e      	movs	r0, #14
 8004c14:	f7fd fa79 	bl	800210a <ST7735_WriteString>
      ST7735_showMenu_2_p2 (&IRON);
 8004c18:	4814      	ldr	r0, [pc, #80]	@ (8004c6c <ST7735_showMenu_2_p1+0xc4>)
 8004c1a:	f000 f82b 	bl	8004c74 <ST7735_showMenu_2_p2>
      break;
 8004c1e:	e015      	b.n	8004c4c <ST7735_showMenu_2_p1+0xa4>
      snprintf (TX_Buffer, 64, "    HW SETTINGS:");
 8004c20:	4a13      	ldr	r2, [pc, #76]	@ (8004c70 <ST7735_showMenu_2_p1+0xc8>)
 8004c22:	2140      	movs	r1, #64	@ 0x40
 8004c24:	480d      	ldr	r0, [pc, #52]	@ (8004c5c <ST7735_showMenu_2_p1+0xb4>)
 8004c26:	f008 f805 	bl	800cc34 <sniprintf>
      ST7735_WriteString (14, 3, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c60 <ST7735_showMenu_2_p1+0xb8>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	9202      	str	r2, [sp, #8]
 8004c30:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004c34:	9201      	str	r2, [sp, #4]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	9200      	str	r2, [sp, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a07      	ldr	r2, [pc, #28]	@ (8004c5c <ST7735_showMenu_2_p1+0xb4>)
 8004c3e:	2103      	movs	r1, #3
 8004c40:	200e      	movs	r0, #14
 8004c42:	f7fd fa62 	bl	800210a <ST7735_WriteString>
      ST7735_showMenu_2_p3();
 8004c46:	f000 fa07 	bl	8005058 <ST7735_showMenu_2_p3>
      break;
 8004c4a:	bf00      	nop
}
 8004c4c:	bf00      	nop
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	200004be 	.word	0x200004be
 8004c58:	0800d688 	.word	0x0800d688
 8004c5c:	20000474 	.word	0x20000474
 8004c60:	20000050 	.word	0x20000050
 8004c64:	2000057c 	.word	0x2000057c
 8004c68:	0800d69c 	.word	0x0800d69c
 8004c6c:	20000568 	.word	0x20000568
 8004c70:	0800d6b0 	.word	0x0800d6b0

08004c74 <ST7735_showMenu_2_p2>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showMenu_2_p2 (settings_t *set)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b088      	sub	sp, #32
 8004c78:	af04      	add	r7, sp, #16
 8004c7a:	6078      	str	r0, [r7, #4]
  snprintf (TX_Buffer, 64, "MIN TEMP:     %3i'C", set->min_temp);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	881b      	ldrh	r3, [r3, #0]
 8004c80:	4aa7      	ldr	r2, [pc, #668]	@ (8004f20 <ST7735_showMenu_2_p2+0x2ac>)
 8004c82:	2140      	movs	r1, #64	@ 0x40
 8004c84:	48a7      	ldr	r0, [pc, #668]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004c86:	f007 ffd5 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 15, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004c8a:	4ba7      	ldr	r3, [pc, #668]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	9202      	str	r2, [sp, #8]
 8004c90:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004c94:	9201      	str	r2, [sp, #4]
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	9200      	str	r2, [sp, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4aa1      	ldr	r2, [pc, #644]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004c9e:	210f      	movs	r1, #15
 8004ca0:	200e      	movs	r0, #14
 8004ca2:	f7fd fa32 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "MAX TEMP:     %3i'C", set->max_temp);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	885b      	ldrh	r3, [r3, #2]
 8004caa:	4aa0      	ldr	r2, [pc, #640]	@ (8004f2c <ST7735_showMenu_2_p2+0x2b8>)
 8004cac:	2140      	movs	r1, #64	@ 0x40
 8004cae:	489d      	ldr	r0, [pc, #628]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004cb0:	f007 ffc0 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 26, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004cb4:	4b9c      	ldr	r3, [pc, #624]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	9202      	str	r2, [sp, #8]
 8004cba:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004cbe:	9201      	str	r2, [sp, #4]
 8004cc0:	685a      	ldr	r2, [r3, #4]
 8004cc2:	9200      	str	r2, [sp, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a97      	ldr	r2, [pc, #604]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004cc8:	211a      	movs	r1, #26
 8004cca:	200e      	movs	r0, #14
 8004ccc:	f7fd fa1d 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "STEP TEMP:    %3i'C", set->step_temp);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	889b      	ldrh	r3, [r3, #4]
 8004cd4:	4a96      	ldr	r2, [pc, #600]	@ (8004f30 <ST7735_showMenu_2_p2+0x2bc>)
 8004cd6:	2140      	movs	r1, #64	@ 0x40
 8004cd8:	4892      	ldr	r0, [pc, #584]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004cda:	f007 ffab 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 37, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004cde:	4b92      	ldr	r3, [pc, #584]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	9202      	str	r2, [sp, #8]
 8004ce4:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004ce8:	9201      	str	r2, [sp, #4]
 8004cea:	685a      	ldr	r2, [r3, #4]
 8004cec:	9200      	str	r2, [sp, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a8c      	ldr	r2, [pc, #560]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004cf2:	2125      	movs	r1, #37	@ 0x25
 8004cf4:	200e      	movs	r0, #14
 8004cf6:	f7fd fa08 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "MIN FLOW:     %3i %%", set->min_flow);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	88db      	ldrh	r3, [r3, #6]
 8004cfe:	4a8d      	ldr	r2, [pc, #564]	@ (8004f34 <ST7735_showMenu_2_p2+0x2c0>)
 8004d00:	2140      	movs	r1, #64	@ 0x40
 8004d02:	4888      	ldr	r0, [pc, #544]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004d04:	f007 ff96 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 48, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004d08:	4b87      	ldr	r3, [pc, #540]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	9202      	str	r2, [sp, #8]
 8004d0e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004d12:	9201      	str	r2, [sp, #4]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	9200      	str	r2, [sp, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a82      	ldr	r2, [pc, #520]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004d1c:	2130      	movs	r1, #48	@ 0x30
 8004d1e:	200e      	movs	r0, #14
 8004d20:	f7fd f9f3 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "MAX FLOW:     %3i %%", set->max_flow);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	891b      	ldrh	r3, [r3, #8]
 8004d28:	4a83      	ldr	r2, [pc, #524]	@ (8004f38 <ST7735_showMenu_2_p2+0x2c4>)
 8004d2a:	2140      	movs	r1, #64	@ 0x40
 8004d2c:	487d      	ldr	r0, [pc, #500]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004d2e:	f007 ff81 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 59, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004d32:	4b7d      	ldr	r3, [pc, #500]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	9202      	str	r2, [sp, #8]
 8004d38:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004d3c:	9201      	str	r2, [sp, #4]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	9200      	str	r2, [sp, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a77      	ldr	r2, [pc, #476]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004d46:	213b      	movs	r1, #59	@ 0x3b
 8004d48:	200e      	movs	r0, #14
 8004d4a:	f7fd f9de 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "STEP FLOW:    %3i %%", set->step_flow);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	895b      	ldrh	r3, [r3, #10]
 8004d52:	4a7a      	ldr	r2, [pc, #488]	@ (8004f3c <ST7735_showMenu_2_p2+0x2c8>)
 8004d54:	2140      	movs	r1, #64	@ 0x40
 8004d56:	4873      	ldr	r0, [pc, #460]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004d58:	f007 ff6c 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 70, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004d5c:	4b72      	ldr	r3, [pc, #456]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	9202      	str	r2, [sp, #8]
 8004d62:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004d66:	9201      	str	r2, [sp, #4]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	9200      	str	r2, [sp, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a6d      	ldr	r2, [pc, #436]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004d70:	2146      	movs	r1, #70	@ 0x46
 8004d72:	200e      	movs	r0, #14
 8004d74:	f7fd f9c9 	bl	800210a <ST7735_WriteString>

  switch (set->ext_NTC)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	899b      	ldrh	r3, [r3, #12]
 8004d7c:	2b04      	cmp	r3, #4
 8004d7e:	d82b      	bhi.n	8004dd8 <ST7735_showMenu_2_p2+0x164>
 8004d80:	a201      	add	r2, pc, #4	@ (adr r2, 8004d88 <ST7735_showMenu_2_p2+0x114>)
 8004d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d86:	bf00      	nop
 8004d88:	08004d9d 	.word	0x08004d9d
 8004d8c:	08004da9 	.word	0x08004da9
 8004d90:	08004db5 	.word	0x08004db5
 8004d94:	08004dc1 	.word	0x08004dc1
 8004d98:	08004dcd 	.word	0x08004dcd
  {
    case (0):
      snprintf (TX_Buffer, 64, "TOOL NTC:       N  ");
 8004d9c:	4a68      	ldr	r2, [pc, #416]	@ (8004f40 <ST7735_showMenu_2_p2+0x2cc>)
 8004d9e:	2140      	movs	r1, #64	@ 0x40
 8004da0:	4860      	ldr	r0, [pc, #384]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004da2:	f007 ff47 	bl	800cc34 <sniprintf>
      break;
 8004da6:	e017      	b.n	8004dd8 <ST7735_showMenu_2_p2+0x164>
    case (1):
      snprintf (TX_Buffer, 64, "TOOL NTC:    MF52  ");
 8004da8:	4a66      	ldr	r2, [pc, #408]	@ (8004f44 <ST7735_showMenu_2_p2+0x2d0>)
 8004daa:	2140      	movs	r1, #64	@ 0x40
 8004dac:	485d      	ldr	r0, [pc, #372]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004dae:	f007 ff41 	bl	800cc34 <sniprintf>
      break;
 8004db2:	e011      	b.n	8004dd8 <ST7735_showMenu_2_p2+0x164>
    case (2):
      snprintf (TX_Buffer, 64, "TOOL NTC:  CB3435  ");
 8004db4:	4a64      	ldr	r2, [pc, #400]	@ (8004f48 <ST7735_showMenu_2_p2+0x2d4>)
 8004db6:	2140      	movs	r1, #64	@ 0x40
 8004db8:	485a      	ldr	r0, [pc, #360]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004dba:	f007 ff3b 	bl	800cc34 <sniprintf>
      break;
 8004dbe:	e00b      	b.n	8004dd8 <ST7735_showMenu_2_p2+0x164>
    case (3):
      snprintf (TX_Buffer, 64, "TOOL NTC:  CB3950  ");
 8004dc0:	4a62      	ldr	r2, [pc, #392]	@ (8004f4c <ST7735_showMenu_2_p2+0x2d8>)
 8004dc2:	2140      	movs	r1, #64	@ 0x40
 8004dc4:	4857      	ldr	r0, [pc, #348]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004dc6:	f007 ff35 	bl	800cc34 <sniprintf>
      break;
 8004dca:	e005      	b.n	8004dd8 <ST7735_showMenu_2_p2+0x164>
    case (4):
      snprintf (TX_Buffer, 64, "TOOL NTC:  CB3988  ");
 8004dcc:	4a60      	ldr	r2, [pc, #384]	@ (8004f50 <ST7735_showMenu_2_p2+0x2dc>)
 8004dce:	2140      	movs	r1, #64	@ 0x40
 8004dd0:	4854      	ldr	r0, [pc, #336]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004dd2:	f007 ff2f 	bl	800cc34 <sniprintf>
      break;
 8004dd6:	bf00      	nop
  }
  ST7735_WriteString (14, 81, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004dd8:	4b53      	ldr	r3, [pc, #332]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	9202      	str	r2, [sp, #8]
 8004dde:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004de2:	9201      	str	r2, [sp, #4]
 8004de4:	685a      	ldr	r2, [r3, #4]
 8004de6:	9200      	str	r2, [sp, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a4e      	ldr	r2, [pc, #312]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004dec:	2151      	movs	r1, #81	@ 0x51
 8004dee:	200e      	movs	r0, #14
 8004df0:	f7fd f98b 	bl	800210a <ST7735_WriteString>


  if (set->sensor)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	89db      	ldrh	r3, [r3, #14]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d005      	beq.n	8004e08 <ST7735_showMenu_2_p2+0x194>
    snprintf (TX_Buffer, 64, "TOOL SENSOR:    Y  ");
 8004dfc:	4a55      	ldr	r2, [pc, #340]	@ (8004f54 <ST7735_showMenu_2_p2+0x2e0>)
 8004dfe:	2140      	movs	r1, #64	@ 0x40
 8004e00:	4848      	ldr	r0, [pc, #288]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004e02:	f007 ff17 	bl	800cc34 <sniprintf>
 8004e06:	e004      	b.n	8004e12 <ST7735_showMenu_2_p2+0x19e>
  else
    snprintf (TX_Buffer, 64, "TOOL SENSOR:    N  ");
 8004e08:	4a53      	ldr	r2, [pc, #332]	@ (8004f58 <ST7735_showMenu_2_p2+0x2e4>)
 8004e0a:	2140      	movs	r1, #64	@ 0x40
 8004e0c:	4845      	ldr	r0, [pc, #276]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004e0e:	f007 ff11 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 92, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004e12:	4b45      	ldr	r3, [pc, #276]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	9202      	str	r2, [sp, #8]
 8004e18:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004e1c:	9201      	str	r2, [sp, #4]
 8004e1e:	685a      	ldr	r2, [r3, #4]
 8004e20:	9200      	str	r2, [sp, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a3f      	ldr	r2, [pc, #252]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004e26:	215c      	movs	r1, #92	@ 0x5c
 8004e28:	200e      	movs	r0, #14
 8004e2a:	f7fd f96e 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "SLEEP TIMER:  %3i S", set->sleep_timer);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	8a1b      	ldrh	r3, [r3, #16]
 8004e32:	4a4a      	ldr	r2, [pc, #296]	@ (8004f5c <ST7735_showMenu_2_p2+0x2e8>)
 8004e34:	2140      	movs	r1, #64	@ 0x40
 8004e36:	483b      	ldr	r0, [pc, #236]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004e38:	f007 fefc 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 103, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8004e3c:	4b3a      	ldr	r3, [pc, #232]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	9202      	str	r2, [sp, #8]
 8004e42:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8004e46:	9201      	str	r2, [sp, #4]
 8004e48:	685a      	ldr	r2, [r3, #4]
 8004e4a:	9200      	str	r2, [sp, #0]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a35      	ldr	r2, [pc, #212]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004e50:	2167      	movs	r1, #103	@ 0x67
 8004e52:	200e      	movs	r0, #14
 8004e54:	f7fd f959 	bl	800210a <ST7735_WriteString>

  for (uint8_t i = 0; i < 10; i++)
 8004e58:	2300      	movs	r3, #0
 8004e5a:	73fb      	strb	r3, [r7, #15]
 8004e5c:	e029      	b.n	8004eb2 <ST7735_showMenu_2_p2+0x23e>
  {
    if (i == selected_item)
 8004e5e:	4b40      	ldr	r3, [pc, #256]	@ (8004f60 <ST7735_showMenu_2_p2+0x2ec>)
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	7bfa      	ldrb	r2, [r7, #15]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d105      	bne.n	8004e74 <ST7735_showMenu_2_p2+0x200>
      snprintf (TX_Buffer, 64, ">");
 8004e68:	4a3e      	ldr	r2, [pc, #248]	@ (8004f64 <ST7735_showMenu_2_p2+0x2f0>)
 8004e6a:	2140      	movs	r1, #64	@ 0x40
 8004e6c:	482d      	ldr	r0, [pc, #180]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004e6e:	f007 fee1 	bl	800cc34 <sniprintf>
 8004e72:	e004      	b.n	8004e7e <ST7735_showMenu_2_p2+0x20a>
    else
      snprintf (TX_Buffer, 64, " ");
 8004e74:	4a3c      	ldr	r2, [pc, #240]	@ (8004f68 <ST7735_showMenu_2_p2+0x2f4>)
 8004e76:	2140      	movs	r1, #64	@ 0x40
 8004e78:	482a      	ldr	r0, [pc, #168]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004e7a:	f007 fedb 	bl	800cc34 <sniprintf>

    ST7735_WriteString (3, 4 + i * 11, TX_Buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
 8004e7e:	7bfb      	ldrb	r3, [r7, #15]
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	461a      	mov	r2, r3
 8004e84:	0092      	lsls	r2, r2, #2
 8004e86:	441a      	add	r2, r3
 8004e88:	0052      	lsls	r2, r2, #1
 8004e8a:	4413      	add	r3, r2
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	3304      	adds	r3, #4
 8004e90:	b299      	uxth	r1, r3
 8004e92:	4b25      	ldr	r3, [pc, #148]	@ (8004f28 <ST7735_showMenu_2_p2+0x2b4>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	9202      	str	r2, [sp, #8]
 8004e98:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004e9c:	9201      	str	r2, [sp, #4]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	9200      	str	r2, [sp, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a1f      	ldr	r2, [pc, #124]	@ (8004f24 <ST7735_showMenu_2_p2+0x2b0>)
 8004ea6:	2003      	movs	r0, #3
 8004ea8:	f7fd f92f 	bl	800210a <ST7735_WriteString>
  for (uint8_t i = 0; i < 10; i++)
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
 8004eae:	3301      	adds	r3, #1
 8004eb0:	73fb      	strb	r3, [r7, #15]
 8004eb2:	7bfb      	ldrb	r3, [r7, #15]
 8004eb4:	2b09      	cmp	r3, #9
 8004eb6:	d9d2      	bls.n	8004e5e <ST7735_showMenu_2_p2+0x1ea>
  }

  switch (selected_item)
 8004eb8:	4b29      	ldr	r3, [pc, #164]	@ (8004f60 <ST7735_showMenu_2_p2+0x2ec>)
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	2b09      	cmp	r3, #9
 8004ebe:	f200 80c2 	bhi.w	8005046 <ST7735_showMenu_2_p2+0x3d2>
 8004ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec8 <ST7735_showMenu_2_p2+0x254>)
 8004ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec8:	08004ef1 	.word	0x08004ef1
 8004ecc:	08004f07 	.word	0x08004f07
 8004ed0:	08004f79 	.word	0x08004f79
 8004ed4:	08004f93 	.word	0x08004f93
 8004ed8:	08004fab 	.word	0x08004fab
 8004edc:	08004fc3 	.word	0x08004fc3
 8004ee0:	08004fdd 	.word	0x08004fdd
 8004ee4:	08004ff7 	.word	0x08004ff7
 8004ee8:	08005011 	.word	0x08005011
 8004eec:	0800502b 	.word	0x0800502b
  {
    case 0:
      encoder_uploader (&htim4, &flag_reload_TIM4, &selected_sub_menu_settings, 0, 2, 1);
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	9301      	str	r3, [sp, #4]
 8004ef4:	2302      	movs	r3, #2
 8004ef6:	9300      	str	r3, [sp, #0]
 8004ef8:	2300      	movs	r3, #0
 8004efa:	4a1c      	ldr	r2, [pc, #112]	@ (8004f6c <ST7735_showMenu_2_p2+0x2f8>)
 8004efc:	491c      	ldr	r1, [pc, #112]	@ (8004f70 <ST7735_showMenu_2_p2+0x2fc>)
 8004efe:	481d      	ldr	r0, [pc, #116]	@ (8004f74 <ST7735_showMenu_2_p2+0x300>)
 8004f00:	f001 fd70 	bl	80069e4 <encoder_uploader>
      break;
 8004f04:	e09f      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
    case 1:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->min_temp, LIM_MIN_TEMP, LIM_MAX_TEMP,
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	2301      	movs	r3, #1
 8004f0a:	9301      	str	r3, [sp, #4]
 8004f0c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004f10:	9300      	str	r3, [sp, #0]
 8004f12:	2364      	movs	r3, #100	@ 0x64
 8004f14:	4916      	ldr	r1, [pc, #88]	@ (8004f70 <ST7735_showMenu_2_p2+0x2fc>)
 8004f16:	4817      	ldr	r0, [pc, #92]	@ (8004f74 <ST7735_showMenu_2_p2+0x300>)
 8004f18:	f001 fd64 	bl	80069e4 <encoder_uploader>
      LIM_MIN_STEP_TEMP);
      break;
 8004f1c:	e093      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
 8004f1e:	bf00      	nop
 8004f20:	0800d6c4 	.word	0x0800d6c4
 8004f24:	20000474 	.word	0x20000474
 8004f28:	20000050 	.word	0x20000050
 8004f2c:	0800d6d8 	.word	0x0800d6d8
 8004f30:	0800d6ec 	.word	0x0800d6ec
 8004f34:	0800d700 	.word	0x0800d700
 8004f38:	0800d718 	.word	0x0800d718
 8004f3c:	0800d730 	.word	0x0800d730
 8004f40:	0800d748 	.word	0x0800d748
 8004f44:	0800d75c 	.word	0x0800d75c
 8004f48:	0800d770 	.word	0x0800d770
 8004f4c:	0800d784 	.word	0x0800d784
 8004f50:	0800d798 	.word	0x0800d798
 8004f54:	0800d7ac 	.word	0x0800d7ac
 8004f58:	0800d7c0 	.word	0x0800d7c0
 8004f5c:	0800d7d4 	.word	0x0800d7d4
 8004f60:	200004bc 	.word	0x200004bc
 8004f64:	0800d7e8 	.word	0x0800d7e8
 8004f68:	0800d7ec 	.word	0x0800d7ec
 8004f6c:	200004be 	.word	0x200004be
 8004f70:	2000023e 	.word	0x2000023e
 8004f74:	20000808 	.word	0x20000808
    case 2:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->max_temp, LIM_MIN_TEMP, LIM_MAX_TEMP,
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	1c9a      	adds	r2, r3, #2
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	9301      	str	r3, [sp, #4]
 8004f80:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	2364      	movs	r3, #100	@ 0x64
 8004f88:	4931      	ldr	r1, [pc, #196]	@ (8005050 <ST7735_showMenu_2_p2+0x3dc>)
 8004f8a:	4832      	ldr	r0, [pc, #200]	@ (8005054 <ST7735_showMenu_2_p2+0x3e0>)
 8004f8c:	f001 fd2a 	bl	80069e4 <encoder_uploader>
      LIM_MIN_STEP_TEMP);
      break;
 8004f90:	e059      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
    case 3:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->step_temp, LIM_MIN_STEP_TEMP,
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	1d1a      	adds	r2, r3, #4
 8004f96:	2301      	movs	r3, #1
 8004f98:	9301      	str	r3, [sp, #4]
 8004f9a:	2314      	movs	r3, #20
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	492b      	ldr	r1, [pc, #172]	@ (8005050 <ST7735_showMenu_2_p2+0x3dc>)
 8004fa2:	482c      	ldr	r0, [pc, #176]	@ (8005054 <ST7735_showMenu_2_p2+0x3e0>)
 8004fa4:	f001 fd1e 	bl	80069e4 <encoder_uploader>
      LIM_MAX_STEP_TEMP,
                        LIM_MIN_STEP_TEMP);
      break;
 8004fa8:	e04d      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
    case 4:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->min_flow, LIM_MIN_FAN, LIM_MAX_FAN,
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	1d9a      	adds	r2, r3, #6
 8004fae:	2301      	movs	r3, #1
 8004fb0:	9301      	str	r3, [sp, #4]
 8004fb2:	2364      	movs	r3, #100	@ 0x64
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	230a      	movs	r3, #10
 8004fb8:	4925      	ldr	r1, [pc, #148]	@ (8005050 <ST7735_showMenu_2_p2+0x3dc>)
 8004fba:	4826      	ldr	r0, [pc, #152]	@ (8005054 <ST7735_showMenu_2_p2+0x3e0>)
 8004fbc:	f001 fd12 	bl	80069e4 <encoder_uploader>
      LIM_MIN_STEP_FAN);
      break;
 8004fc0:	e041      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
    case 5:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->max_flow, LIM_MIN_FAN, LIM_MAX_FAN,
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f103 0208 	add.w	r2, r3, #8
 8004fc8:	2301      	movs	r3, #1
 8004fca:	9301      	str	r3, [sp, #4]
 8004fcc:	2364      	movs	r3, #100	@ 0x64
 8004fce:	9300      	str	r3, [sp, #0]
 8004fd0:	230a      	movs	r3, #10
 8004fd2:	491f      	ldr	r1, [pc, #124]	@ (8005050 <ST7735_showMenu_2_p2+0x3dc>)
 8004fd4:	481f      	ldr	r0, [pc, #124]	@ (8005054 <ST7735_showMenu_2_p2+0x3e0>)
 8004fd6:	f001 fd05 	bl	80069e4 <encoder_uploader>
      LIM_MIN_STEP_FAN);
      break;
 8004fda:	e034      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
    case 6:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->step_flow, LIM_MIN_STEP_FAN,
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f103 020a 	add.w	r2, r3, #10
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	9301      	str	r3, [sp, #4]
 8004fe6:	2319      	movs	r3, #25
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	2301      	movs	r3, #1
 8004fec:	4918      	ldr	r1, [pc, #96]	@ (8005050 <ST7735_showMenu_2_p2+0x3dc>)
 8004fee:	4819      	ldr	r0, [pc, #100]	@ (8005054 <ST7735_showMenu_2_p2+0x3e0>)
 8004ff0:	f001 fcf8 	bl	80069e4 <encoder_uploader>
      LIM_MAX_STEP_FAN,
                        1);
      break;
 8004ff4:	e027      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
    case 7:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->ext_NTC, 0, 4, 1);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f103 020c 	add.w	r2, r3, #12
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	9301      	str	r3, [sp, #4]
 8005000:	2304      	movs	r3, #4
 8005002:	9300      	str	r3, [sp, #0]
 8005004:	2300      	movs	r3, #0
 8005006:	4912      	ldr	r1, [pc, #72]	@ (8005050 <ST7735_showMenu_2_p2+0x3dc>)
 8005008:	4812      	ldr	r0, [pc, #72]	@ (8005054 <ST7735_showMenu_2_p2+0x3e0>)
 800500a:	f001 fceb 	bl	80069e4 <encoder_uploader>
      break;
 800500e:	e01a      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
    case 8:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->sensor, 0, 1, 1);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f103 020e 	add.w	r2, r3, #14
 8005016:	2301      	movs	r3, #1
 8005018:	9301      	str	r3, [sp, #4]
 800501a:	2301      	movs	r3, #1
 800501c:	9300      	str	r3, [sp, #0]
 800501e:	2300      	movs	r3, #0
 8005020:	490b      	ldr	r1, [pc, #44]	@ (8005050 <ST7735_showMenu_2_p2+0x3dc>)
 8005022:	480c      	ldr	r0, [pc, #48]	@ (8005054 <ST7735_showMenu_2_p2+0x3e0>)
 8005024:	f001 fcde 	bl	80069e4 <encoder_uploader>
      break;
 8005028:	e00d      	b.n	8005046 <ST7735_showMenu_2_p2+0x3d2>
    case 9:
      encoder_uploader (&htim4, &flag_reload_TIM4, &set->sleep_timer, LIM_MIN_SLEEP_TIMER,
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f103 0210 	add.w	r2, r3, #16
 8005030:	230a      	movs	r3, #10
 8005032:	9301      	str	r3, [sp, #4]
 8005034:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	2300      	movs	r3, #0
 800503c:	4904      	ldr	r1, [pc, #16]	@ (8005050 <ST7735_showMenu_2_p2+0x3dc>)
 800503e:	4805      	ldr	r0, [pc, #20]	@ (8005054 <ST7735_showMenu_2_p2+0x3e0>)
 8005040:	f001 fcd0 	bl	80069e4 <encoder_uploader>
      LIM_MAX_SLEEP_TIMER,
                        LIM_STEP_SLEEP_TIMER);
      break;
 8005044:	bf00      	nop
  }
}
 8005046:	bf00      	nop
 8005048:	3710      	adds	r7, #16
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	2000023e 	.word	0x2000023e
 8005054:	20000808 	.word	0x20000808

08005058 <ST7735_showMenu_2_p3>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showMenu_2_p3 (void)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af04      	add	r7, sp, #16
  switch (HW_SET.NTC)
 800505e:	4baa      	ldr	r3, [pc, #680]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 8005060:	881b      	ldrh	r3, [r3, #0]
 8005062:	2b04      	cmp	r3, #4
 8005064:	d82a      	bhi.n	80050bc <ST7735_showMenu_2_p3+0x64>
 8005066:	a201      	add	r2, pc, #4	@ (adr r2, 800506c <ST7735_showMenu_2_p3+0x14>)
 8005068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800506c:	08005081 	.word	0x08005081
 8005070:	0800508d 	.word	0x0800508d
 8005074:	08005099 	.word	0x08005099
 8005078:	080050a5 	.word	0x080050a5
 800507c:	080050b1 	.word	0x080050b1
  {
    case (0):
      snprintf (TX_Buffer, 64, "INT NTC:        N  ");
 8005080:	4aa2      	ldr	r2, [pc, #648]	@ (800530c <ST7735_showMenu_2_p3+0x2b4>)
 8005082:	2140      	movs	r1, #64	@ 0x40
 8005084:	48a2      	ldr	r0, [pc, #648]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005086:	f007 fdd5 	bl	800cc34 <sniprintf>
      break;
 800508a:	e017      	b.n	80050bc <ST7735_showMenu_2_p3+0x64>
    case (1):
      snprintf (TX_Buffer, 64, "INT NTC:     MF52  ");
 800508c:	4aa1      	ldr	r2, [pc, #644]	@ (8005314 <ST7735_showMenu_2_p3+0x2bc>)
 800508e:	2140      	movs	r1, #64	@ 0x40
 8005090:	489f      	ldr	r0, [pc, #636]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005092:	f007 fdcf 	bl	800cc34 <sniprintf>
      break;
 8005096:	e011      	b.n	80050bc <ST7735_showMenu_2_p3+0x64>
    case (2):
      snprintf (TX_Buffer, 64, "INT NTC:   CB3435  ");
 8005098:	4a9f      	ldr	r2, [pc, #636]	@ (8005318 <ST7735_showMenu_2_p3+0x2c0>)
 800509a:	2140      	movs	r1, #64	@ 0x40
 800509c:	489c      	ldr	r0, [pc, #624]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 800509e:	f007 fdc9 	bl	800cc34 <sniprintf>
      break;
 80050a2:	e00b      	b.n	80050bc <ST7735_showMenu_2_p3+0x64>
    case (3):
      snprintf (TX_Buffer, 64, "INT NTC:   CB3950  ");
 80050a4:	4a9d      	ldr	r2, [pc, #628]	@ (800531c <ST7735_showMenu_2_p3+0x2c4>)
 80050a6:	2140      	movs	r1, #64	@ 0x40
 80050a8:	4899      	ldr	r0, [pc, #612]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80050aa:	f007 fdc3 	bl	800cc34 <sniprintf>
      break;
 80050ae:	e005      	b.n	80050bc <ST7735_showMenu_2_p3+0x64>
    case (4):
      snprintf (TX_Buffer, 64, "INT NTC:   CB3988  ");
 80050b0:	4a9b      	ldr	r2, [pc, #620]	@ (8005320 <ST7735_showMenu_2_p3+0x2c8>)
 80050b2:	2140      	movs	r1, #64	@ 0x40
 80050b4:	4896      	ldr	r0, [pc, #600]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80050b6:	f007 fdbd 	bl	800cc34 <sniprintf>
      break;
 80050ba:	bf00      	nop
  }
  ST7735_WriteString (14, 15, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80050bc:	4b99      	ldr	r3, [pc, #612]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 80050be:	2200      	movs	r2, #0
 80050c0:	9202      	str	r2, [sp, #8]
 80050c2:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80050c6:	9201      	str	r2, [sp, #4]
 80050c8:	685a      	ldr	r2, [r3, #4]
 80050ca:	9200      	str	r2, [sp, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a90      	ldr	r2, [pc, #576]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80050d0:	210f      	movs	r1, #15
 80050d2:	200e      	movs	r0, #14
 80050d4:	f7fd f819 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "0 current:   %4i  ", HW_SET.ZERO_CURRENT);
 80050d8:	4b8b      	ldr	r3, [pc, #556]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 80050da:	885b      	ldrh	r3, [r3, #2]
 80050dc:	4a92      	ldr	r2, [pc, #584]	@ (8005328 <ST7735_showMenu_2_p3+0x2d0>)
 80050de:	2140      	movs	r1, #64	@ 0x40
 80050e0:	488b      	ldr	r0, [pc, #556]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80050e2:	f007 fda7 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 26, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80050e6:	4b8f      	ldr	r3, [pc, #572]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	9202      	str	r2, [sp, #8]
 80050ec:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80050f0:	9201      	str	r2, [sp, #4]
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	9200      	str	r2, [sp, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a85      	ldr	r2, [pc, #532]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80050fa:	211a      	movs	r1, #26
 80050fc:	200e      	movs	r0, #14
 80050fe:	f7fd f804 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "K current:    %3i  ", HW_SET.K_CURRENT);
 8005102:	4b81      	ldr	r3, [pc, #516]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 8005104:	889b      	ldrh	r3, [r3, #4]
 8005106:	4a89      	ldr	r2, [pc, #548]	@ (800532c <ST7735_showMenu_2_p3+0x2d4>)
 8005108:	2140      	movs	r1, #64	@ 0x40
 800510a:	4881      	ldr	r0, [pc, #516]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 800510c:	f007 fd92 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 37, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8005110:	4b84      	ldr	r3, [pc, #528]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 8005112:	2200      	movs	r2, #0
 8005114:	9202      	str	r2, [sp, #8]
 8005116:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800511a:	9201      	str	r2, [sp, #4]
 800511c:	685a      	ldr	r2, [r3, #4]
 800511e:	9200      	str	r2, [sp, #0]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a7b      	ldr	r2, [pc, #492]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005124:	2125      	movs	r1, #37	@ 0x25
 8005126:	200e      	movs	r0, #14
 8005128:	f7fc ffef 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "K voltage:    %3i  ", HW_SET.K_VOLTAGE);
 800512c:	4b76      	ldr	r3, [pc, #472]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 800512e:	88db      	ldrh	r3, [r3, #6]
 8005130:	4a7f      	ldr	r2, [pc, #508]	@ (8005330 <ST7735_showMenu_2_p3+0x2d8>)
 8005132:	2140      	movs	r1, #64	@ 0x40
 8005134:	4876      	ldr	r0, [pc, #472]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005136:	f007 fd7d 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 48, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800513a:	4b7a      	ldr	r3, [pc, #488]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 800513c:	2200      	movs	r2, #0
 800513e:	9202      	str	r2, [sp, #8]
 8005140:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8005144:	9201      	str	r2, [sp, #4]
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	9200      	str	r2, [sp, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a70      	ldr	r2, [pc, #448]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 800514e:	2130      	movs	r1, #48	@ 0x30
 8005150:	200e      	movs	r0, #14
 8005152:	f7fc ffda 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "K INT NTC:    %3i  ", HW_SET.K_INT_NTC);
 8005156:	4b6c      	ldr	r3, [pc, #432]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 8005158:	891b      	ldrh	r3, [r3, #8]
 800515a:	4a76      	ldr	r2, [pc, #472]	@ (8005334 <ST7735_showMenu_2_p3+0x2dc>)
 800515c:	2140      	movs	r1, #64	@ 0x40
 800515e:	486c      	ldr	r0, [pc, #432]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005160:	f007 fd68 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 59, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8005164:	4b6f      	ldr	r3, [pc, #444]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 8005166:	2200      	movs	r2, #0
 8005168:	9202      	str	r2, [sp, #8]
 800516a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800516e:	9201      	str	r2, [sp, #4]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	9200      	str	r2, [sp, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a66      	ldr	r2, [pc, #408]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005178:	213b      	movs	r1, #59	@ 0x3b
 800517a:	200e      	movs	r0, #14
 800517c:	f7fc ffc5 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "K IRON NTC:   %3i  ", HW_SET.K_IRON_NTC);
 8005180:	4b61      	ldr	r3, [pc, #388]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 8005182:	895b      	ldrh	r3, [r3, #10]
 8005184:	4a6c      	ldr	r2, [pc, #432]	@ (8005338 <ST7735_showMenu_2_p3+0x2e0>)
 8005186:	2140      	movs	r1, #64	@ 0x40
 8005188:	4861      	ldr	r0, [pc, #388]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 800518a:	f007 fd53 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 70, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800518e:	4b65      	ldr	r3, [pc, #404]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 8005190:	2200      	movs	r2, #0
 8005192:	9202      	str	r2, [sp, #8]
 8005194:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8005198:	9201      	str	r2, [sp, #4]
 800519a:	685a      	ldr	r2, [r3, #4]
 800519c:	9200      	str	r2, [sp, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a5b      	ldr	r2, [pc, #364]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80051a2:	2146      	movs	r1, #70	@ 0x46
 80051a4:	200e      	movs	r0, #14
 80051a6:	f7fc ffb0 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "K HOTAIR NTC: %3i  ", HW_SET.K_HOTAIR_NTC);
 80051aa:	4b57      	ldr	r3, [pc, #348]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 80051ac:	899b      	ldrh	r3, [r3, #12]
 80051ae:	4a63      	ldr	r2, [pc, #396]	@ (800533c <ST7735_showMenu_2_p3+0x2e4>)
 80051b0:	2140      	movs	r1, #64	@ 0x40
 80051b2:	4857      	ldr	r0, [pc, #348]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80051b4:	f007 fd3e 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 81, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80051b8:	4b5a      	ldr	r3, [pc, #360]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	9202      	str	r2, [sp, #8]
 80051be:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80051c2:	9201      	str	r2, [sp, #4]
 80051c4:	685a      	ldr	r2, [r3, #4]
 80051c6:	9200      	str	r2, [sp, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a51      	ldr	r2, [pc, #324]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80051cc:	2151      	movs	r1, #81	@ 0x51
 80051ce:	200e      	movs	r0, #14
 80051d0:	f7fc ff9b 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "TIME OFF:    %4i S", HW_SET.time_off);
 80051d4:	4b4c      	ldr	r3, [pc, #304]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 80051d6:	89db      	ldrh	r3, [r3, #14]
 80051d8:	4a59      	ldr	r2, [pc, #356]	@ (8005340 <ST7735_showMenu_2_p3+0x2e8>)
 80051da:	2140      	movs	r1, #64	@ 0x40
 80051dc:	484c      	ldr	r0, [pc, #304]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80051de:	f007 fd29 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 92, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80051e2:	4b50      	ldr	r3, [pc, #320]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	9202      	str	r2, [sp, #8]
 80051e8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80051ec:	9201      	str	r2, [sp, #4]
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	9200      	str	r2, [sp, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a46      	ldr	r2, [pc, #280]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 80051f6:	215c      	movs	r1, #92	@ 0x5c
 80051f8:	200e      	movs	r0, #14
 80051fa:	f7fc ff86 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "OVERCURRENT:   %2i A", HW_SET.overcurrent_protection);
 80051fe:	4b42      	ldr	r3, [pc, #264]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 8005200:	8a1b      	ldrh	r3, [r3, #16]
 8005202:	4a50      	ldr	r2, [pc, #320]	@ (8005344 <ST7735_showMenu_2_p3+0x2ec>)
 8005204:	2140      	movs	r1, #64	@ 0x40
 8005206:	4842      	ldr	r0, [pc, #264]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005208:	f007 fd14 	bl	800cc34 <sniprintf>
  ST7735_WriteString (14, 103, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800520c:	4b45      	ldr	r3, [pc, #276]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 800520e:	2200      	movs	r2, #0
 8005210:	9202      	str	r2, [sp, #8]
 8005212:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8005216:	9201      	str	r2, [sp, #4]
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	9200      	str	r2, [sp, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a3c      	ldr	r2, [pc, #240]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005220:	2167      	movs	r1, #103	@ 0x67
 8005222:	200e      	movs	r0, #14
 8005224:	f7fc ff71 	bl	800210a <ST7735_WriteString>

  for (uint8_t i = 0; i < 10; i++)
 8005228:	2300      	movs	r3, #0
 800522a:	71fb      	strb	r3, [r7, #7]
 800522c:	e029      	b.n	8005282 <ST7735_showMenu_2_p3+0x22a>
  {
    if (i == selected_item)
 800522e:	4b46      	ldr	r3, [pc, #280]	@ (8005348 <ST7735_showMenu_2_p3+0x2f0>)
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	79fa      	ldrb	r2, [r7, #7]
 8005234:	429a      	cmp	r2, r3
 8005236:	d105      	bne.n	8005244 <ST7735_showMenu_2_p3+0x1ec>
      snprintf (TX_Buffer, 64, ">");
 8005238:	4a44      	ldr	r2, [pc, #272]	@ (800534c <ST7735_showMenu_2_p3+0x2f4>)
 800523a:	2140      	movs	r1, #64	@ 0x40
 800523c:	4834      	ldr	r0, [pc, #208]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 800523e:	f007 fcf9 	bl	800cc34 <sniprintf>
 8005242:	e004      	b.n	800524e <ST7735_showMenu_2_p3+0x1f6>
    else
      snprintf (TX_Buffer, 64, " ");
 8005244:	4a42      	ldr	r2, [pc, #264]	@ (8005350 <ST7735_showMenu_2_p3+0x2f8>)
 8005246:	2140      	movs	r1, #64	@ 0x40
 8005248:	4831      	ldr	r0, [pc, #196]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 800524a:	f007 fcf3 	bl	800cc34 <sniprintf>

    ST7735_WriteString (3, 4 + i * 11, TX_Buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
 800524e:	79fb      	ldrb	r3, [r7, #7]
 8005250:	b29b      	uxth	r3, r3
 8005252:	461a      	mov	r2, r3
 8005254:	0092      	lsls	r2, r2, #2
 8005256:	441a      	add	r2, r3
 8005258:	0052      	lsls	r2, r2, #1
 800525a:	4413      	add	r3, r2
 800525c:	b29b      	uxth	r3, r3
 800525e:	3304      	adds	r3, #4
 8005260:	b299      	uxth	r1, r3
 8005262:	4b30      	ldr	r3, [pc, #192]	@ (8005324 <ST7735_showMenu_2_p3+0x2cc>)
 8005264:	2200      	movs	r2, #0
 8005266:	9202      	str	r2, [sp, #8]
 8005268:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800526c:	9201      	str	r2, [sp, #4]
 800526e:	685a      	ldr	r2, [r3, #4]
 8005270:	9200      	str	r2, [sp, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a26      	ldr	r2, [pc, #152]	@ (8005310 <ST7735_showMenu_2_p3+0x2b8>)
 8005276:	2003      	movs	r0, #3
 8005278:	f7fc ff47 	bl	800210a <ST7735_WriteString>
  for (uint8_t i = 0; i < 10; i++)
 800527c:	79fb      	ldrb	r3, [r7, #7]
 800527e:	3301      	adds	r3, #1
 8005280:	71fb      	strb	r3, [r7, #7]
 8005282:	79fb      	ldrb	r3, [r7, #7]
 8005284:	2b09      	cmp	r3, #9
 8005286:	d9d2      	bls.n	800522e <ST7735_showMenu_2_p3+0x1d6>
  }

  switch (selected_item)
 8005288:	4b2f      	ldr	r3, [pc, #188]	@ (8005348 <ST7735_showMenu_2_p3+0x2f0>)
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	2b09      	cmp	r3, #9
 800528e:	f200 80b7 	bhi.w	8005400 <ST7735_showMenu_2_p3+0x3a8>
 8005292:	a201      	add	r2, pc, #4	@ (adr r2, 8005298 <ST7735_showMenu_2_p3+0x240>)
 8005294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005298:	080052c1 	.word	0x080052c1
 800529c:	080052d7 	.word	0x080052d7
 80052a0:	080052ed 	.word	0x080052ed
 80052a4:	08005365 	.word	0x08005365
 80052a8:	0800537b 	.word	0x0800537b
 80052ac:	08005391 	.word	0x08005391
 80052b0:	080053a7 	.word	0x080053a7
 80052b4:	080053bd 	.word	0x080053bd
 80052b8:	080053d3 	.word	0x080053d3
 80052bc:	080053eb 	.word	0x080053eb
  {
    case 0:
      encoder_uploader (&htim4, &flag_reload_TIM4, &selected_sub_menu_settings, 0, 2, 1);
 80052c0:	2301      	movs	r3, #1
 80052c2:	9301      	str	r3, [sp, #4]
 80052c4:	2302      	movs	r3, #2
 80052c6:	9300      	str	r3, [sp, #0]
 80052c8:	2300      	movs	r3, #0
 80052ca:	4a22      	ldr	r2, [pc, #136]	@ (8005354 <ST7735_showMenu_2_p3+0x2fc>)
 80052cc:	4922      	ldr	r1, [pc, #136]	@ (8005358 <ST7735_showMenu_2_p3+0x300>)
 80052ce:	4823      	ldr	r0, [pc, #140]	@ (800535c <ST7735_showMenu_2_p3+0x304>)
 80052d0:	f001 fb88 	bl	80069e4 <encoder_uploader>
      break;
 80052d4:	e094      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
    case 1:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.NTC, 0, 4, 1);
 80052d6:	2301      	movs	r3, #1
 80052d8:	9301      	str	r3, [sp, #4]
 80052da:	2304      	movs	r3, #4
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	2300      	movs	r3, #0
 80052e0:	4a09      	ldr	r2, [pc, #36]	@ (8005308 <ST7735_showMenu_2_p3+0x2b0>)
 80052e2:	491d      	ldr	r1, [pc, #116]	@ (8005358 <ST7735_showMenu_2_p3+0x300>)
 80052e4:	481d      	ldr	r0, [pc, #116]	@ (800535c <ST7735_showMenu_2_p3+0x304>)
 80052e6:	f001 fb7d 	bl	80069e4 <encoder_uploader>
      break;
 80052ea:	e089      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
    case 2:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.ZERO_CURRENT, 2081, 2481, 1);
 80052ec:	2301      	movs	r3, #1
 80052ee:	9301      	str	r3, [sp, #4]
 80052f0:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 80052f4:	9300      	str	r3, [sp, #0]
 80052f6:	f640 0321 	movw	r3, #2081	@ 0x821
 80052fa:	4a19      	ldr	r2, [pc, #100]	@ (8005360 <ST7735_showMenu_2_p3+0x308>)
 80052fc:	4916      	ldr	r1, [pc, #88]	@ (8005358 <ST7735_showMenu_2_p3+0x300>)
 80052fe:	4817      	ldr	r0, [pc, #92]	@ (800535c <ST7735_showMenu_2_p3+0x304>)
 8005300:	f001 fb70 	bl	80069e4 <encoder_uploader>
      break;
 8005304:	e07c      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
 8005306:	bf00      	nop
 8005308:	20000590 	.word	0x20000590
 800530c:	0800d7f0 	.word	0x0800d7f0
 8005310:	20000474 	.word	0x20000474
 8005314:	0800d804 	.word	0x0800d804
 8005318:	0800d818 	.word	0x0800d818
 800531c:	0800d82c 	.word	0x0800d82c
 8005320:	0800d840 	.word	0x0800d840
 8005324:	20000050 	.word	0x20000050
 8005328:	0800d854 	.word	0x0800d854
 800532c:	0800d868 	.word	0x0800d868
 8005330:	0800d87c 	.word	0x0800d87c
 8005334:	0800d890 	.word	0x0800d890
 8005338:	0800d8a4 	.word	0x0800d8a4
 800533c:	0800d8b8 	.word	0x0800d8b8
 8005340:	0800d8cc 	.word	0x0800d8cc
 8005344:	0800d8e0 	.word	0x0800d8e0
 8005348:	200004bc 	.word	0x200004bc
 800534c:	0800d7e8 	.word	0x0800d7e8
 8005350:	0800d7ec 	.word	0x0800d7ec
 8005354:	200004be 	.word	0x200004be
 8005358:	2000023e 	.word	0x2000023e
 800535c:	20000808 	.word	0x20000808
 8005360:	20000592 	.word	0x20000592
    case 3:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.K_CURRENT, 0, 200, 1);
 8005364:	2301      	movs	r3, #1
 8005366:	9301      	str	r3, [sp, #4]
 8005368:	23c8      	movs	r3, #200	@ 0xc8
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	2300      	movs	r3, #0
 800536e:	4a26      	ldr	r2, [pc, #152]	@ (8005408 <ST7735_showMenu_2_p3+0x3b0>)
 8005370:	4926      	ldr	r1, [pc, #152]	@ (800540c <ST7735_showMenu_2_p3+0x3b4>)
 8005372:	4827      	ldr	r0, [pc, #156]	@ (8005410 <ST7735_showMenu_2_p3+0x3b8>)
 8005374:	f001 fb36 	bl	80069e4 <encoder_uploader>
      break;
 8005378:	e042      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
    case 4:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.K_VOLTAGE, 0, 200, 1);
 800537a:	2301      	movs	r3, #1
 800537c:	9301      	str	r3, [sp, #4]
 800537e:	23c8      	movs	r3, #200	@ 0xc8
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	2300      	movs	r3, #0
 8005384:	4a23      	ldr	r2, [pc, #140]	@ (8005414 <ST7735_showMenu_2_p3+0x3bc>)
 8005386:	4921      	ldr	r1, [pc, #132]	@ (800540c <ST7735_showMenu_2_p3+0x3b4>)
 8005388:	4821      	ldr	r0, [pc, #132]	@ (8005410 <ST7735_showMenu_2_p3+0x3b8>)
 800538a:	f001 fb2b 	bl	80069e4 <encoder_uploader>
      break;
 800538e:	e037      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
    case 5:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.K_INT_NTC, 0, 200, 1);
 8005390:	2301      	movs	r3, #1
 8005392:	9301      	str	r3, [sp, #4]
 8005394:	23c8      	movs	r3, #200	@ 0xc8
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	2300      	movs	r3, #0
 800539a:	4a1f      	ldr	r2, [pc, #124]	@ (8005418 <ST7735_showMenu_2_p3+0x3c0>)
 800539c:	491b      	ldr	r1, [pc, #108]	@ (800540c <ST7735_showMenu_2_p3+0x3b4>)
 800539e:	481c      	ldr	r0, [pc, #112]	@ (8005410 <ST7735_showMenu_2_p3+0x3b8>)
 80053a0:	f001 fb20 	bl	80069e4 <encoder_uploader>
      break;
 80053a4:	e02c      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
    case 6:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.K_IRON_NTC, 0, 200, 1);
 80053a6:	2301      	movs	r3, #1
 80053a8:	9301      	str	r3, [sp, #4]
 80053aa:	23c8      	movs	r3, #200	@ 0xc8
 80053ac:	9300      	str	r3, [sp, #0]
 80053ae:	2300      	movs	r3, #0
 80053b0:	4a1a      	ldr	r2, [pc, #104]	@ (800541c <ST7735_showMenu_2_p3+0x3c4>)
 80053b2:	4916      	ldr	r1, [pc, #88]	@ (800540c <ST7735_showMenu_2_p3+0x3b4>)
 80053b4:	4816      	ldr	r0, [pc, #88]	@ (8005410 <ST7735_showMenu_2_p3+0x3b8>)
 80053b6:	f001 fb15 	bl	80069e4 <encoder_uploader>
      break;
 80053ba:	e021      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
    case 7:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.K_HOTAIR_NTC, 0, 200, 1);
 80053bc:	2301      	movs	r3, #1
 80053be:	9301      	str	r3, [sp, #4]
 80053c0:	23c8      	movs	r3, #200	@ 0xc8
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	2300      	movs	r3, #0
 80053c6:	4a16      	ldr	r2, [pc, #88]	@ (8005420 <ST7735_showMenu_2_p3+0x3c8>)
 80053c8:	4910      	ldr	r1, [pc, #64]	@ (800540c <ST7735_showMenu_2_p3+0x3b4>)
 80053ca:	4811      	ldr	r0, [pc, #68]	@ (8005410 <ST7735_showMenu_2_p3+0x3b8>)
 80053cc:	f001 fb0a 	bl	80069e4 <encoder_uploader>
      break;
 80053d0:	e016      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
    case 8:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.time_off, 0, 30*60, 30);
 80053d2:	231e      	movs	r3, #30
 80053d4:	9301      	str	r3, [sp, #4]
 80053d6:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	2300      	movs	r3, #0
 80053de:	4a11      	ldr	r2, [pc, #68]	@ (8005424 <ST7735_showMenu_2_p3+0x3cc>)
 80053e0:	490a      	ldr	r1, [pc, #40]	@ (800540c <ST7735_showMenu_2_p3+0x3b4>)
 80053e2:	480b      	ldr	r0, [pc, #44]	@ (8005410 <ST7735_showMenu_2_p3+0x3b8>)
 80053e4:	f001 fafe 	bl	80069e4 <encoder_uploader>
      break;
 80053e8:	e00a      	b.n	8005400 <ST7735_showMenu_2_p3+0x3a8>
    case 9:
      encoder_uploader (&htim4, &flag_reload_TIM4, &HW_SET.overcurrent_protection, 0, 10, 1);
 80053ea:	2301      	movs	r3, #1
 80053ec:	9301      	str	r3, [sp, #4]
 80053ee:	230a      	movs	r3, #10
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	2300      	movs	r3, #0
 80053f4:	4a0c      	ldr	r2, [pc, #48]	@ (8005428 <ST7735_showMenu_2_p3+0x3d0>)
 80053f6:	4905      	ldr	r1, [pc, #20]	@ (800540c <ST7735_showMenu_2_p3+0x3b4>)
 80053f8:	4805      	ldr	r0, [pc, #20]	@ (8005410 <ST7735_showMenu_2_p3+0x3b8>)
 80053fa:	f001 faf3 	bl	80069e4 <encoder_uploader>
      break;
 80053fe:	bf00      	nop
  }
}
 8005400:	bf00      	nop
 8005402:	3708      	adds	r7, #8
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	20000594 	.word	0x20000594
 800540c:	2000023e 	.word	0x2000023e
 8005410:	20000808 	.word	0x20000808
 8005414:	20000596 	.word	0x20000596
 8005418:	20000598 	.word	0x20000598
 800541c:	2000059a 	.word	0x2000059a
 8005420:	2000059c 	.word	0x2000059c
 8005424:	2000059e 	.word	0x2000059e
 8005428:	200005a0 	.word	0x200005a0

0800542c <ST7735_showMenu_3>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showMenu_3 (preset_t *preset, uint8_t max_presets, settings_t *set)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b08a      	sub	sp, #40	@ 0x28
 8005430:	af04      	add	r7, sp, #16
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	460b      	mov	r3, r1
 8005436:	607a      	str	r2, [r7, #4]
 8005438:	72fb      	strb	r3, [r7, #11]
  for (uint8_t i = 0; i < max_presets; i++)
 800543a:	2300      	movs	r3, #0
 800543c:	75fb      	strb	r3, [r7, #23]
 800543e:	e044      	b.n	80054ca <ST7735_showMenu_3+0x9e>
  {
    snprintf (TX_Buffer, 64, "%3i'C", preset[i].temp);
 8005440:	7dfb      	ldrb	r3, [r7, #23]
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	4413      	add	r3, r2
 8005448:	881b      	ldrh	r3, [r3, #0]
 800544a:	4a74      	ldr	r2, [pc, #464]	@ (800561c <ST7735_showMenu_3+0x1f0>)
 800544c:	2140      	movs	r1, #64	@ 0x40
 800544e:	4874      	ldr	r0, [pc, #464]	@ (8005620 <ST7735_showMenu_3+0x1f4>)
 8005450:	f007 fbf0 	bl	800cc34 <sniprintf>
    ST7735_WriteString (50, 15 + i * 11, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8005454:	7dfb      	ldrb	r3, [r7, #23]
 8005456:	b29b      	uxth	r3, r3
 8005458:	461a      	mov	r2, r3
 800545a:	0092      	lsls	r2, r2, #2
 800545c:	441a      	add	r2, r3
 800545e:	0052      	lsls	r2, r2, #1
 8005460:	4413      	add	r3, r2
 8005462:	b29b      	uxth	r3, r3
 8005464:	330f      	adds	r3, #15
 8005466:	b299      	uxth	r1, r3
 8005468:	4b6e      	ldr	r3, [pc, #440]	@ (8005624 <ST7735_showMenu_3+0x1f8>)
 800546a:	2200      	movs	r2, #0
 800546c:	9202      	str	r2, [sp, #8]
 800546e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8005472:	9201      	str	r2, [sp, #4]
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	9200      	str	r2, [sp, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a69      	ldr	r2, [pc, #420]	@ (8005620 <ST7735_showMenu_3+0x1f4>)
 800547c:	2032      	movs	r0, #50	@ 0x32
 800547e:	f7fc fe44 	bl	800210a <ST7735_WriteString>

    snprintf (TX_Buffer, 64, "%3i%%", preset[i].flow);
 8005482:	7dfb      	ldrb	r3, [r7, #23]
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	4413      	add	r3, r2
 800548a:	885b      	ldrh	r3, [r3, #2]
 800548c:	4a66      	ldr	r2, [pc, #408]	@ (8005628 <ST7735_showMenu_3+0x1fc>)
 800548e:	2140      	movs	r1, #64	@ 0x40
 8005490:	4863      	ldr	r0, [pc, #396]	@ (8005620 <ST7735_showMenu_3+0x1f4>)
 8005492:	f007 fbcf 	bl	800cc34 <sniprintf>
    ST7735_WriteString (125, 15 + i * 11, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8005496:	7dfb      	ldrb	r3, [r7, #23]
 8005498:	b29b      	uxth	r3, r3
 800549a:	461a      	mov	r2, r3
 800549c:	0092      	lsls	r2, r2, #2
 800549e:	441a      	add	r2, r3
 80054a0:	0052      	lsls	r2, r2, #1
 80054a2:	4413      	add	r3, r2
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	330f      	adds	r3, #15
 80054a8:	b299      	uxth	r1, r3
 80054aa:	4b5e      	ldr	r3, [pc, #376]	@ (8005624 <ST7735_showMenu_3+0x1f8>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	9202      	str	r2, [sp, #8]
 80054b0:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80054b4:	9201      	str	r2, [sp, #4]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	9200      	str	r2, [sp, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a58      	ldr	r2, [pc, #352]	@ (8005620 <ST7735_showMenu_3+0x1f4>)
 80054be:	207d      	movs	r0, #125	@ 0x7d
 80054c0:	f7fc fe23 	bl	800210a <ST7735_WriteString>
  for (uint8_t i = 0; i < max_presets; i++)
 80054c4:	7dfb      	ldrb	r3, [r7, #23]
 80054c6:	3301      	adds	r3, #1
 80054c8:	75fb      	strb	r3, [r7, #23]
 80054ca:	7dfa      	ldrb	r2, [r7, #23]
 80054cc:	7afb      	ldrb	r3, [r7, #11]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d3b6      	bcc.n	8005440 <ST7735_showMenu_3+0x14>
  }

  if (selected_item == 255)
 80054d2:	4b56      	ldr	r3, [pc, #344]	@ (800562c <ST7735_showMenu_3+0x200>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2bff      	cmp	r3, #255	@ 0xff
 80054d8:	d107      	bne.n	80054ea <ST7735_showMenu_3+0xbe>
    selected_item = max_presets * 2 - 1;
 80054da:	7afb      	ldrb	r3, [r7, #11]
 80054dc:	005b      	lsls	r3, r3, #1
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	3b01      	subs	r3, #1
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	4b51      	ldr	r3, [pc, #324]	@ (800562c <ST7735_showMenu_3+0x200>)
 80054e6:	701a      	strb	r2, [r3, #0]
 80054e8:	e009      	b.n	80054fe <ST7735_showMenu_3+0xd2>
  else if (selected_item >= max_presets * 2)
 80054ea:	4b50      	ldr	r3, [pc, #320]	@ (800562c <ST7735_showMenu_3+0x200>)
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	461a      	mov	r2, r3
 80054f0:	7afb      	ldrb	r3, [r7, #11]
 80054f2:	005b      	lsls	r3, r3, #1
 80054f4:	429a      	cmp	r2, r3
 80054f6:	db02      	blt.n	80054fe <ST7735_showMenu_3+0xd2>
    selected_item = 0;
 80054f8:	4b4c      	ldr	r3, [pc, #304]	@ (800562c <ST7735_showMenu_3+0x200>)
 80054fa:	2200      	movs	r2, #0
 80054fc:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < max_presets * 2; i++)
 80054fe:	2300      	movs	r3, #0
 8005500:	75bb      	strb	r3, [r7, #22]
 8005502:	e049      	b.n	8005598 <ST7735_showMenu_3+0x16c>
  {
    if (i == selected_item)
 8005504:	4b49      	ldr	r3, [pc, #292]	@ (800562c <ST7735_showMenu_3+0x200>)
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	7dba      	ldrb	r2, [r7, #22]
 800550a:	429a      	cmp	r2, r3
 800550c:	d105      	bne.n	800551a <ST7735_showMenu_3+0xee>
      snprintf (TX_Buffer, 64, ">");
 800550e:	4a48      	ldr	r2, [pc, #288]	@ (8005630 <ST7735_showMenu_3+0x204>)
 8005510:	2140      	movs	r1, #64	@ 0x40
 8005512:	4843      	ldr	r0, [pc, #268]	@ (8005620 <ST7735_showMenu_3+0x1f4>)
 8005514:	f007 fb8e 	bl	800cc34 <sniprintf>
 8005518:	e004      	b.n	8005524 <ST7735_showMenu_3+0xf8>
    else
      snprintf (TX_Buffer, 64, " ");
 800551a:	4a46      	ldr	r2, [pc, #280]	@ (8005634 <ST7735_showMenu_3+0x208>)
 800551c:	2140      	movs	r1, #64	@ 0x40
 800551e:	4840      	ldr	r0, [pc, #256]	@ (8005620 <ST7735_showMenu_3+0x1f4>)
 8005520:	f007 fb88 	bl	800cc34 <sniprintf>

    if (i % 2 == 0)
 8005524:	7dbb      	ldrb	r3, [r7, #22]
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	b2db      	uxtb	r3, r3
 800552c:	2b00      	cmp	r3, #0
 800552e:	d118      	bne.n	8005562 <ST7735_showMenu_3+0x136>
      ST7735_WriteString (29, 15 + (i / 2) * 11, TX_Buffer, Font_7x10, ST7735_CYAN,
 8005530:	7dbb      	ldrb	r3, [r7, #22]
 8005532:	085b      	lsrs	r3, r3, #1
 8005534:	b2db      	uxtb	r3, r3
 8005536:	461a      	mov	r2, r3
 8005538:	0092      	lsls	r2, r2, #2
 800553a:	441a      	add	r2, r3
 800553c:	0052      	lsls	r2, r2, #1
 800553e:	4413      	add	r3, r2
 8005540:	b29b      	uxth	r3, r3
 8005542:	330f      	adds	r3, #15
 8005544:	b299      	uxth	r1, r3
 8005546:	4b37      	ldr	r3, [pc, #220]	@ (8005624 <ST7735_showMenu_3+0x1f8>)
 8005548:	2200      	movs	r2, #0
 800554a:	9202      	str	r2, [sp, #8]
 800554c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005550:	9201      	str	r2, [sp, #4]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	9200      	str	r2, [sp, #0]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a31      	ldr	r2, [pc, #196]	@ (8005620 <ST7735_showMenu_3+0x1f4>)
 800555a:	201d      	movs	r0, #29
 800555c:	f7fc fdd5 	bl	800210a <ST7735_WriteString>
 8005560:	e017      	b.n	8005592 <ST7735_showMenu_3+0x166>
      ST7735_BLACK);
    else
      ST7735_WriteString (104, 15 + (i / 2) * 11, TX_Buffer, Font_7x10, ST7735_CYAN,
 8005562:	7dbb      	ldrb	r3, [r7, #22]
 8005564:	085b      	lsrs	r3, r3, #1
 8005566:	b2db      	uxtb	r3, r3
 8005568:	461a      	mov	r2, r3
 800556a:	0092      	lsls	r2, r2, #2
 800556c:	441a      	add	r2, r3
 800556e:	0052      	lsls	r2, r2, #1
 8005570:	4413      	add	r3, r2
 8005572:	b29b      	uxth	r3, r3
 8005574:	330f      	adds	r3, #15
 8005576:	b299      	uxth	r1, r3
 8005578:	4b2a      	ldr	r3, [pc, #168]	@ (8005624 <ST7735_showMenu_3+0x1f8>)
 800557a:	2200      	movs	r2, #0
 800557c:	9202      	str	r2, [sp, #8]
 800557e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8005582:	9201      	str	r2, [sp, #4]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	9200      	str	r2, [sp, #0]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a25      	ldr	r2, [pc, #148]	@ (8005620 <ST7735_showMenu_3+0x1f4>)
 800558c:	2068      	movs	r0, #104	@ 0x68
 800558e:	f7fc fdbc 	bl	800210a <ST7735_WriteString>
  for (uint8_t i = 0; i < max_presets * 2; i++)
 8005592:	7dbb      	ldrb	r3, [r7, #22]
 8005594:	3301      	adds	r3, #1
 8005596:	75bb      	strb	r3, [r7, #22]
 8005598:	7dba      	ldrb	r2, [r7, #22]
 800559a:	7afb      	ldrb	r3, [r7, #11]
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	429a      	cmp	r2, r3
 80055a0:	dbb0      	blt.n	8005504 <ST7735_showMenu_3+0xd8>
      ST7735_BLACK);
  }

  switch (selected_item % 2)
 80055a2:	4b22      	ldr	r3, [pc, #136]	@ (800562c <ST7735_showMenu_3+0x200>)
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d002      	beq.n	80055b4 <ST7735_showMenu_3+0x188>
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d018      	beq.n	80055e4 <ST7735_showMenu_3+0x1b8>
      break;
    case 1:
      encoder_uploader (&htim4, &flag_reload_TIM4, &preset[selected_item / 2].flow, set->min_flow, set->max_flow, set->step_flow);
      break;
  }
}
 80055b2:	e02f      	b.n	8005614 <ST7735_showMenu_3+0x1e8>
      encoder_uploader (&htim4, &flag_reload_TIM4, &preset[selected_item / 2].temp, set->min_temp, set->max_temp, set->step_temp);
 80055b4:	4b1d      	ldr	r3, [pc, #116]	@ (800562c <ST7735_showMenu_3+0x200>)
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	085b      	lsrs	r3, r3, #1
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	4413      	add	r3, r2
 80055c2:	4618      	mov	r0, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	8819      	ldrh	r1, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	885b      	ldrh	r3, [r3, #2]
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	8892      	ldrh	r2, [r2, #4]
 80055d0:	b2d2      	uxtb	r2, r2
 80055d2:	9201      	str	r2, [sp, #4]
 80055d4:	9300      	str	r3, [sp, #0]
 80055d6:	460b      	mov	r3, r1
 80055d8:	4602      	mov	r2, r0
 80055da:	4917      	ldr	r1, [pc, #92]	@ (8005638 <ST7735_showMenu_3+0x20c>)
 80055dc:	4817      	ldr	r0, [pc, #92]	@ (800563c <ST7735_showMenu_3+0x210>)
 80055de:	f001 fa01 	bl	80069e4 <encoder_uploader>
      break;
 80055e2:	e017      	b.n	8005614 <ST7735_showMenu_3+0x1e8>
      encoder_uploader (&htim4, &flag_reload_TIM4, &preset[selected_item / 2].flow, set->min_flow, set->max_flow, set->step_flow);
 80055e4:	4b11      	ldr	r3, [pc, #68]	@ (800562c <ST7735_showMenu_3+0x200>)
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	085b      	lsrs	r3, r3, #1
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	68fa      	ldr	r2, [r7, #12]
 80055f0:	4413      	add	r3, r2
 80055f2:	1c99      	adds	r1, r3, #2
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	88d8      	ldrh	r0, [r3, #6]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	891b      	ldrh	r3, [r3, #8]
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	8952      	ldrh	r2, [r2, #10]
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	9201      	str	r2, [sp, #4]
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	4603      	mov	r3, r0
 8005608:	460a      	mov	r2, r1
 800560a:	490b      	ldr	r1, [pc, #44]	@ (8005638 <ST7735_showMenu_3+0x20c>)
 800560c:	480b      	ldr	r0, [pc, #44]	@ (800563c <ST7735_showMenu_3+0x210>)
 800560e:	f001 f9e9 	bl	80069e4 <encoder_uploader>
      break;
 8005612:	bf00      	nop
}
 8005614:	bf00      	nop
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	0800d8f8 	.word	0x0800d8f8
 8005620:	20000474 	.word	0x20000474
 8005624:	20000050 	.word	0x20000050
 8005628:	0800d900 	.word	0x0800d900
 800562c:	200004bc 	.word	0x200004bc
 8005630:	0800d7e8 	.word	0x0800d7e8
 8005634:	0800d7ec 	.word	0x0800d7ec
 8005638:	2000023e 	.word	0x2000023e
 800563c:	20000808 	.word	0x20000808

08005640 <ST7735_showMenu_5_p1>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showMenu_5_p1 (void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af04      	add	r7, sp, #16
  if (selected_tool == 0)
 8005646:	4b46      	ldr	r3, [pc, #280]	@ (8005760 <ST7735_showMenu_5_p1+0x120>)
 8005648:	881b      	ldrh	r3, [r3, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d105      	bne.n	800565a <ST7735_showMenu_5_p1+0x1a>
  {
    snprintf (TX_Buffer, 64, "HOTAIR");
 800564e:	4a45      	ldr	r2, [pc, #276]	@ (8005764 <ST7735_showMenu_5_p1+0x124>)
 8005650:	2140      	movs	r1, #64	@ 0x40
 8005652:	4845      	ldr	r0, [pc, #276]	@ (8005768 <ST7735_showMenu_5_p1+0x128>)
 8005654:	f007 faee 	bl	800cc34 <sniprintf>
 8005658:	e006      	b.n	8005668 <ST7735_showMenu_5_p1+0x28>
  }
  else
  {
    snprintf (TX_Buffer, 64, "IRON#%1i", selected_tool);
 800565a:	4b41      	ldr	r3, [pc, #260]	@ (8005760 <ST7735_showMenu_5_p1+0x120>)
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	4a43      	ldr	r2, [pc, #268]	@ (800576c <ST7735_showMenu_5_p1+0x12c>)
 8005660:	2140      	movs	r1, #64	@ 0x40
 8005662:	4841      	ldr	r0, [pc, #260]	@ (8005768 <ST7735_showMenu_5_p1+0x128>)
 8005664:	f007 fae6 	bl	800cc34 <sniprintf>
  }
  ST7735_WriteString (56, 4, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8005668:	4b41      	ldr	r3, [pc, #260]	@ (8005770 <ST7735_showMenu_5_p1+0x130>)
 800566a:	2200      	movs	r2, #0
 800566c:	9202      	str	r2, [sp, #8]
 800566e:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8005672:	9201      	str	r2, [sp, #4]
 8005674:	685a      	ldr	r2, [r3, #4]
 8005676:	9200      	str	r2, [sp, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a3b      	ldr	r2, [pc, #236]	@ (8005768 <ST7735_showMenu_5_p1+0x128>)
 800567c:	2104      	movs	r1, #4
 800567e:	2038      	movs	r0, #56	@ 0x38
 8005680:	f7fc fd43 	bl	800210a <ST7735_WriteString>

  if (selected_item == 255)
 8005684:	4b3b      	ldr	r3, [pc, #236]	@ (8005774 <ST7735_showMenu_5_p1+0x134>)
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	2bff      	cmp	r3, #255	@ 0xff
 800568a:	d103      	bne.n	8005694 <ST7735_showMenu_5_p1+0x54>
    selected_item = 7;
 800568c:	4b39      	ldr	r3, [pc, #228]	@ (8005774 <ST7735_showMenu_5_p1+0x134>)
 800568e:	2207      	movs	r2, #7
 8005690:	701a      	strb	r2, [r3, #0]
 8005692:	e006      	b.n	80056a2 <ST7735_showMenu_5_p1+0x62>
  else if (selected_item >= 8)
 8005694:	4b37      	ldr	r3, [pc, #220]	@ (8005774 <ST7735_showMenu_5_p1+0x134>)
 8005696:	781b      	ldrb	r3, [r3, #0]
 8005698:	2b07      	cmp	r3, #7
 800569a:	d902      	bls.n	80056a2 <ST7735_showMenu_5_p1+0x62>
    selected_item = 0;
 800569c:	4b35      	ldr	r3, [pc, #212]	@ (8005774 <ST7735_showMenu_5_p1+0x134>)
 800569e:	2200      	movs	r2, #0
 80056a0:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < 8; i++)
 80056a2:	2300      	movs	r3, #0
 80056a4:	71fb      	strb	r3, [r7, #7]
 80056a6:	e029      	b.n	80056fc <ST7735_showMenu_5_p1+0xbc>
  {
    if (i == selected_item)
 80056a8:	4b32      	ldr	r3, [pc, #200]	@ (8005774 <ST7735_showMenu_5_p1+0x134>)
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	79fa      	ldrb	r2, [r7, #7]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d105      	bne.n	80056be <ST7735_showMenu_5_p1+0x7e>
      snprintf (TX_Buffer, 64, ">");
 80056b2:	4a31      	ldr	r2, [pc, #196]	@ (8005778 <ST7735_showMenu_5_p1+0x138>)
 80056b4:	2140      	movs	r1, #64	@ 0x40
 80056b6:	482c      	ldr	r0, [pc, #176]	@ (8005768 <ST7735_showMenu_5_p1+0x128>)
 80056b8:	f007 fabc 	bl	800cc34 <sniprintf>
 80056bc:	e004      	b.n	80056c8 <ST7735_showMenu_5_p1+0x88>
    else
      snprintf (TX_Buffer, 64, " ");
 80056be:	4a2f      	ldr	r2, [pc, #188]	@ (800577c <ST7735_showMenu_5_p1+0x13c>)
 80056c0:	2140      	movs	r1, #64	@ 0x40
 80056c2:	4829      	ldr	r0, [pc, #164]	@ (8005768 <ST7735_showMenu_5_p1+0x128>)
 80056c4:	f007 fab6 	bl	800cc34 <sniprintf>

    ST7735_WriteString (3, 4 + i * 11, TX_Buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
 80056c8:	79fb      	ldrb	r3, [r7, #7]
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	461a      	mov	r2, r3
 80056ce:	0092      	lsls	r2, r2, #2
 80056d0:	441a      	add	r2, r3
 80056d2:	0052      	lsls	r2, r2, #1
 80056d4:	4413      	add	r3, r2
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	3304      	adds	r3, #4
 80056da:	b299      	uxth	r1, r3
 80056dc:	4b24      	ldr	r3, [pc, #144]	@ (8005770 <ST7735_showMenu_5_p1+0x130>)
 80056de:	2200      	movs	r2, #0
 80056e0:	9202      	str	r2, [sp, #8]
 80056e2:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80056e6:	9201      	str	r2, [sp, #4]
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	9200      	str	r2, [sp, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a1e      	ldr	r2, [pc, #120]	@ (8005768 <ST7735_showMenu_5_p1+0x128>)
 80056f0:	2003      	movs	r0, #3
 80056f2:	f7fc fd0a 	bl	800210a <ST7735_WriteString>
  for (uint8_t i = 0; i < 8; i++)
 80056f6:	79fb      	ldrb	r3, [r7, #7]
 80056f8:	3301      	adds	r3, #1
 80056fa:	71fb      	strb	r3, [r7, #7]
 80056fc:	79fb      	ldrb	r3, [r7, #7]
 80056fe:	2b07      	cmp	r3, #7
 8005700:	d9d2      	bls.n	80056a8 <ST7735_showMenu_5_p1+0x68>
  }

  if (!selected_item)
 8005702:	4b1c      	ldr	r3, [pc, #112]	@ (8005774 <ST7735_showMenu_5_p1+0x134>)
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d109      	bne.n	800571e <ST7735_showMenu_5_p1+0xde>
    encoder_uploader (&htim4, &flag_reload_TIM4, &selected_tool, 0, IRON_TOOLS, 1);
 800570a:	2301      	movs	r3, #1
 800570c:	9301      	str	r3, [sp, #4]
 800570e:	2305      	movs	r3, #5
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	2300      	movs	r3, #0
 8005714:	4a12      	ldr	r2, [pc, #72]	@ (8005760 <ST7735_showMenu_5_p1+0x120>)
 8005716:	491a      	ldr	r1, [pc, #104]	@ (8005780 <ST7735_showMenu_5_p1+0x140>)
 8005718:	481a      	ldr	r0, [pc, #104]	@ (8005784 <ST7735_showMenu_5_p1+0x144>)
 800571a:	f001 f963 	bl	80069e4 <encoder_uploader>

  encoder_uploader (&htim3, &flag_reload_TIM3, &calibration_correction, 0, LIM_CALIBRATION_RANGEWIDTH, 1);
 800571e:	2301      	movs	r3, #1
 8005720:	9301      	str	r3, [sp, #4]
 8005722:	233c      	movs	r3, #60	@ 0x3c
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	2300      	movs	r3, #0
 8005728:	4a17      	ldr	r2, [pc, #92]	@ (8005788 <ST7735_showMenu_5_p1+0x148>)
 800572a:	4918      	ldr	r1, [pc, #96]	@ (800578c <ST7735_showMenu_5_p1+0x14c>)
 800572c:	4818      	ldr	r0, [pc, #96]	@ (8005790 <ST7735_showMenu_5_p1+0x150>)
 800572e:	f001 f959 	bl	80069e4 <encoder_uploader>

  if (selected_tool)
 8005732:	4b0b      	ldr	r3, [pc, #44]	@ (8005760 <ST7735_showMenu_5_p1+0x120>)
 8005734:	881b      	ldrh	r3, [r3, #0]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00b      	beq.n	8005752 <ST7735_showMenu_5_p1+0x112>
    ST7735_showMenu_5_p2 (&IRON_tools[selected_tool - 1]);
 800573a:	4b09      	ldr	r3, [pc, #36]	@ (8005760 <ST7735_showMenu_5_p1+0x120>)
 800573c:	881b      	ldrh	r3, [r3, #0]
 800573e:	3b01      	subs	r3, #1
 8005740:	221a      	movs	r2, #26
 8005742:	fb02 f303 	mul.w	r3, r2, r3
 8005746:	4a13      	ldr	r2, [pc, #76]	@ (8005794 <ST7735_showMenu_5_p1+0x154>)
 8005748:	4413      	add	r3, r2
 800574a:	4618      	mov	r0, r3
 800574c:	f000 f826 	bl	800579c <ST7735_showMenu_5_p2>
  else
    ST7735_showMenu_5_p2 (&HOTAIR_tools);
}
 8005750:	e002      	b.n	8005758 <ST7735_showMenu_5_p1+0x118>
    ST7735_showMenu_5_p2 (&HOTAIR_tools);
 8005752:	4811      	ldr	r0, [pc, #68]	@ (8005798 <ST7735_showMenu_5_p1+0x158>)
 8005754:	f000 f822 	bl	800579c <ST7735_showMenu_5_p2>
}
 8005758:	bf00      	nop
 800575a:	3708      	adds	r7, #8
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	200004c4 	.word	0x200004c4
 8005764:	0800d908 	.word	0x0800d908
 8005768:	20000474 	.word	0x20000474
 800576c:	0800d910 	.word	0x0800d910
 8005770:	20000050 	.word	0x20000050
 8005774:	200004bc 	.word	0x200004bc
 8005778:	0800d7e8 	.word	0x0800d7e8
 800577c:	0800d7ec 	.word	0x0800d7ec
 8005780:	2000023e 	.word	0x2000023e
 8005784:	20000808 	.word	0x20000808
 8005788:	200004c6 	.word	0x200004c6
 800578c:	2000023d 	.word	0x2000023d
 8005790:	200007c0 	.word	0x200007c0
 8005794:	200005bc 	.word	0x200005bc
 8005798:	20000640 	.word	0x20000640

0800579c <ST7735_showMenu_5_p2>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showMenu_5_p2 (tools_t *tool)
{
 800579c:	b590      	push	{r4, r7, lr}
 800579e:	b089      	sub	sp, #36	@ 0x24
 80057a0:	af04      	add	r7, sp, #16
 80057a2:	6078      	str	r0, [r7, #4]
  snprintf (TX_Buffer, 64, "%3i", tool->P);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	881b      	ldrh	r3, [r3, #0]
 80057a8:	4a77      	ldr	r2, [pc, #476]	@ (8005988 <ST7735_showMenu_5_p2+0x1ec>)
 80057aa:	2140      	movs	r1, #64	@ 0x40
 80057ac:	4877      	ldr	r0, [pc, #476]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 80057ae:	f007 fa41 	bl	800cc34 <sniprintf>
  ST7735_WriteString (125, 15, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80057b2:	4b77      	ldr	r3, [pc, #476]	@ (8005990 <ST7735_showMenu_5_p2+0x1f4>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	9202      	str	r2, [sp, #8]
 80057b8:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80057bc:	9201      	str	r2, [sp, #4]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	9200      	str	r2, [sp, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a71      	ldr	r2, [pc, #452]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 80057c6:	210f      	movs	r1, #15
 80057c8:	207d      	movs	r0, #125	@ 0x7d
 80057ca:	f7fc fc9e 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "%3i", tool->I);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	885b      	ldrh	r3, [r3, #2]
 80057d2:	4a6d      	ldr	r2, [pc, #436]	@ (8005988 <ST7735_showMenu_5_p2+0x1ec>)
 80057d4:	2140      	movs	r1, #64	@ 0x40
 80057d6:	486d      	ldr	r0, [pc, #436]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 80057d8:	f007 fa2c 	bl	800cc34 <sniprintf>
  ST7735_WriteString (125, 26, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80057dc:	4b6c      	ldr	r3, [pc, #432]	@ (8005990 <ST7735_showMenu_5_p2+0x1f4>)
 80057de:	2200      	movs	r2, #0
 80057e0:	9202      	str	r2, [sp, #8]
 80057e2:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80057e6:	9201      	str	r2, [sp, #4]
 80057e8:	685a      	ldr	r2, [r3, #4]
 80057ea:	9200      	str	r2, [sp, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a67      	ldr	r2, [pc, #412]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 80057f0:	211a      	movs	r1, #26
 80057f2:	207d      	movs	r0, #125	@ 0x7d
 80057f4:	f7fc fc89 	bl	800210a <ST7735_WriteString>

  snprintf (TX_Buffer, 64, "%3i", tool->D);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	889b      	ldrh	r3, [r3, #4]
 80057fc:	4a62      	ldr	r2, [pc, #392]	@ (8005988 <ST7735_showMenu_5_p2+0x1ec>)
 80057fe:	2140      	movs	r1, #64	@ 0x40
 8005800:	4862      	ldr	r0, [pc, #392]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 8005802:	f007 fa17 	bl	800cc34 <sniprintf>
  ST7735_WriteString (125, 37, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8005806:	4b62      	ldr	r3, [pc, #392]	@ (8005990 <ST7735_showMenu_5_p2+0x1f4>)
 8005808:	2200      	movs	r2, #0
 800580a:	9202      	str	r2, [sp, #8]
 800580c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8005810:	9201      	str	r2, [sp, #4]
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	9200      	str	r2, [sp, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a5c      	ldr	r2, [pc, #368]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 800581a:	2125      	movs	r1, #37	@ 0x25
 800581c:	207d      	movs	r0, #125	@ 0x7d
 800581e:	f7fc fc74 	bl	800210a <ST7735_WriteString>

  tool->calibration_table[4].temp_value = approximateT (tool->calibration_table[4].raw_value, tool->calibration_table[3].raw_value,
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8005828:	b298      	uxth	r0, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8005830:	b299      	uxth	r1, r3
                                                        tool->calibration_table[2].raw_value, tool->calibration_table[3].temp_value,
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  tool->calibration_table[4].temp_value = approximateT (tool->calibration_table[4].raw_value, tool->calibration_table[3].raw_value,
 8005838:	b29a      	uxth	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	8a9c      	ldrh	r4, [r3, #20]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	8a1b      	ldrh	r3, [r3, #16]
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	4623      	mov	r3, r4
 8005846:	f001 f937 	bl	8006ab8 <approximateT>
 800584a:	4603      	mov	r3, r0
 800584c:	b29a      	uxth	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	831a      	strh	r2, [r3, #24]
                                                        tool->calibration_table[2].temp_value);

  for (uint8_t i = 0; i < 4; i++)
 8005852:	2300      	movs	r3, #0
 8005854:	73fb      	strb	r3, [r7, #15]
 8005856:	e045      	b.n	80058e4 <ST7735_showMenu_5_p2+0x148>
  {
    snprintf (TX_Buffer, 64, "%3i", tool->calibration_table[i].temp_value);
 8005858:	7bfb      	ldrb	r3, [r7, #15]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	009b      	lsls	r3, r3, #2
 800585e:	4413      	add	r3, r2
 8005860:	891b      	ldrh	r3, [r3, #8]
 8005862:	4a49      	ldr	r2, [pc, #292]	@ (8005988 <ST7735_showMenu_5_p2+0x1ec>)
 8005864:	2140      	movs	r1, #64	@ 0x40
 8005866:	4849      	ldr	r0, [pc, #292]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 8005868:	f007 f9e4 	bl	800cc34 <sniprintf>
    ST7735_WriteString (56, 48 + i * 11, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800586c:	7bfb      	ldrb	r3, [r7, #15]
 800586e:	b29b      	uxth	r3, r3
 8005870:	461a      	mov	r2, r3
 8005872:	0092      	lsls	r2, r2, #2
 8005874:	441a      	add	r2, r3
 8005876:	0052      	lsls	r2, r2, #1
 8005878:	4413      	add	r3, r2
 800587a:	b29b      	uxth	r3, r3
 800587c:	3330      	adds	r3, #48	@ 0x30
 800587e:	b299      	uxth	r1, r3
 8005880:	4b43      	ldr	r3, [pc, #268]	@ (8005990 <ST7735_showMenu_5_p2+0x1f4>)
 8005882:	2200      	movs	r2, #0
 8005884:	9202      	str	r2, [sp, #8]
 8005886:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800588a:	9201      	str	r2, [sp, #4]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	9200      	str	r2, [sp, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a3e      	ldr	r2, [pc, #248]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 8005894:	2038      	movs	r0, #56	@ 0x38
 8005896:	f7fc fc38 	bl	800210a <ST7735_WriteString>

    snprintf (TX_Buffer, 64, "%4i", tool->calibration_table[i].raw_value);
 800589a:	7bfb      	ldrb	r3, [r7, #15]
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4413      	add	r3, r2
 80058a2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80058a6:	4a3b      	ldr	r2, [pc, #236]	@ (8005994 <ST7735_showMenu_5_p2+0x1f8>)
 80058a8:	2140      	movs	r1, #64	@ 0x40
 80058aa:	4838      	ldr	r0, [pc, #224]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 80058ac:	f007 f9c2 	bl	800cc34 <sniprintf>
    ST7735_WriteString (118, 48 + i * 11, TX_Buffer, Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 80058b0:	7bfb      	ldrb	r3, [r7, #15]
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	461a      	mov	r2, r3
 80058b6:	0092      	lsls	r2, r2, #2
 80058b8:	441a      	add	r2, r3
 80058ba:	0052      	lsls	r2, r2, #1
 80058bc:	4413      	add	r3, r2
 80058be:	b29b      	uxth	r3, r3
 80058c0:	3330      	adds	r3, #48	@ 0x30
 80058c2:	b299      	uxth	r1, r3
 80058c4:	4b32      	ldr	r3, [pc, #200]	@ (8005990 <ST7735_showMenu_5_p2+0x1f4>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	9202      	str	r2, [sp, #8]
 80058ca:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80058ce:	9201      	str	r2, [sp, #4]
 80058d0:	685a      	ldr	r2, [r3, #4]
 80058d2:	9200      	str	r2, [sp, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a2d      	ldr	r2, [pc, #180]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 80058d8:	2076      	movs	r0, #118	@ 0x76
 80058da:	f7fc fc16 	bl	800210a <ST7735_WriteString>
  for (uint8_t i = 0; i < 4; i++)
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	3301      	adds	r3, #1
 80058e2:	73fb      	strb	r3, [r7, #15]
 80058e4:	7bfb      	ldrb	r3, [r7, #15]
 80058e6:	2b03      	cmp	r3, #3
 80058e8:	d9b6      	bls.n	8005858 <ST7735_showMenu_5_p2+0xbc>
  }

  if (selected_tool)
 80058ea:	4b2b      	ldr	r3, [pc, #172]	@ (8005998 <ST7735_showMenu_5_p2+0x1fc>)
 80058ec:	881b      	ldrh	r3, [r3, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 80cc 	beq.w	8005a8c <ST7735_showMenu_5_p2+0x2f0>
  {
    IRON_tool_number = selected_tool - 1;
 80058f4:	4b28      	ldr	r3, [pc, #160]	@ (8005998 <ST7735_showMenu_5_p2+0x1fc>)
 80058f6:	881b      	ldrh	r3, [r3, #0]
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b2da      	uxtb	r2, r3
 80058fe:	4b27      	ldr	r3, [pc, #156]	@ (800599c <ST7735_showMenu_5_p2+0x200>)
 8005900:	701a      	strb	r2, [r3, #0]
    if (selected_item > 4)
 8005902:	4b27      	ldr	r3, [pc, #156]	@ (80059a0 <ST7735_showMenu_5_p2+0x204>)
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	2b04      	cmp	r3, #4
 8005908:	d912      	bls.n	8005930 <ST7735_showMenu_5_p2+0x194>
    {
      IRON_set_temp = tool->calibration_table[selected_item - 4].temp_value + calibration_correction - LIM_CALIBRATION_RANGEWIDTH / 2;
 800590a:	4b25      	ldr	r3, [pc, #148]	@ (80059a0 <ST7735_showMenu_5_p2+0x204>)
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	3b04      	subs	r3, #4
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	009b      	lsls	r3, r3, #2
 8005914:	4413      	add	r3, r2
 8005916:	891b      	ldrh	r3, [r3, #8]
 8005918:	4a22      	ldr	r2, [pc, #136]	@ (80059a4 <ST7735_showMenu_5_p2+0x208>)
 800591a:	7812      	ldrb	r2, [r2, #0]
 800591c:	4413      	add	r3, r2
 800591e:	b29b      	uxth	r3, r3
 8005920:	3b1e      	subs	r3, #30
 8005922:	b29a      	uxth	r2, r3
 8005924:	4b20      	ldr	r3, [pc, #128]	@ (80059a8 <ST7735_showMenu_5_p2+0x20c>)
 8005926:	801a      	strh	r2, [r3, #0]
      flag_IRON_on = true;
 8005928:	4b20      	ldr	r3, [pc, #128]	@ (80059ac <ST7735_showMenu_5_p2+0x210>)
 800592a:	2201      	movs	r2, #1
 800592c:	701a      	strb	r2, [r3, #0]
 800592e:	e002      	b.n	8005936 <ST7735_showMenu_5_p2+0x19a>
    }
    else
    {
      IRON_set_temp = 0;
 8005930:	4b1d      	ldr	r3, [pc, #116]	@ (80059a8 <ST7735_showMenu_5_p2+0x20c>)
 8005932:	2200      	movs	r2, #0
 8005934:	801a      	strh	r2, [r3, #0]
    }

    if (IRON.ext_NTC && flag_IRON_NTC)
 8005936:	4b1e      	ldr	r3, [pc, #120]	@ (80059b0 <ST7735_showMenu_5_p2+0x214>)
 8005938:	899b      	ldrh	r3, [r3, #12]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d040      	beq.n	80059c0 <ST7735_showMenu_5_p2+0x224>
 800593e:	4b1d      	ldr	r3, [pc, #116]	@ (80059b4 <ST7735_showMenu_5_p2+0x218>)
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b00      	cmp	r3, #0
 8005946:	d03b      	beq.n	80059c0 <ST7735_showMenu_5_p2+0x224>
    {
      IRON_set_temp += temperature_IRON_NTC;
 8005948:	4b17      	ldr	r3, [pc, #92]	@ (80059a8 <ST7735_showMenu_5_p2+0x20c>)
 800594a:	881b      	ldrh	r3, [r3, #0]
 800594c:	ee07 3a90 	vmov	s15, r3
 8005950:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005954:	4b18      	ldr	r3, [pc, #96]	@ (80059b8 <ST7735_showMenu_5_p2+0x21c>)
 8005956:	edd3 7a00 	vldr	s15, [r3]
 800595a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800595e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005962:	ee17 3a90 	vmov	r3, s15
 8005966:	b29a      	uxth	r2, r3
 8005968:	4b0f      	ldr	r3, [pc, #60]	@ (80059a8 <ST7735_showMenu_5_p2+0x20c>)
 800596a:	801a      	strh	r2, [r3, #0]
      snprintf (TX_Buffer, 64, "%03i'C", (uint16_t)temperature_IRON_NTC);
 800596c:	4b12      	ldr	r3, [pc, #72]	@ (80059b8 <ST7735_showMenu_5_p2+0x21c>)
 800596e:	edd3 7a00 	vldr	s15, [r3]
 8005972:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005976:	ee17 3a90 	vmov	r3, s15
 800597a:	b29b      	uxth	r3, r3
 800597c:	4a0f      	ldr	r2, [pc, #60]	@ (80059bc <ST7735_showMenu_5_p2+0x220>)
 800597e:	2140      	movs	r1, #64	@ 0x40
 8005980:	4802      	ldr	r0, [pc, #8]	@ (800598c <ST7735_showMenu_5_p2+0x1f0>)
 8005982:	f007 f957 	bl	800cc34 <sniprintf>
 8005986:	e03a      	b.n	80059fe <ST7735_showMenu_5_p2+0x262>
 8005988:	0800d64c 	.word	0x0800d64c
 800598c:	20000474 	.word	0x20000474
 8005990:	20000050 	.word	0x20000050
 8005994:	0800d91c 	.word	0x0800d91c
 8005998:	200004c4 	.word	0x200004c4
 800599c:	200004c2 	.word	0x200004c2
 80059a0:	200004bc 	.word	0x200004bc
 80059a4:	200004c6 	.word	0x200004c6
 80059a8:	2000054c 	.word	0x2000054c
 80059ac:	20000450 	.word	0x20000450
 80059b0:	20000568 	.word	0x20000568
 80059b4:	2000045d 	.word	0x2000045d
 80059b8:	2000053c 	.word	0x2000053c
 80059bc:	0800d920 	.word	0x0800d920
    }
    else
    {
      IRON_set_temp += temperature_ONBOARD_NTC;
 80059c0:	4bac      	ldr	r3, [pc, #688]	@ (8005c74 <ST7735_showMenu_5_p2+0x4d8>)
 80059c2:	881b      	ldrh	r3, [r3, #0]
 80059c4:	ee07 3a90 	vmov	s15, r3
 80059c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059cc:	4baa      	ldr	r3, [pc, #680]	@ (8005c78 <ST7735_showMenu_5_p2+0x4dc>)
 80059ce:	edd3 7a00 	vldr	s15, [r3]
 80059d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059da:	ee17 3a90 	vmov	r3, s15
 80059de:	b29a      	uxth	r2, r3
 80059e0:	4ba4      	ldr	r3, [pc, #656]	@ (8005c74 <ST7735_showMenu_5_p2+0x4d8>)
 80059e2:	801a      	strh	r2, [r3, #0]
      snprintf (TX_Buffer, 64, "%03i'C", (uint16_t)temperature_ONBOARD_NTC);
 80059e4:	4ba4      	ldr	r3, [pc, #656]	@ (8005c78 <ST7735_showMenu_5_p2+0x4dc>)
 80059e6:	edd3 7a00 	vldr	s15, [r3]
 80059ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059ee:	ee17 3a90 	vmov	r3, s15
 80059f2:	b29b      	uxth	r3, r3
 80059f4:	4aa1      	ldr	r2, [pc, #644]	@ (8005c7c <ST7735_showMenu_5_p2+0x4e0>)
 80059f6:	2140      	movs	r1, #64	@ 0x40
 80059f8:	48a1      	ldr	r0, [pc, #644]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 80059fa:	f007 f91b 	bl	800cc34 <sniprintf>
    }
    ST7735_WriteString (14, 92, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80059fe:	4ba1      	ldr	r3, [pc, #644]	@ (8005c84 <ST7735_showMenu_5_p2+0x4e8>)
 8005a00:	2200      	movs	r2, #0
 8005a02:	9202      	str	r2, [sp, #8]
 8005a04:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8005a08:	9201      	str	r2, [sp, #4]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	9200      	str	r2, [sp, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a9b      	ldr	r2, [pc, #620]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005a12:	215c      	movs	r1, #92	@ 0x5c
 8005a14:	200e      	movs	r0, #14
 8005a16:	f7fc fb78 	bl	800210a <ST7735_WriteString>

    if (!flag_IRON_no_tool)
 8005a1a:	4b9b      	ldr	r3, [pc, #620]	@ (8005c88 <ST7735_showMenu_5_p2+0x4ec>)
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	f083 0301 	eor.w	r3, r3, #1
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d01a      	beq.n	8005a60 <ST7735_showMenu_5_p2+0x2c4>
    {
      snprintf (TX_Buffer, 64, "$%03i'C", (uint16_t)temperature_IRON_TC);
 8005a2a:	4b98      	ldr	r3, [pc, #608]	@ (8005c8c <ST7735_showMenu_5_p2+0x4f0>)
 8005a2c:	edd3 7a00 	vldr	s15, [r3]
 8005a30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a34:	ee17 3a90 	vmov	r3, s15
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	4a95      	ldr	r2, [pc, #596]	@ (8005c90 <ST7735_showMenu_5_p2+0x4f4>)
 8005a3c:	2140      	movs	r1, #64	@ 0x40
 8005a3e:	4890      	ldr	r0, [pc, #576]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005a40:	f007 f8f8 	bl	800cc34 <sniprintf>
      ST7735_WriteString (56, 92, TX_Buffer, Font_7x10, ST7735_RED, ST7735_BLACK);
 8005a44:	4b8f      	ldr	r3, [pc, #572]	@ (8005c84 <ST7735_showMenu_5_p2+0x4e8>)
 8005a46:	2200      	movs	r2, #0
 8005a48:	9202      	str	r2, [sp, #8]
 8005a4a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8005a4e:	9201      	str	r2, [sp, #4]
 8005a50:	685a      	ldr	r2, [r3, #4]
 8005a52:	9200      	str	r2, [sp, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a8a      	ldr	r2, [pc, #552]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005a58:	215c      	movs	r1, #92	@ 0x5c
 8005a5a:	2038      	movs	r0, #56	@ 0x38
 8005a5c:	f7fc fb55 	bl	800210a <ST7735_WriteString>
    }

    snprintf (TX_Buffer, 64, "%04i", adc_filtered[0]);
 8005a60:	4b8c      	ldr	r3, [pc, #560]	@ (8005c94 <ST7735_showMenu_5_p2+0x4f8>)
 8005a62:	881b      	ldrh	r3, [r3, #0]
 8005a64:	4a8c      	ldr	r2, [pc, #560]	@ (8005c98 <ST7735_showMenu_5_p2+0x4fc>)
 8005a66:	2140      	movs	r1, #64	@ 0x40
 8005a68:	4885      	ldr	r0, [pc, #532]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005a6a:	f007 f8e3 	bl	800cc34 <sniprintf>
    ST7735_WriteString (119, 92, TX_Buffer, Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 8005a6e:	4b85      	ldr	r3, [pc, #532]	@ (8005c84 <ST7735_showMenu_5_p2+0x4e8>)
 8005a70:	2200      	movs	r2, #0
 8005a72:	9202      	str	r2, [sp, #8]
 8005a74:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8005a78:	9201      	str	r2, [sp, #4]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	9200      	str	r2, [sp, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a7f      	ldr	r2, [pc, #508]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005a82:	215c      	movs	r1, #92	@ 0x5c
 8005a84:	2077      	movs	r0, #119	@ 0x77
 8005a86:	f7fc fb40 	bl	800210a <ST7735_WriteString>
 8005a8a:	e0a4      	b.n	8005bd6 <ST7735_showMenu_5_p2+0x43a>
  }
  else
  {
    if (selected_item > 4)
 8005a8c:	4b83      	ldr	r3, [pc, #524]	@ (8005c9c <ST7735_showMenu_5_p2+0x500>)
 8005a8e:	781b      	ldrb	r3, [r3, #0]
 8005a90:	2b04      	cmp	r3, #4
 8005a92:	d90f      	bls.n	8005ab4 <ST7735_showMenu_5_p2+0x318>
    {
      HOTAIR_set_temp = tool->calibration_table[selected_item - 4].temp_value + calibration_correction - LIM_CALIBRATION_RANGEWIDTH / 2;
 8005a94:	4b81      	ldr	r3, [pc, #516]	@ (8005c9c <ST7735_showMenu_5_p2+0x500>)
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	3b04      	subs	r3, #4
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	4413      	add	r3, r2
 8005aa0:	891b      	ldrh	r3, [r3, #8]
 8005aa2:	4a7f      	ldr	r2, [pc, #508]	@ (8005ca0 <ST7735_showMenu_5_p2+0x504>)
 8005aa4:	7812      	ldrb	r2, [r2, #0]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	3b1e      	subs	r3, #30
 8005aac:	b29a      	uxth	r2, r3
 8005aae:	4b7d      	ldr	r3, [pc, #500]	@ (8005ca4 <ST7735_showMenu_5_p2+0x508>)
 8005ab0:	801a      	strh	r2, [r3, #0]
 8005ab2:	e002      	b.n	8005aba <ST7735_showMenu_5_p2+0x31e>
    }
    else
    {
      HOTAIR_set_temp = 0;
 8005ab4:	4b7b      	ldr	r3, [pc, #492]	@ (8005ca4 <ST7735_showMenu_5_p2+0x508>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	801a      	strh	r2, [r3, #0]
    }

    if (HOTAIR.ext_NTC && flag_HOTAIR_NTC)
 8005aba:	4b7b      	ldr	r3, [pc, #492]	@ (8005ca8 <ST7735_showMenu_5_p2+0x50c>)
 8005abc:	899b      	ldrh	r3, [r3, #12]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d024      	beq.n	8005b0c <ST7735_showMenu_5_p2+0x370>
 8005ac2:	4b7a      	ldr	r3, [pc, #488]	@ (8005cac <ST7735_showMenu_5_p2+0x510>)
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d01f      	beq.n	8005b0c <ST7735_showMenu_5_p2+0x370>
    {
      HOTAIR_set_temp += temperature_HOTAIR_NTC;
 8005acc:	4b75      	ldr	r3, [pc, #468]	@ (8005ca4 <ST7735_showMenu_5_p2+0x508>)
 8005ace:	881b      	ldrh	r3, [r3, #0]
 8005ad0:	ee07 3a90 	vmov	s15, r3
 8005ad4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ad8:	4b75      	ldr	r3, [pc, #468]	@ (8005cb0 <ST7735_showMenu_5_p2+0x514>)
 8005ada:	edd3 7a00 	vldr	s15, [r3]
 8005ade:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ae6:	ee17 3a90 	vmov	r3, s15
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	4b6d      	ldr	r3, [pc, #436]	@ (8005ca4 <ST7735_showMenu_5_p2+0x508>)
 8005aee:	801a      	strh	r2, [r3, #0]
      snprintf (TX_Buffer, 64, "%03i'C", (uint16_t)temperature_HOTAIR_NTC);
 8005af0:	4b6f      	ldr	r3, [pc, #444]	@ (8005cb0 <ST7735_showMenu_5_p2+0x514>)
 8005af2:	edd3 7a00 	vldr	s15, [r3]
 8005af6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005afa:	ee17 3a90 	vmov	r3, s15
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	4a5e      	ldr	r2, [pc, #376]	@ (8005c7c <ST7735_showMenu_5_p2+0x4e0>)
 8005b02:	2140      	movs	r1, #64	@ 0x40
 8005b04:	485e      	ldr	r0, [pc, #376]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005b06:	f007 f895 	bl	800cc34 <sniprintf>
 8005b0a:	e01e      	b.n	8005b4a <ST7735_showMenu_5_p2+0x3ae>
    }
    else
    {
      HOTAIR_set_temp += temperature_ONBOARD_NTC;
 8005b0c:	4b65      	ldr	r3, [pc, #404]	@ (8005ca4 <ST7735_showMenu_5_p2+0x508>)
 8005b0e:	881b      	ldrh	r3, [r3, #0]
 8005b10:	ee07 3a90 	vmov	s15, r3
 8005b14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005b18:	4b57      	ldr	r3, [pc, #348]	@ (8005c78 <ST7735_showMenu_5_p2+0x4dc>)
 8005b1a:	edd3 7a00 	vldr	s15, [r3]
 8005b1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b26:	ee17 3a90 	vmov	r3, s15
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	4b5d      	ldr	r3, [pc, #372]	@ (8005ca4 <ST7735_showMenu_5_p2+0x508>)
 8005b2e:	801a      	strh	r2, [r3, #0]
      snprintf (TX_Buffer, 64, "%03i'C", (uint16_t)temperature_ONBOARD_NTC);
 8005b30:	4b51      	ldr	r3, [pc, #324]	@ (8005c78 <ST7735_showMenu_5_p2+0x4dc>)
 8005b32:	edd3 7a00 	vldr	s15, [r3]
 8005b36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b3a:	ee17 3a90 	vmov	r3, s15
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	4a4e      	ldr	r2, [pc, #312]	@ (8005c7c <ST7735_showMenu_5_p2+0x4e0>)
 8005b42:	2140      	movs	r1, #64	@ 0x40
 8005b44:	484e      	ldr	r0, [pc, #312]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005b46:	f007 f875 	bl	800cc34 <sniprintf>
    }
    ST7735_WriteString (14, 92, TX_Buffer, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8005b4a:	4b4e      	ldr	r3, [pc, #312]	@ (8005c84 <ST7735_showMenu_5_p2+0x4e8>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	9202      	str	r2, [sp, #8]
 8005b50:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8005b54:	9201      	str	r2, [sp, #4]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	9200      	str	r2, [sp, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a48      	ldr	r2, [pc, #288]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005b5e:	215c      	movs	r1, #92	@ 0x5c
 8005b60:	200e      	movs	r0, #14
 8005b62:	f7fc fad2 	bl	800210a <ST7735_WriteString>

    if (!flag_HOTAIR_no_tool)
 8005b66:	4b53      	ldr	r3, [pc, #332]	@ (8005cb4 <ST7735_showMenu_5_p2+0x518>)
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	f083 0301 	eor.w	r3, r3, #1
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d01a      	beq.n	8005bac <ST7735_showMenu_5_p2+0x410>
    {
      snprintf (TX_Buffer, 64, "$%03i'C", (uint16_t)temperature_HOTAIR_TC);
 8005b76:	4b50      	ldr	r3, [pc, #320]	@ (8005cb8 <ST7735_showMenu_5_p2+0x51c>)
 8005b78:	edd3 7a00 	vldr	s15, [r3]
 8005b7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b80:	ee17 3a90 	vmov	r3, s15
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	4a42      	ldr	r2, [pc, #264]	@ (8005c90 <ST7735_showMenu_5_p2+0x4f4>)
 8005b88:	2140      	movs	r1, #64	@ 0x40
 8005b8a:	483d      	ldr	r0, [pc, #244]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005b8c:	f007 f852 	bl	800cc34 <sniprintf>
      ST7735_WriteString (56, 92, TX_Buffer, Font_7x10, ST7735_RED, ST7735_BLACK);
 8005b90:	4b3c      	ldr	r3, [pc, #240]	@ (8005c84 <ST7735_showMenu_5_p2+0x4e8>)
 8005b92:	2200      	movs	r2, #0
 8005b94:	9202      	str	r2, [sp, #8]
 8005b96:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8005b9a:	9201      	str	r2, [sp, #4]
 8005b9c:	685a      	ldr	r2, [r3, #4]
 8005b9e:	9200      	str	r2, [sp, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a37      	ldr	r2, [pc, #220]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005ba4:	215c      	movs	r1, #92	@ 0x5c
 8005ba6:	2038      	movs	r0, #56	@ 0x38
 8005ba8:	f7fc faaf 	bl	800210a <ST7735_WriteString>
    }

    snprintf (TX_Buffer, 64, "%04i", adc_filtered[1]);
 8005bac:	4b39      	ldr	r3, [pc, #228]	@ (8005c94 <ST7735_showMenu_5_p2+0x4f8>)
 8005bae:	885b      	ldrh	r3, [r3, #2]
 8005bb0:	4a39      	ldr	r2, [pc, #228]	@ (8005c98 <ST7735_showMenu_5_p2+0x4fc>)
 8005bb2:	2140      	movs	r1, #64	@ 0x40
 8005bb4:	4832      	ldr	r0, [pc, #200]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005bb6:	f007 f83d 	bl	800cc34 <sniprintf>
    ST7735_WriteString (119, 92, TX_Buffer, Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 8005bba:	4b32      	ldr	r3, [pc, #200]	@ (8005c84 <ST7735_showMenu_5_p2+0x4e8>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	9202      	str	r2, [sp, #8]
 8005bc0:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8005bc4:	9201      	str	r2, [sp, #4]
 8005bc6:	685a      	ldr	r2, [r3, #4]
 8005bc8:	9200      	str	r2, [sp, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a2c      	ldr	r2, [pc, #176]	@ (8005c80 <ST7735_showMenu_5_p2+0x4e4>)
 8005bce:	215c      	movs	r1, #92	@ 0x5c
 8005bd0:	2077      	movs	r0, #119	@ 0x77
 8005bd2:	f7fc fa9a 	bl	800210a <ST7735_WriteString>
  }

  ST7735_showBar (10, 105, 140, 4, ((float) calibration_correction) / LIM_CALIBRATION_RANGEWIDTH);
 8005bd6:	4b32      	ldr	r3, [pc, #200]	@ (8005ca0 <ST7735_showMenu_5_p2+0x504>)
 8005bd8:	781b      	ldrb	r3, [r3, #0]
 8005bda:	ee07 3a90 	vmov	s15, r3
 8005bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005be2:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8005cbc <ST7735_showMenu_5_p2+0x520>
 8005be6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005bea:	eeb0 0a47 	vmov.f32	s0, s14
 8005bee:	2304      	movs	r3, #4
 8005bf0:	228c      	movs	r2, #140	@ 0x8c
 8005bf2:	2169      	movs	r1, #105	@ 0x69
 8005bf4:	200a      	movs	r0, #10
 8005bf6:	f000 f8a7 	bl	8005d48 <ST7735_showBar>

  switch (selected_item)
 8005bfa:	4b28      	ldr	r3, [pc, #160]	@ (8005c9c <ST7735_showMenu_5_p2+0x500>)
 8005bfc:	781b      	ldrb	r3, [r3, #0]
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	2b06      	cmp	r3, #6
 8005c02:	f200 8098 	bhi.w	8005d36 <ST7735_showMenu_5_p2+0x59a>
 8005c06:	a201      	add	r2, pc, #4	@ (adr r2, 8005c0c <ST7735_showMenu_5_p2+0x470>)
 8005c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0c:	08005c29 	.word	0x08005c29
 8005c10:	08005c41 	.word	0x08005c41
 8005c14:	08005c5b 	.word	0x08005c5b
 8005c18:	08005cc9 	.word	0x08005cc9
 8005c1c:	08005ce3 	.word	0x08005ce3
 8005c20:	08005cff 	.word	0x08005cff
 8005c24:	08005d1b 	.word	0x08005d1b
  {
    case 1:
      encoder_uploader (&htim4, &flag_reload_TIM4, &tool->P, LIM_MIN_PID_K, LIM_MAX_PID_K, LIM_STEP_PID_K);
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	9301      	str	r3, [sp, #4]
 8005c2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c32:	9300      	str	r3, [sp, #0]
 8005c34:	2300      	movs	r3, #0
 8005c36:	4922      	ldr	r1, [pc, #136]	@ (8005cc0 <ST7735_showMenu_5_p2+0x524>)
 8005c38:	4822      	ldr	r0, [pc, #136]	@ (8005cc4 <ST7735_showMenu_5_p2+0x528>)
 8005c3a:	f000 fed3 	bl	80069e4 <encoder_uploader>
      break;
 8005c3e:	e07a      	b.n	8005d36 <ST7735_showMenu_5_p2+0x59a>
    case 2:
      encoder_uploader (&htim4, &flag_reload_TIM4, &tool->I, LIM_MIN_PID_K, LIM_MAX_PID_K, LIM_STEP_PID_K);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	1c9a      	adds	r2, r3, #2
 8005c44:	2301      	movs	r3, #1
 8005c46:	9301      	str	r3, [sp, #4]
 8005c48:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c4c:	9300      	str	r3, [sp, #0]
 8005c4e:	2300      	movs	r3, #0
 8005c50:	491b      	ldr	r1, [pc, #108]	@ (8005cc0 <ST7735_showMenu_5_p2+0x524>)
 8005c52:	481c      	ldr	r0, [pc, #112]	@ (8005cc4 <ST7735_showMenu_5_p2+0x528>)
 8005c54:	f000 fec6 	bl	80069e4 <encoder_uploader>
      break;
 8005c58:	e06d      	b.n	8005d36 <ST7735_showMenu_5_p2+0x59a>
    case 3:
      encoder_uploader (&htim4, &flag_reload_TIM4, &tool->D, LIM_MIN_PID_K, LIM_MAX_PID_K, LIM_STEP_PID_K);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	1d1a      	adds	r2, r3, #4
 8005c5e:	2301      	movs	r3, #1
 8005c60:	9301      	str	r3, [sp, #4]
 8005c62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005c66:	9300      	str	r3, [sp, #0]
 8005c68:	2300      	movs	r3, #0
 8005c6a:	4915      	ldr	r1, [pc, #84]	@ (8005cc0 <ST7735_showMenu_5_p2+0x524>)
 8005c6c:	4815      	ldr	r0, [pc, #84]	@ (8005cc4 <ST7735_showMenu_5_p2+0x528>)
 8005c6e:	f000 feb9 	bl	80069e4 <encoder_uploader>
      break;
 8005c72:	e060      	b.n	8005d36 <ST7735_showMenu_5_p2+0x59a>
 8005c74:	2000054c 	.word	0x2000054c
 8005c78:	20000538 	.word	0x20000538
 8005c7c:	0800d920 	.word	0x0800d920
 8005c80:	20000474 	.word	0x20000474
 8005c84:	20000050 	.word	0x20000050
 8005c88:	20000239 	.word	0x20000239
 8005c8c:	20000530 	.word	0x20000530
 8005c90:	0800d928 	.word	0x0800d928
 8005c94:	200004e0 	.word	0x200004e0
 8005c98:	0800d930 	.word	0x0800d930
 8005c9c:	200004bc 	.word	0x200004bc
 8005ca0:	200004c6 	.word	0x200004c6
 8005ca4:	20000556 	.word	0x20000556
 8005ca8:	2000057c 	.word	0x2000057c
 8005cac:	20000461 	.word	0x20000461
 8005cb0:	20000540 	.word	0x20000540
 8005cb4:	2000023a 	.word	0x2000023a
 8005cb8:	20000534 	.word	0x20000534
 8005cbc:	42700000 	.word	0x42700000
 8005cc0:	2000023e 	.word	0x2000023e
 8005cc4:	20000808 	.word	0x20000808
    case 4:
      encoder_uploader (&htim4, &flag_reload_TIM4, &tool->calibration_table[0].raw_value, LIM_MIN_ADC, LIM_MAX_ADC, LIM_STEP_ADC);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	1d9a      	adds	r2, r3, #6
 8005ccc:	2301      	movs	r3, #1
 8005cce:	9301      	str	r3, [sp, #4]
 8005cd0:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8005cd4:	9300      	str	r3, [sp, #0]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	4919      	ldr	r1, [pc, #100]	@ (8005d40 <ST7735_showMenu_5_p2+0x5a4>)
 8005cda:	481a      	ldr	r0, [pc, #104]	@ (8005d44 <ST7735_showMenu_5_p2+0x5a8>)
 8005cdc:	f000 fe82 	bl	80069e4 <encoder_uploader>
      break;
 8005ce0:	e029      	b.n	8005d36 <ST7735_showMenu_5_p2+0x59a>
    case 5:
      encoder_uploader (&htim4, &flag_reload_TIM4, &tool->calibration_table[1].raw_value, LIM_MIN_ADC, LIM_MAX_ADC, LIM_STEP_ADC);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f103 020a 	add.w	r2, r3, #10
 8005ce8:	2301      	movs	r3, #1
 8005cea:	9301      	str	r3, [sp, #4]
 8005cec:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	4912      	ldr	r1, [pc, #72]	@ (8005d40 <ST7735_showMenu_5_p2+0x5a4>)
 8005cf6:	4813      	ldr	r0, [pc, #76]	@ (8005d44 <ST7735_showMenu_5_p2+0x5a8>)
 8005cf8:	f000 fe74 	bl	80069e4 <encoder_uploader>
      break;
 8005cfc:	e01b      	b.n	8005d36 <ST7735_showMenu_5_p2+0x59a>
    case 6:
      encoder_uploader (&htim4, &flag_reload_TIM4, &tool->calibration_table[2].raw_value, LIM_MIN_ADC, LIM_MAX_ADC, LIM_STEP_ADC);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f103 020e 	add.w	r2, r3, #14
 8005d04:	2301      	movs	r3, #1
 8005d06:	9301      	str	r3, [sp, #4]
 8005d08:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	490b      	ldr	r1, [pc, #44]	@ (8005d40 <ST7735_showMenu_5_p2+0x5a4>)
 8005d12:	480c      	ldr	r0, [pc, #48]	@ (8005d44 <ST7735_showMenu_5_p2+0x5a8>)
 8005d14:	f000 fe66 	bl	80069e4 <encoder_uploader>
      break;
 8005d18:	e00d      	b.n	8005d36 <ST7735_showMenu_5_p2+0x59a>
    case 7:
      encoder_uploader (&htim4, &flag_reload_TIM4, &tool->calibration_table[3].raw_value, LIM_MIN_ADC, LIM_MAX_ADC, LIM_STEP_ADC);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f103 0212 	add.w	r2, r3, #18
 8005d20:	2301      	movs	r3, #1
 8005d22:	9301      	str	r3, [sp, #4]
 8005d24:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8005d28:	9300      	str	r3, [sp, #0]
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	4904      	ldr	r1, [pc, #16]	@ (8005d40 <ST7735_showMenu_5_p2+0x5a4>)
 8005d2e:	4805      	ldr	r0, [pc, #20]	@ (8005d44 <ST7735_showMenu_5_p2+0x5a8>)
 8005d30:	f000 fe58 	bl	80069e4 <encoder_uploader>
      break;
 8005d34:	bf00      	nop
  }
}
 8005d36:	bf00      	nop
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd90      	pop	{r4, r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	2000023e 	.word	0x2000023e
 8005d44:	20000808 	.word	0x20000808

08005d48 <ST7735_showBar>:
//*****************************************************************************

//*****************************************************************************
void ST7735_showBar (uint16_t x, uint16_t y, uint16_t length, uint16_t width, float percent)
{
 8005d48:	b590      	push	{r4, r7, lr}
 8005d4a:	b087      	sub	sp, #28
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	4604      	mov	r4, r0
 8005d50:	4608      	mov	r0, r1
 8005d52:	4611      	mov	r1, r2
 8005d54:	461a      	mov	r2, r3
 8005d56:	ed87 0a01 	vstr	s0, [r7, #4]
 8005d5a:	4623      	mov	r3, r4
 8005d5c:	81fb      	strh	r3, [r7, #14]
 8005d5e:	4603      	mov	r3, r0
 8005d60:	81bb      	strh	r3, [r7, #12]
 8005d62:	460b      	mov	r3, r1
 8005d64:	817b      	strh	r3, [r7, #10]
 8005d66:	4613      	mov	r3, r2
 8005d68:	813b      	strh	r3, [r7, #8]
  for (uint16_t k = y; k < y + width; k++)
 8005d6a:	89bb      	ldrh	r3, [r7, #12]
 8005d6c:	82fb      	strh	r3, [r7, #22]
 8005d6e:	e039      	b.n	8005de4 <ST7735_showBar+0x9c>
  {
    for (int j = x; j < x + length; j++)
 8005d70:	89fb      	ldrh	r3, [r7, #14]
 8005d72:	613b      	str	r3, [r7, #16]
 8005d74:	e02d      	b.n	8005dd2 <ST7735_showBar+0x8a>
    {
      if (j < x + (length * percent))
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	ee07 3a90 	vmov	s15, r3
 8005d7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d80:	89fb      	ldrh	r3, [r7, #14]
 8005d82:	ee07 3a90 	vmov	s15, r3
 8005d86:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005d8a:	897b      	ldrh	r3, [r7, #10]
 8005d8c:	ee07 3a90 	vmov	s15, r3
 8005d90:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8005d94:	edd7 7a01 	vldr	s15, [r7, #4]
 8005d98:	ee66 7a27 	vmul.f32	s15, s12, s15
 8005d9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005da8:	d508      	bpl.n	8005dbc <ST7735_showBar+0x74>
      {
        ST7735_DrawPixel (j, k, 0xF800);
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	8af9      	ldrh	r1, [r7, #22]
 8005db0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8005db4:	4618      	mov	r0, r3
 8005db6:	f7fc f8fd 	bl	8001fb4 <ST7735_DrawPixel>
 8005dba:	e007      	b.n	8005dcc <ST7735_showBar+0x84>
      }
      else
      {
        ST7735_DrawPixel (j, k, 0x5555);
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	8af9      	ldrh	r1, [r7, #22]
 8005dc2:	f245 5255 	movw	r2, #21845	@ 0x5555
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fc f8f4 	bl	8001fb4 <ST7735_DrawPixel>
    for (int j = x; j < x + length; j++)
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	613b      	str	r3, [r7, #16]
 8005dd2:	89fa      	ldrh	r2, [r7, #14]
 8005dd4:	897b      	ldrh	r3, [r7, #10]
 8005dd6:	4413      	add	r3, r2
 8005dd8:	693a      	ldr	r2, [r7, #16]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	dbcb      	blt.n	8005d76 <ST7735_showBar+0x2e>
  for (uint16_t k = y; k < y + width; k++)
 8005dde:	8afb      	ldrh	r3, [r7, #22]
 8005de0:	3301      	adds	r3, #1
 8005de2:	82fb      	strh	r3, [r7, #22]
 8005de4:	8afa      	ldrh	r2, [r7, #22]
 8005de6:	89b9      	ldrh	r1, [r7, #12]
 8005de8:	893b      	ldrh	r3, [r7, #8]
 8005dea:	440b      	add	r3, r1
 8005dec:	429a      	cmp	r2, r3
 8005dee:	dbbf      	blt.n	8005d70 <ST7735_showBar+0x28>
      }
    }
  }
}
 8005df0:	bf00      	nop
 8005df2:	bf00      	nop
 8005df4:	371c      	adds	r7, #28
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd90      	pop	{r4, r7, pc}
	...

08005dfc <EEPROM_Init>:
//*****************************************************************************

//*****************************************************************************
bool EEPROM_Init (void)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	af00      	add	r7, sp, #0
  if (EE24_Init (&ee24, &hi2c1, EE24_ADDRESS_DEFAULT))
 8005e00:	22a0      	movs	r2, #160	@ 0xa0
 8005e02:	4906      	ldr	r1, [pc, #24]	@ (8005e1c <EEPROM_Init+0x20>)
 8005e04:	4806      	ldr	r0, [pc, #24]	@ (8005e20 <EEPROM_Init+0x24>)
 8005e06:	f7fa ff7a 	bl	8000cfe <EE24_Init>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <EEPROM_Init+0x18>
    return 1;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e000      	b.n	8005e16 <EEPROM_Init+0x1a>
  else
    return 0;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	200003fc 	.word	0x200003fc
 8005e20:	200004b4 	.word	0x200004b4

08005e24 <EEPROM_Read_All>:
}
//*****************************************************************************

//*****************************************************************************
void EEPROM_Read_All (void)
{
 8005e24:	b5b0      	push	{r4, r5, r7, lr}
 8005e26:	b086      	sub	sp, #24
 8005e28:	af04      	add	r7, sp, #16
  if (EE24_ReadCircle (&ee24, EEPROM_IRON_SETTINGS_START, EEPROM_IRON_SETTINGS_STOP, CTRL_BYTE, &IRON, sizeof(IRON), 10))
 8005e2a:	230a      	movs	r3, #10
 8005e2c:	9302      	str	r3, [sp, #8]
 8005e2e:	2312      	movs	r3, #18
 8005e30:	9301      	str	r3, [sp, #4]
 8005e32:	4b92      	ldr	r3, [pc, #584]	@ (800607c <EEPROM_Read_All+0x258>)
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	2355      	movs	r3, #85	@ 0x55
 8005e38:	22ff      	movs	r2, #255	@ 0xff
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	4890      	ldr	r0, [pc, #576]	@ (8006080 <EEPROM_Read_All+0x25c>)
 8005e3e:	f7fb f80b 	bl	8000e58 <EE24_ReadCircle>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <EEPROM_Read_All+0x2c>
  {
    flag_EEPROM_IRON_SETTINGS_OK = true;
 8005e48:	4b8e      	ldr	r3, [pc, #568]	@ (8006084 <EEPROM_Read_All+0x260>)
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	701a      	strb	r2, [r3, #0]
 8005e4e:	e007      	b.n	8005e60 <EEPROM_Read_All+0x3c>
  }
  else
  {
    IRON = DEF_IRON;
 8005e50:	4a8a      	ldr	r2, [pc, #552]	@ (800607c <EEPROM_Read_All+0x258>)
 8005e52:	4b8d      	ldr	r3, [pc, #564]	@ (8006088 <EEPROM_Read_All+0x264>)
 8005e54:	4614      	mov	r4, r2
 8005e56:	461d      	mov	r5, r3
 8005e58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e5c:	682b      	ldr	r3, [r5, #0]
 8005e5e:	8023      	strh	r3, [r4, #0]
  }

  if (EE24_ReadCircle (&ee24, EEPROM_HOTAIR_SETTINGS_START, EEPROM_HOTAIR_SETTINGS_STOP, CTRL_BYTE, &HOTAIR, sizeof(HOTAIR), 10))
 8005e60:	230a      	movs	r3, #10
 8005e62:	9302      	str	r3, [sp, #8]
 8005e64:	2312      	movs	r3, #18
 8005e66:	9301      	str	r3, [sp, #4]
 8005e68:	4b88      	ldr	r3, [pc, #544]	@ (800608c <EEPROM_Read_All+0x268>)
 8005e6a:	9300      	str	r3, [sp, #0]
 8005e6c:	2355      	movs	r3, #85	@ 0x55
 8005e6e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005e72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005e76:	4882      	ldr	r0, [pc, #520]	@ (8006080 <EEPROM_Read_All+0x25c>)
 8005e78:	f7fa ffee 	bl	8000e58 <EE24_ReadCircle>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d003      	beq.n	8005e8a <EEPROM_Read_All+0x66>
  {
    flag_EEPROM_HOTAIR_SETTINGS_OK = true;
 8005e82:	4b83      	ldr	r3, [pc, #524]	@ (8006090 <EEPROM_Read_All+0x26c>)
 8005e84:	2201      	movs	r2, #1
 8005e86:	701a      	strb	r2, [r3, #0]
 8005e88:	e007      	b.n	8005e9a <EEPROM_Read_All+0x76>
  }
  else
  {
    HOTAIR = DEF_HOTAIR;
 8005e8a:	4a80      	ldr	r2, [pc, #512]	@ (800608c <EEPROM_Read_All+0x268>)
 8005e8c:	4b81      	ldr	r3, [pc, #516]	@ (8006094 <EEPROM_Read_All+0x270>)
 8005e8e:	4614      	mov	r4, r2
 8005e90:	461d      	mov	r5, r3
 8005e92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e96:	682b      	ldr	r3, [r5, #0]
 8005e98:	8023      	strh	r3, [r4, #0]
  }

  if (EE24_ReadCircle (&ee24, EEPROM_HW_SETTINGS_START, EEPROM_HW_SETTINGS_STOP, CTRL_BYTE, &HW_SET, sizeof(HW_SET), 10))
 8005e9a:	230a      	movs	r3, #10
 8005e9c:	9302      	str	r3, [sp, #8]
 8005e9e:	2312      	movs	r3, #18
 8005ea0:	9301      	str	r3, [sp, #4]
 8005ea2:	4b7d      	ldr	r3, [pc, #500]	@ (8006098 <EEPROM_Read_All+0x274>)
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	2355      	movs	r3, #85	@ 0x55
 8005ea8:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8005eac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005eb0:	4873      	ldr	r0, [pc, #460]	@ (8006080 <EEPROM_Read_All+0x25c>)
 8005eb2:	f7fa ffd1 	bl	8000e58 <EE24_ReadCircle>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d003      	beq.n	8005ec4 <EEPROM_Read_All+0xa0>
  {
    flag_EEPROM_HW_SETTINGS_OK = true;
 8005ebc:	4b77      	ldr	r3, [pc, #476]	@ (800609c <EEPROM_Read_All+0x278>)
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	701a      	strb	r2, [r3, #0]
 8005ec2:	e007      	b.n	8005ed4 <EEPROM_Read_All+0xb0>
  }
  else
  {
    HW_SET = DEF_HW_SET;
 8005ec4:	4a74      	ldr	r2, [pc, #464]	@ (8006098 <EEPROM_Read_All+0x274>)
 8005ec6:	4b76      	ldr	r3, [pc, #472]	@ (80060a0 <EEPROM_Read_All+0x27c>)
 8005ec8:	4614      	mov	r4, r2
 8005eca:	461d      	mov	r5, r3
 8005ecc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ece:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ed0:	682b      	ldr	r3, [r5, #0]
 8005ed2:	8023      	strh	r3, [r4, #0]
  }

  if (EE24_ReadCircle (&ee24, EEPROM_IRON_TOOLS_START, EEPROM_IRON_TOOLS_STOP, CTRL_BYTE, &IRON_tools, sizeof(IRON_tools), 10))
 8005ed4:	230a      	movs	r3, #10
 8005ed6:	9302      	str	r3, [sp, #8]
 8005ed8:	2382      	movs	r3, #130	@ 0x82
 8005eda:	9301      	str	r3, [sp, #4]
 8005edc:	4b71      	ldr	r3, [pc, #452]	@ (80060a4 <EEPROM_Read_All+0x280>)
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	2355      	movs	r3, #85	@ 0x55
 8005ee2:	f640 32ff 	movw	r2, #3071	@ 0xbff
 8005ee6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8005eea:	4865      	ldr	r0, [pc, #404]	@ (8006080 <EEPROM_Read_All+0x25c>)
 8005eec:	f7fa ffb4 	bl	8000e58 <EE24_ReadCircle>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d003      	beq.n	8005efe <EEPROM_Read_All+0xda>
  {
    flag_EEPROM_IRON_TOOLS_OK = true;
 8005ef6:	4b6c      	ldr	r3, [pc, #432]	@ (80060a8 <EEPROM_Read_All+0x284>)
 8005ef8:	2201      	movs	r2, #1
 8005efa:	701a      	strb	r2, [r3, #0]
 8005efc:	e03b      	b.n	8005f76 <EEPROM_Read_All+0x152>
  }
  else
  {
    for (uint8_t i = 0; i < IRON_TOOLS; i++)
 8005efe:	2300      	movs	r3, #0
 8005f00:	71fb      	strb	r3, [r7, #7]
 8005f02:	e035      	b.n	8005f70 <EEPROM_Read_All+0x14c>
    {
      IRON_tools[i].P = DEF_IRON_TOOL_P;
 8005f04:	79fb      	ldrb	r3, [r7, #7]
 8005f06:	4a67      	ldr	r2, [pc, #412]	@ (80060a4 <EEPROM_Read_All+0x280>)
 8005f08:	211a      	movs	r1, #26
 8005f0a:	fb01 f303 	mul.w	r3, r1, r3
 8005f0e:	4413      	add	r3, r2
 8005f10:	22c8      	movs	r2, #200	@ 0xc8
 8005f12:	801a      	strh	r2, [r3, #0]
      IRON_tools[i].I = DEF_IRON_TOOL_I;
 8005f14:	79fb      	ldrb	r3, [r7, #7]
 8005f16:	4a63      	ldr	r2, [pc, #396]	@ (80060a4 <EEPROM_Read_All+0x280>)
 8005f18:	211a      	movs	r1, #26
 8005f1a:	fb01 f303 	mul.w	r3, r1, r3
 8005f1e:	4413      	add	r3, r2
 8005f20:	3302      	adds	r3, #2
 8005f22:	22c8      	movs	r2, #200	@ 0xc8
 8005f24:	801a      	strh	r2, [r3, #0]
      IRON_tools[i].D = DEF_IRON_TOOL_D;
 8005f26:	79fb      	ldrb	r3, [r7, #7]
 8005f28:	4a5e      	ldr	r2, [pc, #376]	@ (80060a4 <EEPROM_Read_All+0x280>)
 8005f2a:	211a      	movs	r1, #26
 8005f2c:	fb01 f303 	mul.w	r3, r1, r3
 8005f30:	4413      	add	r3, r2
 8005f32:	3304      	adds	r3, #4
 8005f34:	22c8      	movs	r2, #200	@ 0xc8
 8005f36:	801a      	strh	r2, [r3, #0]
      for (uint8_t k = 0; k <= 5; k++)
 8005f38:	2300      	movs	r3, #0
 8005f3a:	71bb      	strb	r3, [r7, #6]
 8005f3c:	e012      	b.n	8005f64 <EEPROM_Read_All+0x140>
      {
        IRON_tools[i].calibration_table[k] = DEF_CAL_TABLE_IRON[k];
 8005f3e:	79bb      	ldrb	r3, [r7, #6]
 8005f40:	79fa      	ldrb	r2, [r7, #7]
 8005f42:	79b9      	ldrb	r1, [r7, #6]
 8005f44:	4857      	ldr	r0, [pc, #348]	@ (80060a4 <EEPROM_Read_All+0x280>)
 8005f46:	0089      	lsls	r1, r1, #2
 8005f48:	241a      	movs	r4, #26
 8005f4a:	fb04 f202 	mul.w	r2, r4, r2
 8005f4e:	440a      	add	r2, r1
 8005f50:	4402      	add	r2, r0
 8005f52:	4956      	ldr	r1, [pc, #344]	@ (80060ac <EEPROM_Read_All+0x288>)
 8005f54:	3206      	adds	r2, #6
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	440b      	add	r3, r1
 8005f5a:	6818      	ldr	r0, [r3, #0]
 8005f5c:	6010      	str	r0, [r2, #0]
      for (uint8_t k = 0; k <= 5; k++)
 8005f5e:	79bb      	ldrb	r3, [r7, #6]
 8005f60:	3301      	adds	r3, #1
 8005f62:	71bb      	strb	r3, [r7, #6]
 8005f64:	79bb      	ldrb	r3, [r7, #6]
 8005f66:	2b05      	cmp	r3, #5
 8005f68:	d9e9      	bls.n	8005f3e <EEPROM_Read_All+0x11a>
    for (uint8_t i = 0; i < IRON_TOOLS; i++)
 8005f6a:	79fb      	ldrb	r3, [r7, #7]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	71fb      	strb	r3, [r7, #7]
 8005f70:	79fb      	ldrb	r3, [r7, #7]
 8005f72:	2b04      	cmp	r3, #4
 8005f74:	d9c6      	bls.n	8005f04 <EEPROM_Read_All+0xe0>
                                                                     IRON_tools[i].calibration_table[2].temp_value);
                                                                     */
    }
  }

  if (EE24_ReadCircle (&ee24, EEPROM_HOTAIR_TOOLS_START, EEPROM_HOTAIR_TOOLS_STOP, CTRL_BYTE, &HOTAIR_tools, sizeof(HOTAIR_tools), 10))
 8005f76:	230a      	movs	r3, #10
 8005f78:	9302      	str	r3, [sp, #8]
 8005f7a:	231a      	movs	r3, #26
 8005f7c:	9301      	str	r3, [sp, #4]
 8005f7e:	4b4c      	ldr	r3, [pc, #304]	@ (80060b0 <EEPROM_Read_All+0x28c>)
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	2355      	movs	r3, #85	@ 0x55
 8005f84:	f640 52ff 	movw	r2, #3583	@ 0xdff
 8005f88:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8005f8c:	483c      	ldr	r0, [pc, #240]	@ (8006080 <EEPROM_Read_All+0x25c>)
 8005f8e:	f7fa ff63 	bl	8000e58 <EE24_ReadCircle>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <EEPROM_Read_All+0x17c>
  {
    flag_EEPROM_HOTAIR_TOOLS_OK = true;
 8005f98:	4b46      	ldr	r3, [pc, #280]	@ (80060b4 <EEPROM_Read_All+0x290>)
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	701a      	strb	r2, [r3, #0]
 8005f9e:	e01c      	b.n	8005fda <EEPROM_Read_All+0x1b6>
  }
  else
  {
    HOTAIR_tools.P = DEF_HOTAIR_TOOL_P;
 8005fa0:	4b43      	ldr	r3, [pc, #268]	@ (80060b0 <EEPROM_Read_All+0x28c>)
 8005fa2:	22c8      	movs	r2, #200	@ 0xc8
 8005fa4:	801a      	strh	r2, [r3, #0]
    HOTAIR_tools.I = DEF_HOTAIR_TOOL_I;
 8005fa6:	4b42      	ldr	r3, [pc, #264]	@ (80060b0 <EEPROM_Read_All+0x28c>)
 8005fa8:	22c8      	movs	r2, #200	@ 0xc8
 8005faa:	805a      	strh	r2, [r3, #2]
    HOTAIR_tools.D = DEF_HOTAIR_TOOL_D;
 8005fac:	4b40      	ldr	r3, [pc, #256]	@ (80060b0 <EEPROM_Read_All+0x28c>)
 8005fae:	22c8      	movs	r2, #200	@ 0xc8
 8005fb0:	809a      	strh	r2, [r3, #4]
    for (uint8_t k = 0; k < 5; k++)
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	717b      	strb	r3, [r7, #5]
 8005fb6:	e00d      	b.n	8005fd4 <EEPROM_Read_All+0x1b0>
    {
      HOTAIR_tools.calibration_table[k] = DEF_CAL_TABLE_HOTAIR[k];
 8005fb8:	7979      	ldrb	r1, [r7, #5]
 8005fba:	797b      	ldrb	r3, [r7, #5]
 8005fbc:	4a3c      	ldr	r2, [pc, #240]	@ (80060b0 <EEPROM_Read_All+0x28c>)
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	4413      	add	r3, r2
 8005fc2:	483d      	ldr	r0, [pc, #244]	@ (80060b8 <EEPROM_Read_All+0x294>)
 8005fc4:	1d9a      	adds	r2, r3, #6
 8005fc6:	008b      	lsls	r3, r1, #2
 8005fc8:	4403      	add	r3, r0
 8005fca:	6818      	ldr	r0, [r3, #0]
 8005fcc:	6010      	str	r0, [r2, #0]
    for (uint8_t k = 0; k < 5; k++)
 8005fce:	797b      	ldrb	r3, [r7, #5]
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	717b      	strb	r3, [r7, #5]
 8005fd4:	797b      	ldrb	r3, [r7, #5]
 8005fd6:	2b04      	cmp	r3, #4
 8005fd8:	d9ee      	bls.n	8005fb8 <EEPROM_Read_All+0x194>
                                                                  HOTAIR_tools.calibration_table[2].temp_value);
                                                                  */

  }

  if (EE24_ReadCircle (&ee24, EEPROM_IRON_PRESETS_START, EEPROM_IRON_PRESETS_STOP, CTRL_BYTE, &IRON_presets, sizeof(IRON_presets), 10))
 8005fda:	230a      	movs	r3, #10
 8005fdc:	9302      	str	r3, [sp, #8]
 8005fde:	230c      	movs	r3, #12
 8005fe0:	9301      	str	r3, [sp, #4]
 8005fe2:	4b36      	ldr	r3, [pc, #216]	@ (80060bc <EEPROM_Read_All+0x298>)
 8005fe4:	9300      	str	r3, [sp, #0]
 8005fe6:	2355      	movs	r3, #85	@ 0x55
 8005fe8:	f640 62ff 	movw	r2, #3839	@ 0xeff
 8005fec:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 8005ff0:	4823      	ldr	r0, [pc, #140]	@ (8006080 <EEPROM_Read_All+0x25c>)
 8005ff2:	f7fa ff31 	bl	8000e58 <EE24_ReadCircle>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d003      	beq.n	8006004 <EEPROM_Read_All+0x1e0>
  {
    flag_EEPROM_IRON_PRESETS_OK = true;
 8005ffc:	4b30      	ldr	r3, [pc, #192]	@ (80060c0 <EEPROM_Read_All+0x29c>)
 8005ffe:	2201      	movs	r2, #1
 8006000:	701a      	strb	r2, [r3, #0]
 8006002:	e010      	b.n	8006026 <EEPROM_Read_All+0x202>
  }
  else
  {
    for (uint8_t i = 0; i < IRON_PRESETS; i++)
 8006004:	2300      	movs	r3, #0
 8006006:	713b      	strb	r3, [r7, #4]
 8006008:	e00a      	b.n	8006020 <EEPROM_Read_All+0x1fc>
    {
      IRON_presets[i] = DEF_IRON_presets[i];
 800600a:	793a      	ldrb	r2, [r7, #4]
 800600c:	793b      	ldrb	r3, [r7, #4]
 800600e:	492b      	ldr	r1, [pc, #172]	@ (80060bc <EEPROM_Read_All+0x298>)
 8006010:	482c      	ldr	r0, [pc, #176]	@ (80060c4 <EEPROM_Read_All+0x2a0>)
 8006012:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8006016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t i = 0; i < IRON_PRESETS; i++)
 800601a:	793b      	ldrb	r3, [r7, #4]
 800601c:	3301      	adds	r3, #1
 800601e:	713b      	strb	r3, [r7, #4]
 8006020:	793b      	ldrb	r3, [r7, #4]
 8006022:	2b02      	cmp	r3, #2
 8006024:	d9f1      	bls.n	800600a <EEPROM_Read_All+0x1e6>
    }
  }

  if (EE24_ReadCircle (&ee24, EEPROM_HOTAIR_PRESETS_START, EEPROM_HOTAIR_PRESETS_STOP, CTRL_BYTE, &HOTAIR_presets, sizeof(HOTAIR_presets),
 8006026:	230a      	movs	r3, #10
 8006028:	9302      	str	r3, [sp, #8]
 800602a:	230c      	movs	r3, #12
 800602c:	9301      	str	r3, [sp, #4]
 800602e:	4b26      	ldr	r3, [pc, #152]	@ (80060c8 <EEPROM_Read_All+0x2a4>)
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	2355      	movs	r3, #85	@ 0x55
 8006034:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8006038:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 800603c:	4810      	ldr	r0, [pc, #64]	@ (8006080 <EEPROM_Read_All+0x25c>)
 800603e:	f7fa ff0b 	bl	8000e58 <EE24_ReadCircle>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d003      	beq.n	8006050 <EEPROM_Read_All+0x22c>
                       10))
  {
    flag_EEPROM_HOTAIR_PRESETS_OK = true;
 8006048:	4b20      	ldr	r3, [pc, #128]	@ (80060cc <EEPROM_Read_All+0x2a8>)
 800604a:	2201      	movs	r2, #1
 800604c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < HOTAIR_PRESETS; i++)
    {
      HOTAIR_presets[i] = DEF_HOTAIR_presets[i];
    }
  }
}
 800604e:	e010      	b.n	8006072 <EEPROM_Read_All+0x24e>
    for (uint8_t i = 0; i < HOTAIR_PRESETS; i++)
 8006050:	2300      	movs	r3, #0
 8006052:	70fb      	strb	r3, [r7, #3]
 8006054:	e00a      	b.n	800606c <EEPROM_Read_All+0x248>
      HOTAIR_presets[i] = DEF_HOTAIR_presets[i];
 8006056:	78fa      	ldrb	r2, [r7, #3]
 8006058:	78fb      	ldrb	r3, [r7, #3]
 800605a:	491b      	ldr	r1, [pc, #108]	@ (80060c8 <EEPROM_Read_All+0x2a4>)
 800605c:	481c      	ldr	r0, [pc, #112]	@ (80060d0 <EEPROM_Read_All+0x2ac>)
 800605e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8006062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (uint8_t i = 0; i < HOTAIR_PRESETS; i++)
 8006066:	78fb      	ldrb	r3, [r7, #3]
 8006068:	3301      	adds	r3, #1
 800606a:	70fb      	strb	r3, [r7, #3]
 800606c:	78fb      	ldrb	r3, [r7, #3]
 800606e:	2b02      	cmp	r3, #2
 8006070:	d9f1      	bls.n	8006056 <EEPROM_Read_All+0x232>
}
 8006072:	bf00      	nop
 8006074:	3708      	adds	r7, #8
 8006076:	46bd      	mov	sp, r7
 8006078:	bdb0      	pop	{r4, r5, r7, pc}
 800607a:	bf00      	nop
 800607c:	20000568 	.word	0x20000568
 8006080:	200004b4 	.word	0x200004b4
 8006084:	20000466 	.word	0x20000466
 8006088:	2000024c 	.word	0x2000024c
 800608c:	2000057c 	.word	0x2000057c
 8006090:	20000467 	.word	0x20000467
 8006094:	20000260 	.word	0x20000260
 8006098:	20000590 	.word	0x20000590
 800609c:	20000468 	.word	0x20000468
 80060a0:	20000274 	.word	0x20000274
 80060a4:	200005bc 	.word	0x200005bc
 80060a8:	20000469 	.word	0x20000469
 80060ac:	20000288 	.word	0x20000288
 80060b0:	20000640 	.word	0x20000640
 80060b4:	2000046a 	.word	0x2000046a
 80060b8:	2000029c 	.word	0x2000029c
 80060bc:	200005a4 	.word	0x200005a4
 80060c0:	2000046b 	.word	0x2000046b
 80060c4:	200002b0 	.word	0x200002b0
 80060c8:	200005b0 	.word	0x200005b0
 80060cc:	2000046c 	.word	0x2000046c
 80060d0:	200002bc 	.word	0x200002bc

080060d4 <EEPROM_Write_All>:
//*****************************************************************************

//*****************************************************************************
void EEPROM_Write_All (void)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af04      	add	r7, sp, #16
  if (flag_write_IRON_settings)
 80060da:	4b4d      	ldr	r3, [pc, #308]	@ (8006210 <EEPROM_Write_All+0x13c>)
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00e      	beq.n	8006102 <EEPROM_Write_All+0x2e>
  {
    EE24_WriteCircle (&ee24, EEPROM_IRON_SETTINGS_START, EEPROM_IRON_SETTINGS_STOP, CTRL_BYTE, &IRON, sizeof(IRON), 10);
 80060e4:	230a      	movs	r3, #10
 80060e6:	9302      	str	r3, [sp, #8]
 80060e8:	2312      	movs	r3, #18
 80060ea:	9301      	str	r3, [sp, #4]
 80060ec:	4b49      	ldr	r3, [pc, #292]	@ (8006214 <EEPROM_Write_All+0x140>)
 80060ee:	9300      	str	r3, [sp, #0]
 80060f0:	2355      	movs	r3, #85	@ 0x55
 80060f2:	22ff      	movs	r2, #255	@ 0xff
 80060f4:	2100      	movs	r1, #0
 80060f6:	4848      	ldr	r0, [pc, #288]	@ (8006218 <EEPROM_Write_All+0x144>)
 80060f8:	f7fa ff05 	bl	8000f06 <EE24_WriteCircle>
    flag_write_IRON_settings = false;
 80060fc:	4b44      	ldr	r3, [pc, #272]	@ (8006210 <EEPROM_Write_All+0x13c>)
 80060fe:	2200      	movs	r2, #0
 8006100:	701a      	strb	r2, [r3, #0]
  }

  if (flag_write_HOTAIR_settings)
 8006102:	4b46      	ldr	r3, [pc, #280]	@ (800621c <EEPROM_Write_All+0x148>)
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b00      	cmp	r3, #0
 800610a:	d010      	beq.n	800612e <EEPROM_Write_All+0x5a>
  {
    EE24_WriteCircle (&ee24, EEPROM_HOTAIR_SETTINGS_START, EEPROM_HOTAIR_SETTINGS_STOP, CTRL_BYTE, &HOTAIR, sizeof(HOTAIR), 10);
 800610c:	230a      	movs	r3, #10
 800610e:	9302      	str	r3, [sp, #8]
 8006110:	2312      	movs	r3, #18
 8006112:	9301      	str	r3, [sp, #4]
 8006114:	4b42      	ldr	r3, [pc, #264]	@ (8006220 <EEPROM_Write_All+0x14c>)
 8006116:	9300      	str	r3, [sp, #0]
 8006118:	2355      	movs	r3, #85	@ 0x55
 800611a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800611e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006122:	483d      	ldr	r0, [pc, #244]	@ (8006218 <EEPROM_Write_All+0x144>)
 8006124:	f7fa feef 	bl	8000f06 <EE24_WriteCircle>
    flag_write_HOTAIR_settings = false;
 8006128:	4b3c      	ldr	r3, [pc, #240]	@ (800621c <EEPROM_Write_All+0x148>)
 800612a:	2200      	movs	r2, #0
 800612c:	701a      	strb	r2, [r3, #0]
  }

  if (flag_write_HW_settings)
 800612e:	4b3d      	ldr	r3, [pc, #244]	@ (8006224 <EEPROM_Write_All+0x150>)
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b00      	cmp	r3, #0
 8006136:	d010      	beq.n	800615a <EEPROM_Write_All+0x86>
  {
    EE24_WriteCircle (&ee24, EEPROM_HW_SETTINGS_START, EEPROM_HW_SETTINGS_STOP, CTRL_BYTE, &HW_SET, sizeof(HW_SET), 10);
 8006138:	230a      	movs	r3, #10
 800613a:	9302      	str	r3, [sp, #8]
 800613c:	2312      	movs	r3, #18
 800613e:	9301      	str	r3, [sp, #4]
 8006140:	4b39      	ldr	r3, [pc, #228]	@ (8006228 <EEPROM_Write_All+0x154>)
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	2355      	movs	r3, #85	@ 0x55
 8006146:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800614a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800614e:	4832      	ldr	r0, [pc, #200]	@ (8006218 <EEPROM_Write_All+0x144>)
 8006150:	f7fa fed9 	bl	8000f06 <EE24_WriteCircle>
    flag_write_HW_settings = false;
 8006154:	4b33      	ldr	r3, [pc, #204]	@ (8006224 <EEPROM_Write_All+0x150>)
 8006156:	2200      	movs	r2, #0
 8006158:	701a      	strb	r2, [r3, #0]
  }

  if (flag_write_IRON_tools)
 800615a:	4b34      	ldr	r3, [pc, #208]	@ (800622c <EEPROM_Write_All+0x158>)
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d010      	beq.n	8006186 <EEPROM_Write_All+0xb2>
  {
    EE24_WriteCircle (&ee24, EEPROM_IRON_TOOLS_START, EEPROM_IRON_TOOLS_STOP, CTRL_BYTE, &IRON_tools, sizeof(IRON_tools), 10);
 8006164:	230a      	movs	r3, #10
 8006166:	9302      	str	r3, [sp, #8]
 8006168:	2382      	movs	r3, #130	@ 0x82
 800616a:	9301      	str	r3, [sp, #4]
 800616c:	4b30      	ldr	r3, [pc, #192]	@ (8006230 <EEPROM_Write_All+0x15c>)
 800616e:	9300      	str	r3, [sp, #0]
 8006170:	2355      	movs	r3, #85	@ 0x55
 8006172:	f640 32ff 	movw	r2, #3071	@ 0xbff
 8006176:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800617a:	4827      	ldr	r0, [pc, #156]	@ (8006218 <EEPROM_Write_All+0x144>)
 800617c:	f7fa fec3 	bl	8000f06 <EE24_WriteCircle>
    flag_write_IRON_tools = false;
 8006180:	4b2a      	ldr	r3, [pc, #168]	@ (800622c <EEPROM_Write_All+0x158>)
 8006182:	2200      	movs	r2, #0
 8006184:	701a      	strb	r2, [r3, #0]
  }

  if (flag_write_HOTAIR_tools)
 8006186:	4b2b      	ldr	r3, [pc, #172]	@ (8006234 <EEPROM_Write_All+0x160>)
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	b2db      	uxtb	r3, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	d010      	beq.n	80061b2 <EEPROM_Write_All+0xde>
  {
    EE24_WriteCircle (&ee24, EEPROM_HOTAIR_TOOLS_START, EEPROM_HOTAIR_TOOLS_STOP, CTRL_BYTE, &HOTAIR_tools, sizeof(HOTAIR_tools), 10);
 8006190:	230a      	movs	r3, #10
 8006192:	9302      	str	r3, [sp, #8]
 8006194:	231a      	movs	r3, #26
 8006196:	9301      	str	r3, [sp, #4]
 8006198:	4b27      	ldr	r3, [pc, #156]	@ (8006238 <EEPROM_Write_All+0x164>)
 800619a:	9300      	str	r3, [sp, #0]
 800619c:	2355      	movs	r3, #85	@ 0x55
 800619e:	f640 52ff 	movw	r2, #3583	@ 0xdff
 80061a2:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80061a6:	481c      	ldr	r0, [pc, #112]	@ (8006218 <EEPROM_Write_All+0x144>)
 80061a8:	f7fa fead 	bl	8000f06 <EE24_WriteCircle>
    flag_write_HOTAIR_tools = false;
 80061ac:	4b21      	ldr	r3, [pc, #132]	@ (8006234 <EEPROM_Write_All+0x160>)
 80061ae:	2200      	movs	r2, #0
 80061b0:	701a      	strb	r2, [r3, #0]
  }

  if (flag_write_IRON_presets)
 80061b2:	4b22      	ldr	r3, [pc, #136]	@ (800623c <EEPROM_Write_All+0x168>)
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d010      	beq.n	80061de <EEPROM_Write_All+0x10a>
  {
    EE24_WriteCircle (&ee24, EEPROM_IRON_PRESETS_START, EEPROM_IRON_PRESETS_STOP, CTRL_BYTE, &IRON_presets, sizeof(IRON_presets), 10);
 80061bc:	230a      	movs	r3, #10
 80061be:	9302      	str	r3, [sp, #8]
 80061c0:	230c      	movs	r3, #12
 80061c2:	9301      	str	r3, [sp, #4]
 80061c4:	4b1e      	ldr	r3, [pc, #120]	@ (8006240 <EEPROM_Write_All+0x16c>)
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	2355      	movs	r3, #85	@ 0x55
 80061ca:	f640 62ff 	movw	r2, #3839	@ 0xeff
 80061ce:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 80061d2:	4811      	ldr	r0, [pc, #68]	@ (8006218 <EEPROM_Write_All+0x144>)
 80061d4:	f7fa fe97 	bl	8000f06 <EE24_WriteCircle>
    flag_write_IRON_presets = false;
 80061d8:	4b18      	ldr	r3, [pc, #96]	@ (800623c <EEPROM_Write_All+0x168>)
 80061da:	2200      	movs	r2, #0
 80061dc:	701a      	strb	r2, [r3, #0]
  }

  if (flag_write_HOTAIR_presets)
 80061de:	4b19      	ldr	r3, [pc, #100]	@ (8006244 <EEPROM_Write_All+0x170>)
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d010      	beq.n	800620a <EEPROM_Write_All+0x136>
  {
    EE24_WriteCircle (&ee24, EEPROM_HOTAIR_PRESETS_START, EEPROM_HOTAIR_PRESETS_STOP, CTRL_BYTE, &HOTAIR_presets, sizeof(HOTAIR_presets),
 80061e8:	230a      	movs	r3, #10
 80061ea:	9302      	str	r3, [sp, #8]
 80061ec:	230c      	movs	r3, #12
 80061ee:	9301      	str	r3, [sp, #4]
 80061f0:	4b15      	ldr	r3, [pc, #84]	@ (8006248 <EEPROM_Write_All+0x174>)
 80061f2:	9300      	str	r3, [sp, #0]
 80061f4:	2355      	movs	r3, #85	@ 0x55
 80061f6:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80061fa:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 80061fe:	4806      	ldr	r0, [pc, #24]	@ (8006218 <EEPROM_Write_All+0x144>)
 8006200:	f7fa fe81 	bl	8000f06 <EE24_WriteCircle>
                      10);
    flag_write_HOTAIR_presets = false;
 8006204:	4b0f      	ldr	r3, [pc, #60]	@ (8006244 <EEPROM_Write_All+0x170>)
 8006206:	2200      	movs	r2, #0
 8006208:	701a      	strb	r2, [r3, #0]
  }
}
 800620a:	bf00      	nop
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	2000046d 	.word	0x2000046d
 8006214:	20000568 	.word	0x20000568
 8006218:	200004b4 	.word	0x200004b4
 800621c:	2000046e 	.word	0x2000046e
 8006220:	2000057c 	.word	0x2000057c
 8006224:	2000046f 	.word	0x2000046f
 8006228:	20000590 	.word	0x20000590
 800622c:	20000470 	.word	0x20000470
 8006230:	200005bc 	.word	0x200005bc
 8006234:	20000471 	.word	0x20000471
 8006238:	20000640 	.word	0x20000640
 800623c:	20000472 	.word	0x20000472
 8006240:	200005a4 	.word	0x200005a4
 8006244:	20000473 	.word	0x20000473
 8006248:	200005b0 	.word	0x200005b0

0800624c <EEPROM_RESET>:
//*****************************************************************************

//*****************************************************************************
void EEPROM_RESET (void)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af02      	add	r7, sp, #8
  uint8_t empty_byte = 0xFF;
 8006252:	23ff      	movs	r3, #255	@ 0xff
 8006254:	717b      	strb	r3, [r7, #5]

  for (uint16_t i = 0; i < EEPROM_SIZE; i++)
 8006256:	2300      	movs	r3, #0
 8006258:	80fb      	strh	r3, [r7, #6]
 800625a:	e00b      	b.n	8006274 <EEPROM_RESET+0x28>
  {
    EE24_Write (&ee24, i, empty_byte, 1u, 100);
 800625c:	88f9      	ldrh	r1, [r7, #6]
 800625e:	797b      	ldrb	r3, [r7, #5]
 8006260:	461a      	mov	r2, r3
 8006262:	2364      	movs	r3, #100	@ 0x64
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	2301      	movs	r3, #1
 8006268:	4807      	ldr	r0, [pc, #28]	@ (8006288 <EEPROM_RESET+0x3c>)
 800626a:	f7fa fd9c 	bl	8000da6 <EE24_Write>
  for (uint16_t i = 0; i < EEPROM_SIZE; i++)
 800626e:	88fb      	ldrh	r3, [r7, #6]
 8006270:	3301      	adds	r3, #1
 8006272:	80fb      	strh	r3, [r7, #6]
 8006274:	88fb      	ldrh	r3, [r7, #6]
 8006276:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800627a:	d3ef      	bcc.n	800625c <EEPROM_RESET+0x10>
  }
}
 800627c:	bf00      	nop
 800627e:	bf00      	nop
 8006280:	3708      	adds	r7, #8
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	200004b4 	.word	0x200004b4

0800628c <Button_React>:
//*****************************************************************************

//*****************************************************************************
void Button_React (uint16_t key_number, bool longpress)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	4603      	mov	r3, r0
 8006294:	460a      	mov	r2, r1
 8006296:	80fb      	strh	r3, [r7, #6]
 8006298:	4613      	mov	r3, r2
 800629a:	717b      	strb	r3, [r7, #5]
  switch (menu)
 800629c:	4ba4      	ldr	r3, [pc, #656]	@ (8006530 <Button_React+0x2a4>)
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	2b05      	cmp	r3, #5
 80062a2:	f200 836a 	bhi.w	800697a <Button_React+0x6ee>
 80062a6:	a201      	add	r2, pc, #4	@ (adr r2, 80062ac <Button_React+0x20>)
 80062a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ac:	080062c5 	.word	0x080062c5
 80062b0:	0800632b 	.word	0x0800632b
 80062b4:	080065cd 	.word	0x080065cd
 80062b8:	080066cf 	.word	0x080066cf
 80062bc:	08006789 	.word	0x08006789
 80062c0:	08006873 	.word	0x08006873
  {
    //*********************************************************************************************
    case (0):                                                                  // Loading
      switch (key_number)
 80062c4:	88fb      	ldrh	r3, [r7, #6]
 80062c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062ca:	d010      	beq.n	80062ee <Button_React+0x62>
 80062cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062d0:	f300 8348 	bgt.w	8006964 <Button_React+0x6d8>
 80062d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062d8:	d019      	beq.n	800630e <Button_React+0x82>
 80062da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062de:	f300 8341 	bgt.w	8006964 <Button_React+0x6d8>
 80062e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e6:	d01a      	beq.n	800631e <Button_React+0x92>
 80062e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
          }
          else
          {

          }
          break;
 80062ec:	e01c      	b.n	8006328 <Button_React+0x9c>
          if (longpress)
 80062ee:	797b      	ldrb	r3, [r7, #5]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d116      	bne.n	8006322 <Button_React+0x96>
            menu = 1;
 80062f4:	4b8e      	ldr	r3, [pc, #568]	@ (8006530 <Button_React+0x2a4>)
 80062f6:	2201      	movs	r2, #1
 80062f8:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 80062fa:	4b8e      	ldr	r3, [pc, #568]	@ (8006534 <Button_React+0x2a8>)
 80062fc:	2201      	movs	r2, #1
 80062fe:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM3 = true;
 8006300:	4b8d      	ldr	r3, [pc, #564]	@ (8006538 <Button_React+0x2ac>)
 8006302:	2201      	movs	r2, #1
 8006304:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 8006306:	4b8d      	ldr	r3, [pc, #564]	@ (800653c <Button_React+0x2b0>)
 8006308:	2201      	movs	r2, #1
 800630a:	701a      	strb	r2, [r3, #0]
          break;
 800630c:	e009      	b.n	8006322 <Button_React+0x96>
          if (longpress)
 800630e:	797b      	ldrb	r3, [r7, #5]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d008      	beq.n	8006326 <Button_React+0x9a>
            EEPROM_RESET ();
 8006314:	f7ff ff9a 	bl	800624c <EEPROM_RESET>
            HAL_NVIC_SystemReset ();
 8006318:	f002 f917 	bl	800854a <HAL_NVIC_SystemReset>
          break;
 800631c:	e003      	b.n	8006326 <Button_React+0x9a>
          }
          else
          {

          }
          break;
 800631e:	bf00      	nop
 8006320:	e320      	b.n	8006964 <Button_React+0x6d8>
          break;
 8006322:	bf00      	nop
 8006324:	e31e      	b.n	8006964 <Button_React+0x6d8>
          break;
 8006326:	bf00      	nop

      }
      break;
 8006328:	e31c      	b.n	8006964 <Button_React+0x6d8>
    //*********************************************************************************************
    //*********************************************************************************************
    case (1):                                                                  // Main menu
      switch (key_number)
 800632a:	88fb      	ldrh	r3, [r7, #6]
 800632c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006330:	d020      	beq.n	8006374 <Button_React+0xe8>
 8006332:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006336:	f300 8317 	bgt.w	8006968 <Button_React+0x6dc>
 800633a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800633e:	d03b      	beq.n	80063b8 <Button_React+0x12c>
 8006340:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006344:	f300 8310 	bgt.w	8006968 <Button_React+0x6dc>
 8006348:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800634c:	d04e      	beq.n	80063ec <Button_React+0x160>
 800634e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006352:	f300 8309 	bgt.w	8006968 <Button_React+0x6dc>
 8006356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800635a:	d07a      	beq.n	8006452 <Button_React+0x1c6>
 800635c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006360:	f300 8302 	bgt.w	8006968 <Button_React+0x6dc>
 8006364:	2b10      	cmp	r3, #16
 8006366:	f000 8096 	beq.w	8006496 <Button_React+0x20a>
 800636a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800636e:	f000 80c8 	beq.w	8006502 <Button_React+0x276>
            flag_reload_TIM4 = true;
          }
          break;

      }
      break;
 8006372:	e2f9      	b.n	8006968 <Button_React+0x6dc>
          if (longpress)
 8006374:	797b      	ldrb	r3, [r7, #5]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d009      	beq.n	800638e <Button_React+0x102>
            menu = 4;
 800637a:	4b6d      	ldr	r3, [pc, #436]	@ (8006530 <Button_React+0x2a4>)
 800637c:	2204      	movs	r2, #4
 800637e:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 8006380:	4b6c      	ldr	r3, [pc, #432]	@ (8006534 <Button_React+0x2a8>)
 8006382:	2201      	movs	r2, #1
 8006384:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 8006386:	4b6d      	ldr	r3, [pc, #436]	@ (800653c <Button_React+0x2b0>)
 8006388:	2201      	movs	r2, #1
 800638a:	701a      	strb	r2, [r3, #0]
          break;
 800638c:	e11d      	b.n	80065ca <Button_React+0x33e>
            flag_HOTAIR_WAKEUP = true;
 800638e:	4b6c      	ldr	r3, [pc, #432]	@ (8006540 <Button_React+0x2b4>)
 8006390:	2201      	movs	r2, #1
 8006392:	701a      	strb	r2, [r3, #0]
            flag_change_HOTAIR_preset = true;
 8006394:	4b6b      	ldr	r3, [pc, #428]	@ (8006544 <Button_React+0x2b8>)
 8006396:	2201      	movs	r2, #1
 8006398:	701a      	strb	r2, [r3, #0]
            if (HOTAIR_preset_number >= HOTAIR_PRESETS - 1)
 800639a:	4b6b      	ldr	r3, [pc, #428]	@ (8006548 <Button_React+0x2bc>)
 800639c:	781b      	ldrb	r3, [r3, #0]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d903      	bls.n	80063aa <Button_React+0x11e>
              HOTAIR_preset_number = 0;
 80063a2:	4b69      	ldr	r3, [pc, #420]	@ (8006548 <Button_React+0x2bc>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	701a      	strb	r2, [r3, #0]
          break;
 80063a8:	e10f      	b.n	80065ca <Button_React+0x33e>
              HOTAIR_preset_number++;
 80063aa:	4b67      	ldr	r3, [pc, #412]	@ (8006548 <Button_React+0x2bc>)
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	3301      	adds	r3, #1
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	4b65      	ldr	r3, [pc, #404]	@ (8006548 <Button_React+0x2bc>)
 80063b4:	701a      	strb	r2, [r3, #0]
          break;
 80063b6:	e108      	b.n	80065ca <Button_React+0x33e>
          if (longpress)
 80063b8:	797b      	ldrb	r3, [r7, #5]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00c      	beq.n	80063d8 <Button_React+0x14c>
            HAL_GPIO_WritePin (PS_ON_GPIO_Port, PS_ON_Pin, 0);
 80063be:	2200      	movs	r2, #0
 80063c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80063c4:	4861      	ldr	r0, [pc, #388]	@ (800654c <Button_React+0x2c0>)
 80063c6:	f002 fe4d 	bl	8009064 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin (SSR_ON_GPIO_Port, SSR_ON_Pin, 0);
 80063ca:	2200      	movs	r2, #0
 80063cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80063d0:	485e      	ldr	r0, [pc, #376]	@ (800654c <Button_React+0x2c0>)
 80063d2:	f002 fe47 	bl	8009064 <HAL_GPIO_WritePin>
          break;
 80063d6:	e0f8      	b.n	80065ca <Button_React+0x33e>
            menu = 2;
 80063d8:	4b55      	ldr	r3, [pc, #340]	@ (8006530 <Button_React+0x2a4>)
 80063da:	2202      	movs	r2, #2
 80063dc:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 80063de:	4b55      	ldr	r3, [pc, #340]	@ (8006534 <Button_React+0x2a8>)
 80063e0:	2201      	movs	r2, #1
 80063e2:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 80063e4:	4b55      	ldr	r3, [pc, #340]	@ (800653c <Button_React+0x2b0>)
 80063e6:	2201      	movs	r2, #1
 80063e8:	701a      	strb	r2, [r3, #0]
          break;
 80063ea:	e0ee      	b.n	80065ca <Button_React+0x33e>
          if (longpress)
 80063ec:	797b      	ldrb	r3, [r7, #5]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d01d      	beq.n	800642e <Button_React+0x1a2>
            menu = 5;
 80063f2:	4b4f      	ldr	r3, [pc, #316]	@ (8006530 <Button_React+0x2a4>)
 80063f4:	2205      	movs	r2, #5
 80063f6:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 80063f8:	4b4e      	ldr	r3, [pc, #312]	@ (8006534 <Button_React+0x2a8>)
 80063fa:	2201      	movs	r2, #1
 80063fc:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM3 = true;
 80063fe:	4b4e      	ldr	r3, [pc, #312]	@ (8006538 <Button_React+0x2ac>)
 8006400:	2201      	movs	r2, #1
 8006402:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 8006404:	4b4d      	ldr	r3, [pc, #308]	@ (800653c <Button_React+0x2b0>)
 8006406:	2201      	movs	r2, #1
 8006408:	701a      	strb	r2, [r3, #0]
            calibration_correction = LIM_CALIBRATION_RANGEWIDTH / 2;
 800640a:	4b51      	ldr	r3, [pc, #324]	@ (8006550 <Button_React+0x2c4>)
 800640c:	221e      	movs	r2, #30
 800640e:	701a      	strb	r2, [r3, #0]
            IRON_set_temp_RR = IRON_set_temp;
 8006410:	4b50      	ldr	r3, [pc, #320]	@ (8006554 <Button_React+0x2c8>)
 8006412:	881a      	ldrh	r2, [r3, #0]
 8006414:	4b50      	ldr	r3, [pc, #320]	@ (8006558 <Button_React+0x2cc>)
 8006416:	801a      	strh	r2, [r3, #0]
            IRON_set_temp = 0;
 8006418:	4b4e      	ldr	r3, [pc, #312]	@ (8006554 <Button_React+0x2c8>)
 800641a:	2200      	movs	r2, #0
 800641c:	801a      	strh	r2, [r3, #0]
            HOTAIR_set_temp_RR = HOTAIR_set_temp;
 800641e:	4b4f      	ldr	r3, [pc, #316]	@ (800655c <Button_React+0x2d0>)
 8006420:	881a      	ldrh	r2, [r3, #0]
 8006422:	4b4f      	ldr	r3, [pc, #316]	@ (8006560 <Button_React+0x2d4>)
 8006424:	801a      	strh	r2, [r3, #0]
            HOTAIR_set_temp = 0;
 8006426:	4b4d      	ldr	r3, [pc, #308]	@ (800655c <Button_React+0x2d0>)
 8006428:	2200      	movs	r2, #0
 800642a:	801a      	strh	r2, [r3, #0]
          break;
 800642c:	e0cd      	b.n	80065ca <Button_React+0x33e>
            flag_change_IRON_tool = true;
 800642e:	4b4d      	ldr	r3, [pc, #308]	@ (8006564 <Button_React+0x2d8>)
 8006430:	2201      	movs	r2, #1
 8006432:	701a      	strb	r2, [r3, #0]
            if (IRON_tool_number >= IRON_TOOLS - 1)
 8006434:	4b4c      	ldr	r3, [pc, #304]	@ (8006568 <Button_React+0x2dc>)
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	2b03      	cmp	r3, #3
 800643a:	d903      	bls.n	8006444 <Button_React+0x1b8>
              IRON_tool_number = 0;
 800643c:	4b4a      	ldr	r3, [pc, #296]	@ (8006568 <Button_React+0x2dc>)
 800643e:	2200      	movs	r2, #0
 8006440:	701a      	strb	r2, [r3, #0]
          break;
 8006442:	e0c2      	b.n	80065ca <Button_React+0x33e>
              IRON_tool_number++;
 8006444:	4b48      	ldr	r3, [pc, #288]	@ (8006568 <Button_React+0x2dc>)
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	3301      	adds	r3, #1
 800644a:	b2da      	uxtb	r2, r3
 800644c:	4b46      	ldr	r3, [pc, #280]	@ (8006568 <Button_React+0x2dc>)
 800644e:	701a      	strb	r2, [r3, #0]
          break;
 8006450:	e0bb      	b.n	80065ca <Button_React+0x33e>
          if (longpress)
 8006452:	797b      	ldrb	r3, [r7, #5]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d009      	beq.n	800646c <Button_React+0x1e0>
            menu = 3;
 8006458:	4b35      	ldr	r3, [pc, #212]	@ (8006530 <Button_React+0x2a4>)
 800645a:	2203      	movs	r2, #3
 800645c:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 800645e:	4b35      	ldr	r3, [pc, #212]	@ (8006534 <Button_React+0x2a8>)
 8006460:	2201      	movs	r2, #1
 8006462:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 8006464:	4b35      	ldr	r3, [pc, #212]	@ (800653c <Button_React+0x2b0>)
 8006466:	2201      	movs	r2, #1
 8006468:	701a      	strb	r2, [r3, #0]
          break;
 800646a:	e0ae      	b.n	80065ca <Button_React+0x33e>
            flag_IRON_WAKEUP = true;
 800646c:	4b3f      	ldr	r3, [pc, #252]	@ (800656c <Button_React+0x2e0>)
 800646e:	2201      	movs	r2, #1
 8006470:	701a      	strb	r2, [r3, #0]
            flag_change_IRON_preset = true;
 8006472:	4b3f      	ldr	r3, [pc, #252]	@ (8006570 <Button_React+0x2e4>)
 8006474:	2201      	movs	r2, #1
 8006476:	701a      	strb	r2, [r3, #0]
            if (IRON_preset_number >= IRON_PRESETS - 1)
 8006478:	4b3e      	ldr	r3, [pc, #248]	@ (8006574 <Button_React+0x2e8>)
 800647a:	781b      	ldrb	r3, [r3, #0]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d903      	bls.n	8006488 <Button_React+0x1fc>
              IRON_preset_number = 0;
 8006480:	4b3c      	ldr	r3, [pc, #240]	@ (8006574 <Button_React+0x2e8>)
 8006482:	2200      	movs	r2, #0
 8006484:	701a      	strb	r2, [r3, #0]
          break;
 8006486:	e0a0      	b.n	80065ca <Button_React+0x33e>
              IRON_preset_number++;
 8006488:	4b3a      	ldr	r3, [pc, #232]	@ (8006574 <Button_React+0x2e8>)
 800648a:	781b      	ldrb	r3, [r3, #0]
 800648c:	3301      	adds	r3, #1
 800648e:	b2da      	uxtb	r2, r3
 8006490:	4b38      	ldr	r3, [pc, #224]	@ (8006574 <Button_React+0x2e8>)
 8006492:	701a      	strb	r2, [r3, #0]
          break;
 8006494:	e099      	b.n	80065ca <Button_React+0x33e>
          flag_IRON_WAKEUP = true;
 8006496:	4b35      	ldr	r3, [pc, #212]	@ (800656c <Button_React+0x2e0>)
 8006498:	2201      	movs	r2, #1
 800649a:	701a      	strb	r2, [r3, #0]
          if (longpress)
 800649c:	797b      	ldrb	r3, [r7, #5]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d01b      	beq.n	80064da <Button_React+0x24e>
            if (!flag_IRON_no_tool)
 80064a2:	4b35      	ldr	r3, [pc, #212]	@ (8006578 <Button_React+0x2ec>)
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	f083 0301 	eor.w	r3, r3, #1
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	f000 8088 	beq.w	80065c4 <Button_React+0x338>
              if (flag_IRON_on)
 80064b4:	4b31      	ldr	r3, [pc, #196]	@ (800657c <Button_React+0x2f0>)
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d006      	beq.n	80064cc <Button_React+0x240>
                flag_IRON_on = false;
 80064be:	4b2f      	ldr	r3, [pc, #188]	@ (800657c <Button_React+0x2f0>)
 80064c0:	2200      	movs	r2, #0
 80064c2:	701a      	strb	r2, [r3, #0]
                TIM5->CCR4 = 0;
 80064c4:	4b2e      	ldr	r3, [pc, #184]	@ (8006580 <Button_React+0x2f4>)
 80064c6:	2200      	movs	r2, #0
 80064c8:	641a      	str	r2, [r3, #64]	@ 0x40
          break;
 80064ca:	e07b      	b.n	80065c4 <Button_React+0x338>
                flag_IRON_on = true;
 80064cc:	4b2b      	ldr	r3, [pc, #172]	@ (800657c <Button_React+0x2f0>)
 80064ce:	2201      	movs	r2, #1
 80064d0:	701a      	strb	r2, [r3, #0]
                flag_IRON_preheat_start = true;
 80064d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006584 <Button_React+0x2f8>)
 80064d4:	2201      	movs	r2, #1
 80064d6:	701a      	strb	r2, [r3, #0]
          break;
 80064d8:	e074      	b.n	80065c4 <Button_React+0x338>
            flag_IRON_select_fun = !flag_IRON_select_fun;
 80064da:	4b2b      	ldr	r3, [pc, #172]	@ (8006588 <Button_React+0x2fc>)
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	bf14      	ite	ne
 80064e4:	2301      	movne	r3, #1
 80064e6:	2300      	moveq	r3, #0
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	f083 0301 	eor.w	r3, r3, #1
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	f003 0301 	and.w	r3, r3, #1
 80064f4:	b2da      	uxtb	r2, r3
 80064f6:	4b24      	ldr	r3, [pc, #144]	@ (8006588 <Button_React+0x2fc>)
 80064f8:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM3 = true;
 80064fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006538 <Button_React+0x2ac>)
 80064fc:	2201      	movs	r2, #1
 80064fe:	701a      	strb	r2, [r3, #0]
          break;
 8006500:	e060      	b.n	80065c4 <Button_React+0x338>
          flag_HOTAIR_WAKEUP = true;
 8006502:	4b0f      	ldr	r3, [pc, #60]	@ (8006540 <Button_React+0x2b4>)
 8006504:	2201      	movs	r2, #1
 8006506:	701a      	strb	r2, [r3, #0]
          if (longpress)
 8006508:	797b      	ldrb	r3, [r7, #5]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d046      	beq.n	800659c <Button_React+0x310>
            if (!flag_HOTAIR_no_tool)
 800650e:	4b1f      	ldr	r3, [pc, #124]	@ (800658c <Button_React+0x300>)
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	b2db      	uxtb	r3, r3
 8006514:	f083 0301 	eor.w	r3, r3, #1
 8006518:	b2db      	uxtb	r3, r3
 800651a:	2b00      	cmp	r3, #0
 800651c:	d054      	beq.n	80065c8 <Button_React+0x33c>
              if (flag_HOTAIR_on)
 800651e:	4b1c      	ldr	r3, [pc, #112]	@ (8006590 <Button_React+0x304>)
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	b2db      	uxtb	r3, r3
 8006524:	2b00      	cmp	r3, #0
 8006526:	d035      	beq.n	8006594 <Button_React+0x308>
                flag_HOTAIR_on = false;
 8006528:	4b19      	ldr	r3, [pc, #100]	@ (8006590 <Button_React+0x304>)
 800652a:	2200      	movs	r2, #0
 800652c:	701a      	strb	r2, [r3, #0]
          break;
 800652e:	e04b      	b.n	80065c8 <Button_React+0x33c>
 8006530:	20000246 	.word	0x20000246
 8006534:	20000238 	.word	0x20000238
 8006538:	2000023d 	.word	0x2000023d
 800653c:	2000023e 	.word	0x2000023e
 8006540:	20000460 	.word	0x20000460
 8006544:	20000456 	.word	0x20000456
 8006548:	200004c1 	.word	0x200004c1
 800654c:	40020800 	.word	0x40020800
 8006550:	200004c6 	.word	0x200004c6
 8006554:	2000054c 	.word	0x2000054c
 8006558:	2000054e 	.word	0x2000054e
 800655c:	20000556 	.word	0x20000556
 8006560:	20000558 	.word	0x20000558
 8006564:	2000023b 	.word	0x2000023b
 8006568:	200004c2 	.word	0x200004c2
 800656c:	2000045c 	.word	0x2000045c
 8006570:	20000455 	.word	0x20000455
 8006574:	200004c0 	.word	0x200004c0
 8006578:	20000239 	.word	0x20000239
 800657c:	20000450 	.word	0x20000450
 8006580:	40000c00 	.word	0x40000c00
 8006584:	20000464 	.word	0x20000464
 8006588:	20000452 	.word	0x20000452
 800658c:	2000023a 	.word	0x2000023a
 8006590:	20000451 	.word	0x20000451
                flag_HOTAIR_on = true;
 8006594:	4b9f      	ldr	r3, [pc, #636]	@ (8006814 <Button_React+0x588>)
 8006596:	2201      	movs	r2, #1
 8006598:	701a      	strb	r2, [r3, #0]
          break;
 800659a:	e015      	b.n	80065c8 <Button_React+0x33c>
            flag_HOTAIR_select_fun = !flag_HOTAIR_select_fun;
 800659c:	4b9e      	ldr	r3, [pc, #632]	@ (8006818 <Button_React+0x58c>)
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	bf14      	ite	ne
 80065a6:	2301      	movne	r3, #1
 80065a8:	2300      	moveq	r3, #0
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	f083 0301 	eor.w	r3, r3, #1
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	f003 0301 	and.w	r3, r3, #1
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	4b97      	ldr	r3, [pc, #604]	@ (8006818 <Button_React+0x58c>)
 80065ba:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 80065bc:	4b97      	ldr	r3, [pc, #604]	@ (800681c <Button_React+0x590>)
 80065be:	2201      	movs	r2, #1
 80065c0:	701a      	strb	r2, [r3, #0]
          break;
 80065c2:	e001      	b.n	80065c8 <Button_React+0x33c>
          break;
 80065c4:	bf00      	nop
 80065c6:	e1cf      	b.n	8006968 <Button_React+0x6dc>
          break;
 80065c8:	bf00      	nop
      break;
 80065ca:	e1cd      	b.n	8006968 <Button_React+0x6dc>
    //*********************************************************************************************

    //*********************************************************************************************
    case (2):                                                              // IRON settings
      switch (key_number)
 80065cc:	88fb      	ldrh	r3, [r7, #6]
 80065ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065d2:	d01d      	beq.n	8006610 <Button_React+0x384>
 80065d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065d8:	f300 81c8 	bgt.w	800696c <Button_React+0x6e0>
 80065dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065e0:	d026      	beq.n	8006630 <Button_React+0x3a4>
 80065e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065e6:	f300 81c1 	bgt.w	800696c <Button_React+0x6e0>
 80065ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065ee:	d03a      	beq.n	8006666 <Button_React+0x3da>
 80065f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065f4:	f300 81ba 	bgt.w	800696c <Button_React+0x6e0>
 80065f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065fc:	d048      	beq.n	8006690 <Button_React+0x404>
 80065fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006602:	f300 81b3 	bgt.w	800696c <Button_React+0x6e0>
 8006606:	2b10      	cmp	r3, #16
 8006608:	d057      	beq.n	80066ba <Button_React+0x42e>
 800660a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
          }
          else
          {

          }
          break;
 800660e:	e05d      	b.n	80066cc <Button_React+0x440>
          if (longpress)
 8006610:	797b      	ldrb	r3, [r7, #5]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d153      	bne.n	80066be <Button_React+0x432>
            menu = 1;
 8006616:	4b82      	ldr	r3, [pc, #520]	@ (8006820 <Button_React+0x594>)
 8006618:	2201      	movs	r2, #1
 800661a:	701a      	strb	r2, [r3, #0]
            selected_item = 0;
 800661c:	4b81      	ldr	r3, [pc, #516]	@ (8006824 <Button_React+0x598>)
 800661e:	2200      	movs	r2, #0
 8006620:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 8006622:	4b81      	ldr	r3, [pc, #516]	@ (8006828 <Button_React+0x59c>)
 8006624:	2201      	movs	r2, #1
 8006626:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 8006628:	4b7c      	ldr	r3, [pc, #496]	@ (800681c <Button_React+0x590>)
 800662a:	2201      	movs	r2, #1
 800662c:	701a      	strb	r2, [r3, #0]
          break;
 800662e:	e046      	b.n	80066be <Button_React+0x432>
          if (longpress)
 8006630:	797b      	ldrb	r3, [r7, #5]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d145      	bne.n	80066c2 <Button_React+0x436>
            switch (selected_sub_menu_settings)
 8006636:	4b7d      	ldr	r3, [pc, #500]	@ (800682c <Button_React+0x5a0>)
 8006638:	881b      	ldrh	r3, [r3, #0]
 800663a:	2b02      	cmp	r3, #2
 800663c:	d00e      	beq.n	800665c <Button_React+0x3d0>
 800663e:	2b02      	cmp	r3, #2
 8006640:	dc3f      	bgt.n	80066c2 <Button_React+0x436>
 8006642:	2b00      	cmp	r3, #0
 8006644:	d002      	beq.n	800664c <Button_React+0x3c0>
 8006646:	2b01      	cmp	r3, #1
 8006648:	d004      	beq.n	8006654 <Button_React+0x3c8>
          break;
 800664a:	e03a      	b.n	80066c2 <Button_React+0x436>
                flag_write_HOTAIR_settings = true;
 800664c:	4b78      	ldr	r3, [pc, #480]	@ (8006830 <Button_React+0x5a4>)
 800664e:	2201      	movs	r2, #1
 8006650:	701a      	strb	r2, [r3, #0]
                break;
 8006652:	e007      	b.n	8006664 <Button_React+0x3d8>
                flag_write_IRON_settings = true;
 8006654:	4b77      	ldr	r3, [pc, #476]	@ (8006834 <Button_React+0x5a8>)
 8006656:	2201      	movs	r2, #1
 8006658:	701a      	strb	r2, [r3, #0]
                break;
 800665a:	e003      	b.n	8006664 <Button_React+0x3d8>
                flag_write_HW_settings = true;
 800665c:	4b76      	ldr	r3, [pc, #472]	@ (8006838 <Button_React+0x5ac>)
 800665e:	2201      	movs	r2, #1
 8006660:	701a      	strb	r2, [r3, #0]
                break;
 8006662:	bf00      	nop
          break;
 8006664:	e02d      	b.n	80066c2 <Button_React+0x436>
          if (longpress)
 8006666:	797b      	ldrb	r3, [r7, #5]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d12c      	bne.n	80066c6 <Button_React+0x43a>
            flag_reload_TIM4 = true;
 800666c:	4b6b      	ldr	r3, [pc, #428]	@ (800681c <Button_React+0x590>)
 800666e:	2201      	movs	r2, #1
 8006670:	701a      	strb	r2, [r3, #0]
            if (selected_item < 9)
 8006672:	4b6c      	ldr	r3, [pc, #432]	@ (8006824 <Button_React+0x598>)
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	2b08      	cmp	r3, #8
 8006678:	d806      	bhi.n	8006688 <Button_React+0x3fc>
              selected_item++;
 800667a:	4b6a      	ldr	r3, [pc, #424]	@ (8006824 <Button_React+0x598>)
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	3301      	adds	r3, #1
 8006680:	b2da      	uxtb	r2, r3
 8006682:	4b68      	ldr	r3, [pc, #416]	@ (8006824 <Button_React+0x598>)
 8006684:	701a      	strb	r2, [r3, #0]
          break;
 8006686:	e01e      	b.n	80066c6 <Button_React+0x43a>
              selected_item = 0;
 8006688:	4b66      	ldr	r3, [pc, #408]	@ (8006824 <Button_React+0x598>)
 800668a:	2200      	movs	r2, #0
 800668c:	701a      	strb	r2, [r3, #0]
          break;
 800668e:	e01a      	b.n	80066c6 <Button_React+0x43a>
          if (longpress)
 8006690:	797b      	ldrb	r3, [r7, #5]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d119      	bne.n	80066ca <Button_React+0x43e>
            flag_reload_TIM4 = true;
 8006696:	4b61      	ldr	r3, [pc, #388]	@ (800681c <Button_React+0x590>)
 8006698:	2201      	movs	r2, #1
 800669a:	701a      	strb	r2, [r3, #0]
            if (selected_item > 0)
 800669c:	4b61      	ldr	r3, [pc, #388]	@ (8006824 <Button_React+0x598>)
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d006      	beq.n	80066b2 <Button_React+0x426>
              selected_item--;
 80066a4:	4b5f      	ldr	r3, [pc, #380]	@ (8006824 <Button_React+0x598>)
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	3b01      	subs	r3, #1
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	4b5d      	ldr	r3, [pc, #372]	@ (8006824 <Button_React+0x598>)
 80066ae:	701a      	strb	r2, [r3, #0]
          break;
 80066b0:	e00b      	b.n	80066ca <Button_React+0x43e>
              selected_item = 9;
 80066b2:	4b5c      	ldr	r3, [pc, #368]	@ (8006824 <Button_React+0x598>)
 80066b4:	2209      	movs	r2, #9
 80066b6:	701a      	strb	r2, [r3, #0]
          break;
 80066b8:	e007      	b.n	80066ca <Button_React+0x43e>
          break;
 80066ba:	bf00      	nop
 80066bc:	e156      	b.n	800696c <Button_React+0x6e0>
          break;
 80066be:	bf00      	nop
 80066c0:	e154      	b.n	800696c <Button_React+0x6e0>
          break;
 80066c2:	bf00      	nop
 80066c4:	e152      	b.n	800696c <Button_React+0x6e0>
          break;
 80066c6:	bf00      	nop
 80066c8:	e150      	b.n	800696c <Button_React+0x6e0>
          break;
 80066ca:	bf00      	nop

      }
      break;
 80066cc:	e14e      	b.n	800696c <Button_React+0x6e0>
    //*********************************************************************************************

    //*********************************************************************************************
    case (3):                                                                  // IRON presets
      switch (key_number)
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066d4:	d01d      	beq.n	8006712 <Button_React+0x486>
 80066d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066da:	f300 8149 	bgt.w	8006970 <Button_React+0x6e4>
 80066de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066e2:	d026      	beq.n	8006732 <Button_React+0x4a6>
 80066e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066e8:	f300 8142 	bgt.w	8006970 <Button_React+0x6e4>
 80066ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066f0:	d026      	beq.n	8006740 <Button_React+0x4b4>
 80066f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066f6:	f300 813b 	bgt.w	8006970 <Button_React+0x6e4>
 80066fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066fe:	d02c      	beq.n	800675a <Button_React+0x4ce>
 8006700:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006704:	f300 8134 	bgt.w	8006970 <Button_React+0x6e4>
 8006708:	2b10      	cmp	r3, #16
 800670a:	d033      	beq.n	8006774 <Button_React+0x4e8>
 800670c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
          }
          else
          {

          }
          break;
 8006710:	e039      	b.n	8006786 <Button_React+0x4fa>
          if (longpress)
 8006712:	797b      	ldrb	r3, [r7, #5]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d12f      	bne.n	8006778 <Button_React+0x4ec>
            menu = 1;
 8006718:	4b41      	ldr	r3, [pc, #260]	@ (8006820 <Button_React+0x594>)
 800671a:	2201      	movs	r2, #1
 800671c:	701a      	strb	r2, [r3, #0]
            selected_item = 0;
 800671e:	4b41      	ldr	r3, [pc, #260]	@ (8006824 <Button_React+0x598>)
 8006720:	2200      	movs	r2, #0
 8006722:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 8006724:	4b40      	ldr	r3, [pc, #256]	@ (8006828 <Button_React+0x59c>)
 8006726:	2201      	movs	r2, #1
 8006728:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 800672a:	4b3c      	ldr	r3, [pc, #240]	@ (800681c <Button_React+0x590>)
 800672c:	2201      	movs	r2, #1
 800672e:	701a      	strb	r2, [r3, #0]
          break;
 8006730:	e022      	b.n	8006778 <Button_React+0x4ec>
          if (longpress)
 8006732:	797b      	ldrb	r3, [r7, #5]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d121      	bne.n	800677c <Button_React+0x4f0>
            flag_write_IRON_presets = true;
 8006738:	4b40      	ldr	r3, [pc, #256]	@ (800683c <Button_React+0x5b0>)
 800673a:	2201      	movs	r2, #1
 800673c:	701a      	strb	r2, [r3, #0]
          break;
 800673e:	e01d      	b.n	800677c <Button_React+0x4f0>
          if (longpress)
 8006740:	797b      	ldrb	r3, [r7, #5]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d11c      	bne.n	8006780 <Button_React+0x4f4>
            flag_reload_TIM4 = true;
 8006746:	4b35      	ldr	r3, [pc, #212]	@ (800681c <Button_React+0x590>)
 8006748:	2201      	movs	r2, #1
 800674a:	701a      	strb	r2, [r3, #0]
            selected_item++;
 800674c:	4b35      	ldr	r3, [pc, #212]	@ (8006824 <Button_React+0x598>)
 800674e:	781b      	ldrb	r3, [r3, #0]
 8006750:	3301      	adds	r3, #1
 8006752:	b2da      	uxtb	r2, r3
 8006754:	4b33      	ldr	r3, [pc, #204]	@ (8006824 <Button_React+0x598>)
 8006756:	701a      	strb	r2, [r3, #0]
          break;
 8006758:	e012      	b.n	8006780 <Button_React+0x4f4>
          if (longpress)
 800675a:	797b      	ldrb	r3, [r7, #5]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d111      	bne.n	8006784 <Button_React+0x4f8>
            flag_reload_TIM4 = true;
 8006760:	4b2e      	ldr	r3, [pc, #184]	@ (800681c <Button_React+0x590>)
 8006762:	2201      	movs	r2, #1
 8006764:	701a      	strb	r2, [r3, #0]
            selected_item--;
 8006766:	4b2f      	ldr	r3, [pc, #188]	@ (8006824 <Button_React+0x598>)
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	3b01      	subs	r3, #1
 800676c:	b2da      	uxtb	r2, r3
 800676e:	4b2d      	ldr	r3, [pc, #180]	@ (8006824 <Button_React+0x598>)
 8006770:	701a      	strb	r2, [r3, #0]
          break;
 8006772:	e007      	b.n	8006784 <Button_React+0x4f8>
          break;
 8006774:	bf00      	nop
 8006776:	e0fb      	b.n	8006970 <Button_React+0x6e4>
          break;
 8006778:	bf00      	nop
 800677a:	e0f9      	b.n	8006970 <Button_React+0x6e4>
          break;
 800677c:	bf00      	nop
 800677e:	e0f7      	b.n	8006970 <Button_React+0x6e4>
          break;
 8006780:	bf00      	nop
 8006782:	e0f5      	b.n	8006970 <Button_React+0x6e4>
          break;
 8006784:	bf00      	nop

      }
      break;
 8006786:	e0f3      	b.n	8006970 <Button_React+0x6e4>
    //*********************************************************************************************

    //*********************************************************************************************
    case (4):                                                                  // HOTAIR presets
      switch (key_number)
 8006788:	88fb      	ldrh	r3, [r7, #6]
 800678a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800678e:	d01d      	beq.n	80067cc <Button_React+0x540>
 8006790:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006794:	f300 80ee 	bgt.w	8006974 <Button_React+0x6e8>
 8006798:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800679c:	d026      	beq.n	80067ec <Button_React+0x560>
 800679e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067a2:	f300 80e7 	bgt.w	8006974 <Button_React+0x6e8>
 80067a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067aa:	d026      	beq.n	80067fa <Button_React+0x56e>
 80067ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067b0:	f300 80e0 	bgt.w	8006974 <Button_React+0x6e8>
 80067b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067b8:	d044      	beq.n	8006844 <Button_React+0x5b8>
 80067ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067be:	f300 80d9 	bgt.w	8006974 <Button_React+0x6e8>
 80067c2:	2b10      	cmp	r3, #16
 80067c4:	d04b      	beq.n	800685e <Button_React+0x5d2>
 80067c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
          }
          else
          {

          }
          break;
 80067ca:	e051      	b.n	8006870 <Button_React+0x5e4>
          if (longpress)
 80067cc:	797b      	ldrb	r3, [r7, #5]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d147      	bne.n	8006862 <Button_React+0x5d6>
            menu = 1;
 80067d2:	4b13      	ldr	r3, [pc, #76]	@ (8006820 <Button_React+0x594>)
 80067d4:	2201      	movs	r2, #1
 80067d6:	701a      	strb	r2, [r3, #0]
            selected_item = 0;
 80067d8:	4b12      	ldr	r3, [pc, #72]	@ (8006824 <Button_React+0x598>)
 80067da:	2200      	movs	r2, #0
 80067dc:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 80067de:	4b12      	ldr	r3, [pc, #72]	@ (8006828 <Button_React+0x59c>)
 80067e0:	2201      	movs	r2, #1
 80067e2:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 80067e4:	4b0d      	ldr	r3, [pc, #52]	@ (800681c <Button_React+0x590>)
 80067e6:	2201      	movs	r2, #1
 80067e8:	701a      	strb	r2, [r3, #0]
          break;
 80067ea:	e03a      	b.n	8006862 <Button_React+0x5d6>
          if (longpress)
 80067ec:	797b      	ldrb	r3, [r7, #5]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d139      	bne.n	8006866 <Button_React+0x5da>
            flag_write_HOTAIR_presets = true;
 80067f2:	4b13      	ldr	r3, [pc, #76]	@ (8006840 <Button_React+0x5b4>)
 80067f4:	2201      	movs	r2, #1
 80067f6:	701a      	strb	r2, [r3, #0]
          break;
 80067f8:	e035      	b.n	8006866 <Button_React+0x5da>
          if (longpress)
 80067fa:	797b      	ldrb	r3, [r7, #5]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d134      	bne.n	800686a <Button_React+0x5de>
            flag_reload_TIM4 = true;
 8006800:	4b06      	ldr	r3, [pc, #24]	@ (800681c <Button_React+0x590>)
 8006802:	2201      	movs	r2, #1
 8006804:	701a      	strb	r2, [r3, #0]
            selected_item++;
 8006806:	4b07      	ldr	r3, [pc, #28]	@ (8006824 <Button_React+0x598>)
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	3301      	adds	r3, #1
 800680c:	b2da      	uxtb	r2, r3
 800680e:	4b05      	ldr	r3, [pc, #20]	@ (8006824 <Button_React+0x598>)
 8006810:	701a      	strb	r2, [r3, #0]
          break;
 8006812:	e02a      	b.n	800686a <Button_React+0x5de>
 8006814:	20000451 	.word	0x20000451
 8006818:	20000453 	.word	0x20000453
 800681c:	2000023e 	.word	0x2000023e
 8006820:	20000246 	.word	0x20000246
 8006824:	200004bc 	.word	0x200004bc
 8006828:	20000238 	.word	0x20000238
 800682c:	200004be 	.word	0x200004be
 8006830:	2000046e 	.word	0x2000046e
 8006834:	2000046d 	.word	0x2000046d
 8006838:	2000046f 	.word	0x2000046f
 800683c:	20000472 	.word	0x20000472
 8006840:	20000473 	.word	0x20000473
          if (longpress)
 8006844:	797b      	ldrb	r3, [r7, #5]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d111      	bne.n	800686e <Button_React+0x5e2>
            flag_reload_TIM4 = true;
 800684a:	4b56      	ldr	r3, [pc, #344]	@ (80069a4 <Button_React+0x718>)
 800684c:	2201      	movs	r2, #1
 800684e:	701a      	strb	r2, [r3, #0]
            selected_item--;
 8006850:	4b55      	ldr	r3, [pc, #340]	@ (80069a8 <Button_React+0x71c>)
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	3b01      	subs	r3, #1
 8006856:	b2da      	uxtb	r2, r3
 8006858:	4b53      	ldr	r3, [pc, #332]	@ (80069a8 <Button_React+0x71c>)
 800685a:	701a      	strb	r2, [r3, #0]
          break;
 800685c:	e007      	b.n	800686e <Button_React+0x5e2>
          break;
 800685e:	bf00      	nop
 8006860:	e088      	b.n	8006974 <Button_React+0x6e8>
          break;
 8006862:	bf00      	nop
 8006864:	e086      	b.n	8006974 <Button_React+0x6e8>
          break;
 8006866:	bf00      	nop
 8006868:	e084      	b.n	8006974 <Button_React+0x6e8>
          break;
 800686a:	bf00      	nop
 800686c:	e082      	b.n	8006974 <Button_React+0x6e8>
          break;
 800686e:	bf00      	nop

      }
      break;
 8006870:	e080      	b.n	8006974 <Button_React+0x6e8>
    //*********************************************************************************************

    //*********************************************************************************************
    case (5):                                                                  // TOOLS
      switch (key_number)
 8006872:	88fb      	ldrh	r3, [r7, #6]
 8006874:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006878:	d019      	beq.n	80068ae <Button_React+0x622>
 800687a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800687e:	dc7b      	bgt.n	8006978 <Button_React+0x6ec>
 8006880:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006884:	d02e      	beq.n	80068e4 <Button_React+0x658>
 8006886:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800688a:	dc75      	bgt.n	8006978 <Button_React+0x6ec>
 800688c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006890:	d038      	beq.n	8006904 <Button_React+0x678>
 8006892:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006896:	dc6f      	bgt.n	8006978 <Button_React+0x6ec>
 8006898:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800689c:	d045      	beq.n	800692a <Button_React+0x69e>
 800689e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068a2:	dc69      	bgt.n	8006978 <Button_React+0x6ec>
 80068a4:	2b10      	cmp	r3, #16
 80068a6:	d053      	beq.n	8006950 <Button_React+0x6c4>
 80068a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
          }
          else
          {

          }
          break;
 80068ac:	e059      	b.n	8006962 <Button_React+0x6d6>
          if (longpress)
 80068ae:	797b      	ldrb	r3, [r7, #5]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d14f      	bne.n	8006954 <Button_React+0x6c8>
            menu = 1;
 80068b4:	4b3d      	ldr	r3, [pc, #244]	@ (80069ac <Button_React+0x720>)
 80068b6:	2201      	movs	r2, #1
 80068b8:	701a      	strb	r2, [r3, #0]
            selected_item = 0;
 80068ba:	4b3b      	ldr	r3, [pc, #236]	@ (80069a8 <Button_React+0x71c>)
 80068bc:	2200      	movs	r2, #0
 80068be:	701a      	strb	r2, [r3, #0]
            flag_changeMenu = true;
 80068c0:	4b3b      	ldr	r3, [pc, #236]	@ (80069b0 <Button_React+0x724>)
 80068c2:	2201      	movs	r2, #1
 80068c4:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM3 = true;
 80068c6:	4b3b      	ldr	r3, [pc, #236]	@ (80069b4 <Button_React+0x728>)
 80068c8:	2201      	movs	r2, #1
 80068ca:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 80068cc:	4b35      	ldr	r3, [pc, #212]	@ (80069a4 <Button_React+0x718>)
 80068ce:	2201      	movs	r2, #1
 80068d0:	701a      	strb	r2, [r3, #0]
            IRON_set_temp = IRON_set_temp_RR;
 80068d2:	4b39      	ldr	r3, [pc, #228]	@ (80069b8 <Button_React+0x72c>)
 80068d4:	881a      	ldrh	r2, [r3, #0]
 80068d6:	4b39      	ldr	r3, [pc, #228]	@ (80069bc <Button_React+0x730>)
 80068d8:	801a      	strh	r2, [r3, #0]
            HOTAIR_set_temp = HOTAIR_set_temp_RR;
 80068da:	4b39      	ldr	r3, [pc, #228]	@ (80069c0 <Button_React+0x734>)
 80068dc:	881a      	ldrh	r2, [r3, #0]
 80068de:	4b39      	ldr	r3, [pc, #228]	@ (80069c4 <Button_React+0x738>)
 80068e0:	801a      	strh	r2, [r3, #0]
          break;
 80068e2:	e037      	b.n	8006954 <Button_React+0x6c8>
          if (longpress)
 80068e4:	797b      	ldrb	r3, [r7, #5]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d136      	bne.n	8006958 <Button_React+0x6cc>
            flag_write_IRON_tools = true;
 80068ea:	4b37      	ldr	r3, [pc, #220]	@ (80069c8 <Button_React+0x73c>)
 80068ec:	2201      	movs	r2, #1
 80068ee:	701a      	strb	r2, [r3, #0]
            flag_write_HOTAIR_tools = true;
 80068f0:	4b36      	ldr	r3, [pc, #216]	@ (80069cc <Button_React+0x740>)
 80068f2:	2201      	movs	r2, #1
 80068f4:	701a      	strb	r2, [r3, #0]
            flag_change_IRON_tool = true;
 80068f6:	4b36      	ldr	r3, [pc, #216]	@ (80069d0 <Button_React+0x744>)
 80068f8:	2201      	movs	r2, #1
 80068fa:	701a      	strb	r2, [r3, #0]
            flag_change_HOTAIR_tool = true;
 80068fc:	4b35      	ldr	r3, [pc, #212]	@ (80069d4 <Button_React+0x748>)
 80068fe:	2201      	movs	r2, #1
 8006900:	701a      	strb	r2, [r3, #0]
          break;
 8006902:	e029      	b.n	8006958 <Button_React+0x6cc>
          if (longpress)
 8006904:	797b      	ldrb	r3, [r7, #5]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d128      	bne.n	800695c <Button_React+0x6d0>
            calibration_correction = LIM_CALIBRATION_RANGEWIDTH / 2;
 800690a:	4b33      	ldr	r3, [pc, #204]	@ (80069d8 <Button_React+0x74c>)
 800690c:	221e      	movs	r2, #30
 800690e:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM3 = true;
 8006910:	4b28      	ldr	r3, [pc, #160]	@ (80069b4 <Button_React+0x728>)
 8006912:	2201      	movs	r2, #1
 8006914:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 8006916:	4b23      	ldr	r3, [pc, #140]	@ (80069a4 <Button_React+0x718>)
 8006918:	2201      	movs	r2, #1
 800691a:	701a      	strb	r2, [r3, #0]
            selected_item++;
 800691c:	4b22      	ldr	r3, [pc, #136]	@ (80069a8 <Button_React+0x71c>)
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	3301      	adds	r3, #1
 8006922:	b2da      	uxtb	r2, r3
 8006924:	4b20      	ldr	r3, [pc, #128]	@ (80069a8 <Button_React+0x71c>)
 8006926:	701a      	strb	r2, [r3, #0]
          break;
 8006928:	e018      	b.n	800695c <Button_React+0x6d0>
          if (longpress)
 800692a:	797b      	ldrb	r3, [r7, #5]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d117      	bne.n	8006960 <Button_React+0x6d4>
            calibration_correction = LIM_CALIBRATION_RANGEWIDTH / 2;
 8006930:	4b29      	ldr	r3, [pc, #164]	@ (80069d8 <Button_React+0x74c>)
 8006932:	221e      	movs	r2, #30
 8006934:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM3 = true;
 8006936:	4b1f      	ldr	r3, [pc, #124]	@ (80069b4 <Button_React+0x728>)
 8006938:	2201      	movs	r2, #1
 800693a:	701a      	strb	r2, [r3, #0]
            flag_reload_TIM4 = true;
 800693c:	4b19      	ldr	r3, [pc, #100]	@ (80069a4 <Button_React+0x718>)
 800693e:	2201      	movs	r2, #1
 8006940:	701a      	strb	r2, [r3, #0]
            selected_item--;
 8006942:	4b19      	ldr	r3, [pc, #100]	@ (80069a8 <Button_React+0x71c>)
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	3b01      	subs	r3, #1
 8006948:	b2da      	uxtb	r2, r3
 800694a:	4b17      	ldr	r3, [pc, #92]	@ (80069a8 <Button_React+0x71c>)
 800694c:	701a      	strb	r2, [r3, #0]
          break;
 800694e:	e007      	b.n	8006960 <Button_React+0x6d4>
          break;
 8006950:	bf00      	nop
 8006952:	e011      	b.n	8006978 <Button_React+0x6ec>
          break;
 8006954:	bf00      	nop
 8006956:	e00f      	b.n	8006978 <Button_React+0x6ec>
          break;
 8006958:	bf00      	nop
 800695a:	e00d      	b.n	8006978 <Button_React+0x6ec>
          break;
 800695c:	bf00      	nop
 800695e:	e00b      	b.n	8006978 <Button_React+0x6ec>
          break;
 8006960:	bf00      	nop

      }
      break;
 8006962:	e009      	b.n	8006978 <Button_React+0x6ec>
      break;
 8006964:	bf00      	nop
 8006966:	e008      	b.n	800697a <Button_React+0x6ee>
      break;
 8006968:	bf00      	nop
 800696a:	e006      	b.n	800697a <Button_React+0x6ee>
      break;
 800696c:	bf00      	nop
 800696e:	e004      	b.n	800697a <Button_React+0x6ee>
      break;
 8006970:	bf00      	nop
 8006972:	e002      	b.n	800697a <Button_React+0x6ee>
      break;
 8006974:	bf00      	nop
 8006976:	e000      	b.n	800697a <Button_React+0x6ee>
      break;
 8006978:	bf00      	nop
    //*********************************************************************************************
  }

  switch (key_number)
 800697a:	88fb      	ldrh	r3, [r7, #6]
 800697c:	2b01      	cmp	r3, #1
 800697e:	d00a      	beq.n	8006996 <Button_React+0x70a>
 8006980:	2b20      	cmp	r3, #32
 8006982:	d000      	beq.n	8006986 <Button_React+0x6fa>
      if (IRON.sensor)
        flag_IRON_WAKEUP = true;
      break;
  }

}
 8006984:	e00a      	b.n	800699c <Button_React+0x710>
      if (IRON.sensor)
 8006986:	4b15      	ldr	r3, [pc, #84]	@ (80069dc <Button_React+0x750>)
 8006988:	89db      	ldrh	r3, [r3, #14]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d005      	beq.n	800699a <Button_React+0x70e>
        flag_IRON_WAKEUP = true;
 800698e:	4b14      	ldr	r3, [pc, #80]	@ (80069e0 <Button_React+0x754>)
 8006990:	2201      	movs	r2, #1
 8006992:	701a      	strb	r2, [r3, #0]
      break;
 8006994:	e001      	b.n	800699a <Button_React+0x70e>
      break;
 8006996:	bf00      	nop
 8006998:	e000      	b.n	800699c <Button_React+0x710>
      break;
 800699a:	bf00      	nop
}
 800699c:	bf00      	nop
 800699e:	3708      	adds	r7, #8
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	2000023e 	.word	0x2000023e
 80069a8:	200004bc 	.word	0x200004bc
 80069ac:	20000246 	.word	0x20000246
 80069b0:	20000238 	.word	0x20000238
 80069b4:	2000023d 	.word	0x2000023d
 80069b8:	2000054e 	.word	0x2000054e
 80069bc:	2000054c 	.word	0x2000054c
 80069c0:	20000558 	.word	0x20000558
 80069c4:	20000556 	.word	0x20000556
 80069c8:	20000470 	.word	0x20000470
 80069cc:	20000471 	.word	0x20000471
 80069d0:	2000023b 	.word	0x2000023b
 80069d4:	2000023c 	.word	0x2000023c
 80069d8:	200004c6 	.word	0x200004c6
 80069dc:	20000568 	.word	0x20000568
 80069e0:	2000045c 	.word	0x2000045c

080069e4 <encoder_uploader>:
//*****************************************************************************

//*****************************************************************************
void encoder_uploader (TIM_HandleTypeDef *htim, bool *flag, uint16_t *set, uint16_t min, uint16_t max, uint8_t step)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]
 80069f0:	807b      	strh	r3, [r7, #2]
  if (*set < min)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	881b      	ldrh	r3, [r3, #0]
 80069f6:	887a      	ldrh	r2, [r7, #2]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d902      	bls.n	8006a02 <encoder_uploader+0x1e>
    *set = min;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	887a      	ldrh	r2, [r7, #2]
 8006a00:	801a      	strh	r2, [r3, #0]
  if (*set > max)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	881b      	ldrh	r3, [r3, #0]
 8006a06:	8b3a      	ldrh	r2, [r7, #24]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d202      	bcs.n	8006a12 <encoder_uploader+0x2e>
    *set = max;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	8b3a      	ldrh	r2, [r7, #24]
 8006a10:	801a      	strh	r2, [r3, #0]
  if (*flag)
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d018      	beq.n	8006a4c <encoder_uploader+0x68>
  {
    htim->Instance->ARR = (max - min) / step * 4;
 8006a1a:	8b3a      	ldrh	r2, [r7, #24]
 8006a1c:	887b      	ldrh	r3, [r7, #2]
 8006a1e:	1ad2      	subs	r2, r2, r3
 8006a20:	7f3b      	ldrb	r3, [r7, #28]
 8006a22:	fb92 f3f3 	sdiv	r3, r2, r3
 8006a26:	009a      	lsls	r2, r3, #2
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    htim->Instance->CNT = (*set - min) / step * 4;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	881b      	ldrh	r3, [r3, #0]
 8006a32:	461a      	mov	r2, r3
 8006a34:	887b      	ldrh	r3, [r7, #2]
 8006a36:	1ad2      	subs	r2, r2, r3
 8006a38:	7f3b      	ldrb	r3, [r7, #28]
 8006a3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8006a3e:	009a      	lsls	r2, r3, #2
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	625a      	str	r2, [r3, #36]	@ 0x24
    *flag = false;
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	701a      	strb	r2, [r3, #0]
  }
  *set = (__HAL_TIM_GET_COUNTER(htim) * step / 4) + min;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a52:	7f3a      	ldrb	r2, [r7, #28]
 8006a54:	fb02 f303 	mul.w	r3, r2, r3
 8006a58:	089b      	lsrs	r3, r3, #2
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	887b      	ldrh	r3, [r7, #2]
 8006a5e:	4413      	add	r3, r2
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	801a      	strh	r2, [r3, #0]
}
 8006a66:	bf00      	nop
 8006a68:	3714      	adds	r7, #20
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr
	...

08006a74 <get_K>:
//*****************************************************************************

//*****************************************************************************
float get_K (uint16_t K)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	80fb      	strh	r3, [r7, #6]
  float f_K = (float)(K - 100)/500 + 1;
 8006a7e:	88fb      	ldrh	r3, [r7, #6]
 8006a80:	3b64      	subs	r3, #100	@ 0x64
 8006a82:	ee07 3a90 	vmov	s15, r3
 8006a86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a8a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8006ab4 <get_K+0x40>
 8006a8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006a92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a9a:	edc7 7a03 	vstr	s15, [r7, #12]
  return f_K;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	ee07 3a90 	vmov	s15, r3
}
 8006aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8006aa8:	3714      	adds	r7, #20
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	43fa0000 	.word	0x43fa0000

08006ab8 <approximateT>:

//*****************************************************************************
uint32_t approximateT (uint16_t ADC_4, uint16_t ADC_3, uint16_t ADC_2, uint16_t T_3, uint16_t T_2)
{
 8006ab8:	b490      	push	{r4, r7}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	4604      	mov	r4, r0
 8006ac0:	4608      	mov	r0, r1
 8006ac2:	4611      	mov	r1, r2
 8006ac4:	461a      	mov	r2, r3
 8006ac6:	4623      	mov	r3, r4
 8006ac8:	80fb      	strh	r3, [r7, #6]
 8006aca:	4603      	mov	r3, r0
 8006acc:	80bb      	strh	r3, [r7, #4]
 8006ace:	460b      	mov	r3, r1
 8006ad0:	807b      	strh	r3, [r7, #2]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	803b      	strh	r3, [r7, #0]
  return (ADC_4 - ADC_3)*(T_3 - T_2)/(ADC_3 - ADC_2) + T_3;
 8006ad6:	88fa      	ldrh	r2, [r7, #6]
 8006ad8:	88bb      	ldrh	r3, [r7, #4]
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	8839      	ldrh	r1, [r7, #0]
 8006ade:	8a3a      	ldrh	r2, [r7, #16]
 8006ae0:	1a8a      	subs	r2, r1, r2
 8006ae2:	fb03 f202 	mul.w	r2, r3, r2
 8006ae6:	88b9      	ldrh	r1, [r7, #4]
 8006ae8:	887b      	ldrh	r3, [r7, #2]
 8006aea:	1acb      	subs	r3, r1, r3
 8006aec:	fb92 f2f3 	sdiv	r2, r2, r3
 8006af0:	883b      	ldrh	r3, [r7, #0]
 8006af2:	4413      	add	r3, r2
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3708      	adds	r7, #8
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bc90      	pop	{r4, r7}
 8006afc:	4770      	bx	lr
	...

08006b00 <get_NTC_T>:
//*****************************************************************************

//*****************************************************************************
float get_NTC_T (uint16_t table, float K, uint16_t adc)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	4603      	mov	r3, r0
 8006b08:	ed87 0a00 	vstr	s0, [r7]
 8006b0c:	460a      	mov	r2, r1
 8006b0e:	80fb      	strh	r3, [r7, #6]
 8006b10:	4613      	mov	r3, r2
 8006b12:	80bb      	strh	r3, [r7, #4]
  float temperature = 0;
 8006b14:	f04f 0300 	mov.w	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
  switch (table)
 8006b1a:	88fb      	ldrh	r3, [r7, #6]
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	2b03      	cmp	r3, #3
 8006b20:	f200 80a8 	bhi.w	8006c74 <get_NTC_T+0x174>
 8006b24:	a201      	add	r2, pc, #4	@ (adr r2, 8006b2c <get_NTC_T+0x2c>)
 8006b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2a:	bf00      	nop
 8006b2c:	08006b3d 	.word	0x08006b3d
 8006b30:	08006b8b 	.word	0x08006b8b
 8006b34:	08006bd9 	.word	0x08006bd9
 8006b38:	08006c27 	.word	0x08006c27
  {
    case (1):
      temperature = round (ADC_converter (K * adc, MF52AT_10K_B3950, TABLE_SIZE(MF52AT_10K_B3950)));
 8006b3c:	88bb      	ldrh	r3, [r7, #4]
 8006b3e:	ee07 3a90 	vmov	s15, r3
 8006b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b46:	edd7 7a00 	vldr	s15, [r7]
 8006b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b52:	ee17 3a90 	vmov	r3, s15
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	221d      	movs	r2, #29
 8006b5a:	494a      	ldr	r1, [pc, #296]	@ (8006c84 <get_NTC_T+0x184>)
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7fa fa55 	bl	800100c <ADC_converter>
 8006b62:	ee10 3a10 	vmov	r3, s0
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7f9 fe18 	bl	800079c <__aeabi_f2d>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	460b      	mov	r3, r1
 8006b70:	ec43 2b10 	vmov	d0, r2, r3
 8006b74:	f006 fc64 	bl	800d440 <round>
 8006b78:	ec53 2b10 	vmov	r2, r3, d0
 8006b7c:	4610      	mov	r0, r2
 8006b7e:	4619      	mov	r1, r3
 8006b80:	f7f9 feac 	bl	80008dc <__aeabi_d2f>
 8006b84:	4603      	mov	r3, r0
 8006b86:	60fb      	str	r3, [r7, #12]
      break;
 8006b88:	e074      	b.n	8006c74 <get_NTC_T+0x174>
    case (2):
      temperature = round (ADC_converter (K * adc, COMMON_NTC_10K_B3435, TABLE_SIZE(COMMON_NTC_10K_B3435)));
 8006b8a:	88bb      	ldrh	r3, [r7, #4]
 8006b8c:	ee07 3a90 	vmov	s15, r3
 8006b90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b94:	edd7 7a00 	vldr	s15, [r7]
 8006b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ba0:	ee17 3a90 	vmov	r3, s15
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	221d      	movs	r2, #29
 8006ba8:	4937      	ldr	r1, [pc, #220]	@ (8006c88 <get_NTC_T+0x188>)
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7fa fa2e 	bl	800100c <ADC_converter>
 8006bb0:	ee10 3a10 	vmov	r3, s0
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f7f9 fdf1 	bl	800079c <__aeabi_f2d>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	ec43 2b10 	vmov	d0, r2, r3
 8006bc2:	f006 fc3d 	bl	800d440 <round>
 8006bc6:	ec53 2b10 	vmov	r2, r3, d0
 8006bca:	4610      	mov	r0, r2
 8006bcc:	4619      	mov	r1, r3
 8006bce:	f7f9 fe85 	bl	80008dc <__aeabi_d2f>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	60fb      	str	r3, [r7, #12]
      break;
 8006bd6:	e04d      	b.n	8006c74 <get_NTC_T+0x174>
    case (3):
      temperature = round (ADC_converter (K * adc, COMMON_NTC_10K_B3950, TABLE_SIZE(COMMON_NTC_10K_B3950)));
 8006bd8:	88bb      	ldrh	r3, [r7, #4]
 8006bda:	ee07 3a90 	vmov	s15, r3
 8006bde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006be2:	edd7 7a00 	vldr	s15, [r7]
 8006be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bee:	ee17 3a90 	vmov	r3, s15
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	221d      	movs	r2, #29
 8006bf6:	4925      	ldr	r1, [pc, #148]	@ (8006c8c <get_NTC_T+0x18c>)
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f7fa fa07 	bl	800100c <ADC_converter>
 8006bfe:	ee10 3a10 	vmov	r3, s0
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7f9 fdca 	bl	800079c <__aeabi_f2d>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	ec43 2b10 	vmov	d0, r2, r3
 8006c10:	f006 fc16 	bl	800d440 <round>
 8006c14:	ec53 2b10 	vmov	r2, r3, d0
 8006c18:	4610      	mov	r0, r2
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	f7f9 fe5e 	bl	80008dc <__aeabi_d2f>
 8006c20:	4603      	mov	r3, r0
 8006c22:	60fb      	str	r3, [r7, #12]
      break;
 8006c24:	e026      	b.n	8006c74 <get_NTC_T+0x174>
    case (4):
      temperature = round (ADC_converter (K * adc, COMMON_NTC_10K_B3988, TABLE_SIZE(COMMON_NTC_10K_B3988)));
 8006c26:	88bb      	ldrh	r3, [r7, #4]
 8006c28:	ee07 3a90 	vmov	s15, r3
 8006c2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006c30:	edd7 7a00 	vldr	s15, [r7]
 8006c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c3c:	ee17 3a90 	vmov	r3, s15
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	221d      	movs	r2, #29
 8006c44:	4912      	ldr	r1, [pc, #72]	@ (8006c90 <get_NTC_T+0x190>)
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7fa f9e0 	bl	800100c <ADC_converter>
 8006c4c:	ee10 3a10 	vmov	r3, s0
 8006c50:	4618      	mov	r0, r3
 8006c52:	f7f9 fda3 	bl	800079c <__aeabi_f2d>
 8006c56:	4602      	mov	r2, r0
 8006c58:	460b      	mov	r3, r1
 8006c5a:	ec43 2b10 	vmov	d0, r2, r3
 8006c5e:	f006 fbef 	bl	800d440 <round>
 8006c62:	ec53 2b10 	vmov	r2, r3, d0
 8006c66:	4610      	mov	r0, r2
 8006c68:	4619      	mov	r1, r3
 8006c6a:	f7f9 fe37 	bl	80008dc <__aeabi_d2f>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	60fb      	str	r3, [r7, #12]
      break;
 8006c72:	bf00      	nop
  }

  return temperature;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	ee07 3a90 	vmov	s15, r3
}
 8006c7a:	eeb0 0a67 	vmov.f32	s0, s15
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	200001c4 	.word	0x200001c4
 8006c88:	20000068 	.word	0x20000068
 8006c8c:	200000dc 	.word	0x200000dc
 8006c90:	20000150 	.word	0x20000150

08006c94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006c94:	b480      	push	{r7}
 8006c96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006c98:	b672      	cpsid	i
}
 8006c9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq ();
  while (1)
 8006c9c:	bf00      	nop
 8006c9e:	e7fd      	b.n	8006c9c <Error_Handler+0x8>

08006ca0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8006ca4:	4b18      	ldr	r3, [pc, #96]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006ca6:	4a19      	ldr	r2, [pc, #100]	@ (8006d0c <MX_SPI1_Init+0x6c>)
 8006ca8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8006caa:	4b17      	ldr	r3, [pc, #92]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006cb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8006cb2:	4b15      	ldr	r3, [pc, #84]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cb4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006cb8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8006cba:	4b13      	ldr	r3, [pc, #76]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006cc0:	4b11      	ldr	r3, [pc, #68]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006cc6:	4b10      	ldr	r3, [pc, #64]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cc8:	2200      	movs	r2, #0
 8006cca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8006ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cd2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006cda:	4b0b      	ldr	r3, [pc, #44]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006ce0:	4b09      	ldr	r3, [pc, #36]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ce6:	4b08      	ldr	r3, [pc, #32]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8006cec:	4b06      	ldr	r3, [pc, #24]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cee:	220a      	movs	r2, #10
 8006cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006cf2:	4805      	ldr	r0, [pc, #20]	@ (8006d08 <MX_SPI1_Init+0x68>)
 8006cf4:	f003 ffd2 	bl	800ac9c <HAL_SPI_Init>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d001      	beq.n	8006d02 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8006cfe:	f7ff ffc9 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006d02:	bf00      	nop
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	200006d4 	.word	0x200006d4
 8006d0c:	40013000 	.word	0x40013000

08006d10 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b08a      	sub	sp, #40	@ 0x28
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d18:	f107 0314 	add.w	r3, r7, #20
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	601a      	str	r2, [r3, #0]
 8006d20:	605a      	str	r2, [r3, #4]
 8006d22:	609a      	str	r2, [r3, #8]
 8006d24:	60da      	str	r2, [r3, #12]
 8006d26:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a19      	ldr	r2, [pc, #100]	@ (8006d94 <HAL_SPI_MspInit+0x84>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d12b      	bne.n	8006d8a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006d32:	2300      	movs	r3, #0
 8006d34:	613b      	str	r3, [r7, #16]
 8006d36:	4b18      	ldr	r3, [pc, #96]	@ (8006d98 <HAL_SPI_MspInit+0x88>)
 8006d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d3a:	4a17      	ldr	r2, [pc, #92]	@ (8006d98 <HAL_SPI_MspInit+0x88>)
 8006d3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006d40:	6453      	str	r3, [r2, #68]	@ 0x44
 8006d42:	4b15      	ldr	r3, [pc, #84]	@ (8006d98 <HAL_SPI_MspInit+0x88>)
 8006d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d4a:	613b      	str	r3, [r7, #16]
 8006d4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d4e:	2300      	movs	r3, #0
 8006d50:	60fb      	str	r3, [r7, #12]
 8006d52:	4b11      	ldr	r3, [pc, #68]	@ (8006d98 <HAL_SPI_MspInit+0x88>)
 8006d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d56:	4a10      	ldr	r2, [pc, #64]	@ (8006d98 <HAL_SPI_MspInit+0x88>)
 8006d58:	f043 0302 	orr.w	r3, r3, #2
 8006d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d98 <HAL_SPI_MspInit+0x88>)
 8006d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d62:	f003 0302 	and.w	r3, r3, #2
 8006d66:	60fb      	str	r3, [r7, #12]
 8006d68:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TFT_SCK_Pin|TFT_SDA_Pin;
 8006d6a:	2328      	movs	r3, #40	@ 0x28
 8006d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d6e:	2302      	movs	r3, #2
 8006d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d72:	2300      	movs	r3, #0
 8006d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d76:	2303      	movs	r3, #3
 8006d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006d7a:	2305      	movs	r3, #5
 8006d7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d7e:	f107 0314 	add.w	r3, r7, #20
 8006d82:	4619      	mov	r1, r3
 8006d84:	4805      	ldr	r0, [pc, #20]	@ (8006d9c <HAL_SPI_MspInit+0x8c>)
 8006d86:	f001 ffd1 	bl	8008d2c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8006d8a:	bf00      	nop
 8006d8c:	3728      	adds	r7, #40	@ 0x28
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	40013000 	.word	0x40013000
 8006d98:	40023800 	.word	0x40023800
 8006d9c:	40020400 	.word	0x40020400

08006da0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006da6:	2300      	movs	r3, #0
 8006da8:	607b      	str	r3, [r7, #4]
 8006daa:	4b10      	ldr	r3, [pc, #64]	@ (8006dec <HAL_MspInit+0x4c>)
 8006dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dae:	4a0f      	ldr	r2, [pc, #60]	@ (8006dec <HAL_MspInit+0x4c>)
 8006db0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006db4:	6453      	str	r3, [r2, #68]	@ 0x44
 8006db6:	4b0d      	ldr	r3, [pc, #52]	@ (8006dec <HAL_MspInit+0x4c>)
 8006db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006dbe:	607b      	str	r3, [r7, #4]
 8006dc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	603b      	str	r3, [r7, #0]
 8006dc6:	4b09      	ldr	r3, [pc, #36]	@ (8006dec <HAL_MspInit+0x4c>)
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dca:	4a08      	ldr	r2, [pc, #32]	@ (8006dec <HAL_MspInit+0x4c>)
 8006dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006dd2:	4b06      	ldr	r3, [pc, #24]	@ (8006dec <HAL_MspInit+0x4c>)
 8006dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dda:	603b      	str	r3, [r7, #0]
 8006ddc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006dde:	bf00      	nop
 8006de0:	370c      	adds	r7, #12
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	40023800 	.word	0x40023800

08006df0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006df0:	b480      	push	{r7}
 8006df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006df4:	bf00      	nop
 8006df6:	e7fd      	b.n	8006df4 <NMI_Handler+0x4>

08006df8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006dfc:	bf00      	nop
 8006dfe:	e7fd      	b.n	8006dfc <HardFault_Handler+0x4>

08006e00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006e00:	b480      	push	{r7}
 8006e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006e04:	bf00      	nop
 8006e06:	e7fd      	b.n	8006e04 <MemManage_Handler+0x4>

08006e08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006e0c:	bf00      	nop
 8006e0e:	e7fd      	b.n	8006e0c <BusFault_Handler+0x4>

08006e10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006e10:	b480      	push	{r7}
 8006e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006e14:	bf00      	nop
 8006e16:	e7fd      	b.n	8006e14 <UsageFault_Handler+0x4>

08006e18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006e1c:	bf00      	nop
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr

08006e26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006e26:	b480      	push	{r7}
 8006e28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006e2a:	bf00      	nop
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr

08006e34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006e38:	bf00      	nop
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr

08006e42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006e46:	f000 fda9 	bl	800799c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006e4a:	bf00      	nop
 8006e4c:	bd80      	pop	{r7, pc}

08006e4e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXT_SENSOR_Pin);
 8006e52:	2001      	movs	r0, #1
 8006e54:	f002 f920 	bl	8009098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8006e58:	bf00      	nop
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EN1_button_Pin);
 8006e60:	2010      	movs	r0, #16
 8006e62:	f002 f919 	bl	8009098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8006e66:	bf00      	nop
 8006e68:	bd80      	pop	{r7, pc}

08006e6a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRON_SENSOR_Pin);
 8006e6e:	2020      	movs	r0, #32
 8006e70:	f002 f912 	bl	8009098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8006e74:	bf00      	nop
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006e7c:	4803      	ldr	r0, [pc, #12]	@ (8006e8c <TIM1_UP_TIM10_IRQHandler+0x14>)
 8006e7e:	f004 fe7b 	bl	800bb78 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8006e82:	4803      	ldr	r0, [pc, #12]	@ (8006e90 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8006e84:	f004 fe78 	bl	800bb78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8006e88:	bf00      	nop
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	20000730 	.word	0x20000730
 8006e90:	20000898 	.word	0x20000898

08006e94 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006e98:	4803      	ldr	r0, [pc, #12]	@ (8006ea8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8006e9a:	f004 fe6d 	bl	800bb78 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8006e9e:	4803      	ldr	r0, [pc, #12]	@ (8006eac <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8006ea0:	f004 fe6a 	bl	800bb78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8006ea4:	bf00      	nop
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	20000730 	.word	0x20000730
 8006eac:	200008e0 	.word	0x200008e0

08006eb0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006eb4:	4802      	ldr	r0, [pc, #8]	@ (8006ec0 <TIM2_IRQHandler+0x10>)
 8006eb6:	f004 fe5f 	bl	800bb78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006eba:	bf00      	nop
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	20000778 	.word	0x20000778

08006ec4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006ec8:	4802      	ldr	r0, [pc, #8]	@ (8006ed4 <TIM3_IRQHandler+0x10>)
 8006eca:	f004 fe55 	bl	800bb78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8006ece:	bf00      	nop
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	200007c0 	.word	0x200007c0

08006ed8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8006edc:	4802      	ldr	r0, [pc, #8]	@ (8006ee8 <TIM4_IRQHandler+0x10>)
 8006ede:	f004 fe4b 	bl	800bb78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8006ee2:	bf00      	nop
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	20000808 	.word	0x20000808

08006eec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EN2_button_Pin);
 8006ef0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006ef4:	f002 f8d0 	bl	8009098 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(K_4_Pin);
 8006ef8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006efc:	f002 f8cc 	bl	8009098 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(K_3_Pin);
 8006f00:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006f04:	f002 f8c8 	bl	8009098 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(K_2_Pin);
 8006f08:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006f0c:	f002 f8c4 	bl	8009098 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(K_1_Pin);
 8006f10:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006f14:	f002 f8c0 	bl	8009098 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006f18:	bf00      	nop
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8006f20:	4802      	ldr	r0, [pc, #8]	@ (8006f2c <TIM5_IRQHandler+0x10>)
 8006f22:	f004 fe29 	bl	800bb78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8006f26:	bf00      	nop
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	20000850 	.word	0x20000850

08006f30 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006f34:	4802      	ldr	r0, [pc, #8]	@ (8006f40 <DMA2_Stream0_IRQHandler+0x10>)
 8006f36:	f001 fc8f 	bl	8008858 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8006f3a:	bf00      	nop
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	2000039c 	.word	0x2000039c

08006f44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b086      	sub	sp, #24
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006f4c:	4a14      	ldr	r2, [pc, #80]	@ (8006fa0 <_sbrk+0x5c>)
 8006f4e:	4b15      	ldr	r3, [pc, #84]	@ (8006fa4 <_sbrk+0x60>)
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006f58:	4b13      	ldr	r3, [pc, #76]	@ (8006fa8 <_sbrk+0x64>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d102      	bne.n	8006f66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006f60:	4b11      	ldr	r3, [pc, #68]	@ (8006fa8 <_sbrk+0x64>)
 8006f62:	4a12      	ldr	r2, [pc, #72]	@ (8006fac <_sbrk+0x68>)
 8006f64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006f66:	4b10      	ldr	r3, [pc, #64]	@ (8006fa8 <_sbrk+0x64>)
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	693a      	ldr	r2, [r7, #16]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d207      	bcs.n	8006f84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006f74:	f005 feac 	bl	800ccd0 <__errno>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	220c      	movs	r2, #12
 8006f7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f82:	e009      	b.n	8006f98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006f84:	4b08      	ldr	r3, [pc, #32]	@ (8006fa8 <_sbrk+0x64>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006f8a:	4b07      	ldr	r3, [pc, #28]	@ (8006fa8 <_sbrk+0x64>)
 8006f8c:	681a      	ldr	r2, [r3, #0]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4413      	add	r3, r2
 8006f92:	4a05      	ldr	r2, [pc, #20]	@ (8006fa8 <_sbrk+0x64>)
 8006f94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006f96:	68fb      	ldr	r3, [r7, #12]
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3718      	adds	r7, #24
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	20010000 	.word	0x20010000
 8006fa4:	00000800 	.word	0x00000800
 8006fa8:	2000072c 	.word	0x2000072c
 8006fac:	20000ac0 	.word	0x20000ac0

08006fb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006fb4:	4b06      	ldr	r3, [pc, #24]	@ (8006fd0 <SystemInit+0x20>)
 8006fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fba:	4a05      	ldr	r2, [pc, #20]	@ (8006fd0 <SystemInit+0x20>)
 8006fbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006fc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006fc4:	bf00      	nop
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	e000ed00 	.word	0xe000ed00

08006fd4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b092      	sub	sp, #72	@ 0x48
 8006fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006fda:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006fde:	2200      	movs	r2, #0
 8006fe0:	601a      	str	r2, [r3, #0]
 8006fe2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006fe4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]
 8006fec:	605a      	str	r2, [r3, #4]
 8006fee:	609a      	str	r2, [r3, #8]
 8006ff0:	60da      	str	r2, [r3, #12]
 8006ff2:	611a      	str	r2, [r3, #16]
 8006ff4:	615a      	str	r2, [r3, #20]
 8006ff6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006ff8:	1d3b      	adds	r3, r7, #4
 8006ffa:	2220      	movs	r2, #32
 8006ffc:	2100      	movs	r1, #0
 8006ffe:	4618      	mov	r0, r3
 8007000:	f005 fe4e 	bl	800cca0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8007004:	4b39      	ldr	r3, [pc, #228]	@ (80070ec <MX_TIM1_Init+0x118>)
 8007006:	4a3a      	ldr	r2, [pc, #232]	@ (80070f0 <MX_TIM1_Init+0x11c>)
 8007008:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800700a:	4b38      	ldr	r3, [pc, #224]	@ (80070ec <MX_TIM1_Init+0x118>)
 800700c:	2200      	movs	r2, #0
 800700e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007010:	4b36      	ldr	r3, [pc, #216]	@ (80070ec <MX_TIM1_Init+0x118>)
 8007012:	2200      	movs	r2, #0
 8007014:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8007016:	4b35      	ldr	r3, [pc, #212]	@ (80070ec <MX_TIM1_Init+0x118>)
 8007018:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800701c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800701e:	4b33      	ldr	r3, [pc, #204]	@ (80070ec <MX_TIM1_Init+0x118>)
 8007020:	2200      	movs	r2, #0
 8007022:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007024:	4b31      	ldr	r3, [pc, #196]	@ (80070ec <MX_TIM1_Init+0x118>)
 8007026:	2200      	movs	r2, #0
 8007028:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800702a:	4b30      	ldr	r3, [pc, #192]	@ (80070ec <MX_TIM1_Init+0x118>)
 800702c:	2200      	movs	r2, #0
 800702e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8007030:	482e      	ldr	r0, [pc, #184]	@ (80070ec <MX_TIM1_Init+0x118>)
 8007032:	f004 f9be 	bl	800b3b2 <HAL_TIM_PWM_Init>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800703c:	f7ff fe2a 	bl	8006c94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007040:	2300      	movs	r3, #0
 8007042:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007044:	2300      	movs	r3, #0
 8007046:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007048:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800704c:	4619      	mov	r1, r3
 800704e:	4827      	ldr	r0, [pc, #156]	@ (80070ec <MX_TIM1_Init+0x118>)
 8007050:	f005 f99a 	bl	800c388 <HAL_TIMEx_MasterConfigSynchronization>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d001      	beq.n	800705e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800705a:	f7ff fe1b 	bl	8006c94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800705e:	2360      	movs	r3, #96	@ 0x60
 8007060:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8007062:	2300      	movs	r3, #0
 8007064:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007066:	2300      	movs	r3, #0
 8007068:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800706a:	2300      	movs	r3, #0
 800706c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800706e:	2300      	movs	r3, #0
 8007070:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007072:	2300      	movs	r3, #0
 8007074:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007076:	2300      	movs	r3, #0
 8007078:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800707a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800707e:	2200      	movs	r2, #0
 8007080:	4619      	mov	r1, r3
 8007082:	481a      	ldr	r0, [pc, #104]	@ (80070ec <MX_TIM1_Init+0x118>)
 8007084:	f004 fe68 	bl	800bd58 <HAL_TIM_PWM_ConfigChannel>
 8007088:	4603      	mov	r3, r0
 800708a:	2b00      	cmp	r3, #0
 800708c:	d001      	beq.n	8007092 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800708e:	f7ff fe01 	bl	8006c94 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007096:	2204      	movs	r2, #4
 8007098:	4619      	mov	r1, r3
 800709a:	4814      	ldr	r0, [pc, #80]	@ (80070ec <MX_TIM1_Init+0x118>)
 800709c:	f004 fe5c 	bl	800bd58 <HAL_TIM_PWM_ConfigChannel>
 80070a0:	4603      	mov	r3, r0
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d001      	beq.n	80070aa <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80070a6:	f7ff fdf5 	bl	8006c94 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80070aa:	2300      	movs	r3, #0
 80070ac:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80070ae:	2300      	movs	r3, #0
 80070b0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80070b2:	2300      	movs	r3, #0
 80070b4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80070b6:	2300      	movs	r3, #0
 80070b8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80070ba:	2300      	movs	r3, #0
 80070bc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80070be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80070c2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80070c4:	2300      	movs	r3, #0
 80070c6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80070c8:	1d3b      	adds	r3, r7, #4
 80070ca:	4619      	mov	r1, r3
 80070cc:	4807      	ldr	r0, [pc, #28]	@ (80070ec <MX_TIM1_Init+0x118>)
 80070ce:	f005 f9c9 	bl	800c464 <HAL_TIMEx_ConfigBreakDeadTime>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d001      	beq.n	80070dc <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80070d8:	f7ff fddc 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80070dc:	4803      	ldr	r0, [pc, #12]	@ (80070ec <MX_TIM1_Init+0x118>)
 80070de:	f000 fae9 	bl	80076b4 <HAL_TIM_MspPostInit>

}
 80070e2:	bf00      	nop
 80070e4:	3748      	adds	r7, #72	@ 0x48
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	20000730 	.word	0x20000730
 80070f0:	40010000 	.word	0x40010000

080070f4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b08a      	sub	sp, #40	@ 0x28
 80070f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80070fa:	f107 0320 	add.w	r3, r7, #32
 80070fe:	2200      	movs	r2, #0
 8007100:	601a      	str	r2, [r3, #0]
 8007102:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007104:	1d3b      	adds	r3, r7, #4
 8007106:	2200      	movs	r2, #0
 8007108:	601a      	str	r2, [r3, #0]
 800710a:	605a      	str	r2, [r3, #4]
 800710c:	609a      	str	r2, [r3, #8]
 800710e:	60da      	str	r2, [r3, #12]
 8007110:	611a      	str	r2, [r3, #16]
 8007112:	615a      	str	r2, [r3, #20]
 8007114:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8007116:	4b22      	ldr	r3, [pc, #136]	@ (80071a0 <MX_TIM2_Init+0xac>)
 8007118:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800711c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800711e:	4b20      	ldr	r3, [pc, #128]	@ (80071a0 <MX_TIM2_Init+0xac>)
 8007120:	2200      	movs	r2, #0
 8007122:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007124:	4b1e      	ldr	r3, [pc, #120]	@ (80071a0 <MX_TIM2_Init+0xac>)
 8007126:	2200      	movs	r2, #0
 8007128:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800712a:	4b1d      	ldr	r3, [pc, #116]	@ (80071a0 <MX_TIM2_Init+0xac>)
 800712c:	f04f 32ff 	mov.w	r2, #4294967295
 8007130:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007132:	4b1b      	ldr	r3, [pc, #108]	@ (80071a0 <MX_TIM2_Init+0xac>)
 8007134:	2200      	movs	r2, #0
 8007136:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007138:	4b19      	ldr	r3, [pc, #100]	@ (80071a0 <MX_TIM2_Init+0xac>)
 800713a:	2280      	movs	r2, #128	@ 0x80
 800713c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800713e:	4818      	ldr	r0, [pc, #96]	@ (80071a0 <MX_TIM2_Init+0xac>)
 8007140:	f004 f937 	bl	800b3b2 <HAL_TIM_PWM_Init>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d001      	beq.n	800714e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800714a:	f7ff fda3 	bl	8006c94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800714e:	2300      	movs	r3, #0
 8007150:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007152:	2300      	movs	r3, #0
 8007154:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007156:	f107 0320 	add.w	r3, r7, #32
 800715a:	4619      	mov	r1, r3
 800715c:	4810      	ldr	r0, [pc, #64]	@ (80071a0 <MX_TIM2_Init+0xac>)
 800715e:	f005 f913 	bl	800c388 <HAL_TIMEx_MasterConfigSynchronization>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d001      	beq.n	800716c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8007168:	f7ff fd94 	bl	8006c94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800716c:	2360      	movs	r3, #96	@ 0x60
 800716e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8007170:	2300      	movs	r3, #0
 8007172:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007174:	2300      	movs	r3, #0
 8007176:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007178:	2300      	movs	r3, #0
 800717a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800717c:	1d3b      	adds	r3, r7, #4
 800717e:	2200      	movs	r2, #0
 8007180:	4619      	mov	r1, r3
 8007182:	4807      	ldr	r0, [pc, #28]	@ (80071a0 <MX_TIM2_Init+0xac>)
 8007184:	f004 fde8 	bl	800bd58 <HAL_TIM_PWM_ConfigChannel>
 8007188:	4603      	mov	r3, r0
 800718a:	2b00      	cmp	r3, #0
 800718c:	d001      	beq.n	8007192 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800718e:	f7ff fd81 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8007192:	4803      	ldr	r0, [pc, #12]	@ (80071a0 <MX_TIM2_Init+0xac>)
 8007194:	f000 fa8e 	bl	80076b4 <HAL_TIM_MspPostInit>

}
 8007198:	bf00      	nop
 800719a:	3728      	adds	r7, #40	@ 0x28
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	20000778 	.word	0x20000778

080071a4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b08c      	sub	sp, #48	@ 0x30
 80071a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80071aa:	f107 030c 	add.w	r3, r7, #12
 80071ae:	2224      	movs	r2, #36	@ 0x24
 80071b0:	2100      	movs	r1, #0
 80071b2:	4618      	mov	r0, r3
 80071b4:	f005 fd74 	bl	800cca0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80071b8:	1d3b      	adds	r3, r7, #4
 80071ba:	2200      	movs	r2, #0
 80071bc:	601a      	str	r2, [r3, #0]
 80071be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80071c0:	4b20      	ldr	r3, [pc, #128]	@ (8007244 <MX_TIM3_Init+0xa0>)
 80071c2:	4a21      	ldr	r2, [pc, #132]	@ (8007248 <MX_TIM3_Init+0xa4>)
 80071c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80071c6:	4b1f      	ldr	r3, [pc, #124]	@ (8007244 <MX_TIM3_Init+0xa0>)
 80071c8:	2200      	movs	r2, #0
 80071ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80071cc:	4b1d      	ldr	r3, [pc, #116]	@ (8007244 <MX_TIM3_Init+0xa0>)
 80071ce:	2220      	movs	r2, #32
 80071d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80071d2:	4b1c      	ldr	r3, [pc, #112]	@ (8007244 <MX_TIM3_Init+0xa0>)
 80071d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80071d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80071da:	4b1a      	ldr	r3, [pc, #104]	@ (8007244 <MX_TIM3_Init+0xa0>)
 80071dc:	2200      	movs	r2, #0
 80071de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80071e0:	4b18      	ldr	r3, [pc, #96]	@ (8007244 <MX_TIM3_Init+0xa0>)
 80071e2:	2200      	movs	r2, #0
 80071e4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80071e6:	2303      	movs	r3, #3
 80071e8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80071ea:	2302      	movs	r3, #2
 80071ec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80071ee:	2301      	movs	r3, #1
 80071f0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80071f2:	2300      	movs	r3, #0
 80071f4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80071f6:	2305      	movs	r3, #5
 80071f8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80071fa:	2302      	movs	r3, #2
 80071fc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80071fe:	2301      	movs	r3, #1
 8007200:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007202:	2300      	movs	r3, #0
 8007204:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8007206:	2305      	movs	r3, #5
 8007208:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800720a:	f107 030c 	add.w	r3, r7, #12
 800720e:	4619      	mov	r1, r3
 8007210:	480c      	ldr	r0, [pc, #48]	@ (8007244 <MX_TIM3_Init+0xa0>)
 8007212:	f004 fb7d 	bl	800b910 <HAL_TIM_Encoder_Init>
 8007216:	4603      	mov	r3, r0
 8007218:	2b00      	cmp	r3, #0
 800721a:	d001      	beq.n	8007220 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800721c:	f7ff fd3a 	bl	8006c94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007220:	2300      	movs	r3, #0
 8007222:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007224:	2300      	movs	r3, #0
 8007226:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007228:	1d3b      	adds	r3, r7, #4
 800722a:	4619      	mov	r1, r3
 800722c:	4805      	ldr	r0, [pc, #20]	@ (8007244 <MX_TIM3_Init+0xa0>)
 800722e:	f005 f8ab 	bl	800c388 <HAL_TIMEx_MasterConfigSynchronization>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d001      	beq.n	800723c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8007238:	f7ff fd2c 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800723c:	bf00      	nop
 800723e:	3730      	adds	r7, #48	@ 0x30
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	200007c0 	.word	0x200007c0
 8007248:	40000400 	.word	0x40000400

0800724c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b08c      	sub	sp, #48	@ 0x30
 8007250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007252:	f107 030c 	add.w	r3, r7, #12
 8007256:	2224      	movs	r2, #36	@ 0x24
 8007258:	2100      	movs	r1, #0
 800725a:	4618      	mov	r0, r3
 800725c:	f005 fd20 	bl	800cca0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007260:	1d3b      	adds	r3, r7, #4
 8007262:	2200      	movs	r2, #0
 8007264:	601a      	str	r2, [r3, #0]
 8007266:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007268:	4b20      	ldr	r3, [pc, #128]	@ (80072ec <MX_TIM4_Init+0xa0>)
 800726a:	4a21      	ldr	r2, [pc, #132]	@ (80072f0 <MX_TIM4_Init+0xa4>)
 800726c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800726e:	4b1f      	ldr	r3, [pc, #124]	@ (80072ec <MX_TIM4_Init+0xa0>)
 8007270:	2200      	movs	r2, #0
 8007272:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8007274:	4b1d      	ldr	r3, [pc, #116]	@ (80072ec <MX_TIM4_Init+0xa0>)
 8007276:	2220      	movs	r2, #32
 8007278:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 800727a:	4b1c      	ldr	r3, [pc, #112]	@ (80072ec <MX_TIM4_Init+0xa0>)
 800727c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007280:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007282:	4b1a      	ldr	r3, [pc, #104]	@ (80072ec <MX_TIM4_Init+0xa0>)
 8007284:	2200      	movs	r2, #0
 8007286:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007288:	4b18      	ldr	r3, [pc, #96]	@ (80072ec <MX_TIM4_Init+0xa0>)
 800728a:	2200      	movs	r2, #0
 800728c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800728e:	2303      	movs	r3, #3
 8007290:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8007292:	2302      	movs	r3, #2
 8007294:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007296:	2301      	movs	r3, #1
 8007298:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800729a:	2300      	movs	r3, #0
 800729c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800729e:	2305      	movs	r3, #5
 80072a0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80072a2:	2302      	movs	r3, #2
 80072a4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80072a6:	2301      	movs	r3, #1
 80072a8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80072aa:	2300      	movs	r3, #0
 80072ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80072ae:	2305      	movs	r3, #5
 80072b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80072b2:	f107 030c 	add.w	r3, r7, #12
 80072b6:	4619      	mov	r1, r3
 80072b8:	480c      	ldr	r0, [pc, #48]	@ (80072ec <MX_TIM4_Init+0xa0>)
 80072ba:	f004 fb29 	bl	800b910 <HAL_TIM_Encoder_Init>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d001      	beq.n	80072c8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80072c4:	f7ff fce6 	bl	8006c94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80072c8:	2300      	movs	r3, #0
 80072ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80072cc:	2300      	movs	r3, #0
 80072ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80072d0:	1d3b      	adds	r3, r7, #4
 80072d2:	4619      	mov	r1, r3
 80072d4:	4805      	ldr	r0, [pc, #20]	@ (80072ec <MX_TIM4_Init+0xa0>)
 80072d6:	f005 f857 	bl	800c388 <HAL_TIMEx_MasterConfigSynchronization>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d001      	beq.n	80072e4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80072e0:	f7ff fcd8 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80072e4:	bf00      	nop
 80072e6:	3730      	adds	r7, #48	@ 0x30
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	20000808 	.word	0x20000808
 80072f0:	40000800 	.word	0x40000800

080072f4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b08a      	sub	sp, #40	@ 0x28
 80072f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80072fa:	f107 0320 	add.w	r3, r7, #32
 80072fe:	2200      	movs	r2, #0
 8007300:	601a      	str	r2, [r3, #0]
 8007302:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007304:	1d3b      	adds	r3, r7, #4
 8007306:	2200      	movs	r2, #0
 8007308:	601a      	str	r2, [r3, #0]
 800730a:	605a      	str	r2, [r3, #4]
 800730c:	609a      	str	r2, [r3, #8]
 800730e:	60da      	str	r2, [r3, #12]
 8007310:	611a      	str	r2, [r3, #16]
 8007312:	615a      	str	r2, [r3, #20]
 8007314:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8007316:	4b22      	ldr	r3, [pc, #136]	@ (80073a0 <MX_TIM5_Init+0xac>)
 8007318:	4a22      	ldr	r2, [pc, #136]	@ (80073a4 <MX_TIM5_Init+0xb0>)
 800731a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800731c:	4b20      	ldr	r3, [pc, #128]	@ (80073a0 <MX_TIM5_Init+0xac>)
 800731e:	2200      	movs	r2, #0
 8007320:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007322:	4b1f      	ldr	r3, [pc, #124]	@ (80073a0 <MX_TIM5_Init+0xac>)
 8007324:	2200      	movs	r2, #0
 8007326:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8007328:	4b1d      	ldr	r3, [pc, #116]	@ (80073a0 <MX_TIM5_Init+0xac>)
 800732a:	f04f 32ff 	mov.w	r2, #4294967295
 800732e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007330:	4b1b      	ldr	r3, [pc, #108]	@ (80073a0 <MX_TIM5_Init+0xac>)
 8007332:	2200      	movs	r2, #0
 8007334:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007336:	4b1a      	ldr	r3, [pc, #104]	@ (80073a0 <MX_TIM5_Init+0xac>)
 8007338:	2280      	movs	r2, #128	@ 0x80
 800733a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800733c:	4818      	ldr	r0, [pc, #96]	@ (80073a0 <MX_TIM5_Init+0xac>)
 800733e:	f004 f838 	bl	800b3b2 <HAL_TIM_PWM_Init>
 8007342:	4603      	mov	r3, r0
 8007344:	2b00      	cmp	r3, #0
 8007346:	d001      	beq.n	800734c <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8007348:	f7ff fca4 	bl	8006c94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800734c:	2300      	movs	r3, #0
 800734e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007350:	2300      	movs	r3, #0
 8007352:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007354:	f107 0320 	add.w	r3, r7, #32
 8007358:	4619      	mov	r1, r3
 800735a:	4811      	ldr	r0, [pc, #68]	@ (80073a0 <MX_TIM5_Init+0xac>)
 800735c:	f005 f814 	bl	800c388 <HAL_TIMEx_MasterConfigSynchronization>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d001      	beq.n	800736a <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8007366:	f7ff fc95 	bl	8006c94 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800736a:	2360      	movs	r3, #96	@ 0x60
 800736c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800736e:	2300      	movs	r3, #0
 8007370:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007372:	2300      	movs	r3, #0
 8007374:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007376:	2300      	movs	r3, #0
 8007378:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800737a:	1d3b      	adds	r3, r7, #4
 800737c:	220c      	movs	r2, #12
 800737e:	4619      	mov	r1, r3
 8007380:	4807      	ldr	r0, [pc, #28]	@ (80073a0 <MX_TIM5_Init+0xac>)
 8007382:	f004 fce9 	bl	800bd58 <HAL_TIM_PWM_ConfigChannel>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d001      	beq.n	8007390 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 800738c:	f7ff fc82 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8007390:	4803      	ldr	r0, [pc, #12]	@ (80073a0 <MX_TIM5_Init+0xac>)
 8007392:	f000 f98f 	bl	80076b4 <HAL_TIM_MspPostInit>

}
 8007396:	bf00      	nop
 8007398:	3728      	adds	r7, #40	@ 0x28
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	20000850 	.word	0x20000850
 80073a4:	40000c00 	.word	0x40000c00

080073a8 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80073ac:	4b0e      	ldr	r3, [pc, #56]	@ (80073e8 <MX_TIM10_Init+0x40>)
 80073ae:	4a0f      	ldr	r2, [pc, #60]	@ (80073ec <MX_TIM10_Init+0x44>)
 80073b0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 83;
 80073b2:	4b0d      	ldr	r3, [pc, #52]	@ (80073e8 <MX_TIM10_Init+0x40>)
 80073b4:	2253      	movs	r2, #83	@ 0x53
 80073b6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80073b8:	4b0b      	ldr	r3, [pc, #44]	@ (80073e8 <MX_TIM10_Init+0x40>)
 80073ba:	2200      	movs	r2, #0
 80073bc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 80073be:	4b0a      	ldr	r3, [pc, #40]	@ (80073e8 <MX_TIM10_Init+0x40>)
 80073c0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80073c4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80073c6:	4b08      	ldr	r3, [pc, #32]	@ (80073e8 <MX_TIM10_Init+0x40>)
 80073c8:	2200      	movs	r2, #0
 80073ca:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80073cc:	4b06      	ldr	r3, [pc, #24]	@ (80073e8 <MX_TIM10_Init+0x40>)
 80073ce:	2200      	movs	r2, #0
 80073d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80073d2:	4805      	ldr	r0, [pc, #20]	@ (80073e8 <MX_TIM10_Init+0x40>)
 80073d4:	f003 ff0c 	bl	800b1f0 <HAL_TIM_Base_Init>
 80073d8:	4603      	mov	r3, r0
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d001      	beq.n	80073e2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80073de:	f7ff fc59 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80073e2:	bf00      	nop
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop
 80073e8:	20000898 	.word	0x20000898
 80073ec:	40014400 	.word	0x40014400

080073f0 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80073f4:	4b0e      	ldr	r3, [pc, #56]	@ (8007430 <MX_TIM11_Init+0x40>)
 80073f6:	4a0f      	ldr	r2, [pc, #60]	@ (8007434 <MX_TIM11_Init+0x44>)
 80073f8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 41999;
 80073fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007430 <MX_TIM11_Init+0x40>)
 80073fc:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8007400:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007402:	4b0b      	ldr	r3, [pc, #44]	@ (8007430 <MX_TIM11_Init+0x40>)
 8007404:	2200      	movs	r2, #0
 8007406:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2000;
 8007408:	4b09      	ldr	r3, [pc, #36]	@ (8007430 <MX_TIM11_Init+0x40>)
 800740a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800740e:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007410:	4b07      	ldr	r3, [pc, #28]	@ (8007430 <MX_TIM11_Init+0x40>)
 8007412:	2200      	movs	r2, #0
 8007414:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007416:	4b06      	ldr	r3, [pc, #24]	@ (8007430 <MX_TIM11_Init+0x40>)
 8007418:	2200      	movs	r2, #0
 800741a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800741c:	4804      	ldr	r0, [pc, #16]	@ (8007430 <MX_TIM11_Init+0x40>)
 800741e:	f003 fee7 	bl	800b1f0 <HAL_TIM_Base_Init>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d001      	beq.n	800742c <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8007428:	f7ff fc34 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800742c:	bf00      	nop
 800742e:	bd80      	pop	{r7, pc}
 8007430:	200008e0 	.word	0x200008e0
 8007434:	40014800 	.word	0x40014800

08007438 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b086      	sub	sp, #24
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a2e      	ldr	r2, [pc, #184]	@ (8007500 <HAL_TIM_PWM_MspInit+0xc8>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d11e      	bne.n	8007488 <HAL_TIM_PWM_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800744a:	2300      	movs	r3, #0
 800744c:	617b      	str	r3, [r7, #20]
 800744e:	4b2d      	ldr	r3, [pc, #180]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 8007450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007452:	4a2c      	ldr	r2, [pc, #176]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 8007454:	f043 0301 	orr.w	r3, r3, #1
 8007458:	6453      	str	r3, [r2, #68]	@ 0x44
 800745a:	4b2a      	ldr	r3, [pc, #168]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 800745c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	617b      	str	r3, [r7, #20]
 8007464:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8007466:	2200      	movs	r2, #0
 8007468:	2101      	movs	r1, #1
 800746a:	2019      	movs	r0, #25
 800746c:	f001 f835 	bl	80084da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8007470:	2019      	movs	r0, #25
 8007472:	f001 f84e 	bl	8008512 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 3, 0);
 8007476:	2200      	movs	r2, #0
 8007478:	2103      	movs	r1, #3
 800747a:	201a      	movs	r0, #26
 800747c:	f001 f82d 	bl	80084da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8007480:	201a      	movs	r0, #26
 8007482:	f001 f846 	bl	8008512 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8007486:	e036      	b.n	80074f6 <HAL_TIM_PWM_MspInit+0xbe>
  else if(tim_pwmHandle->Instance==TIM2)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007490:	d116      	bne.n	80074c0 <HAL_TIM_PWM_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007492:	2300      	movs	r3, #0
 8007494:	613b      	str	r3, [r7, #16]
 8007496:	4b1b      	ldr	r3, [pc, #108]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 8007498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749a:	4a1a      	ldr	r2, [pc, #104]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 800749c:	f043 0301 	orr.w	r3, r3, #1
 80074a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80074a2:	4b18      	ldr	r3, [pc, #96]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 80074a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074a6:	f003 0301 	and.w	r3, r3, #1
 80074aa:	613b      	str	r3, [r7, #16]
 80074ac:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 80074ae:	2200      	movs	r2, #0
 80074b0:	2102      	movs	r1, #2
 80074b2:	201c      	movs	r0, #28
 80074b4:	f001 f811 	bl	80084da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80074b8:	201c      	movs	r0, #28
 80074ba:	f001 f82a 	bl	8008512 <HAL_NVIC_EnableIRQ>
}
 80074be:	e01a      	b.n	80074f6 <HAL_TIM_PWM_MspInit+0xbe>
  else if(tim_pwmHandle->Instance==TIM5)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a10      	ldr	r2, [pc, #64]	@ (8007508 <HAL_TIM_PWM_MspInit+0xd0>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d115      	bne.n	80074f6 <HAL_TIM_PWM_MspInit+0xbe>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80074ca:	2300      	movs	r3, #0
 80074cc:	60fb      	str	r3, [r7, #12]
 80074ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 80074d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d2:	4a0c      	ldr	r2, [pc, #48]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 80074d4:	f043 0308 	orr.w	r3, r3, #8
 80074d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80074da:	4b0a      	ldr	r3, [pc, #40]	@ (8007504 <HAL_TIM_PWM_MspInit+0xcc>)
 80074dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074de:	f003 0308 	and.w	r3, r3, #8
 80074e2:	60fb      	str	r3, [r7, #12]
 80074e4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80074e6:	2200      	movs	r2, #0
 80074e8:	2100      	movs	r1, #0
 80074ea:	2032      	movs	r0, #50	@ 0x32
 80074ec:	f000 fff5 	bl	80084da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80074f0:	2032      	movs	r0, #50	@ 0x32
 80074f2:	f001 f80e 	bl	8008512 <HAL_NVIC_EnableIRQ>
}
 80074f6:	bf00      	nop
 80074f8:	3718      	adds	r7, #24
 80074fa:	46bd      	mov	sp, r7
 80074fc:	bd80      	pop	{r7, pc}
 80074fe:	bf00      	nop
 8007500:	40010000 	.word	0x40010000
 8007504:	40023800 	.word	0x40023800
 8007508:	40000c00 	.word	0x40000c00

0800750c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800750c:	b580      	push	{r7, lr}
 800750e:	b08c      	sub	sp, #48	@ 0x30
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007514:	f107 031c 	add.w	r3, r7, #28
 8007518:	2200      	movs	r2, #0
 800751a:	601a      	str	r2, [r3, #0]
 800751c:	605a      	str	r2, [r3, #4]
 800751e:	609a      	str	r2, [r3, #8]
 8007520:	60da      	str	r2, [r3, #12]
 8007522:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a3a      	ldr	r2, [pc, #232]	@ (8007614 <HAL_TIM_Encoder_MspInit+0x108>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d134      	bne.n	8007598 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800752e:	2300      	movs	r3, #0
 8007530:	61bb      	str	r3, [r7, #24]
 8007532:	4b39      	ldr	r3, [pc, #228]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 8007534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007536:	4a38      	ldr	r2, [pc, #224]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 8007538:	f043 0302 	orr.w	r3, r3, #2
 800753c:	6413      	str	r3, [r2, #64]	@ 0x40
 800753e:	4b36      	ldr	r3, [pc, #216]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 8007540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007542:	f003 0302 	and.w	r3, r3, #2
 8007546:	61bb      	str	r3, [r7, #24]
 8007548:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800754a:	2300      	movs	r3, #0
 800754c:	617b      	str	r3, [r7, #20]
 800754e:	4b32      	ldr	r3, [pc, #200]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 8007550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007552:	4a31      	ldr	r2, [pc, #196]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 8007554:	f043 0301 	orr.w	r3, r3, #1
 8007558:	6313      	str	r3, [r2, #48]	@ 0x30
 800755a:	4b2f      	ldr	r3, [pc, #188]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 800755c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755e:	f003 0301 	and.w	r3, r3, #1
 8007562:	617b      	str	r3, [r7, #20]
 8007564:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = EN1_B_Pin|EN1_A_Pin;
 8007566:	23c0      	movs	r3, #192	@ 0xc0
 8007568:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800756a:	2302      	movs	r3, #2
 800756c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800756e:	2300      	movs	r3, #0
 8007570:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007572:	2300      	movs	r3, #0
 8007574:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007576:	2302      	movs	r3, #2
 8007578:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800757a:	f107 031c 	add.w	r3, r7, #28
 800757e:	4619      	mov	r1, r3
 8007580:	4826      	ldr	r0, [pc, #152]	@ (800761c <HAL_TIM_Encoder_MspInit+0x110>)
 8007582:	f001 fbd3 	bl	8008d2c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8007586:	2200      	movs	r2, #0
 8007588:	2103      	movs	r1, #3
 800758a:	201d      	movs	r0, #29
 800758c:	f000 ffa5 	bl	80084da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007590:	201d      	movs	r0, #29
 8007592:	f000 ffbe 	bl	8008512 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8007596:	e038      	b.n	800760a <HAL_TIM_Encoder_MspInit+0xfe>
  else if(tim_encoderHandle->Instance==TIM4)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a20      	ldr	r2, [pc, #128]	@ (8007620 <HAL_TIM_Encoder_MspInit+0x114>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d133      	bne.n	800760a <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80075a2:	2300      	movs	r3, #0
 80075a4:	613b      	str	r3, [r7, #16]
 80075a6:	4b1c      	ldr	r3, [pc, #112]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 80075a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075aa:	4a1b      	ldr	r2, [pc, #108]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 80075ac:	f043 0304 	orr.w	r3, r3, #4
 80075b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80075b2:	4b19      	ldr	r3, [pc, #100]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 80075b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075b6:	f003 0304 	and.w	r3, r3, #4
 80075ba:	613b      	str	r3, [r7, #16]
 80075bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80075be:	2300      	movs	r3, #0
 80075c0:	60fb      	str	r3, [r7, #12]
 80075c2:	4b15      	ldr	r3, [pc, #84]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 80075c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075c6:	4a14      	ldr	r2, [pc, #80]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 80075c8:	f043 0302 	orr.w	r3, r3, #2
 80075cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80075ce:	4b12      	ldr	r3, [pc, #72]	@ (8007618 <HAL_TIM_Encoder_MspInit+0x10c>)
 80075d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075d2:	f003 0302 	and.w	r3, r3, #2
 80075d6:	60fb      	str	r3, [r7, #12]
 80075d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = EN2_B_Pin|EN2_A_Pin;
 80075da:	23c0      	movs	r3, #192	@ 0xc0
 80075dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075de:	2302      	movs	r3, #2
 80075e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075e6:	2300      	movs	r3, #0
 80075e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80075ea:	2302      	movs	r3, #2
 80075ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80075ee:	f107 031c 	add.w	r3, r7, #28
 80075f2:	4619      	mov	r1, r3
 80075f4:	480b      	ldr	r0, [pc, #44]	@ (8007624 <HAL_TIM_Encoder_MspInit+0x118>)
 80075f6:	f001 fb99 	bl	8008d2c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 80075fa:	2200      	movs	r2, #0
 80075fc:	2103      	movs	r1, #3
 80075fe:	201e      	movs	r0, #30
 8007600:	f000 ff6b 	bl	80084da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007604:	201e      	movs	r0, #30
 8007606:	f000 ff84 	bl	8008512 <HAL_NVIC_EnableIRQ>
}
 800760a:	bf00      	nop
 800760c:	3730      	adds	r7, #48	@ 0x30
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	40000400 	.word	0x40000400
 8007618:	40023800 	.word	0x40023800
 800761c:	40020000 	.word	0x40020000
 8007620:	40000800 	.word	0x40000800
 8007624:	40020400 	.word	0x40020400

08007628 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a1c      	ldr	r2, [pc, #112]	@ (80076a8 <HAL_TIM_Base_MspInit+0x80>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d116      	bne.n	8007668 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 800763a:	2300      	movs	r3, #0
 800763c:	60fb      	str	r3, [r7, #12]
 800763e:	4b1b      	ldr	r3, [pc, #108]	@ (80076ac <HAL_TIM_Base_MspInit+0x84>)
 8007640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007642:	4a1a      	ldr	r2, [pc, #104]	@ (80076ac <HAL_TIM_Base_MspInit+0x84>)
 8007644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007648:	6453      	str	r3, [r2, #68]	@ 0x44
 800764a:	4b18      	ldr	r3, [pc, #96]	@ (80076ac <HAL_TIM_Base_MspInit+0x84>)
 800764c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800764e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007652:	60fb      	str	r3, [r7, #12]
 8007654:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8007656:	2200      	movs	r2, #0
 8007658:	2101      	movs	r1, #1
 800765a:	2019      	movs	r0, #25
 800765c:	f000 ff3d 	bl	80084da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8007660:	2019      	movs	r0, #25
 8007662:	f000 ff56 	bl	8008512 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8007666:	e01a      	b.n	800769e <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM11)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a10      	ldr	r2, [pc, #64]	@ (80076b0 <HAL_TIM_Base_MspInit+0x88>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d115      	bne.n	800769e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8007672:	2300      	movs	r3, #0
 8007674:	60bb      	str	r3, [r7, #8]
 8007676:	4b0d      	ldr	r3, [pc, #52]	@ (80076ac <HAL_TIM_Base_MspInit+0x84>)
 8007678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800767a:	4a0c      	ldr	r2, [pc, #48]	@ (80076ac <HAL_TIM_Base_MspInit+0x84>)
 800767c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007680:	6453      	str	r3, [r2, #68]	@ 0x44
 8007682:	4b0a      	ldr	r3, [pc, #40]	@ (80076ac <HAL_TIM_Base_MspInit+0x84>)
 8007684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007686:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800768a:	60bb      	str	r3, [r7, #8]
 800768c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 3, 0);
 800768e:	2200      	movs	r2, #0
 8007690:	2103      	movs	r1, #3
 8007692:	201a      	movs	r0, #26
 8007694:	f000 ff21 	bl	80084da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8007698:	201a      	movs	r0, #26
 800769a:	f000 ff3a 	bl	8008512 <HAL_NVIC_EnableIRQ>
}
 800769e:	bf00      	nop
 80076a0:	3710      	adds	r7, #16
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	40014400 	.word	0x40014400
 80076ac:	40023800 	.word	0x40023800
 80076b0:	40014800 	.word	0x40014800

080076b4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b08a      	sub	sp, #40	@ 0x28
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076bc:	f107 0314 	add.w	r3, r7, #20
 80076c0:	2200      	movs	r2, #0
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	605a      	str	r2, [r3, #4]
 80076c6:	609a      	str	r2, [r3, #8]
 80076c8:	60da      	str	r2, [r3, #12]
 80076ca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a37      	ldr	r2, [pc, #220]	@ (80077b0 <HAL_TIM_MspPostInit+0xfc>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d11f      	bne.n	8007716 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80076d6:	2300      	movs	r3, #0
 80076d8:	613b      	str	r3, [r7, #16]
 80076da:	4b36      	ldr	r3, [pc, #216]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 80076dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076de:	4a35      	ldr	r2, [pc, #212]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 80076e0:	f043 0301 	orr.w	r3, r3, #1
 80076e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80076e6:	4b33      	ldr	r3, [pc, #204]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 80076e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ea:	f003 0301 	and.w	r3, r3, #1
 80076ee:	613b      	str	r3, [r7, #16]
 80076f0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = EXT_FAN_Pin|HOTAIR_FAN_Pin;
 80076f2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80076f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076f8:	2302      	movs	r3, #2
 80076fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076fc:	2300      	movs	r3, #0
 80076fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007700:	2300      	movs	r3, #0
 8007702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007704:	2301      	movs	r3, #1
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007708:	f107 0314 	add.w	r3, r7, #20
 800770c:	4619      	mov	r1, r3
 800770e:	482a      	ldr	r0, [pc, #168]	@ (80077b8 <HAL_TIM_MspPostInit+0x104>)
 8007710:	f001 fb0c 	bl	8008d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8007714:	e047      	b.n	80077a6 <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM2)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800771e:	d11f      	bne.n	8007760 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007720:	2300      	movs	r3, #0
 8007722:	60fb      	str	r3, [r7, #12]
 8007724:	4b23      	ldr	r3, [pc, #140]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 8007726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007728:	4a22      	ldr	r2, [pc, #136]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 800772a:	f043 0301 	orr.w	r3, r3, #1
 800772e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007730:	4b20      	ldr	r3, [pc, #128]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 8007732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007734:	f003 0301 	and.w	r3, r3, #1
 8007738:	60fb      	str	r3, [r7, #12]
 800773a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800773c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007740:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007742:	2302      	movs	r3, #2
 8007744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007746:	2300      	movs	r3, #0
 8007748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800774a:	2300      	movs	r3, #0
 800774c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800774e:	2301      	movs	r3, #1
 8007750:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007752:	f107 0314 	add.w	r3, r7, #20
 8007756:	4619      	mov	r1, r3
 8007758:	4817      	ldr	r0, [pc, #92]	@ (80077b8 <HAL_TIM_MspPostInit+0x104>)
 800775a:	f001 fae7 	bl	8008d2c <HAL_GPIO_Init>
}
 800775e:	e022      	b.n	80077a6 <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM5)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a15      	ldr	r2, [pc, #84]	@ (80077bc <HAL_TIM_MspPostInit+0x108>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d11d      	bne.n	80077a6 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800776a:	2300      	movs	r3, #0
 800776c:	60bb      	str	r3, [r7, #8]
 800776e:	4b11      	ldr	r3, [pc, #68]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 8007770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007772:	4a10      	ldr	r2, [pc, #64]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 8007774:	f043 0301 	orr.w	r3, r3, #1
 8007778:	6313      	str	r3, [r2, #48]	@ 0x30
 800777a:	4b0e      	ldr	r3, [pc, #56]	@ (80077b4 <HAL_TIM_MspPostInit+0x100>)
 800777c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800777e:	f003 0301 	and.w	r3, r3, #1
 8007782:	60bb      	str	r3, [r7, #8]
 8007784:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IRON_OUTPUT_Pin;
 8007786:	2308      	movs	r3, #8
 8007788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800778a:	2302      	movs	r3, #2
 800778c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800778e:	2300      	movs	r3, #0
 8007790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007792:	2300      	movs	r3, #0
 8007794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007796:	2302      	movs	r3, #2
 8007798:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IRON_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 800779a:	f107 0314 	add.w	r3, r7, #20
 800779e:	4619      	mov	r1, r3
 80077a0:	4805      	ldr	r0, [pc, #20]	@ (80077b8 <HAL_TIM_MspPostInit+0x104>)
 80077a2:	f001 fac3 	bl	8008d2c <HAL_GPIO_Init>
}
 80077a6:	bf00      	nop
 80077a8:	3728      	adds	r7, #40	@ 0x28
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
 80077ae:	bf00      	nop
 80077b0:	40010000 	.word	0x40010000
 80077b4:	40023800 	.word	0x40023800
 80077b8:	40020000 	.word	0x40020000
 80077bc:	40000c00 	.word	0x40000c00

080077c0 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80077c4:	4b10      	ldr	r3, [pc, #64]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077c6:	4a11      	ldr	r2, [pc, #68]	@ (800780c <MX_USART6_UART_Init+0x4c>)
 80077c8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 250000;
 80077ca:	4b0f      	ldr	r3, [pc, #60]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077cc:	4a10      	ldr	r2, [pc, #64]	@ (8007810 <MX_USART6_UART_Init+0x50>)
 80077ce:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80077d0:	4b0d      	ldr	r3, [pc, #52]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077d2:	2200      	movs	r2, #0
 80077d4:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80077d6:	4b0c      	ldr	r3, [pc, #48]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077d8:	2200      	movs	r2, #0
 80077da:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80077dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077de:	2200      	movs	r2, #0
 80077e0:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80077e2:	4b09      	ldr	r3, [pc, #36]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077e4:	220c      	movs	r2, #12
 80077e6:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80077e8:	4b07      	ldr	r3, [pc, #28]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077ea:	2200      	movs	r2, #0
 80077ec:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80077ee:	4b06      	ldr	r3, [pc, #24]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077f0:	2200      	movs	r2, #0
 80077f2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80077f4:	4804      	ldr	r0, [pc, #16]	@ (8007808 <MX_USART6_UART_Init+0x48>)
 80077f6:	f004 fe9b 	bl	800c530 <HAL_UART_Init>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d001      	beq.n	8007804 <MX_USART6_UART_Init+0x44>
  {
    Error_Handler();
 8007800:	f7ff fa48 	bl	8006c94 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8007804:	bf00      	nop
 8007806:	bd80      	pop	{r7, pc}
 8007808:	20000928 	.word	0x20000928
 800780c:	40011400 	.word	0x40011400
 8007810:	0003d090 	.word	0x0003d090

08007814 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b08a      	sub	sp, #40	@ 0x28
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800781c:	f107 0314 	add.w	r3, r7, #20
 8007820:	2200      	movs	r2, #0
 8007822:	601a      	str	r2, [r3, #0]
 8007824:	605a      	str	r2, [r3, #4]
 8007826:	609a      	str	r2, [r3, #8]
 8007828:	60da      	str	r2, [r3, #12]
 800782a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a19      	ldr	r2, [pc, #100]	@ (8007898 <HAL_UART_MspInit+0x84>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d12b      	bne.n	800788e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8007836:	2300      	movs	r3, #0
 8007838:	613b      	str	r3, [r7, #16]
 800783a:	4b18      	ldr	r3, [pc, #96]	@ (800789c <HAL_UART_MspInit+0x88>)
 800783c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800783e:	4a17      	ldr	r2, [pc, #92]	@ (800789c <HAL_UART_MspInit+0x88>)
 8007840:	f043 0320 	orr.w	r3, r3, #32
 8007844:	6453      	str	r3, [r2, #68]	@ 0x44
 8007846:	4b15      	ldr	r3, [pc, #84]	@ (800789c <HAL_UART_MspInit+0x88>)
 8007848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800784a:	f003 0320 	and.w	r3, r3, #32
 800784e:	613b      	str	r3, [r7, #16]
 8007850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007852:	2300      	movs	r3, #0
 8007854:	60fb      	str	r3, [r7, #12]
 8007856:	4b11      	ldr	r3, [pc, #68]	@ (800789c <HAL_UART_MspInit+0x88>)
 8007858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800785a:	4a10      	ldr	r2, [pc, #64]	@ (800789c <HAL_UART_MspInit+0x88>)
 800785c:	f043 0304 	orr.w	r3, r3, #4
 8007860:	6313      	str	r3, [r2, #48]	@ 0x30
 8007862:	4b0e      	ldr	r3, [pc, #56]	@ (800789c <HAL_UART_MspInit+0x88>)
 8007864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007866:	f003 0304 	and.w	r3, r3, #4
 800786a:	60fb      	str	r3, [r7, #12]
 800786c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800786e:	23c0      	movs	r3, #192	@ 0xc0
 8007870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007872:	2302      	movs	r3, #2
 8007874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007876:	2300      	movs	r3, #0
 8007878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800787a:	2303      	movs	r3, #3
 800787c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800787e:	2308      	movs	r3, #8
 8007880:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007882:	f107 0314 	add.w	r3, r7, #20
 8007886:	4619      	mov	r1, r3
 8007888:	4805      	ldr	r0, [pc, #20]	@ (80078a0 <HAL_UART_MspInit+0x8c>)
 800788a:	f001 fa4f 	bl	8008d2c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800788e:	bf00      	nop
 8007890:	3728      	adds	r7, #40	@ 0x28
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	40011400 	.word	0x40011400
 800789c:	40023800 	.word	0x40023800
 80078a0:	40020800 	.word	0x40020800

080078a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80078a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80078dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80078a8:	f7ff fb82 	bl	8006fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80078ac:	480c      	ldr	r0, [pc, #48]	@ (80078e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80078ae:	490d      	ldr	r1, [pc, #52]	@ (80078e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80078b0:	4a0d      	ldr	r2, [pc, #52]	@ (80078e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80078b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80078b4:	e002      	b.n	80078bc <LoopCopyDataInit>

080078b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80078b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80078b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80078ba:	3304      	adds	r3, #4

080078bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80078bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80078be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80078c0:	d3f9      	bcc.n	80078b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80078c2:	4a0a      	ldr	r2, [pc, #40]	@ (80078ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80078c4:	4c0a      	ldr	r4, [pc, #40]	@ (80078f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80078c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80078c8:	e001      	b.n	80078ce <LoopFillZerobss>

080078ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80078ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80078cc:	3204      	adds	r2, #4

080078ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80078ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80078d0:	d3fb      	bcc.n	80078ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80078d2:	f005 fa03 	bl	800ccdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80078d6:	f7fb f801 	bl	80028dc <main>
  bx  lr    
 80078da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80078dc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80078e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80078e4:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 80078e8:	08010ef4 	.word	0x08010ef4
  ldr r2, =_sbss
 80078ec:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 80078f0:	20000abc 	.word	0x20000abc

080078f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80078f4:	e7fe      	b.n	80078f4 <ADC_IRQHandler>
	...

080078f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80078fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007938 <HAL_Init+0x40>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a0d      	ldr	r2, [pc, #52]	@ (8007938 <HAL_Init+0x40>)
 8007902:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007906:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007908:	4b0b      	ldr	r3, [pc, #44]	@ (8007938 <HAL_Init+0x40>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a0a      	ldr	r2, [pc, #40]	@ (8007938 <HAL_Init+0x40>)
 800790e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007912:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007914:	4b08      	ldr	r3, [pc, #32]	@ (8007938 <HAL_Init+0x40>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a07      	ldr	r2, [pc, #28]	@ (8007938 <HAL_Init+0x40>)
 800791a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800791e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007920:	2003      	movs	r0, #3
 8007922:	f000 fdcf 	bl	80084c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007926:	200f      	movs	r0, #15
 8007928:	f000 f808 	bl	800793c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800792c:	f7ff fa38 	bl	8006da0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	40023c00 	.word	0x40023c00

0800793c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007944:	4b12      	ldr	r3, [pc, #72]	@ (8007990 <HAL_InitTick+0x54>)
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	4b12      	ldr	r3, [pc, #72]	@ (8007994 <HAL_InitTick+0x58>)
 800794a:	781b      	ldrb	r3, [r3, #0]
 800794c:	4619      	mov	r1, r3
 800794e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007952:	fbb3 f3f1 	udiv	r3, r3, r1
 8007956:	fbb2 f3f3 	udiv	r3, r2, r3
 800795a:	4618      	mov	r0, r3
 800795c:	f000 fdf9 	bl	8008552 <HAL_SYSTICK_Config>
 8007960:	4603      	mov	r3, r0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	e00e      	b.n	8007988 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2b0f      	cmp	r3, #15
 800796e:	d80a      	bhi.n	8007986 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007970:	2200      	movs	r2, #0
 8007972:	6879      	ldr	r1, [r7, #4]
 8007974:	f04f 30ff 	mov.w	r0, #4294967295
 8007978:	f000 fdaf 	bl	80084da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800797c:	4a06      	ldr	r2, [pc, #24]	@ (8007998 <HAL_InitTick+0x5c>)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007982:	2300      	movs	r3, #0
 8007984:	e000      	b.n	8007988 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
}
 8007988:	4618      	mov	r0, r3
 800798a:	3708      	adds	r7, #8
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	200002c8 	.word	0x200002c8
 8007994:	200002d0 	.word	0x200002d0
 8007998:	200002cc 	.word	0x200002cc

0800799c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800799c:	b480      	push	{r7}
 800799e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80079a0:	4b06      	ldr	r3, [pc, #24]	@ (80079bc <HAL_IncTick+0x20>)
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	461a      	mov	r2, r3
 80079a6:	4b06      	ldr	r3, [pc, #24]	@ (80079c0 <HAL_IncTick+0x24>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4413      	add	r3, r2
 80079ac:	4a04      	ldr	r2, [pc, #16]	@ (80079c0 <HAL_IncTick+0x24>)
 80079ae:	6013      	str	r3, [r2, #0]
}
 80079b0:	bf00      	nop
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	200002d0 	.word	0x200002d0
 80079c0:	20000970 	.word	0x20000970

080079c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80079c4:	b480      	push	{r7}
 80079c6:	af00      	add	r7, sp, #0
  return uwTick;
 80079c8:	4b03      	ldr	r3, [pc, #12]	@ (80079d8 <HAL_GetTick+0x14>)
 80079ca:	681b      	ldr	r3, [r3, #0]
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	20000970 	.word	0x20000970

080079dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b084      	sub	sp, #16
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80079e4:	f7ff ffee 	bl	80079c4 <HAL_GetTick>
 80079e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079f4:	d005      	beq.n	8007a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80079f6:	4b0a      	ldr	r3, [pc, #40]	@ (8007a20 <HAL_Delay+0x44>)
 80079f8:	781b      	ldrb	r3, [r3, #0]
 80079fa:	461a      	mov	r2, r3
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	4413      	add	r3, r2
 8007a00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007a02:	bf00      	nop
 8007a04:	f7ff ffde 	bl	80079c4 <HAL_GetTick>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	d8f7      	bhi.n	8007a04 <HAL_Delay+0x28>
  {
  }
}
 8007a14:	bf00      	nop
 8007a16:	bf00      	nop
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	200002d0 	.word	0x200002d0

08007a24 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	e033      	b.n	8007aa2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d109      	bne.n	8007a56 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f7fa fd30 	bl	80024a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a5a:	f003 0310 	and.w	r3, r3, #16
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d118      	bne.n	8007a94 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a66:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007a6a:	f023 0302 	bic.w	r3, r3, #2
 8007a6e:	f043 0202 	orr.w	r2, r3, #2
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fa9c 	bl	8007fb4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a86:	f023 0303 	bic.w	r3, r3, #3
 8007a8a:	f043 0201 	orr.w	r2, r3, #1
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	641a      	str	r2, [r3, #64]	@ 0x40
 8007a92:	e001      	b.n	8007a98 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
	...

08007aac <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b088      	sub	sp, #32
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	60f8      	str	r0, [r7, #12]
 8007ab4:	60b9      	str	r1, [r7, #8]
 8007ab6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007abc:	2300      	movs	r3, #0
 8007abe:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d101      	bne.n	8007ace <HAL_ADC_Start_DMA+0x22>
 8007aca:	2302      	movs	r3, #2
 8007acc:	e0d0      	b.n	8007c70 <HAL_ADC_Start_DMA+0x1c4>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	689b      	ldr	r3, [r3, #8]
 8007adc:	f003 0301 	and.w	r3, r3, #1
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d018      	beq.n	8007b16 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	689a      	ldr	r2, [r3, #8]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f042 0201 	orr.w	r2, r2, #1
 8007af2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007af4:	4b60      	ldr	r3, [pc, #384]	@ (8007c78 <HAL_ADC_Start_DMA+0x1cc>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a60      	ldr	r2, [pc, #384]	@ (8007c7c <HAL_ADC_Start_DMA+0x1d0>)
 8007afa:	fba2 2303 	umull	r2, r3, r2, r3
 8007afe:	0c9a      	lsrs	r2, r3, #18
 8007b00:	4613      	mov	r3, r2
 8007b02:	005b      	lsls	r3, r3, #1
 8007b04:	4413      	add	r3, r2
 8007b06:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8007b08:	e002      	b.n	8007b10 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1f9      	bne.n	8007b0a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b24:	d107      	bne.n	8007b36 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	689a      	ldr	r2, [r3, #8]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b34:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	f003 0301 	and.w	r3, r3, #1
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	f040 8088 	bne.w	8007c56 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b4a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8007b4e:	f023 0301 	bic.w	r3, r3, #1
 8007b52:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d007      	beq.n	8007b78 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b6c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8007b70:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007b80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b84:	d106      	bne.n	8007b94 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b8a:	f023 0206 	bic.w	r2, r3, #6
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	645a      	str	r2, [r3, #68]	@ 0x44
 8007b92:	e002      	b.n	8007b9a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2200      	movs	r2, #0
 8007b98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007ba2:	4b37      	ldr	r3, [pc, #220]	@ (8007c80 <HAL_ADC_Start_DMA+0x1d4>)
 8007ba4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007baa:	4a36      	ldr	r2, [pc, #216]	@ (8007c84 <HAL_ADC_Start_DMA+0x1d8>)
 8007bac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bb2:	4a35      	ldr	r2, [pc, #212]	@ (8007c88 <HAL_ADC_Start_DMA+0x1dc>)
 8007bb4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bba:	4a34      	ldr	r2, [pc, #208]	@ (8007c8c <HAL_ADC_Start_DMA+0x1e0>)
 8007bbc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8007bc6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	685a      	ldr	r2, [r3, #4]
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8007bd6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	689a      	ldr	r2, [r3, #8]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007be6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	334c      	adds	r3, #76	@ 0x4c
 8007bf2:	4619      	mov	r1, r3
 8007bf4:	68ba      	ldr	r2, [r7, #8]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f000 fd66 	bl	80086c8 <HAL_DMA_Start_IT>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	f003 031f 	and.w	r3, r3, #31
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10f      	bne.n	8007c2c <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d129      	bne.n	8007c6e <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	689a      	ldr	r2, [r3, #8]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007c28:	609a      	str	r2, [r3, #8]
 8007c2a:	e020      	b.n	8007c6e <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a17      	ldr	r2, [pc, #92]	@ (8007c90 <HAL_ADC_Start_DMA+0x1e4>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d11b      	bne.n	8007c6e <HAL_ADC_Start_DMA+0x1c2>
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d114      	bne.n	8007c6e <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	689a      	ldr	r2, [r3, #8]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007c52:	609a      	str	r2, [r3, #8]
 8007c54:	e00b      	b.n	8007c6e <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c5a:	f043 0210 	orr.w	r2, r3, #16
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c66:	f043 0201 	orr.w	r2, r3, #1
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8007c6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3720      	adds	r7, #32
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	200002c8 	.word	0x200002c8
 8007c7c:	431bde83 	.word	0x431bde83
 8007c80:	40012300 	.word	0x40012300
 8007c84:	080081ad 	.word	0x080081ad
 8007c88:	08008267 	.word	0x08008267
 8007c8c:	08008283 	.word	0x08008283
 8007c90:	40012000 	.word	0x40012000

08007c94 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d101      	bne.n	8007cae <HAL_ADC_Stop_DMA+0x1a>
 8007caa:	2302      	movs	r3, #2
 8007cac:	e048      	b.n	8007d40 <HAL_ADC_Stop_DMA+0xac>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	689a      	ldr	r2, [r3, #8]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f022 0201 	bic.w	r2, r2, #1
 8007cc4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	f003 0301 	and.w	r3, r3, #1
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d130      	bne.n	8007d36 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	689a      	ldr	r2, [r3, #8]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ce2:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007cec:	b2db      	uxtb	r3, r3
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	d10f      	bne.n	8007d12 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f000 fd3e 	bl	8008778 <HAL_DMA_Abort>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8007d00:	7bfb      	ldrb	r3, [r7, #15]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d005      	beq.n	8007d12 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	685a      	ldr	r2, [r3, #4]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8007d20:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d26:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007d2a:	f023 0301 	bic.w	r3, r3, #1
 8007d2e:	f043 0201 	orr.w	r2, r3, #1
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3710      	adds	r7, #16
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b083      	sub	sp, #12
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007d50:	bf00      	nop
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b085      	sub	sp, #20
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d101      	bne.n	8007d8c <HAL_ADC_ConfigChannel+0x1c>
 8007d88:	2302      	movs	r3, #2
 8007d8a:	e105      	b.n	8007f98 <HAL_ADC_ConfigChannel+0x228>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2b09      	cmp	r3, #9
 8007d9a:	d925      	bls.n	8007de8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68d9      	ldr	r1, [r3, #12]
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	461a      	mov	r2, r3
 8007daa:	4613      	mov	r3, r2
 8007dac:	005b      	lsls	r3, r3, #1
 8007dae:	4413      	add	r3, r2
 8007db0:	3b1e      	subs	r3, #30
 8007db2:	2207      	movs	r2, #7
 8007db4:	fa02 f303 	lsl.w	r3, r2, r3
 8007db8:	43da      	mvns	r2, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	400a      	ands	r2, r1
 8007dc0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	68d9      	ldr	r1, [r3, #12]
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	689a      	ldr	r2, [r3, #8]
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	005b      	lsls	r3, r3, #1
 8007dd8:	4403      	add	r3, r0
 8007dda:	3b1e      	subs	r3, #30
 8007ddc:	409a      	lsls	r2, r3
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	60da      	str	r2, [r3, #12]
 8007de6:	e022      	b.n	8007e2e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	6919      	ldr	r1, [r3, #16]
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	461a      	mov	r2, r3
 8007df6:	4613      	mov	r3, r2
 8007df8:	005b      	lsls	r3, r3, #1
 8007dfa:	4413      	add	r3, r2
 8007dfc:	2207      	movs	r2, #7
 8007dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8007e02:	43da      	mvns	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	400a      	ands	r2, r1
 8007e0a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6919      	ldr	r1, [r3, #16]
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	689a      	ldr	r2, [r3, #8]
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	4603      	mov	r3, r0
 8007e20:	005b      	lsls	r3, r3, #1
 8007e22:	4403      	add	r3, r0
 8007e24:	409a      	lsls	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	430a      	orrs	r2, r1
 8007e2c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	2b06      	cmp	r3, #6
 8007e34:	d824      	bhi.n	8007e80 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	685a      	ldr	r2, [r3, #4]
 8007e40:	4613      	mov	r3, r2
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	4413      	add	r3, r2
 8007e46:	3b05      	subs	r3, #5
 8007e48:	221f      	movs	r2, #31
 8007e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e4e:	43da      	mvns	r2, r3
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	400a      	ands	r2, r1
 8007e56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	4618      	mov	r0, r3
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	685a      	ldr	r2, [r3, #4]
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	009b      	lsls	r3, r3, #2
 8007e6e:	4413      	add	r3, r2
 8007e70:	3b05      	subs	r3, #5
 8007e72:	fa00 f203 	lsl.w	r2, r0, r3
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	430a      	orrs	r2, r1
 8007e7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8007e7e:	e04c      	b.n	8007f1a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	2b0c      	cmp	r3, #12
 8007e86:	d824      	bhi.n	8007ed2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	4613      	mov	r3, r2
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	4413      	add	r3, r2
 8007e98:	3b23      	subs	r3, #35	@ 0x23
 8007e9a:	221f      	movs	r2, #31
 8007e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea0:	43da      	mvns	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	400a      	ands	r2, r1
 8007ea8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	4413      	add	r3, r2
 8007ec2:	3b23      	subs	r3, #35	@ 0x23
 8007ec4:	fa00 f203 	lsl.w	r2, r0, r3
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	430a      	orrs	r2, r1
 8007ece:	631a      	str	r2, [r3, #48]	@ 0x30
 8007ed0:	e023      	b.n	8007f1a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	4613      	mov	r3, r2
 8007ede:	009b      	lsls	r3, r3, #2
 8007ee0:	4413      	add	r3, r2
 8007ee2:	3b41      	subs	r3, #65	@ 0x41
 8007ee4:	221f      	movs	r2, #31
 8007ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eea:	43da      	mvns	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	400a      	ands	r2, r1
 8007ef2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	4618      	mov	r0, r3
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	685a      	ldr	r2, [r3, #4]
 8007f06:	4613      	mov	r3, r2
 8007f08:	009b      	lsls	r3, r3, #2
 8007f0a:	4413      	add	r3, r2
 8007f0c:	3b41      	subs	r3, #65	@ 0x41
 8007f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	430a      	orrs	r2, r1
 8007f18:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007f1a:	4b22      	ldr	r3, [pc, #136]	@ (8007fa4 <HAL_ADC_ConfigChannel+0x234>)
 8007f1c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a21      	ldr	r2, [pc, #132]	@ (8007fa8 <HAL_ADC_ConfigChannel+0x238>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d109      	bne.n	8007f3c <HAL_ADC_ConfigChannel+0x1cc>
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2b12      	cmp	r3, #18
 8007f2e:	d105      	bne.n	8007f3c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a19      	ldr	r2, [pc, #100]	@ (8007fa8 <HAL_ADC_ConfigChannel+0x238>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d123      	bne.n	8007f8e <HAL_ADC_ConfigChannel+0x21e>
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2b10      	cmp	r3, #16
 8007f4c:	d003      	beq.n	8007f56 <HAL_ADC_ConfigChannel+0x1e6>
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2b11      	cmp	r3, #17
 8007f54:	d11b      	bne.n	8007f8e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2b10      	cmp	r3, #16
 8007f68:	d111      	bne.n	8007f8e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007f6a:	4b10      	ldr	r3, [pc, #64]	@ (8007fac <HAL_ADC_ConfigChannel+0x23c>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a10      	ldr	r2, [pc, #64]	@ (8007fb0 <HAL_ADC_ConfigChannel+0x240>)
 8007f70:	fba2 2303 	umull	r2, r3, r2, r3
 8007f74:	0c9a      	lsrs	r2, r3, #18
 8007f76:	4613      	mov	r3, r2
 8007f78:	009b      	lsls	r3, r3, #2
 8007f7a:	4413      	add	r3, r2
 8007f7c:	005b      	lsls	r3, r3, #1
 8007f7e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8007f80:	e002      	b.n	8007f88 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	3b01      	subs	r3, #1
 8007f86:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1f9      	bne.n	8007f82 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8007f96:	2300      	movs	r3, #0
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3714      	adds	r7, #20
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr
 8007fa4:	40012300 	.word	0x40012300
 8007fa8:	40012000 	.word	0x40012000
 8007fac:	200002c8 	.word	0x200002c8
 8007fb0:	431bde83 	.word	0x431bde83

08007fb4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007fbc:	4b79      	ldr	r3, [pc, #484]	@ (80081a4 <ADC_Init+0x1f0>)
 8007fbe:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	685a      	ldr	r2, [r3, #4]
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	431a      	orrs	r2, r3
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	685a      	ldr	r2, [r3, #4]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fe8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	6859      	ldr	r1, [r3, #4]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	021a      	lsls	r2, r3, #8
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	685a      	ldr	r2, [r3, #4]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800800c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	6859      	ldr	r1, [r3, #4]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	689a      	ldr	r2, [r3, #8]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	430a      	orrs	r2, r1
 800801e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	689a      	ldr	r2, [r3, #8]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800802e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	6899      	ldr	r1, [r3, #8]
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	68da      	ldr	r2, [r3, #12]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	430a      	orrs	r2, r1
 8008040:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008046:	4a58      	ldr	r2, [pc, #352]	@ (80081a8 <ADC_Init+0x1f4>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d022      	beq.n	8008092 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	689a      	ldr	r2, [r3, #8]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800805a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	6899      	ldr	r1, [r3, #8]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	430a      	orrs	r2, r1
 800806c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	689a      	ldr	r2, [r3, #8]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800807c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	6899      	ldr	r1, [r3, #8]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	430a      	orrs	r2, r1
 800808e:	609a      	str	r2, [r3, #8]
 8008090:	e00f      	b.n	80080b2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	689a      	ldr	r2, [r3, #8]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80080a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	689a      	ldr	r2, [r3, #8]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80080b0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	689a      	ldr	r2, [r3, #8]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f022 0202 	bic.w	r2, r2, #2
 80080c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	6899      	ldr	r1, [r3, #8]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	7e1b      	ldrb	r3, [r3, #24]
 80080cc:	005a      	lsls	r2, r3, #1
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	430a      	orrs	r2, r1
 80080d4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d01b      	beq.n	8008118 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	685a      	ldr	r2, [r3, #4]
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080ee:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	685a      	ldr	r2, [r3, #4]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80080fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	6859      	ldr	r1, [r3, #4]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800810a:	3b01      	subs	r3, #1
 800810c:	035a      	lsls	r2, r3, #13
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	605a      	str	r2, [r3, #4]
 8008116:	e007      	b.n	8008128 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	685a      	ldr	r2, [r3, #4]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008126:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8008136:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	69db      	ldr	r3, [r3, #28]
 8008142:	3b01      	subs	r3, #1
 8008144:	051a      	lsls	r2, r3, #20
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	430a      	orrs	r2, r1
 800814c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	689a      	ldr	r2, [r3, #8]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800815c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	6899      	ldr	r1, [r3, #8]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800816a:	025a      	lsls	r2, r3, #9
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	430a      	orrs	r2, r1
 8008172:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	689a      	ldr	r2, [r3, #8]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008182:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	6899      	ldr	r1, [r3, #8]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	695b      	ldr	r3, [r3, #20]
 800818e:	029a      	lsls	r2, r3, #10
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	430a      	orrs	r2, r1
 8008196:	609a      	str	r2, [r3, #8]
}
 8008198:	bf00      	nop
 800819a:	3714      	adds	r7, #20
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	40012300 	.word	0x40012300
 80081a8:	0f000001 	.word	0x0f000001

080081ac <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081be:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d13c      	bne.n	8008240 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ca:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d12b      	bne.n	8008238 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d127      	bne.n	8008238 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ee:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d006      	beq.n	8008204 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008200:	2b00      	cmp	r3, #0
 8008202:	d119      	bne.n	8008238 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	685a      	ldr	r2, [r3, #4]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f022 0220 	bic.w	r2, r2, #32
 8008212:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008218:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008224:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008228:	2b00      	cmp	r3, #0
 800822a:	d105      	bne.n	8008238 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008230:	f043 0201 	orr.w	r2, r3, #1
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f7fa fc2b 	bl	8002a94 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800823e:	e00e      	b.n	800825e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008244:	f003 0310 	and.w	r3, r3, #16
 8008248:	2b00      	cmp	r3, #0
 800824a:	d003      	beq.n	8008254 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f7ff fd85 	bl	8007d5c <HAL_ADC_ErrorCallback>
}
 8008252:	e004      	b.n	800825e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	4798      	blx	r3
}
 800825e:	bf00      	nop
 8008260:	3710      	adds	r7, #16
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b084      	sub	sp, #16
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008272:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f7ff fd67 	bl	8007d48 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800827a:	bf00      	nop
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b084      	sub	sp, #16
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800828e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2240      	movs	r2, #64	@ 0x40
 8008294:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800829a:	f043 0204 	orr.w	r2, r3, #4
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80082a2:	68f8      	ldr	r0, [r7, #12]
 80082a4:	f7ff fd5a 	bl	8007d5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80082a8:	bf00      	nop
 80082aa:	3710      	adds	r7, #16
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <__NVIC_SetPriorityGrouping>:
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f003 0307 	and.w	r3, r3, #7
 80082be:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80082c0:	4b0c      	ldr	r3, [pc, #48]	@ (80082f4 <__NVIC_SetPriorityGrouping+0x44>)
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80082c6:	68ba      	ldr	r2, [r7, #8]
 80082c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80082cc:	4013      	ands	r3, r2
 80082ce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80082d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80082dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80082e2:	4a04      	ldr	r2, [pc, #16]	@ (80082f4 <__NVIC_SetPriorityGrouping+0x44>)
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	60d3      	str	r3, [r2, #12]
}
 80082e8:	bf00      	nop
 80082ea:	3714      	adds	r7, #20
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr
 80082f4:	e000ed00 	.word	0xe000ed00

080082f8 <__NVIC_GetPriorityGrouping>:
{
 80082f8:	b480      	push	{r7}
 80082fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80082fc:	4b04      	ldr	r3, [pc, #16]	@ (8008310 <__NVIC_GetPriorityGrouping+0x18>)
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	0a1b      	lsrs	r3, r3, #8
 8008302:	f003 0307 	and.w	r3, r3, #7
}
 8008306:	4618      	mov	r0, r3
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr
 8008310:	e000ed00 	.word	0xe000ed00

08008314 <__NVIC_EnableIRQ>:
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	4603      	mov	r3, r0
 800831c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800831e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008322:	2b00      	cmp	r3, #0
 8008324:	db0b      	blt.n	800833e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008326:	79fb      	ldrb	r3, [r7, #7]
 8008328:	f003 021f 	and.w	r2, r3, #31
 800832c:	4907      	ldr	r1, [pc, #28]	@ (800834c <__NVIC_EnableIRQ+0x38>)
 800832e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008332:	095b      	lsrs	r3, r3, #5
 8008334:	2001      	movs	r0, #1
 8008336:	fa00 f202 	lsl.w	r2, r0, r2
 800833a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800833e:	bf00      	nop
 8008340:	370c      	adds	r7, #12
 8008342:	46bd      	mov	sp, r7
 8008344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008348:	4770      	bx	lr
 800834a:	bf00      	nop
 800834c:	e000e100 	.word	0xe000e100

08008350 <__NVIC_DisableIRQ>:
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	4603      	mov	r3, r0
 8008358:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800835a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800835e:	2b00      	cmp	r3, #0
 8008360:	db12      	blt.n	8008388 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008362:	79fb      	ldrb	r3, [r7, #7]
 8008364:	f003 021f 	and.w	r2, r3, #31
 8008368:	490a      	ldr	r1, [pc, #40]	@ (8008394 <__NVIC_DisableIRQ+0x44>)
 800836a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800836e:	095b      	lsrs	r3, r3, #5
 8008370:	2001      	movs	r0, #1
 8008372:	fa00 f202 	lsl.w	r2, r0, r2
 8008376:	3320      	adds	r3, #32
 8008378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800837c:	f3bf 8f4f 	dsb	sy
}
 8008380:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008382:	f3bf 8f6f 	isb	sy
}
 8008386:	bf00      	nop
}
 8008388:	bf00      	nop
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr
 8008394:	e000e100 	.word	0xe000e100

08008398 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008398:	b480      	push	{r7}
 800839a:	b083      	sub	sp, #12
 800839c:	af00      	add	r7, sp, #0
 800839e:	4603      	mov	r3, r0
 80083a0:	6039      	str	r1, [r7, #0]
 80083a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80083a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	db0a      	blt.n	80083c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	b2da      	uxtb	r2, r3
 80083b0:	490c      	ldr	r1, [pc, #48]	@ (80083e4 <__NVIC_SetPriority+0x4c>)
 80083b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083b6:	0112      	lsls	r2, r2, #4
 80083b8:	b2d2      	uxtb	r2, r2
 80083ba:	440b      	add	r3, r1
 80083bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80083c0:	e00a      	b.n	80083d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	b2da      	uxtb	r2, r3
 80083c6:	4908      	ldr	r1, [pc, #32]	@ (80083e8 <__NVIC_SetPriority+0x50>)
 80083c8:	79fb      	ldrb	r3, [r7, #7]
 80083ca:	f003 030f 	and.w	r3, r3, #15
 80083ce:	3b04      	subs	r3, #4
 80083d0:	0112      	lsls	r2, r2, #4
 80083d2:	b2d2      	uxtb	r2, r2
 80083d4:	440b      	add	r3, r1
 80083d6:	761a      	strb	r2, [r3, #24]
}
 80083d8:	bf00      	nop
 80083da:	370c      	adds	r7, #12
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr
 80083e4:	e000e100 	.word	0xe000e100
 80083e8:	e000ed00 	.word	0xe000ed00

080083ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b089      	sub	sp, #36	@ 0x24
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f003 0307 	and.w	r3, r3, #7
 80083fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	f1c3 0307 	rsb	r3, r3, #7
 8008406:	2b04      	cmp	r3, #4
 8008408:	bf28      	it	cs
 800840a:	2304      	movcs	r3, #4
 800840c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	3304      	adds	r3, #4
 8008412:	2b06      	cmp	r3, #6
 8008414:	d902      	bls.n	800841c <NVIC_EncodePriority+0x30>
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	3b03      	subs	r3, #3
 800841a:	e000      	b.n	800841e <NVIC_EncodePriority+0x32>
 800841c:	2300      	movs	r3, #0
 800841e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008420:	f04f 32ff 	mov.w	r2, #4294967295
 8008424:	69bb      	ldr	r3, [r7, #24]
 8008426:	fa02 f303 	lsl.w	r3, r2, r3
 800842a:	43da      	mvns	r2, r3
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	401a      	ands	r2, r3
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008434:	f04f 31ff 	mov.w	r1, #4294967295
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	fa01 f303 	lsl.w	r3, r1, r3
 800843e:	43d9      	mvns	r1, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008444:	4313      	orrs	r3, r2
         );
}
 8008446:	4618      	mov	r0, r3
 8008448:	3724      	adds	r7, #36	@ 0x24
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr
	...

08008454 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008454:	b480      	push	{r7}
 8008456:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8008458:	f3bf 8f4f 	dsb	sy
}
 800845c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800845e:	4b06      	ldr	r3, [pc, #24]	@ (8008478 <__NVIC_SystemReset+0x24>)
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008466:	4904      	ldr	r1, [pc, #16]	@ (8008478 <__NVIC_SystemReset+0x24>)
 8008468:	4b04      	ldr	r3, [pc, #16]	@ (800847c <__NVIC_SystemReset+0x28>)
 800846a:	4313      	orrs	r3, r2
 800846c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800846e:	f3bf 8f4f 	dsb	sy
}
 8008472:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008474:	bf00      	nop
 8008476:	e7fd      	b.n	8008474 <__NVIC_SystemReset+0x20>
 8008478:	e000ed00 	.word	0xe000ed00
 800847c:	05fa0004 	.word	0x05fa0004

08008480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	3b01      	subs	r3, #1
 800848c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008490:	d301      	bcc.n	8008496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008492:	2301      	movs	r3, #1
 8008494:	e00f      	b.n	80084b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008496:	4a0a      	ldr	r2, [pc, #40]	@ (80084c0 <SysTick_Config+0x40>)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	3b01      	subs	r3, #1
 800849c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800849e:	210f      	movs	r1, #15
 80084a0:	f04f 30ff 	mov.w	r0, #4294967295
 80084a4:	f7ff ff78 	bl	8008398 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80084a8:	4b05      	ldr	r3, [pc, #20]	@ (80084c0 <SysTick_Config+0x40>)
 80084aa:	2200      	movs	r2, #0
 80084ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80084ae:	4b04      	ldr	r3, [pc, #16]	@ (80084c0 <SysTick_Config+0x40>)
 80084b0:	2207      	movs	r2, #7
 80084b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3708      	adds	r7, #8
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	e000e010 	.word	0xe000e010

080084c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b082      	sub	sp, #8
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f7ff feef 	bl	80082b0 <__NVIC_SetPriorityGrouping>
}
 80084d2:	bf00      	nop
 80084d4:	3708      	adds	r7, #8
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80084da:	b580      	push	{r7, lr}
 80084dc:	b086      	sub	sp, #24
 80084de:	af00      	add	r7, sp, #0
 80084e0:	4603      	mov	r3, r0
 80084e2:	60b9      	str	r1, [r7, #8]
 80084e4:	607a      	str	r2, [r7, #4]
 80084e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80084e8:	2300      	movs	r3, #0
 80084ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80084ec:	f7ff ff04 	bl	80082f8 <__NVIC_GetPriorityGrouping>
 80084f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	68b9      	ldr	r1, [r7, #8]
 80084f6:	6978      	ldr	r0, [r7, #20]
 80084f8:	f7ff ff78 	bl	80083ec <NVIC_EncodePriority>
 80084fc:	4602      	mov	r2, r0
 80084fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008502:	4611      	mov	r1, r2
 8008504:	4618      	mov	r0, r3
 8008506:	f7ff ff47 	bl	8008398 <__NVIC_SetPriority>
}
 800850a:	bf00      	nop
 800850c:	3718      	adds	r7, #24
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}

08008512 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008512:	b580      	push	{r7, lr}
 8008514:	b082      	sub	sp, #8
 8008516:	af00      	add	r7, sp, #0
 8008518:	4603      	mov	r3, r0
 800851a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800851c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008520:	4618      	mov	r0, r3
 8008522:	f7ff fef7 	bl	8008314 <__NVIC_EnableIRQ>
}
 8008526:	bf00      	nop
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b082      	sub	sp, #8
 8008532:	af00      	add	r7, sp, #0
 8008534:	4603      	mov	r3, r0
 8008536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800853c:	4618      	mov	r0, r3
 800853e:	f7ff ff07 	bl	8008350 <__NVIC_DisableIRQ>
}
 8008542:	bf00      	nop
 8008544:	3708      	adds	r7, #8
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}

0800854a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800854e:	f7ff ff81 	bl	8008454 <__NVIC_SystemReset>

08008552 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b082      	sub	sp, #8
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f7ff ff90 	bl	8008480 <SysTick_Config>
 8008560:	4603      	mov	r3, r0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
	...

0800856c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b086      	sub	sp, #24
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008574:	2300      	movs	r3, #0
 8008576:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008578:	f7ff fa24 	bl	80079c4 <HAL_GetTick>
 800857c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d101      	bne.n	8008588 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	e099      	b.n	80086bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2202      	movs	r2, #2
 800858c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f022 0201 	bic.w	r2, r2, #1
 80085a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80085a8:	e00f      	b.n	80085ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80085aa:	f7ff fa0b 	bl	80079c4 <HAL_GetTick>
 80085ae:	4602      	mov	r2, r0
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	2b05      	cmp	r3, #5
 80085b6:	d908      	bls.n	80085ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2220      	movs	r2, #32
 80085bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2203      	movs	r2, #3
 80085c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80085c6:	2303      	movs	r3, #3
 80085c8:	e078      	b.n	80086bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f003 0301 	and.w	r3, r3, #1
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d1e8      	bne.n	80085aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80085e0:	697a      	ldr	r2, [r7, #20]
 80085e2:	4b38      	ldr	r3, [pc, #224]	@ (80086c4 <HAL_DMA_Init+0x158>)
 80085e4:	4013      	ands	r3, r2
 80085e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	685a      	ldr	r2, [r3, #4]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80085f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008602:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	699b      	ldr	r3, [r3, #24]
 8008608:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800860e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6a1b      	ldr	r3, [r3, #32]
 8008614:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008616:	697a      	ldr	r2, [r7, #20]
 8008618:	4313      	orrs	r3, r2
 800861a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008620:	2b04      	cmp	r3, #4
 8008622:	d107      	bne.n	8008634 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800862c:	4313      	orrs	r3, r2
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	4313      	orrs	r3, r2
 8008632:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	697a      	ldr	r2, [r7, #20]
 800863a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	695b      	ldr	r3, [r3, #20]
 8008642:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	f023 0307 	bic.w	r3, r3, #7
 800864a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008650:	697a      	ldr	r2, [r7, #20]
 8008652:	4313      	orrs	r3, r2
 8008654:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865a:	2b04      	cmp	r3, #4
 800865c:	d117      	bne.n	800868e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008662:	697a      	ldr	r2, [r7, #20]
 8008664:	4313      	orrs	r3, r2
 8008666:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866c:	2b00      	cmp	r3, #0
 800866e:	d00e      	beq.n	800868e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 fadf 	bl	8008c34 <DMA_CheckFifoParam>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d008      	beq.n	800868e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2240      	movs	r2, #64	@ 0x40
 8008680:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2201      	movs	r2, #1
 8008686:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800868a:	2301      	movs	r3, #1
 800868c:	e016      	b.n	80086bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	697a      	ldr	r2, [r7, #20]
 8008694:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 fa96 	bl	8008bc8 <DMA_CalcBaseAndBitshift>
 800869c:	4603      	mov	r3, r0
 800869e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086a4:	223f      	movs	r2, #63	@ 0x3f
 80086a6:	409a      	lsls	r2, r3
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80086ba:	2300      	movs	r3, #0
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3718      	adds	r7, #24
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	f010803f 	.word	0xf010803f

080086c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b086      	sub	sp, #24
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
 80086d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80086d6:	2300      	movs	r3, #0
 80086d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d101      	bne.n	80086ee <HAL_DMA_Start_IT+0x26>
 80086ea:	2302      	movs	r3, #2
 80086ec:	e040      	b.n	8008770 <HAL_DMA_Start_IT+0xa8>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2201      	movs	r2, #1
 80086f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d12f      	bne.n	8008762 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2202      	movs	r2, #2
 8008706:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2200      	movs	r2, #0
 800870e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	68b9      	ldr	r1, [r7, #8]
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f000 fa28 	bl	8008b6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008720:	223f      	movs	r2, #63	@ 0x3f
 8008722:	409a      	lsls	r2, r3
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f042 0216 	orr.w	r2, r2, #22
 8008736:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800873c:	2b00      	cmp	r3, #0
 800873e:	d007      	beq.n	8008750 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f042 0208 	orr.w	r2, r2, #8
 800874e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f042 0201 	orr.w	r2, r2, #1
 800875e:	601a      	str	r2, [r3, #0]
 8008760:	e005      	b.n	800876e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	2200      	movs	r2, #0
 8008766:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800876a:	2302      	movs	r3, #2
 800876c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800876e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008770:	4618      	mov	r0, r3
 8008772:	3718      	adds	r7, #24
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008784:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008786:	f7ff f91d 	bl	80079c4 <HAL_GetTick>
 800878a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008792:	b2db      	uxtb	r3, r3
 8008794:	2b02      	cmp	r3, #2
 8008796:	d008      	beq.n	80087aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2280      	movs	r2, #128	@ 0x80
 800879c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e052      	b.n	8008850 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	681a      	ldr	r2, [r3, #0]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f022 0216 	bic.w	r2, r2, #22
 80087b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	695a      	ldr	r2, [r3, #20]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80087c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d103      	bne.n	80087da <HAL_DMA_Abort+0x62>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d007      	beq.n	80087ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	681a      	ldr	r2, [r3, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f022 0208 	bic.w	r2, r2, #8
 80087e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f022 0201 	bic.w	r2, r2, #1
 80087f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80087fa:	e013      	b.n	8008824 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80087fc:	f7ff f8e2 	bl	80079c4 <HAL_GetTick>
 8008800:	4602      	mov	r2, r0
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	1ad3      	subs	r3, r2, r3
 8008806:	2b05      	cmp	r3, #5
 8008808:	d90c      	bls.n	8008824 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2220      	movs	r2, #32
 800880e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2203      	movs	r2, #3
 8008814:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008820:	2303      	movs	r3, #3
 8008822:	e015      	b.n	8008850 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f003 0301 	and.w	r3, r3, #1
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1e4      	bne.n	80087fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008836:	223f      	movs	r2, #63	@ 0x3f
 8008838:	409a      	lsls	r2, r3
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2201      	movs	r2, #1
 8008842:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b086      	sub	sp, #24
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008860:	2300      	movs	r3, #0
 8008862:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008864:	4b8e      	ldr	r3, [pc, #568]	@ (8008aa0 <HAL_DMA_IRQHandler+0x248>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a8e      	ldr	r2, [pc, #568]	@ (8008aa4 <HAL_DMA_IRQHandler+0x24c>)
 800886a:	fba2 2303 	umull	r2, r3, r2, r3
 800886e:	0a9b      	lsrs	r3, r3, #10
 8008870:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008876:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008882:	2208      	movs	r2, #8
 8008884:	409a      	lsls	r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	4013      	ands	r3, r2
 800888a:	2b00      	cmp	r3, #0
 800888c:	d01a      	beq.n	80088c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 0304 	and.w	r3, r3, #4
 8008898:	2b00      	cmp	r3, #0
 800889a:	d013      	beq.n	80088c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f022 0204 	bic.w	r2, r2, #4
 80088aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088b0:	2208      	movs	r2, #8
 80088b2:	409a      	lsls	r2, r3
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088bc:	f043 0201 	orr.w	r2, r3, #1
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088c8:	2201      	movs	r2, #1
 80088ca:	409a      	lsls	r2, r3
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	4013      	ands	r3, r2
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d012      	beq.n	80088fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	695b      	ldr	r3, [r3, #20]
 80088da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00b      	beq.n	80088fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088e6:	2201      	movs	r2, #1
 80088e8:	409a      	lsls	r2, r3
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088f2:	f043 0202 	orr.w	r2, r3, #2
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088fe:	2204      	movs	r2, #4
 8008900:	409a      	lsls	r2, r3
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	4013      	ands	r3, r2
 8008906:	2b00      	cmp	r3, #0
 8008908:	d012      	beq.n	8008930 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f003 0302 	and.w	r3, r3, #2
 8008914:	2b00      	cmp	r3, #0
 8008916:	d00b      	beq.n	8008930 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800891c:	2204      	movs	r2, #4
 800891e:	409a      	lsls	r2, r3
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008928:	f043 0204 	orr.w	r2, r3, #4
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008934:	2210      	movs	r2, #16
 8008936:	409a      	lsls	r2, r3
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	4013      	ands	r3, r2
 800893c:	2b00      	cmp	r3, #0
 800893e:	d043      	beq.n	80089c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 0308 	and.w	r3, r3, #8
 800894a:	2b00      	cmp	r3, #0
 800894c:	d03c      	beq.n	80089c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008952:	2210      	movs	r2, #16
 8008954:	409a      	lsls	r2, r3
 8008956:	693b      	ldr	r3, [r7, #16]
 8008958:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008964:	2b00      	cmp	r3, #0
 8008966:	d018      	beq.n	800899a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008972:	2b00      	cmp	r3, #0
 8008974:	d108      	bne.n	8008988 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800897a:	2b00      	cmp	r3, #0
 800897c:	d024      	beq.n	80089c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	4798      	blx	r3
 8008986:	e01f      	b.n	80089c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800898c:	2b00      	cmp	r3, #0
 800898e:	d01b      	beq.n	80089c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	4798      	blx	r3
 8008998:	e016      	b.n	80089c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d107      	bne.n	80089b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f022 0208 	bic.w	r2, r2, #8
 80089b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d003      	beq.n	80089c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089cc:	2220      	movs	r2, #32
 80089ce:	409a      	lsls	r2, r3
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	4013      	ands	r3, r2
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f000 808f 	beq.w	8008af8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f003 0310 	and.w	r3, r3, #16
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	f000 8087 	beq.w	8008af8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089ee:	2220      	movs	r2, #32
 80089f0:	409a      	lsls	r2, r3
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	2b05      	cmp	r3, #5
 8008a00:	d136      	bne.n	8008a70 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f022 0216 	bic.w	r2, r2, #22
 8008a10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	695a      	ldr	r2, [r3, #20]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d103      	bne.n	8008a32 <HAL_DMA_IRQHandler+0x1da>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d007      	beq.n	8008a42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f022 0208 	bic.w	r2, r2, #8
 8008a40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a46:	223f      	movs	r2, #63	@ 0x3f
 8008a48:	409a      	lsls	r2, r3
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d07e      	beq.n	8008b64 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	4798      	blx	r3
        }
        return;
 8008a6e:	e079      	b.n	8008b64 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d01d      	beq.n	8008aba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d10d      	bne.n	8008aa8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d031      	beq.n	8008af8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	4798      	blx	r3
 8008a9c:	e02c      	b.n	8008af8 <HAL_DMA_IRQHandler+0x2a0>
 8008a9e:	bf00      	nop
 8008aa0:	200002c8 	.word	0x200002c8
 8008aa4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d023      	beq.n	8008af8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	4798      	blx	r3
 8008ab8:	e01e      	b.n	8008af8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10f      	bne.n	8008ae8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f022 0210 	bic.w	r2, r2, #16
 8008ad6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d003      	beq.n	8008af8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d032      	beq.n	8008b66 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d022      	beq.n	8008b52 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2205      	movs	r2, #5
 8008b10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 0201 	bic.w	r2, r2, #1
 8008b22:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	3301      	adds	r3, #1
 8008b28:	60bb      	str	r3, [r7, #8]
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	d307      	bcc.n	8008b40 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f003 0301 	and.w	r3, r3, #1
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d1f2      	bne.n	8008b24 <HAL_DMA_IRQHandler+0x2cc>
 8008b3e:	e000      	b.n	8008b42 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008b40:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d005      	beq.n	8008b66 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	4798      	blx	r3
 8008b62:	e000      	b.n	8008b66 <HAL_DMA_IRQHandler+0x30e>
        return;
 8008b64:	bf00      	nop
    }
  }
}
 8008b66:	3718      	adds	r7, #24
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}

08008b6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b085      	sub	sp, #20
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	60f8      	str	r0, [r7, #12]
 8008b74:	60b9      	str	r1, [r7, #8]
 8008b76:	607a      	str	r2, [r7, #4]
 8008b78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008b88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	683a      	ldr	r2, [r7, #0]
 8008b90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	2b40      	cmp	r3, #64	@ 0x40
 8008b98:	d108      	bne.n	8008bac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	687a      	ldr	r2, [r7, #4]
 8008ba0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	68ba      	ldr	r2, [r7, #8]
 8008ba8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008baa:	e007      	b.n	8008bbc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	68ba      	ldr	r2, [r7, #8]
 8008bb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	60da      	str	r2, [r3, #12]
}
 8008bbc:	bf00      	nop
 8008bbe:	3714      	adds	r7, #20
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr

08008bc8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b085      	sub	sp, #20
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	3b10      	subs	r3, #16
 8008bd8:	4a14      	ldr	r2, [pc, #80]	@ (8008c2c <DMA_CalcBaseAndBitshift+0x64>)
 8008bda:	fba2 2303 	umull	r2, r3, r2, r3
 8008bde:	091b      	lsrs	r3, r3, #4
 8008be0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008be2:	4a13      	ldr	r2, [pc, #76]	@ (8008c30 <DMA_CalcBaseAndBitshift+0x68>)
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	4413      	add	r3, r2
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	461a      	mov	r2, r3
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2b03      	cmp	r3, #3
 8008bf4:	d909      	bls.n	8008c0a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008bfe:	f023 0303 	bic.w	r3, r3, #3
 8008c02:	1d1a      	adds	r2, r3, #4
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	659a      	str	r2, [r3, #88]	@ 0x58
 8008c08:	e007      	b.n	8008c1a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8008c12:	f023 0303 	bic.w	r3, r3, #3
 8008c16:	687a      	ldr	r2, [r7, #4]
 8008c18:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3714      	adds	r7, #20
 8008c22:	46bd      	mov	sp, r7
 8008c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c28:	4770      	bx	lr
 8008c2a:	bf00      	nop
 8008c2c:	aaaaaaab 	.word	0xaaaaaaab
 8008c30:	08010ea8 	.word	0x08010ea8

08008c34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b085      	sub	sp, #20
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	699b      	ldr	r3, [r3, #24]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d11f      	bne.n	8008c8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	2b03      	cmp	r3, #3
 8008c52:	d856      	bhi.n	8008d02 <DMA_CheckFifoParam+0xce>
 8008c54:	a201      	add	r2, pc, #4	@ (adr r2, 8008c5c <DMA_CheckFifoParam+0x28>)
 8008c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c5a:	bf00      	nop
 8008c5c:	08008c6d 	.word	0x08008c6d
 8008c60:	08008c7f 	.word	0x08008c7f
 8008c64:	08008c6d 	.word	0x08008c6d
 8008c68:	08008d03 	.word	0x08008d03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d046      	beq.n	8008d06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008c78:	2301      	movs	r3, #1
 8008c7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c7c:	e043      	b.n	8008d06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c82:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008c86:	d140      	bne.n	8008d0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008c8c:	e03d      	b.n	8008d0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	699b      	ldr	r3, [r3, #24]
 8008c92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c96:	d121      	bne.n	8008cdc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	2b03      	cmp	r3, #3
 8008c9c:	d837      	bhi.n	8008d0e <DMA_CheckFifoParam+0xda>
 8008c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008ca4 <DMA_CheckFifoParam+0x70>)
 8008ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca4:	08008cb5 	.word	0x08008cb5
 8008ca8:	08008cbb 	.word	0x08008cbb
 8008cac:	08008cb5 	.word	0x08008cb5
 8008cb0:	08008ccd 	.word	0x08008ccd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8008cb8:	e030      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d025      	beq.n	8008d12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008cca:	e022      	b.n	8008d12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cd0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008cd4:	d11f      	bne.n	8008d16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008cda:	e01c      	b.n	8008d16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	d903      	bls.n	8008cea <DMA_CheckFifoParam+0xb6>
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	2b03      	cmp	r3, #3
 8008ce6:	d003      	beq.n	8008cf0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008ce8:	e018      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8008cea:	2301      	movs	r3, #1
 8008cec:	73fb      	strb	r3, [r7, #15]
      break;
 8008cee:	e015      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d00e      	beq.n	8008d1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8008d00:	e00b      	b.n	8008d1a <DMA_CheckFifoParam+0xe6>
      break;
 8008d02:	bf00      	nop
 8008d04:	e00a      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
      break;
 8008d06:	bf00      	nop
 8008d08:	e008      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
      break;
 8008d0a:	bf00      	nop
 8008d0c:	e006      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
      break;
 8008d0e:	bf00      	nop
 8008d10:	e004      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
      break;
 8008d12:	bf00      	nop
 8008d14:	e002      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
      break;   
 8008d16:	bf00      	nop
 8008d18:	e000      	b.n	8008d1c <DMA_CheckFifoParam+0xe8>
      break;
 8008d1a:	bf00      	nop
    }
  } 
  
  return status; 
 8008d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3714      	adds	r7, #20
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop

08008d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b089      	sub	sp, #36	@ 0x24
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008d36:	2300      	movs	r3, #0
 8008d38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008d42:	2300      	movs	r3, #0
 8008d44:	61fb      	str	r3, [r7, #28]
 8008d46:	e159      	b.n	8008ffc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008d48:	2201      	movs	r2, #1
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	4013      	ands	r3, r2
 8008d5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008d5c:	693a      	ldr	r2, [r7, #16]
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	429a      	cmp	r2, r3
 8008d62:	f040 8148 	bne.w	8008ff6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	f003 0303 	and.w	r3, r3, #3
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d005      	beq.n	8008d7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008d7a:	2b02      	cmp	r3, #2
 8008d7c:	d130      	bne.n	8008de0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	005b      	lsls	r3, r3, #1
 8008d88:	2203      	movs	r2, #3
 8008d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8e:	43db      	mvns	r3, r3
 8008d90:	69ba      	ldr	r2, [r7, #24]
 8008d92:	4013      	ands	r3, r2
 8008d94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	68da      	ldr	r2, [r3, #12]
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	005b      	lsls	r3, r3, #1
 8008d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008da2:	69ba      	ldr	r2, [r7, #24]
 8008da4:	4313      	orrs	r3, r2
 8008da6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008db4:	2201      	movs	r2, #1
 8008db6:	69fb      	ldr	r3, [r7, #28]
 8008db8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbc:	43db      	mvns	r3, r3
 8008dbe:	69ba      	ldr	r2, [r7, #24]
 8008dc0:	4013      	ands	r3, r2
 8008dc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	091b      	lsrs	r3, r3, #4
 8008dca:	f003 0201 	and.w	r2, r3, #1
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd4:	69ba      	ldr	r2, [r7, #24]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	69ba      	ldr	r2, [r7, #24]
 8008dde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	f003 0303 	and.w	r3, r3, #3
 8008de8:	2b03      	cmp	r3, #3
 8008dea:	d017      	beq.n	8008e1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008df2:	69fb      	ldr	r3, [r7, #28]
 8008df4:	005b      	lsls	r3, r3, #1
 8008df6:	2203      	movs	r2, #3
 8008df8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfc:	43db      	mvns	r3, r3
 8008dfe:	69ba      	ldr	r2, [r7, #24]
 8008e00:	4013      	ands	r3, r2
 8008e02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	689a      	ldr	r2, [r3, #8]
 8008e08:	69fb      	ldr	r3, [r7, #28]
 8008e0a:	005b      	lsls	r3, r3, #1
 8008e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e10:	69ba      	ldr	r2, [r7, #24]
 8008e12:	4313      	orrs	r3, r2
 8008e14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	f003 0303 	and.w	r3, r3, #3
 8008e24:	2b02      	cmp	r3, #2
 8008e26:	d123      	bne.n	8008e70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	08da      	lsrs	r2, r3, #3
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	3208      	adds	r2, #8
 8008e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008e36:	69fb      	ldr	r3, [r7, #28]
 8008e38:	f003 0307 	and.w	r3, r3, #7
 8008e3c:	009b      	lsls	r3, r3, #2
 8008e3e:	220f      	movs	r2, #15
 8008e40:	fa02 f303 	lsl.w	r3, r2, r3
 8008e44:	43db      	mvns	r3, r3
 8008e46:	69ba      	ldr	r2, [r7, #24]
 8008e48:	4013      	ands	r3, r2
 8008e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	691a      	ldr	r2, [r3, #16]
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	f003 0307 	and.w	r3, r3, #7
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	fa02 f303 	lsl.w	r3, r2, r3
 8008e5c:	69ba      	ldr	r2, [r7, #24]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	08da      	lsrs	r2, r3, #3
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	3208      	adds	r2, #8
 8008e6a:	69b9      	ldr	r1, [r7, #24]
 8008e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	005b      	lsls	r3, r3, #1
 8008e7a:	2203      	movs	r2, #3
 8008e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e80:	43db      	mvns	r3, r3
 8008e82:	69ba      	ldr	r2, [r7, #24]
 8008e84:	4013      	ands	r3, r2
 8008e86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f003 0203 	and.w	r2, r3, #3
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	005b      	lsls	r3, r3, #1
 8008e94:	fa02 f303 	lsl.w	r3, r2, r3
 8008e98:	69ba      	ldr	r2, [r7, #24]
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	69ba      	ldr	r2, [r7, #24]
 8008ea2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	f000 80a2 	beq.w	8008ff6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	60fb      	str	r3, [r7, #12]
 8008eb6:	4b57      	ldr	r3, [pc, #348]	@ (8009014 <HAL_GPIO_Init+0x2e8>)
 8008eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eba:	4a56      	ldr	r2, [pc, #344]	@ (8009014 <HAL_GPIO_Init+0x2e8>)
 8008ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8008ec2:	4b54      	ldr	r3, [pc, #336]	@ (8009014 <HAL_GPIO_Init+0x2e8>)
 8008ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008eca:	60fb      	str	r3, [r7, #12]
 8008ecc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008ece:	4a52      	ldr	r2, [pc, #328]	@ (8009018 <HAL_GPIO_Init+0x2ec>)
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	089b      	lsrs	r3, r3, #2
 8008ed4:	3302      	adds	r3, #2
 8008ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	f003 0303 	and.w	r3, r3, #3
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	220f      	movs	r2, #15
 8008ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eea:	43db      	mvns	r3, r3
 8008eec:	69ba      	ldr	r2, [r7, #24]
 8008eee:	4013      	ands	r3, r2
 8008ef0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	4a49      	ldr	r2, [pc, #292]	@ (800901c <HAL_GPIO_Init+0x2f0>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d019      	beq.n	8008f2e <HAL_GPIO_Init+0x202>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4a48      	ldr	r2, [pc, #288]	@ (8009020 <HAL_GPIO_Init+0x2f4>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d013      	beq.n	8008f2a <HAL_GPIO_Init+0x1fe>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a47      	ldr	r2, [pc, #284]	@ (8009024 <HAL_GPIO_Init+0x2f8>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d00d      	beq.n	8008f26 <HAL_GPIO_Init+0x1fa>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4a46      	ldr	r2, [pc, #280]	@ (8009028 <HAL_GPIO_Init+0x2fc>)
 8008f0e:	4293      	cmp	r3, r2
 8008f10:	d007      	beq.n	8008f22 <HAL_GPIO_Init+0x1f6>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a45      	ldr	r2, [pc, #276]	@ (800902c <HAL_GPIO_Init+0x300>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d101      	bne.n	8008f1e <HAL_GPIO_Init+0x1f2>
 8008f1a:	2304      	movs	r3, #4
 8008f1c:	e008      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f1e:	2307      	movs	r3, #7
 8008f20:	e006      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f22:	2303      	movs	r3, #3
 8008f24:	e004      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f26:	2302      	movs	r3, #2
 8008f28:	e002      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	e000      	b.n	8008f30 <HAL_GPIO_Init+0x204>
 8008f2e:	2300      	movs	r3, #0
 8008f30:	69fa      	ldr	r2, [r7, #28]
 8008f32:	f002 0203 	and.w	r2, r2, #3
 8008f36:	0092      	lsls	r2, r2, #2
 8008f38:	4093      	lsls	r3, r2
 8008f3a:	69ba      	ldr	r2, [r7, #24]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008f40:	4935      	ldr	r1, [pc, #212]	@ (8009018 <HAL_GPIO_Init+0x2ec>)
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	089b      	lsrs	r3, r3, #2
 8008f46:	3302      	adds	r3, #2
 8008f48:	69ba      	ldr	r2, [r7, #24]
 8008f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008f4e:	4b38      	ldr	r3, [pc, #224]	@ (8009030 <HAL_GPIO_Init+0x304>)
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	43db      	mvns	r3, r3
 8008f58:	69ba      	ldr	r2, [r7, #24]
 8008f5a:	4013      	ands	r3, r2
 8008f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8008f6a:	69ba      	ldr	r2, [r7, #24]
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008f72:	4a2f      	ldr	r2, [pc, #188]	@ (8009030 <HAL_GPIO_Init+0x304>)
 8008f74:	69bb      	ldr	r3, [r7, #24]
 8008f76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008f78:	4b2d      	ldr	r3, [pc, #180]	@ (8009030 <HAL_GPIO_Init+0x304>)
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	43db      	mvns	r3, r3
 8008f82:	69ba      	ldr	r2, [r7, #24]
 8008f84:	4013      	ands	r3, r2
 8008f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d003      	beq.n	8008f9c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008f94:	69ba      	ldr	r2, [r7, #24]
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008f9c:	4a24      	ldr	r2, [pc, #144]	@ (8009030 <HAL_GPIO_Init+0x304>)
 8008f9e:	69bb      	ldr	r3, [r7, #24]
 8008fa0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008fa2:	4b23      	ldr	r3, [pc, #140]	@ (8009030 <HAL_GPIO_Init+0x304>)
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	43db      	mvns	r3, r3
 8008fac:	69ba      	ldr	r2, [r7, #24]
 8008fae:	4013      	ands	r3, r2
 8008fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d003      	beq.n	8008fc6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8008fbe:	69ba      	ldr	r2, [r7, #24]
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008fc6:	4a1a      	ldr	r2, [pc, #104]	@ (8009030 <HAL_GPIO_Init+0x304>)
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008fcc:	4b18      	ldr	r3, [pc, #96]	@ (8009030 <HAL_GPIO_Init+0x304>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	43db      	mvns	r3, r3
 8008fd6:	69ba      	ldr	r2, [r7, #24]
 8008fd8:	4013      	ands	r3, r2
 8008fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d003      	beq.n	8008ff0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8008fe8:	69ba      	ldr	r2, [r7, #24]
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008ff0:	4a0f      	ldr	r2, [pc, #60]	@ (8009030 <HAL_GPIO_Init+0x304>)
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	61fb      	str	r3, [r7, #28]
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	2b0f      	cmp	r3, #15
 8009000:	f67f aea2 	bls.w	8008d48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009004:	bf00      	nop
 8009006:	bf00      	nop
 8009008:	3724      	adds	r7, #36	@ 0x24
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	40023800 	.word	0x40023800
 8009018:	40013800 	.word	0x40013800
 800901c:	40020000 	.word	0x40020000
 8009020:	40020400 	.word	0x40020400
 8009024:	40020800 	.word	0x40020800
 8009028:	40020c00 	.word	0x40020c00
 800902c:	40021000 	.word	0x40021000
 8009030:	40013c00 	.word	0x40013c00

08009034 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	460b      	mov	r3, r1
 800903e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	691a      	ldr	r2, [r3, #16]
 8009044:	887b      	ldrh	r3, [r7, #2]
 8009046:	4013      	ands	r3, r2
 8009048:	2b00      	cmp	r3, #0
 800904a:	d002      	beq.n	8009052 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800904c:	2301      	movs	r3, #1
 800904e:	73fb      	strb	r3, [r7, #15]
 8009050:	e001      	b.n	8009056 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009052:	2300      	movs	r3, #0
 8009054:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009056:	7bfb      	ldrb	r3, [r7, #15]
}
 8009058:	4618      	mov	r0, r3
 800905a:	3714      	adds	r7, #20
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr

08009064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	460b      	mov	r3, r1
 800906e:	807b      	strh	r3, [r7, #2]
 8009070:	4613      	mov	r3, r2
 8009072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009074:	787b      	ldrb	r3, [r7, #1]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d003      	beq.n	8009082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800907a:	887a      	ldrh	r2, [r7, #2]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009080:	e003      	b.n	800908a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009082:	887b      	ldrh	r3, [r7, #2]
 8009084:	041a      	lsls	r2, r3, #16
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	619a      	str	r2, [r3, #24]
}
 800908a:	bf00      	nop
 800908c:	370c      	adds	r7, #12
 800908e:	46bd      	mov	sp, r7
 8009090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009094:	4770      	bx	lr
	...

08009098 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b082      	sub	sp, #8
 800909c:	af00      	add	r7, sp, #0
 800909e:	4603      	mov	r3, r0
 80090a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80090a2:	4b08      	ldr	r3, [pc, #32]	@ (80090c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80090a4:	695a      	ldr	r2, [r3, #20]
 80090a6:	88fb      	ldrh	r3, [r7, #6]
 80090a8:	4013      	ands	r3, r2
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d006      	beq.n	80090bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80090ae:	4a05      	ldr	r2, [pc, #20]	@ (80090c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80090b0:	88fb      	ldrh	r3, [r7, #6]
 80090b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80090b4:	88fb      	ldrh	r3, [r7, #6]
 80090b6:	4618      	mov	r0, r3
 80090b8:	f7f8 fa06 	bl	80014c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80090bc:	bf00      	nop
 80090be:	3708      	adds	r7, #8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}
 80090c4:	40013c00 	.word	0x40013c00

080090c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d101      	bne.n	80090da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e12b      	b.n	8009332 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d106      	bne.n	80090f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f7f9 fbac 	bl	800284c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2224      	movs	r2, #36	@ 0x24
 80090f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f022 0201 	bic.w	r2, r2, #1
 800910a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800911a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681a      	ldr	r2, [r3, #0]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800912a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800912c:	f001 fd8e 	bl	800ac4c <HAL_RCC_GetPCLK1Freq>
 8009130:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	4a81      	ldr	r2, [pc, #516]	@ (800933c <HAL_I2C_Init+0x274>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d807      	bhi.n	800914c <HAL_I2C_Init+0x84>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	4a80      	ldr	r2, [pc, #512]	@ (8009340 <HAL_I2C_Init+0x278>)
 8009140:	4293      	cmp	r3, r2
 8009142:	bf94      	ite	ls
 8009144:	2301      	movls	r3, #1
 8009146:	2300      	movhi	r3, #0
 8009148:	b2db      	uxtb	r3, r3
 800914a:	e006      	b.n	800915a <HAL_I2C_Init+0x92>
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	4a7d      	ldr	r2, [pc, #500]	@ (8009344 <HAL_I2C_Init+0x27c>)
 8009150:	4293      	cmp	r3, r2
 8009152:	bf94      	ite	ls
 8009154:	2301      	movls	r3, #1
 8009156:	2300      	movhi	r3, #0
 8009158:	b2db      	uxtb	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	d001      	beq.n	8009162 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800915e:	2301      	movs	r3, #1
 8009160:	e0e7      	b.n	8009332 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	4a78      	ldr	r2, [pc, #480]	@ (8009348 <HAL_I2C_Init+0x280>)
 8009166:	fba2 2303 	umull	r2, r3, r2, r3
 800916a:	0c9b      	lsrs	r3, r3, #18
 800916c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	68ba      	ldr	r2, [r7, #8]
 800917e:	430a      	orrs	r2, r1
 8009180:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	6a1b      	ldr	r3, [r3, #32]
 8009188:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	4a6a      	ldr	r2, [pc, #424]	@ (800933c <HAL_I2C_Init+0x274>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d802      	bhi.n	800919c <HAL_I2C_Init+0xd4>
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	3301      	adds	r3, #1
 800919a:	e009      	b.n	80091b0 <HAL_I2C_Init+0xe8>
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80091a2:	fb02 f303 	mul.w	r3, r2, r3
 80091a6:	4a69      	ldr	r2, [pc, #420]	@ (800934c <HAL_I2C_Init+0x284>)
 80091a8:	fba2 2303 	umull	r2, r3, r2, r3
 80091ac:	099b      	lsrs	r3, r3, #6
 80091ae:	3301      	adds	r3, #1
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	6812      	ldr	r2, [r2, #0]
 80091b4:	430b      	orrs	r3, r1
 80091b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	69db      	ldr	r3, [r3, #28]
 80091be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80091c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	495c      	ldr	r1, [pc, #368]	@ (800933c <HAL_I2C_Init+0x274>)
 80091cc:	428b      	cmp	r3, r1
 80091ce:	d819      	bhi.n	8009204 <HAL_I2C_Init+0x13c>
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	1e59      	subs	r1, r3, #1
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	005b      	lsls	r3, r3, #1
 80091da:	fbb1 f3f3 	udiv	r3, r1, r3
 80091de:	1c59      	adds	r1, r3, #1
 80091e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80091e4:	400b      	ands	r3, r1
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00a      	beq.n	8009200 <HAL_I2C_Init+0x138>
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	1e59      	subs	r1, r3, #1
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	005b      	lsls	r3, r3, #1
 80091f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80091f8:	3301      	adds	r3, #1
 80091fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80091fe:	e051      	b.n	80092a4 <HAL_I2C_Init+0x1dc>
 8009200:	2304      	movs	r3, #4
 8009202:	e04f      	b.n	80092a4 <HAL_I2C_Init+0x1dc>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	689b      	ldr	r3, [r3, #8]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d111      	bne.n	8009230 <HAL_I2C_Init+0x168>
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	1e58      	subs	r0, r3, #1
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6859      	ldr	r1, [r3, #4]
 8009214:	460b      	mov	r3, r1
 8009216:	005b      	lsls	r3, r3, #1
 8009218:	440b      	add	r3, r1
 800921a:	fbb0 f3f3 	udiv	r3, r0, r3
 800921e:	3301      	adds	r3, #1
 8009220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009224:	2b00      	cmp	r3, #0
 8009226:	bf0c      	ite	eq
 8009228:	2301      	moveq	r3, #1
 800922a:	2300      	movne	r3, #0
 800922c:	b2db      	uxtb	r3, r3
 800922e:	e012      	b.n	8009256 <HAL_I2C_Init+0x18e>
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	1e58      	subs	r0, r3, #1
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6859      	ldr	r1, [r3, #4]
 8009238:	460b      	mov	r3, r1
 800923a:	009b      	lsls	r3, r3, #2
 800923c:	440b      	add	r3, r1
 800923e:	0099      	lsls	r1, r3, #2
 8009240:	440b      	add	r3, r1
 8009242:	fbb0 f3f3 	udiv	r3, r0, r3
 8009246:	3301      	adds	r3, #1
 8009248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800924c:	2b00      	cmp	r3, #0
 800924e:	bf0c      	ite	eq
 8009250:	2301      	moveq	r3, #1
 8009252:	2300      	movne	r3, #0
 8009254:	b2db      	uxtb	r3, r3
 8009256:	2b00      	cmp	r3, #0
 8009258:	d001      	beq.n	800925e <HAL_I2C_Init+0x196>
 800925a:	2301      	movs	r3, #1
 800925c:	e022      	b.n	80092a4 <HAL_I2C_Init+0x1dc>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	689b      	ldr	r3, [r3, #8]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10e      	bne.n	8009284 <HAL_I2C_Init+0x1bc>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	1e58      	subs	r0, r3, #1
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6859      	ldr	r1, [r3, #4]
 800926e:	460b      	mov	r3, r1
 8009270:	005b      	lsls	r3, r3, #1
 8009272:	440b      	add	r3, r1
 8009274:	fbb0 f3f3 	udiv	r3, r0, r3
 8009278:	3301      	adds	r3, #1
 800927a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800927e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009282:	e00f      	b.n	80092a4 <HAL_I2C_Init+0x1dc>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	1e58      	subs	r0, r3, #1
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6859      	ldr	r1, [r3, #4]
 800928c:	460b      	mov	r3, r1
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	440b      	add	r3, r1
 8009292:	0099      	lsls	r1, r3, #2
 8009294:	440b      	add	r3, r1
 8009296:	fbb0 f3f3 	udiv	r3, r0, r3
 800929a:	3301      	adds	r3, #1
 800929c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80092a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80092a4:	6879      	ldr	r1, [r7, #4]
 80092a6:	6809      	ldr	r1, [r1, #0]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	69da      	ldr	r2, [r3, #28]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6a1b      	ldr	r3, [r3, #32]
 80092be:	431a      	orrs	r2, r3
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	430a      	orrs	r2, r1
 80092c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80092d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80092d6:	687a      	ldr	r2, [r7, #4]
 80092d8:	6911      	ldr	r1, [r2, #16]
 80092da:	687a      	ldr	r2, [r7, #4]
 80092dc:	68d2      	ldr	r2, [r2, #12]
 80092de:	4311      	orrs	r1, r2
 80092e0:	687a      	ldr	r2, [r7, #4]
 80092e2:	6812      	ldr	r2, [r2, #0]
 80092e4:	430b      	orrs	r3, r1
 80092e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	695a      	ldr	r2, [r3, #20]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	699b      	ldr	r3, [r3, #24]
 80092fa:	431a      	orrs	r2, r3
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	430a      	orrs	r2, r1
 8009302:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f042 0201 	orr.w	r2, r2, #1
 8009312:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2220      	movs	r2, #32
 800931e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009330:	2300      	movs	r3, #0
}
 8009332:	4618      	mov	r0, r3
 8009334:	3710      	adds	r7, #16
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	000186a0 	.word	0x000186a0
 8009340:	001e847f 	.word	0x001e847f
 8009344:	003d08ff 	.word	0x003d08ff
 8009348:	431bde83 	.word	0x431bde83
 800934c:	10624dd3 	.word	0x10624dd3

08009350 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b088      	sub	sp, #32
 8009354:	af02      	add	r7, sp, #8
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	4608      	mov	r0, r1
 800935a:	4611      	mov	r1, r2
 800935c:	461a      	mov	r2, r3
 800935e:	4603      	mov	r3, r0
 8009360:	817b      	strh	r3, [r7, #10]
 8009362:	460b      	mov	r3, r1
 8009364:	813b      	strh	r3, [r7, #8]
 8009366:	4613      	mov	r3, r2
 8009368:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800936a:	f7fe fb2b 	bl	80079c4 <HAL_GetTick>
 800936e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009376:	b2db      	uxtb	r3, r3
 8009378:	2b20      	cmp	r3, #32
 800937a:	f040 80d9 	bne.w	8009530 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	9300      	str	r3, [sp, #0]
 8009382:	2319      	movs	r3, #25
 8009384:	2201      	movs	r2, #1
 8009386:	496d      	ldr	r1, [pc, #436]	@ (800953c <HAL_I2C_Mem_Write+0x1ec>)
 8009388:	68f8      	ldr	r0, [r7, #12]
 800938a:	f000 fdb9 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d001      	beq.n	8009398 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8009394:	2302      	movs	r3, #2
 8009396:	e0cc      	b.n	8009532 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d101      	bne.n	80093a6 <HAL_I2C_Mem_Write+0x56>
 80093a2:	2302      	movs	r3, #2
 80093a4:	e0c5      	b.n	8009532 <HAL_I2C_Mem_Write+0x1e2>
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2201      	movs	r2, #1
 80093aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f003 0301 	and.w	r3, r3, #1
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d007      	beq.n	80093cc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	681a      	ldr	r2, [r3, #0]
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f042 0201 	orr.w	r2, r2, #1
 80093ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	681a      	ldr	r2, [r3, #0]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80093da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2221      	movs	r2, #33	@ 0x21
 80093e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2240      	movs	r2, #64	@ 0x40
 80093e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2200      	movs	r2, #0
 80093f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	6a3a      	ldr	r2, [r7, #32]
 80093f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80093fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009402:	b29a      	uxth	r2, r3
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	4a4d      	ldr	r2, [pc, #308]	@ (8009540 <HAL_I2C_Mem_Write+0x1f0>)
 800940c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800940e:	88f8      	ldrh	r0, [r7, #6]
 8009410:	893a      	ldrh	r2, [r7, #8]
 8009412:	8979      	ldrh	r1, [r7, #10]
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	9301      	str	r3, [sp, #4]
 8009418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800941a:	9300      	str	r3, [sp, #0]
 800941c:	4603      	mov	r3, r0
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f000 fbf0 	bl	8009c04 <I2C_RequestMemoryWrite>
 8009424:	4603      	mov	r3, r0
 8009426:	2b00      	cmp	r3, #0
 8009428:	d052      	beq.n	80094d0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800942a:	2301      	movs	r3, #1
 800942c:	e081      	b.n	8009532 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800942e:	697a      	ldr	r2, [r7, #20]
 8009430:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009432:	68f8      	ldr	r0, [r7, #12]
 8009434:	f000 fe7e 	bl	800a134 <I2C_WaitOnTXEFlagUntilTimeout>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00d      	beq.n	800945a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009442:	2b04      	cmp	r3, #4
 8009444:	d107      	bne.n	8009456 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	681a      	ldr	r2, [r3, #0]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009454:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	e06b      	b.n	8009532 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945e:	781a      	ldrb	r2, [r3, #0]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800946a:	1c5a      	adds	r2, r3, #1
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009474:	3b01      	subs	r3, #1
 8009476:	b29a      	uxth	r2, r3
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009480:	b29b      	uxth	r3, r3
 8009482:	3b01      	subs	r3, #1
 8009484:	b29a      	uxth	r2, r3
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	695b      	ldr	r3, [r3, #20]
 8009490:	f003 0304 	and.w	r3, r3, #4
 8009494:	2b04      	cmp	r3, #4
 8009496:	d11b      	bne.n	80094d0 <HAL_I2C_Mem_Write+0x180>
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800949c:	2b00      	cmp	r3, #0
 800949e:	d017      	beq.n	80094d0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094a4:	781a      	ldrb	r2, [r3, #0]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b0:	1c5a      	adds	r2, r3, #1
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094ba:	3b01      	subs	r3, #1
 80094bc:	b29a      	uxth	r2, r3
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	3b01      	subs	r3, #1
 80094ca:	b29a      	uxth	r2, r3
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d1aa      	bne.n	800942e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80094d8:	697a      	ldr	r2, [r7, #20]
 80094da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094dc:	68f8      	ldr	r0, [r7, #12]
 80094de:	f000 fe71 	bl	800a1c4 <I2C_WaitOnBTFFlagUntilTimeout>
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d00d      	beq.n	8009504 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ec:	2b04      	cmp	r3, #4
 80094ee:	d107      	bne.n	8009500 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	681a      	ldr	r2, [r3, #0]
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094fe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009500:	2301      	movs	r3, #1
 8009502:	e016      	b.n	8009532 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009512:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	2220      	movs	r2, #32
 8009518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2200      	movs	r2, #0
 8009520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	2200      	movs	r2, #0
 8009528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800952c:	2300      	movs	r3, #0
 800952e:	e000      	b.n	8009532 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009530:	2302      	movs	r3, #2
  }
}
 8009532:	4618      	mov	r0, r3
 8009534:	3718      	adds	r7, #24
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}
 800953a:	bf00      	nop
 800953c:	00100002 	.word	0x00100002
 8009540:	ffff0000 	.word	0xffff0000

08009544 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b08c      	sub	sp, #48	@ 0x30
 8009548:	af02      	add	r7, sp, #8
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	4608      	mov	r0, r1
 800954e:	4611      	mov	r1, r2
 8009550:	461a      	mov	r2, r3
 8009552:	4603      	mov	r3, r0
 8009554:	817b      	strh	r3, [r7, #10]
 8009556:	460b      	mov	r3, r1
 8009558:	813b      	strh	r3, [r7, #8]
 800955a:	4613      	mov	r3, r2
 800955c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800955e:	f7fe fa31 	bl	80079c4 <HAL_GetTick>
 8009562:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800956a:	b2db      	uxtb	r3, r3
 800956c:	2b20      	cmp	r3, #32
 800956e:	f040 8214 	bne.w	800999a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009574:	9300      	str	r3, [sp, #0]
 8009576:	2319      	movs	r3, #25
 8009578:	2201      	movs	r2, #1
 800957a:	497b      	ldr	r1, [pc, #492]	@ (8009768 <HAL_I2C_Mem_Read+0x224>)
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f000 fcbf 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 8009582:	4603      	mov	r3, r0
 8009584:	2b00      	cmp	r3, #0
 8009586:	d001      	beq.n	800958c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009588:	2302      	movs	r3, #2
 800958a:	e207      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009592:	2b01      	cmp	r3, #1
 8009594:	d101      	bne.n	800959a <HAL_I2C_Mem_Read+0x56>
 8009596:	2302      	movs	r3, #2
 8009598:	e200      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	2201      	movs	r2, #1
 800959e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f003 0301 	and.w	r3, r3, #1
 80095ac:	2b01      	cmp	r3, #1
 80095ae:	d007      	beq.n	80095c0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f042 0201 	orr.w	r2, r2, #1
 80095be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	681a      	ldr	r2, [r3, #0]
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80095ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2222      	movs	r2, #34	@ 0x22
 80095d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2240      	movs	r2, #64	@ 0x40
 80095dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	2200      	movs	r2, #0
 80095e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80095f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	4a5b      	ldr	r2, [pc, #364]	@ (800976c <HAL_I2C_Mem_Read+0x228>)
 8009600:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009602:	88f8      	ldrh	r0, [r7, #6]
 8009604:	893a      	ldrh	r2, [r7, #8]
 8009606:	8979      	ldrh	r1, [r7, #10]
 8009608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800960a:	9301      	str	r3, [sp, #4]
 800960c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800960e:	9300      	str	r3, [sp, #0]
 8009610:	4603      	mov	r3, r0
 8009612:	68f8      	ldr	r0, [r7, #12]
 8009614:	f000 fb8c 	bl	8009d30 <I2C_RequestMemoryRead>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d001      	beq.n	8009622 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	e1bc      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009626:	2b00      	cmp	r3, #0
 8009628:	d113      	bne.n	8009652 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800962a:	2300      	movs	r3, #0
 800962c:	623b      	str	r3, [r7, #32]
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	695b      	ldr	r3, [r3, #20]
 8009634:	623b      	str	r3, [r7, #32]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	699b      	ldr	r3, [r3, #24]
 800963c:	623b      	str	r3, [r7, #32]
 800963e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800964e:	601a      	str	r2, [r3, #0]
 8009650:	e190      	b.n	8009974 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009656:	2b01      	cmp	r3, #1
 8009658:	d11b      	bne.n	8009692 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009668:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800966a:	2300      	movs	r3, #0
 800966c:	61fb      	str	r3, [r7, #28]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	695b      	ldr	r3, [r3, #20]
 8009674:	61fb      	str	r3, [r7, #28]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	699b      	ldr	r3, [r3, #24]
 800967c:	61fb      	str	r3, [r7, #28]
 800967e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800968e:	601a      	str	r2, [r3, #0]
 8009690:	e170      	b.n	8009974 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009696:	2b02      	cmp	r3, #2
 8009698:	d11b      	bne.n	80096d2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	681a      	ldr	r2, [r3, #0]
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096a8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	681a      	ldr	r2, [r3, #0]
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80096b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80096ba:	2300      	movs	r3, #0
 80096bc:	61bb      	str	r3, [r7, #24]
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	695b      	ldr	r3, [r3, #20]
 80096c4:	61bb      	str	r3, [r7, #24]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	699b      	ldr	r3, [r3, #24]
 80096cc:	61bb      	str	r3, [r7, #24]
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	e150      	b.n	8009974 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80096d2:	2300      	movs	r3, #0
 80096d4:	617b      	str	r3, [r7, #20]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	695b      	ldr	r3, [r3, #20]
 80096dc:	617b      	str	r3, [r7, #20]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	699b      	ldr	r3, [r3, #24]
 80096e4:	617b      	str	r3, [r7, #20]
 80096e6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80096e8:	e144      	b.n	8009974 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096ee:	2b03      	cmp	r3, #3
 80096f0:	f200 80f1 	bhi.w	80098d6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d123      	bne.n	8009744 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80096fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009700:	68f8      	ldr	r0, [r7, #12]
 8009702:	f000 fda7 	bl	800a254 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009706:	4603      	mov	r3, r0
 8009708:	2b00      	cmp	r3, #0
 800970a:	d001      	beq.n	8009710 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800970c:	2301      	movs	r3, #1
 800970e:	e145      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	691a      	ldr	r2, [r3, #16]
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800971a:	b2d2      	uxtb	r2, r2
 800971c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009722:	1c5a      	adds	r2, r3, #1
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800972c:	3b01      	subs	r3, #1
 800972e:	b29a      	uxth	r2, r3
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009738:	b29b      	uxth	r3, r3
 800973a:	3b01      	subs	r3, #1
 800973c:	b29a      	uxth	r2, r3
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009742:	e117      	b.n	8009974 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009748:	2b02      	cmp	r3, #2
 800974a:	d14e      	bne.n	80097ea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800974c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800974e:	9300      	str	r3, [sp, #0]
 8009750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009752:	2200      	movs	r2, #0
 8009754:	4906      	ldr	r1, [pc, #24]	@ (8009770 <HAL_I2C_Mem_Read+0x22c>)
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f000 fbd2 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 800975c:	4603      	mov	r3, r0
 800975e:	2b00      	cmp	r3, #0
 8009760:	d008      	beq.n	8009774 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009762:	2301      	movs	r3, #1
 8009764:	e11a      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
 8009766:	bf00      	nop
 8009768:	00100002 	.word	0x00100002
 800976c:	ffff0000 	.word	0xffff0000
 8009770:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009782:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	691a      	ldr	r2, [r3, #16]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800978e:	b2d2      	uxtb	r2, r2
 8009790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009796:	1c5a      	adds	r2, r3, #1
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097a0:	3b01      	subs	r3, #1
 80097a2:	b29a      	uxth	r2, r3
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	3b01      	subs	r3, #1
 80097b0:	b29a      	uxth	r2, r3
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	691a      	ldr	r2, [r3, #16]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c0:	b2d2      	uxtb	r2, r2
 80097c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c8:	1c5a      	adds	r2, r3, #1
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097d2:	3b01      	subs	r3, #1
 80097d4:	b29a      	uxth	r2, r3
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097de:	b29b      	uxth	r3, r3
 80097e0:	3b01      	subs	r3, #1
 80097e2:	b29a      	uxth	r2, r3
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80097e8:	e0c4      	b.n	8009974 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80097ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ec:	9300      	str	r3, [sp, #0]
 80097ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097f0:	2200      	movs	r2, #0
 80097f2:	496c      	ldr	r1, [pc, #432]	@ (80099a4 <HAL_I2C_Mem_Read+0x460>)
 80097f4:	68f8      	ldr	r0, [r7, #12]
 80097f6:	f000 fb83 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d001      	beq.n	8009804 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009800:	2301      	movs	r3, #1
 8009802:	e0cb      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009812:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	691a      	ldr	r2, [r3, #16]
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800981e:	b2d2      	uxtb	r2, r2
 8009820:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009826:	1c5a      	adds	r2, r3, #1
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009830:	3b01      	subs	r3, #1
 8009832:	b29a      	uxth	r2, r3
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800983c:	b29b      	uxth	r3, r3
 800983e:	3b01      	subs	r3, #1
 8009840:	b29a      	uxth	r2, r3
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009848:	9300      	str	r3, [sp, #0]
 800984a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800984c:	2200      	movs	r2, #0
 800984e:	4955      	ldr	r1, [pc, #340]	@ (80099a4 <HAL_I2C_Mem_Read+0x460>)
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f000 fb55 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 8009856:	4603      	mov	r3, r0
 8009858:	2b00      	cmp	r3, #0
 800985a:	d001      	beq.n	8009860 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800985c:	2301      	movs	r3, #1
 800985e:	e09d      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800986e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	691a      	ldr	r2, [r3, #16]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800987a:	b2d2      	uxtb	r2, r2
 800987c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009882:	1c5a      	adds	r2, r3, #1
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800988c:	3b01      	subs	r3, #1
 800988e:	b29a      	uxth	r2, r3
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009898:	b29b      	uxth	r3, r3
 800989a:	3b01      	subs	r3, #1
 800989c:	b29a      	uxth	r2, r3
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	691a      	ldr	r2, [r3, #16]
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ac:	b2d2      	uxtb	r2, r2
 80098ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098b4:	1c5a      	adds	r2, r3, #1
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80098be:	3b01      	subs	r3, #1
 80098c0:	b29a      	uxth	r2, r3
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	3b01      	subs	r3, #1
 80098ce:	b29a      	uxth	r2, r3
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80098d4:	e04e      	b.n	8009974 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80098d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80098da:	68f8      	ldr	r0, [r7, #12]
 80098dc:	f000 fcba 	bl	800a254 <I2C_WaitOnRXNEFlagUntilTimeout>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d001      	beq.n	80098ea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e058      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	691a      	ldr	r2, [r3, #16]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f4:	b2d2      	uxtb	r2, r2
 80098f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098fc:	1c5a      	adds	r2, r3, #1
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009906:	3b01      	subs	r3, #1
 8009908:	b29a      	uxth	r2, r3
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009912:	b29b      	uxth	r3, r3
 8009914:	3b01      	subs	r3, #1
 8009916:	b29a      	uxth	r2, r3
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	695b      	ldr	r3, [r3, #20]
 8009922:	f003 0304 	and.w	r3, r3, #4
 8009926:	2b04      	cmp	r3, #4
 8009928:	d124      	bne.n	8009974 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800992e:	2b03      	cmp	r3, #3
 8009930:	d107      	bne.n	8009942 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009940:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	691a      	ldr	r2, [r3, #16]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994c:	b2d2      	uxtb	r2, r2
 800994e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009954:	1c5a      	adds	r2, r3, #1
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800995e:	3b01      	subs	r3, #1
 8009960:	b29a      	uxth	r2, r3
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800996a:	b29b      	uxth	r3, r3
 800996c:	3b01      	subs	r3, #1
 800996e:	b29a      	uxth	r2, r3
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009978:	2b00      	cmp	r3, #0
 800997a:	f47f aeb6 	bne.w	80096ea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2220      	movs	r2, #32
 8009982:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	2200      	movs	r2, #0
 800998a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2200      	movs	r2, #0
 8009992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009996:	2300      	movs	r3, #0
 8009998:	e000      	b.n	800999c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800999a:	2302      	movs	r3, #2
  }
}
 800999c:	4618      	mov	r0, r3
 800999e:	3728      	adds	r7, #40	@ 0x28
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}
 80099a4:	00010004 	.word	0x00010004

080099a8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b08a      	sub	sp, #40	@ 0x28
 80099ac:	af02      	add	r7, sp, #8
 80099ae:	60f8      	str	r0, [r7, #12]
 80099b0:	607a      	str	r2, [r7, #4]
 80099b2:	603b      	str	r3, [r7, #0]
 80099b4:	460b      	mov	r3, r1
 80099b6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80099b8:	f7fe f804 	bl	80079c4 <HAL_GetTick>
 80099bc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80099be:	2300      	movs	r3, #0
 80099c0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	2b20      	cmp	r3, #32
 80099cc:	f040 8111 	bne.w	8009bf2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80099d0:	69fb      	ldr	r3, [r7, #28]
 80099d2:	9300      	str	r3, [sp, #0]
 80099d4:	2319      	movs	r3, #25
 80099d6:	2201      	movs	r2, #1
 80099d8:	4988      	ldr	r1, [pc, #544]	@ (8009bfc <HAL_I2C_IsDeviceReady+0x254>)
 80099da:	68f8      	ldr	r0, [r7, #12]
 80099dc:	f000 fa90 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d001      	beq.n	80099ea <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80099e6:	2302      	movs	r3, #2
 80099e8:	e104      	b.n	8009bf4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d101      	bne.n	80099f8 <HAL_I2C_IsDeviceReady+0x50>
 80099f4:	2302      	movs	r3, #2
 80099f6:	e0fd      	b.n	8009bf4 <HAL_I2C_IsDeviceReady+0x24c>
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2201      	movs	r2, #1
 80099fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f003 0301 	and.w	r3, r3, #1
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	d007      	beq.n	8009a1e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f042 0201 	orr.w	r2, r2, #1
 8009a1c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	681a      	ldr	r2, [r3, #0]
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009a2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	2224      	movs	r2, #36	@ 0x24
 8009a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	4a70      	ldr	r2, [pc, #448]	@ (8009c00 <HAL_I2C_IsDeviceReady+0x258>)
 8009a40:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681a      	ldr	r2, [r3, #0]
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009a50:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009a5e:	68f8      	ldr	r0, [r7, #12]
 8009a60:	f000 fa4e 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 8009a64:	4603      	mov	r3, r0
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d00d      	beq.n	8009a86 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a78:	d103      	bne.n	8009a82 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a80:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8009a82:	2303      	movs	r3, #3
 8009a84:	e0b6      	b.n	8009bf4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009a86:	897b      	ldrh	r3, [r7, #10]
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009a94:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8009a96:	f7fd ff95 	bl	80079c4 <HAL_GetTick>
 8009a9a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	695b      	ldr	r3, [r3, #20]
 8009aa2:	f003 0302 	and.w	r3, r3, #2
 8009aa6:	2b02      	cmp	r3, #2
 8009aa8:	bf0c      	ite	eq
 8009aaa:	2301      	moveq	r3, #1
 8009aac:	2300      	movne	r3, #0
 8009aae:	b2db      	uxtb	r3, r3
 8009ab0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	695b      	ldr	r3, [r3, #20]
 8009ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009abc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ac0:	bf0c      	ite	eq
 8009ac2:	2301      	moveq	r3, #1
 8009ac4:	2300      	movne	r3, #0
 8009ac6:	b2db      	uxtb	r3, r3
 8009ac8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009aca:	e025      	b.n	8009b18 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009acc:	f7fd ff7a 	bl	80079c4 <HAL_GetTick>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	1ad3      	subs	r3, r2, r3
 8009ad6:	683a      	ldr	r2, [r7, #0]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d302      	bcc.n	8009ae2 <HAL_I2C_IsDeviceReady+0x13a>
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d103      	bne.n	8009aea <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	22a0      	movs	r2, #160	@ 0xa0
 8009ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	695b      	ldr	r3, [r3, #20]
 8009af0:	f003 0302 	and.w	r3, r3, #2
 8009af4:	2b02      	cmp	r3, #2
 8009af6:	bf0c      	ite	eq
 8009af8:	2301      	moveq	r3, #1
 8009afa:	2300      	movne	r3, #0
 8009afc:	b2db      	uxtb	r3, r3
 8009afe:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	695b      	ldr	r3, [r3, #20]
 8009b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b0e:	bf0c      	ite	eq
 8009b10:	2301      	moveq	r3, #1
 8009b12:	2300      	movne	r3, #0
 8009b14:	b2db      	uxtb	r3, r3
 8009b16:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b1e:	b2db      	uxtb	r3, r3
 8009b20:	2ba0      	cmp	r3, #160	@ 0xa0
 8009b22:	d005      	beq.n	8009b30 <HAL_I2C_IsDeviceReady+0x188>
 8009b24:	7dfb      	ldrb	r3, [r7, #23]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d102      	bne.n	8009b30 <HAL_I2C_IsDeviceReady+0x188>
 8009b2a:	7dbb      	ldrb	r3, [r7, #22]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d0cd      	beq.n	8009acc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2220      	movs	r2, #32
 8009b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	695b      	ldr	r3, [r3, #20]
 8009b3e:	f003 0302 	and.w	r3, r3, #2
 8009b42:	2b02      	cmp	r3, #2
 8009b44:	d129      	bne.n	8009b9a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	681a      	ldr	r2, [r3, #0]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009b54:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009b56:	2300      	movs	r3, #0
 8009b58:	613b      	str	r3, [r7, #16]
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	695b      	ldr	r3, [r3, #20]
 8009b60:	613b      	str	r3, [r7, #16]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	699b      	ldr	r3, [r3, #24]
 8009b68:	613b      	str	r3, [r7, #16]
 8009b6a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	9300      	str	r3, [sp, #0]
 8009b70:	2319      	movs	r3, #25
 8009b72:	2201      	movs	r2, #1
 8009b74:	4921      	ldr	r1, [pc, #132]	@ (8009bfc <HAL_I2C_IsDeviceReady+0x254>)
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f000 f9c2 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d001      	beq.n	8009b86 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	e036      	b.n	8009bf4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2220      	movs	r2, #32
 8009b8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8009b96:	2300      	movs	r3, #0
 8009b98:	e02c      	b.n	8009bf4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	681a      	ldr	r2, [r3, #0]
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009ba8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009bb2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009bb4:	69fb      	ldr	r3, [r7, #28]
 8009bb6:	9300      	str	r3, [sp, #0]
 8009bb8:	2319      	movs	r3, #25
 8009bba:	2201      	movs	r2, #1
 8009bbc:	490f      	ldr	r1, [pc, #60]	@ (8009bfc <HAL_I2C_IsDeviceReady+0x254>)
 8009bbe:	68f8      	ldr	r0, [r7, #12]
 8009bc0:	f000 f99e 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d001      	beq.n	8009bce <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e012      	b.n	8009bf4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8009bce:	69bb      	ldr	r3, [r7, #24]
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8009bd4:	69ba      	ldr	r2, [r7, #24]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	f4ff af32 	bcc.w	8009a42 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2220      	movs	r2, #32
 8009be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	2200      	movs	r2, #0
 8009bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e000      	b.n	8009bf4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8009bf2:	2302      	movs	r3, #2
  }
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3720      	adds	r7, #32
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	00100002 	.word	0x00100002
 8009c00:	ffff0000 	.word	0xffff0000

08009c04 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b088      	sub	sp, #32
 8009c08:	af02      	add	r7, sp, #8
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	4608      	mov	r0, r1
 8009c0e:	4611      	mov	r1, r2
 8009c10:	461a      	mov	r2, r3
 8009c12:	4603      	mov	r3, r0
 8009c14:	817b      	strh	r3, [r7, #10]
 8009c16:	460b      	mov	r3, r1
 8009c18:	813b      	strh	r3, [r7, #8]
 8009c1a:	4613      	mov	r3, r2
 8009c1c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	681a      	ldr	r2, [r3, #0]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	6a3b      	ldr	r3, [r7, #32]
 8009c34:	2200      	movs	r2, #0
 8009c36:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009c3a:	68f8      	ldr	r0, [r7, #12]
 8009c3c:	f000 f960 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 8009c40:	4603      	mov	r3, r0
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d00d      	beq.n	8009c62 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c54:	d103      	bne.n	8009c5e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009c5e:	2303      	movs	r3, #3
 8009c60:	e05f      	b.n	8009d22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009c62:	897b      	ldrh	r3, [r7, #10]
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	461a      	mov	r2, r3
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009c70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c74:	6a3a      	ldr	r2, [r7, #32]
 8009c76:	492d      	ldr	r1, [pc, #180]	@ (8009d2c <I2C_RequestMemoryWrite+0x128>)
 8009c78:	68f8      	ldr	r0, [r7, #12]
 8009c7a:	f000 f9bb 	bl	8009ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d001      	beq.n	8009c88 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009c84:	2301      	movs	r3, #1
 8009c86:	e04c      	b.n	8009d22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c88:	2300      	movs	r3, #0
 8009c8a:	617b      	str	r3, [r7, #20]
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	695b      	ldr	r3, [r3, #20]
 8009c92:	617b      	str	r3, [r7, #20]
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	699b      	ldr	r3, [r3, #24]
 8009c9a:	617b      	str	r3, [r7, #20]
 8009c9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ca0:	6a39      	ldr	r1, [r7, #32]
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f000 fa46 	bl	800a134 <I2C_WaitOnTXEFlagUntilTimeout>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d00d      	beq.n	8009cca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cb2:	2b04      	cmp	r3, #4
 8009cb4:	d107      	bne.n	8009cc6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	681a      	ldr	r2, [r3, #0]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009cc4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e02b      	b.n	8009d22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009cca:	88fb      	ldrh	r3, [r7, #6]
 8009ccc:	2b01      	cmp	r3, #1
 8009cce:	d105      	bne.n	8009cdc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009cd0:	893b      	ldrh	r3, [r7, #8]
 8009cd2:	b2da      	uxtb	r2, r3
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	611a      	str	r2, [r3, #16]
 8009cda:	e021      	b.n	8009d20 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009cdc:	893b      	ldrh	r3, [r7, #8]
 8009cde:	0a1b      	lsrs	r3, r3, #8
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	b2da      	uxtb	r2, r3
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cec:	6a39      	ldr	r1, [r7, #32]
 8009cee:	68f8      	ldr	r0, [r7, #12]
 8009cf0:	f000 fa20 	bl	800a134 <I2C_WaitOnTXEFlagUntilTimeout>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00d      	beq.n	8009d16 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cfe:	2b04      	cmp	r3, #4
 8009d00:	d107      	bne.n	8009d12 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	681a      	ldr	r2, [r3, #0]
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e005      	b.n	8009d22 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009d16:	893b      	ldrh	r3, [r7, #8]
 8009d18:	b2da      	uxtb	r2, r3
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3718      	adds	r7, #24
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	00010002 	.word	0x00010002

08009d30 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b088      	sub	sp, #32
 8009d34:	af02      	add	r7, sp, #8
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	4608      	mov	r0, r1
 8009d3a:	4611      	mov	r1, r2
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	4603      	mov	r3, r0
 8009d40:	817b      	strh	r3, [r7, #10]
 8009d42:	460b      	mov	r3, r1
 8009d44:	813b      	strh	r3, [r7, #8]
 8009d46:	4613      	mov	r3, r2
 8009d48:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009d58:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	681a      	ldr	r2, [r3, #0]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6c:	9300      	str	r3, [sp, #0]
 8009d6e:	6a3b      	ldr	r3, [r7, #32]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009d76:	68f8      	ldr	r0, [r7, #12]
 8009d78:	f000 f8c2 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00d      	beq.n	8009d9e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d90:	d103      	bne.n	8009d9a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009d98:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009d9a:	2303      	movs	r3, #3
 8009d9c:	e0aa      	b.n	8009ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009d9e:	897b      	ldrh	r3, [r7, #10]
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	461a      	mov	r2, r3
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8009dac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db0:	6a3a      	ldr	r2, [r7, #32]
 8009db2:	4952      	ldr	r1, [pc, #328]	@ (8009efc <I2C_RequestMemoryRead+0x1cc>)
 8009db4:	68f8      	ldr	r0, [r7, #12]
 8009db6:	f000 f91d 	bl	8009ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d001      	beq.n	8009dc4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	e097      	b.n	8009ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	617b      	str	r3, [r7, #20]
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	695b      	ldr	r3, [r3, #20]
 8009dce:	617b      	str	r3, [r7, #20]
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	699b      	ldr	r3, [r3, #24]
 8009dd6:	617b      	str	r3, [r7, #20]
 8009dd8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ddc:	6a39      	ldr	r1, [r7, #32]
 8009dde:	68f8      	ldr	r0, [r7, #12]
 8009de0:	f000 f9a8 	bl	800a134 <I2C_WaitOnTXEFlagUntilTimeout>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d00d      	beq.n	8009e06 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dee:	2b04      	cmp	r3, #4
 8009df0:	d107      	bne.n	8009e02 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	681a      	ldr	r2, [r3, #0]
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009e00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009e02:	2301      	movs	r3, #1
 8009e04:	e076      	b.n	8009ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e06:	88fb      	ldrh	r3, [r7, #6]
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d105      	bne.n	8009e18 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009e0c:	893b      	ldrh	r3, [r7, #8]
 8009e0e:	b2da      	uxtb	r2, r3
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	611a      	str	r2, [r3, #16]
 8009e16:	e021      	b.n	8009e5c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009e18:	893b      	ldrh	r3, [r7, #8]
 8009e1a:	0a1b      	lsrs	r3, r3, #8
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	b2da      	uxtb	r2, r3
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e28:	6a39      	ldr	r1, [r7, #32]
 8009e2a:	68f8      	ldr	r0, [r7, #12]
 8009e2c:	f000 f982 	bl	800a134 <I2C_WaitOnTXEFlagUntilTimeout>
 8009e30:	4603      	mov	r3, r0
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d00d      	beq.n	8009e52 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e3a:	2b04      	cmp	r3, #4
 8009e3c:	d107      	bne.n	8009e4e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	681a      	ldr	r2, [r3, #0]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009e4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e050      	b.n	8009ef4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009e52:	893b      	ldrh	r3, [r7, #8]
 8009e54:	b2da      	uxtb	r2, r3
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e5e:	6a39      	ldr	r1, [r7, #32]
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f000 f967 	bl	800a134 <I2C_WaitOnTXEFlagUntilTimeout>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00d      	beq.n	8009e88 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e70:	2b04      	cmp	r3, #4
 8009e72:	d107      	bne.n	8009e84 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009e82:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009e84:	2301      	movs	r3, #1
 8009e86:	e035      	b.n	8009ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	681a      	ldr	r2, [r3, #0]
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e96:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9a:	9300      	str	r3, [sp, #0]
 8009e9c:	6a3b      	ldr	r3, [r7, #32]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8009ea4:	68f8      	ldr	r0, [r7, #12]
 8009ea6:	f000 f82b 	bl	8009f00 <I2C_WaitOnFlagUntilTimeout>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d00d      	beq.n	8009ecc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ebe:	d103      	bne.n	8009ec8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ec6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8009ec8:	2303      	movs	r3, #3
 8009eca:	e013      	b.n	8009ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009ecc:	897b      	ldrh	r3, [r7, #10]
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	f043 0301 	orr.w	r3, r3, #1
 8009ed4:	b2da      	uxtb	r2, r3
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ede:	6a3a      	ldr	r2, [r7, #32]
 8009ee0:	4906      	ldr	r1, [pc, #24]	@ (8009efc <I2C_RequestMemoryRead+0x1cc>)
 8009ee2:	68f8      	ldr	r0, [r7, #12]
 8009ee4:	f000 f886 	bl	8009ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d001      	beq.n	8009ef2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	e000      	b.n	8009ef4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8009ef2:	2300      	movs	r3, #0
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3718      	adds	r7, #24
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}
 8009efc:	00010002 	.word	0x00010002

08009f00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b084      	sub	sp, #16
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	60f8      	str	r0, [r7, #12]
 8009f08:	60b9      	str	r1, [r7, #8]
 8009f0a:	603b      	str	r3, [r7, #0]
 8009f0c:	4613      	mov	r3, r2
 8009f0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f10:	e048      	b.n	8009fa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f18:	d044      	beq.n	8009fa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f1a:	f7fd fd53 	bl	80079c4 <HAL_GetTick>
 8009f1e:	4602      	mov	r2, r0
 8009f20:	69bb      	ldr	r3, [r7, #24]
 8009f22:	1ad3      	subs	r3, r2, r3
 8009f24:	683a      	ldr	r2, [r7, #0]
 8009f26:	429a      	cmp	r2, r3
 8009f28:	d302      	bcc.n	8009f30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d139      	bne.n	8009fa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	0c1b      	lsrs	r3, r3, #16
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	d10d      	bne.n	8009f56 <I2C_WaitOnFlagUntilTimeout+0x56>
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	695b      	ldr	r3, [r3, #20]
 8009f40:	43da      	mvns	r2, r3
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	4013      	ands	r3, r2
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	bf0c      	ite	eq
 8009f4c:	2301      	moveq	r3, #1
 8009f4e:	2300      	movne	r3, #0
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	461a      	mov	r2, r3
 8009f54:	e00c      	b.n	8009f70 <I2C_WaitOnFlagUntilTimeout+0x70>
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	699b      	ldr	r3, [r3, #24]
 8009f5c:	43da      	mvns	r2, r3
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	4013      	ands	r3, r2
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	bf0c      	ite	eq
 8009f68:	2301      	moveq	r3, #1
 8009f6a:	2300      	movne	r3, #0
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	461a      	mov	r2, r3
 8009f70:	79fb      	ldrb	r3, [r7, #7]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d116      	bne.n	8009fa4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2220      	movs	r2, #32
 8009f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2200      	movs	r2, #0
 8009f88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f90:	f043 0220 	orr.w	r2, r3, #32
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	e023      	b.n	8009fec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	0c1b      	lsrs	r3, r3, #16
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d10d      	bne.n	8009fca <I2C_WaitOnFlagUntilTimeout+0xca>
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	695b      	ldr	r3, [r3, #20]
 8009fb4:	43da      	mvns	r2, r3
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	4013      	ands	r3, r2
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	bf0c      	ite	eq
 8009fc0:	2301      	moveq	r3, #1
 8009fc2:	2300      	movne	r3, #0
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	e00c      	b.n	8009fe4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	699b      	ldr	r3, [r3, #24]
 8009fd0:	43da      	mvns	r2, r3
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	4013      	ands	r3, r2
 8009fd6:	b29b      	uxth	r3, r3
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	bf0c      	ite	eq
 8009fdc:	2301      	moveq	r3, #1
 8009fde:	2300      	movne	r3, #0
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	79fb      	ldrb	r3, [r7, #7]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d093      	beq.n	8009f12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009fea:	2300      	movs	r3, #0
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3710      	adds	r7, #16
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b084      	sub	sp, #16
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	607a      	str	r2, [r7, #4]
 800a000:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a002:	e071      	b.n	800a0e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	695b      	ldr	r3, [r3, #20]
 800a00a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a00e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a012:	d123      	bne.n	800a05c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	681a      	ldr	r2, [r3, #0]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a022:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a02c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2200      	movs	r2, #0
 800a032:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2220      	movs	r2, #32
 800a038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2200      	movs	r2, #0
 800a040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a048:	f043 0204 	orr.w	r2, r3, #4
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2200      	movs	r2, #0
 800a054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800a058:	2301      	movs	r3, #1
 800a05a:	e067      	b.n	800a12c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a062:	d041      	beq.n	800a0e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a064:	f7fd fcae 	bl	80079c4 <HAL_GetTick>
 800a068:	4602      	mov	r2, r0
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	1ad3      	subs	r3, r2, r3
 800a06e:	687a      	ldr	r2, [r7, #4]
 800a070:	429a      	cmp	r2, r3
 800a072:	d302      	bcc.n	800a07a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d136      	bne.n	800a0e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	0c1b      	lsrs	r3, r3, #16
 800a07e:	b2db      	uxtb	r3, r3
 800a080:	2b01      	cmp	r3, #1
 800a082:	d10c      	bne.n	800a09e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	695b      	ldr	r3, [r3, #20]
 800a08a:	43da      	mvns	r2, r3
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	4013      	ands	r3, r2
 800a090:	b29b      	uxth	r3, r3
 800a092:	2b00      	cmp	r3, #0
 800a094:	bf14      	ite	ne
 800a096:	2301      	movne	r3, #1
 800a098:	2300      	moveq	r3, #0
 800a09a:	b2db      	uxtb	r3, r3
 800a09c:	e00b      	b.n	800a0b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	699b      	ldr	r3, [r3, #24]
 800a0a4:	43da      	mvns	r2, r3
 800a0a6:	68bb      	ldr	r3, [r7, #8]
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	bf14      	ite	ne
 800a0b0:	2301      	movne	r3, #1
 800a0b2:	2300      	moveq	r3, #0
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d016      	beq.n	800a0e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2220      	movs	r2, #32
 800a0c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0d4:	f043 0220 	orr.w	r2, r3, #32
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e021      	b.n	800a12c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	0c1b      	lsrs	r3, r3, #16
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	2b01      	cmp	r3, #1
 800a0f0:	d10c      	bne.n	800a10c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	695b      	ldr	r3, [r3, #20]
 800a0f8:	43da      	mvns	r2, r3
 800a0fa:	68bb      	ldr	r3, [r7, #8]
 800a0fc:	4013      	ands	r3, r2
 800a0fe:	b29b      	uxth	r3, r3
 800a100:	2b00      	cmp	r3, #0
 800a102:	bf14      	ite	ne
 800a104:	2301      	movne	r3, #1
 800a106:	2300      	moveq	r3, #0
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	e00b      	b.n	800a124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	699b      	ldr	r3, [r3, #24]
 800a112:	43da      	mvns	r2, r3
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	4013      	ands	r3, r2
 800a118:	b29b      	uxth	r3, r3
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	bf14      	ite	ne
 800a11e:	2301      	movne	r3, #1
 800a120:	2300      	moveq	r3, #0
 800a122:	b2db      	uxtb	r3, r3
 800a124:	2b00      	cmp	r3, #0
 800a126:	f47f af6d 	bne.w	800a004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800a12a:	2300      	movs	r3, #0
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3710      	adds	r7, #16
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	60b9      	str	r1, [r7, #8]
 800a13e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a140:	e034      	b.n	800a1ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a142:	68f8      	ldr	r0, [r7, #12]
 800a144:	f000 f8e3 	bl	800a30e <I2C_IsAcknowledgeFailed>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d001      	beq.n	800a152 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a14e:	2301      	movs	r3, #1
 800a150:	e034      	b.n	800a1bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a158:	d028      	beq.n	800a1ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a15a:	f7fd fc33 	bl	80079c4 <HAL_GetTick>
 800a15e:	4602      	mov	r2, r0
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	1ad3      	subs	r3, r2, r3
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	429a      	cmp	r2, r3
 800a168:	d302      	bcc.n	800a170 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d11d      	bne.n	800a1ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	695b      	ldr	r3, [r3, #20]
 800a176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a17a:	2b80      	cmp	r3, #128	@ 0x80
 800a17c:	d016      	beq.n	800a1ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2200      	movs	r2, #0
 800a182:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	2220      	movs	r2, #32
 800a188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2200      	movs	r2, #0
 800a190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a198:	f043 0220 	orr.w	r2, r3, #32
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	e007      	b.n	800a1bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	695b      	ldr	r3, [r3, #20]
 800a1b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1b6:	2b80      	cmp	r3, #128	@ 0x80
 800a1b8:	d1c3      	bne.n	800a142 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a1ba:	2300      	movs	r3, #0
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3710      	adds	r7, #16
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	60f8      	str	r0, [r7, #12]
 800a1cc:	60b9      	str	r1, [r7, #8]
 800a1ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a1d0:	e034      	b.n	800a23c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a1d2:	68f8      	ldr	r0, [r7, #12]
 800a1d4:	f000 f89b 	bl	800a30e <I2C_IsAcknowledgeFailed>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d001      	beq.n	800a1e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e034      	b.n	800a24c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1e2:	68bb      	ldr	r3, [r7, #8]
 800a1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e8:	d028      	beq.n	800a23c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1ea:	f7fd fbeb 	bl	80079c4 <HAL_GetTick>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	1ad3      	subs	r3, r2, r3
 800a1f4:	68ba      	ldr	r2, [r7, #8]
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	d302      	bcc.n	800a200 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d11d      	bne.n	800a23c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	695b      	ldr	r3, [r3, #20]
 800a206:	f003 0304 	and.w	r3, r3, #4
 800a20a:	2b04      	cmp	r3, #4
 800a20c:	d016      	beq.n	800a23c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2200      	movs	r2, #0
 800a212:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2220      	movs	r2, #32
 800a218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2200      	movs	r2, #0
 800a220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a228:	f043 0220 	orr.w	r2, r3, #32
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	2200      	movs	r2, #0
 800a234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800a238:	2301      	movs	r3, #1
 800a23a:	e007      	b.n	800a24c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	695b      	ldr	r3, [r3, #20]
 800a242:	f003 0304 	and.w	r3, r3, #4
 800a246:	2b04      	cmp	r3, #4
 800a248:	d1c3      	bne.n	800a1d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a24a:	2300      	movs	r3, #0
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3710      	adds	r7, #16
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b084      	sub	sp, #16
 800a258:	af00      	add	r7, sp, #0
 800a25a:	60f8      	str	r0, [r7, #12]
 800a25c:	60b9      	str	r1, [r7, #8]
 800a25e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a260:	e049      	b.n	800a2f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	695b      	ldr	r3, [r3, #20]
 800a268:	f003 0310 	and.w	r3, r3, #16
 800a26c:	2b10      	cmp	r3, #16
 800a26e:	d119      	bne.n	800a2a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f06f 0210 	mvn.w	r2, #16
 800a278:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2200      	movs	r2, #0
 800a27e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	2220      	movs	r2, #32
 800a284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2200      	movs	r2, #0
 800a28c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	2200      	movs	r2, #0
 800a29c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	e030      	b.n	800a306 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2a4:	f7fd fb8e 	bl	80079c4 <HAL_GetTick>
 800a2a8:	4602      	mov	r2, r0
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	1ad3      	subs	r3, r2, r3
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d302      	bcc.n	800a2ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d11d      	bne.n	800a2f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	695b      	ldr	r3, [r3, #20]
 800a2c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2c4:	2b40      	cmp	r3, #64	@ 0x40
 800a2c6:	d016      	beq.n	800a2f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2220      	movs	r2, #32
 800a2d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2e2:	f043 0220 	orr.w	r2, r3, #32
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e007      	b.n	800a306 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	695b      	ldr	r3, [r3, #20]
 800a2fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a300:	2b40      	cmp	r3, #64	@ 0x40
 800a302:	d1ae      	bne.n	800a262 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a304:	2300      	movs	r3, #0
}
 800a306:	4618      	mov	r0, r3
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}

0800a30e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a30e:	b480      	push	{r7}
 800a310:	b083      	sub	sp, #12
 800a312:	af00      	add	r7, sp, #0
 800a314:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	695b      	ldr	r3, [r3, #20]
 800a31c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a320:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a324:	d11b      	bne.n	800a35e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a32e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2200      	movs	r2, #0
 800a334:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2220      	movs	r2, #32
 800a33a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2200      	movs	r2, #0
 800a342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a34a:	f043 0204 	orr.w	r2, r3, #4
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	2200      	movs	r2, #0
 800a356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800a35a:	2301      	movs	r3, #1
 800a35c:	e000      	b.n	800a360 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a35e:	2300      	movs	r3, #0
}
 800a360:	4618      	mov	r0, r3
 800a362:	370c      	adds	r7, #12
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b086      	sub	sp, #24
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d101      	bne.n	800a37e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a37a:	2301      	movs	r3, #1
 800a37c:	e267      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f003 0301 	and.w	r3, r3, #1
 800a386:	2b00      	cmp	r3, #0
 800a388:	d075      	beq.n	800a476 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a38a:	4b88      	ldr	r3, [pc, #544]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a38c:	689b      	ldr	r3, [r3, #8]
 800a38e:	f003 030c 	and.w	r3, r3, #12
 800a392:	2b04      	cmp	r3, #4
 800a394:	d00c      	beq.n	800a3b0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a396:	4b85      	ldr	r3, [pc, #532]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a39e:	2b08      	cmp	r3, #8
 800a3a0:	d112      	bne.n	800a3c8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a3a2:	4b82      	ldr	r3, [pc, #520]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a3aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a3ae:	d10b      	bne.n	800a3c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a3b0:	4b7e      	ldr	r3, [pc, #504]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d05b      	beq.n	800a474 <HAL_RCC_OscConfig+0x108>
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d157      	bne.n	800a474 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e242      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3d0:	d106      	bne.n	800a3e0 <HAL_RCC_OscConfig+0x74>
 800a3d2:	4b76      	ldr	r3, [pc, #472]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a75      	ldr	r2, [pc, #468]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a3d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a3dc:	6013      	str	r3, [r2, #0]
 800a3de:	e01d      	b.n	800a41c <HAL_RCC_OscConfig+0xb0>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a3e8:	d10c      	bne.n	800a404 <HAL_RCC_OscConfig+0x98>
 800a3ea:	4b70      	ldr	r3, [pc, #448]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a6f      	ldr	r2, [pc, #444]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a3f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a3f4:	6013      	str	r3, [r2, #0]
 800a3f6:	4b6d      	ldr	r3, [pc, #436]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	4a6c      	ldr	r2, [pc, #432]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a3fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a400:	6013      	str	r3, [r2, #0]
 800a402:	e00b      	b.n	800a41c <HAL_RCC_OscConfig+0xb0>
 800a404:	4b69      	ldr	r3, [pc, #420]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	4a68      	ldr	r2, [pc, #416]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a40a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a40e:	6013      	str	r3, [r2, #0]
 800a410:	4b66      	ldr	r3, [pc, #408]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a65      	ldr	r2, [pc, #404]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a416:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a41a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d013      	beq.n	800a44c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a424:	f7fd face 	bl	80079c4 <HAL_GetTick>
 800a428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a42a:	e008      	b.n	800a43e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a42c:	f7fd faca 	bl	80079c4 <HAL_GetTick>
 800a430:	4602      	mov	r2, r0
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	1ad3      	subs	r3, r2, r3
 800a436:	2b64      	cmp	r3, #100	@ 0x64
 800a438:	d901      	bls.n	800a43e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a43a:	2303      	movs	r3, #3
 800a43c:	e207      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a43e:	4b5b      	ldr	r3, [pc, #364]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a446:	2b00      	cmp	r3, #0
 800a448:	d0f0      	beq.n	800a42c <HAL_RCC_OscConfig+0xc0>
 800a44a:	e014      	b.n	800a476 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a44c:	f7fd faba 	bl	80079c4 <HAL_GetTick>
 800a450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a452:	e008      	b.n	800a466 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a454:	f7fd fab6 	bl	80079c4 <HAL_GetTick>
 800a458:	4602      	mov	r2, r0
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	1ad3      	subs	r3, r2, r3
 800a45e:	2b64      	cmp	r3, #100	@ 0x64
 800a460:	d901      	bls.n	800a466 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a462:	2303      	movs	r3, #3
 800a464:	e1f3      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a466:	4b51      	ldr	r3, [pc, #324]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d1f0      	bne.n	800a454 <HAL_RCC_OscConfig+0xe8>
 800a472:	e000      	b.n	800a476 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a474:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f003 0302 	and.w	r3, r3, #2
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d063      	beq.n	800a54a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a482:	4b4a      	ldr	r3, [pc, #296]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	f003 030c 	and.w	r3, r3, #12
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d00b      	beq.n	800a4a6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a48e:	4b47      	ldr	r3, [pc, #284]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a496:	2b08      	cmp	r3, #8
 800a498:	d11c      	bne.n	800a4d4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a49a:	4b44      	ldr	r3, [pc, #272]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d116      	bne.n	800a4d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a4a6:	4b41      	ldr	r3, [pc, #260]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f003 0302 	and.w	r3, r3, #2
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d005      	beq.n	800a4be <HAL_RCC_OscConfig+0x152>
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	68db      	ldr	r3, [r3, #12]
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d001      	beq.n	800a4be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	e1c7      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a4be:	4b3b      	ldr	r3, [pc, #236]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	691b      	ldr	r3, [r3, #16]
 800a4ca:	00db      	lsls	r3, r3, #3
 800a4cc:	4937      	ldr	r1, [pc, #220]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a4d2:	e03a      	b.n	800a54a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	68db      	ldr	r3, [r3, #12]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d020      	beq.n	800a51e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a4dc:	4b34      	ldr	r3, [pc, #208]	@ (800a5b0 <HAL_RCC_OscConfig+0x244>)
 800a4de:	2201      	movs	r2, #1
 800a4e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4e2:	f7fd fa6f 	bl	80079c4 <HAL_GetTick>
 800a4e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a4e8:	e008      	b.n	800a4fc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4ea:	f7fd fa6b 	bl	80079c4 <HAL_GetTick>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	1ad3      	subs	r3, r2, r3
 800a4f4:	2b02      	cmp	r3, #2
 800a4f6:	d901      	bls.n	800a4fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a4f8:	2303      	movs	r3, #3
 800a4fa:	e1a8      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a4fc:	4b2b      	ldr	r3, [pc, #172]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f003 0302 	and.w	r3, r3, #2
 800a504:	2b00      	cmp	r3, #0
 800a506:	d0f0      	beq.n	800a4ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a508:	4b28      	ldr	r3, [pc, #160]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	691b      	ldr	r3, [r3, #16]
 800a514:	00db      	lsls	r3, r3, #3
 800a516:	4925      	ldr	r1, [pc, #148]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a518:	4313      	orrs	r3, r2
 800a51a:	600b      	str	r3, [r1, #0]
 800a51c:	e015      	b.n	800a54a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a51e:	4b24      	ldr	r3, [pc, #144]	@ (800a5b0 <HAL_RCC_OscConfig+0x244>)
 800a520:	2200      	movs	r2, #0
 800a522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a524:	f7fd fa4e 	bl	80079c4 <HAL_GetTick>
 800a528:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a52a:	e008      	b.n	800a53e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a52c:	f7fd fa4a 	bl	80079c4 <HAL_GetTick>
 800a530:	4602      	mov	r2, r0
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	1ad3      	subs	r3, r2, r3
 800a536:	2b02      	cmp	r3, #2
 800a538:	d901      	bls.n	800a53e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a53a:	2303      	movs	r3, #3
 800a53c:	e187      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a53e:	4b1b      	ldr	r3, [pc, #108]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f003 0302 	and.w	r3, r3, #2
 800a546:	2b00      	cmp	r3, #0
 800a548:	d1f0      	bne.n	800a52c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f003 0308 	and.w	r3, r3, #8
 800a552:	2b00      	cmp	r3, #0
 800a554:	d036      	beq.n	800a5c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	695b      	ldr	r3, [r3, #20]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d016      	beq.n	800a58c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a55e:	4b15      	ldr	r3, [pc, #84]	@ (800a5b4 <HAL_RCC_OscConfig+0x248>)
 800a560:	2201      	movs	r2, #1
 800a562:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a564:	f7fd fa2e 	bl	80079c4 <HAL_GetTick>
 800a568:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a56a:	e008      	b.n	800a57e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a56c:	f7fd fa2a 	bl	80079c4 <HAL_GetTick>
 800a570:	4602      	mov	r2, r0
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	1ad3      	subs	r3, r2, r3
 800a576:	2b02      	cmp	r3, #2
 800a578:	d901      	bls.n	800a57e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a57a:	2303      	movs	r3, #3
 800a57c:	e167      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a57e:	4b0b      	ldr	r3, [pc, #44]	@ (800a5ac <HAL_RCC_OscConfig+0x240>)
 800a580:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a582:	f003 0302 	and.w	r3, r3, #2
 800a586:	2b00      	cmp	r3, #0
 800a588:	d0f0      	beq.n	800a56c <HAL_RCC_OscConfig+0x200>
 800a58a:	e01b      	b.n	800a5c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a58c:	4b09      	ldr	r3, [pc, #36]	@ (800a5b4 <HAL_RCC_OscConfig+0x248>)
 800a58e:	2200      	movs	r2, #0
 800a590:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a592:	f7fd fa17 	bl	80079c4 <HAL_GetTick>
 800a596:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a598:	e00e      	b.n	800a5b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a59a:	f7fd fa13 	bl	80079c4 <HAL_GetTick>
 800a59e:	4602      	mov	r2, r0
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	1ad3      	subs	r3, r2, r3
 800a5a4:	2b02      	cmp	r3, #2
 800a5a6:	d907      	bls.n	800a5b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a5a8:	2303      	movs	r3, #3
 800a5aa:	e150      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
 800a5ac:	40023800 	.word	0x40023800
 800a5b0:	42470000 	.word	0x42470000
 800a5b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a5b8:	4b88      	ldr	r3, [pc, #544]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a5ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a5bc:	f003 0302 	and.w	r3, r3, #2
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d1ea      	bne.n	800a59a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f003 0304 	and.w	r3, r3, #4
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	f000 8097 	beq.w	800a700 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a5d6:	4b81      	ldr	r3, [pc, #516]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a5d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d10f      	bne.n	800a602 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	60bb      	str	r3, [r7, #8]
 800a5e6:	4b7d      	ldr	r3, [pc, #500]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a5e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5ea:	4a7c      	ldr	r2, [pc, #496]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a5ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5f0:	6413      	str	r3, [r2, #64]	@ 0x40
 800a5f2:	4b7a      	ldr	r3, [pc, #488]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a5f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a5fa:	60bb      	str	r3, [r7, #8]
 800a5fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a5fe:	2301      	movs	r3, #1
 800a600:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a602:	4b77      	ldr	r3, [pc, #476]	@ (800a7e0 <HAL_RCC_OscConfig+0x474>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d118      	bne.n	800a640 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a60e:	4b74      	ldr	r3, [pc, #464]	@ (800a7e0 <HAL_RCC_OscConfig+0x474>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a73      	ldr	r2, [pc, #460]	@ (800a7e0 <HAL_RCC_OscConfig+0x474>)
 800a614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a61a:	f7fd f9d3 	bl	80079c4 <HAL_GetTick>
 800a61e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a620:	e008      	b.n	800a634 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a622:	f7fd f9cf 	bl	80079c4 <HAL_GetTick>
 800a626:	4602      	mov	r2, r0
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	1ad3      	subs	r3, r2, r3
 800a62c:	2b02      	cmp	r3, #2
 800a62e:	d901      	bls.n	800a634 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a630:	2303      	movs	r3, #3
 800a632:	e10c      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a634:	4b6a      	ldr	r3, [pc, #424]	@ (800a7e0 <HAL_RCC_OscConfig+0x474>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d0f0      	beq.n	800a622 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	2b01      	cmp	r3, #1
 800a646:	d106      	bne.n	800a656 <HAL_RCC_OscConfig+0x2ea>
 800a648:	4b64      	ldr	r3, [pc, #400]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a64a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a64c:	4a63      	ldr	r2, [pc, #396]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a64e:	f043 0301 	orr.w	r3, r3, #1
 800a652:	6713      	str	r3, [r2, #112]	@ 0x70
 800a654:	e01c      	b.n	800a690 <HAL_RCC_OscConfig+0x324>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	2b05      	cmp	r3, #5
 800a65c:	d10c      	bne.n	800a678 <HAL_RCC_OscConfig+0x30c>
 800a65e:	4b5f      	ldr	r3, [pc, #380]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a662:	4a5e      	ldr	r2, [pc, #376]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a664:	f043 0304 	orr.w	r3, r3, #4
 800a668:	6713      	str	r3, [r2, #112]	@ 0x70
 800a66a:	4b5c      	ldr	r3, [pc, #368]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a66c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a66e:	4a5b      	ldr	r2, [pc, #364]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a670:	f043 0301 	orr.w	r3, r3, #1
 800a674:	6713      	str	r3, [r2, #112]	@ 0x70
 800a676:	e00b      	b.n	800a690 <HAL_RCC_OscConfig+0x324>
 800a678:	4b58      	ldr	r3, [pc, #352]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a67a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a67c:	4a57      	ldr	r2, [pc, #348]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a67e:	f023 0301 	bic.w	r3, r3, #1
 800a682:	6713      	str	r3, [r2, #112]	@ 0x70
 800a684:	4b55      	ldr	r3, [pc, #340]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a688:	4a54      	ldr	r2, [pc, #336]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a68a:	f023 0304 	bic.w	r3, r3, #4
 800a68e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	689b      	ldr	r3, [r3, #8]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d015      	beq.n	800a6c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a698:	f7fd f994 	bl	80079c4 <HAL_GetTick>
 800a69c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a69e:	e00a      	b.n	800a6b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6a0:	f7fd f990 	bl	80079c4 <HAL_GetTick>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	1ad3      	subs	r3, r2, r3
 800a6aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6ae:	4293      	cmp	r3, r2
 800a6b0:	d901      	bls.n	800a6b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a6b2:	2303      	movs	r3, #3
 800a6b4:	e0cb      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a6b6:	4b49      	ldr	r3, [pc, #292]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a6b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6ba:	f003 0302 	and.w	r3, r3, #2
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d0ee      	beq.n	800a6a0 <HAL_RCC_OscConfig+0x334>
 800a6c2:	e014      	b.n	800a6ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a6c4:	f7fd f97e 	bl	80079c4 <HAL_GetTick>
 800a6c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a6ca:	e00a      	b.n	800a6e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a6cc:	f7fd f97a 	bl	80079c4 <HAL_GetTick>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	693b      	ldr	r3, [r7, #16]
 800a6d4:	1ad3      	subs	r3, r2, r3
 800a6d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d901      	bls.n	800a6e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	e0b5      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a6e2:	4b3e      	ldr	r3, [pc, #248]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a6e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a6e6:	f003 0302 	and.w	r3, r3, #2
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d1ee      	bne.n	800a6cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a6ee:	7dfb      	ldrb	r3, [r7, #23]
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d105      	bne.n	800a700 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a6f4:	4b39      	ldr	r3, [pc, #228]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a6f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6f8:	4a38      	ldr	r2, [pc, #224]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a6fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a6fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	699b      	ldr	r3, [r3, #24]
 800a704:	2b00      	cmp	r3, #0
 800a706:	f000 80a1 	beq.w	800a84c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a70a:	4b34      	ldr	r3, [pc, #208]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a70c:	689b      	ldr	r3, [r3, #8]
 800a70e:	f003 030c 	and.w	r3, r3, #12
 800a712:	2b08      	cmp	r3, #8
 800a714:	d05c      	beq.n	800a7d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	699b      	ldr	r3, [r3, #24]
 800a71a:	2b02      	cmp	r3, #2
 800a71c:	d141      	bne.n	800a7a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a71e:	4b31      	ldr	r3, [pc, #196]	@ (800a7e4 <HAL_RCC_OscConfig+0x478>)
 800a720:	2200      	movs	r2, #0
 800a722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a724:	f7fd f94e 	bl	80079c4 <HAL_GetTick>
 800a728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a72a:	e008      	b.n	800a73e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a72c:	f7fd f94a 	bl	80079c4 <HAL_GetTick>
 800a730:	4602      	mov	r2, r0
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	1ad3      	subs	r3, r2, r3
 800a736:	2b02      	cmp	r3, #2
 800a738:	d901      	bls.n	800a73e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a73a:	2303      	movs	r3, #3
 800a73c:	e087      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a73e:	4b27      	ldr	r3, [pc, #156]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a746:	2b00      	cmp	r3, #0
 800a748:	d1f0      	bne.n	800a72c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	69da      	ldr	r2, [r3, #28]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	6a1b      	ldr	r3, [r3, #32]
 800a752:	431a      	orrs	r2, r3
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a758:	019b      	lsls	r3, r3, #6
 800a75a:	431a      	orrs	r2, r3
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a760:	085b      	lsrs	r3, r3, #1
 800a762:	3b01      	subs	r3, #1
 800a764:	041b      	lsls	r3, r3, #16
 800a766:	431a      	orrs	r2, r3
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a76c:	061b      	lsls	r3, r3, #24
 800a76e:	491b      	ldr	r1, [pc, #108]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a770:	4313      	orrs	r3, r2
 800a772:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a774:	4b1b      	ldr	r3, [pc, #108]	@ (800a7e4 <HAL_RCC_OscConfig+0x478>)
 800a776:	2201      	movs	r2, #1
 800a778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a77a:	f7fd f923 	bl	80079c4 <HAL_GetTick>
 800a77e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a780:	e008      	b.n	800a794 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a782:	f7fd f91f 	bl	80079c4 <HAL_GetTick>
 800a786:	4602      	mov	r2, r0
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	1ad3      	subs	r3, r2, r3
 800a78c:	2b02      	cmp	r3, #2
 800a78e:	d901      	bls.n	800a794 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a790:	2303      	movs	r3, #3
 800a792:	e05c      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a794:	4b11      	ldr	r3, [pc, #68]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d0f0      	beq.n	800a782 <HAL_RCC_OscConfig+0x416>
 800a7a0:	e054      	b.n	800a84c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a7a2:	4b10      	ldr	r3, [pc, #64]	@ (800a7e4 <HAL_RCC_OscConfig+0x478>)
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a7a8:	f7fd f90c 	bl	80079c4 <HAL_GetTick>
 800a7ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a7ae:	e008      	b.n	800a7c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a7b0:	f7fd f908 	bl	80079c4 <HAL_GetTick>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	1ad3      	subs	r3, r2, r3
 800a7ba:	2b02      	cmp	r3, #2
 800a7bc:	d901      	bls.n	800a7c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a7be:	2303      	movs	r3, #3
 800a7c0:	e045      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a7c2:	4b06      	ldr	r3, [pc, #24]	@ (800a7dc <HAL_RCC_OscConfig+0x470>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d1f0      	bne.n	800a7b0 <HAL_RCC_OscConfig+0x444>
 800a7ce:	e03d      	b.n	800a84c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	699b      	ldr	r3, [r3, #24]
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d107      	bne.n	800a7e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	e038      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
 800a7dc:	40023800 	.word	0x40023800
 800a7e0:	40007000 	.word	0x40007000
 800a7e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a7e8:	4b1b      	ldr	r3, [pc, #108]	@ (800a858 <HAL_RCC_OscConfig+0x4ec>)
 800a7ea:	685b      	ldr	r3, [r3, #4]
 800a7ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	699b      	ldr	r3, [r3, #24]
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d028      	beq.n	800a848 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a800:	429a      	cmp	r2, r3
 800a802:	d121      	bne.n	800a848 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a80e:	429a      	cmp	r2, r3
 800a810:	d11a      	bne.n	800a848 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a812:	68fa      	ldr	r2, [r7, #12]
 800a814:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a818:	4013      	ands	r3, r2
 800a81a:	687a      	ldr	r2, [r7, #4]
 800a81c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a81e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a820:	4293      	cmp	r3, r2
 800a822:	d111      	bne.n	800a848 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a82e:	085b      	lsrs	r3, r3, #1
 800a830:	3b01      	subs	r3, #1
 800a832:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a834:	429a      	cmp	r2, r3
 800a836:	d107      	bne.n	800a848 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a842:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a844:	429a      	cmp	r2, r3
 800a846:	d001      	beq.n	800a84c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a848:	2301      	movs	r3, #1
 800a84a:	e000      	b.n	800a84e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a84c:	2300      	movs	r3, #0
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3718      	adds	r7, #24
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
 800a856:	bf00      	nop
 800a858:	40023800 	.word	0x40023800

0800a85c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b084      	sub	sp, #16
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
 800a864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d101      	bne.n	800a870 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a86c:	2301      	movs	r3, #1
 800a86e:	e0cc      	b.n	800aa0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a870:	4b68      	ldr	r3, [pc, #416]	@ (800aa14 <HAL_RCC_ClockConfig+0x1b8>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f003 0307 	and.w	r3, r3, #7
 800a878:	683a      	ldr	r2, [r7, #0]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d90c      	bls.n	800a898 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a87e:	4b65      	ldr	r3, [pc, #404]	@ (800aa14 <HAL_RCC_ClockConfig+0x1b8>)
 800a880:	683a      	ldr	r2, [r7, #0]
 800a882:	b2d2      	uxtb	r2, r2
 800a884:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a886:	4b63      	ldr	r3, [pc, #396]	@ (800aa14 <HAL_RCC_ClockConfig+0x1b8>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f003 0307 	and.w	r3, r3, #7
 800a88e:	683a      	ldr	r2, [r7, #0]
 800a890:	429a      	cmp	r2, r3
 800a892:	d001      	beq.n	800a898 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a894:	2301      	movs	r3, #1
 800a896:	e0b8      	b.n	800aa0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f003 0302 	and.w	r3, r3, #2
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d020      	beq.n	800a8e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f003 0304 	and.w	r3, r3, #4
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d005      	beq.n	800a8bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a8b0:	4b59      	ldr	r3, [pc, #356]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	4a58      	ldr	r2, [pc, #352]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a8b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800a8ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f003 0308 	and.w	r3, r3, #8
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d005      	beq.n	800a8d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a8c8:	4b53      	ldr	r3, [pc, #332]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a8ca:	689b      	ldr	r3, [r3, #8]
 800a8cc:	4a52      	ldr	r2, [pc, #328]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a8ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800a8d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a8d4:	4b50      	ldr	r3, [pc, #320]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	689b      	ldr	r3, [r3, #8]
 800a8e0:	494d      	ldr	r1, [pc, #308]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	f003 0301 	and.w	r3, r3, #1
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d044      	beq.n	800a97c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	685b      	ldr	r3, [r3, #4]
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d107      	bne.n	800a90a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a8fa:	4b47      	ldr	r3, [pc, #284]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a902:	2b00      	cmp	r3, #0
 800a904:	d119      	bne.n	800a93a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a906:	2301      	movs	r3, #1
 800a908:	e07f      	b.n	800aa0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	685b      	ldr	r3, [r3, #4]
 800a90e:	2b02      	cmp	r3, #2
 800a910:	d003      	beq.n	800a91a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a916:	2b03      	cmp	r3, #3
 800a918:	d107      	bne.n	800a92a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a91a:	4b3f      	ldr	r3, [pc, #252]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a922:	2b00      	cmp	r3, #0
 800a924:	d109      	bne.n	800a93a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a926:	2301      	movs	r3, #1
 800a928:	e06f      	b.n	800aa0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a92a:	4b3b      	ldr	r3, [pc, #236]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f003 0302 	and.w	r3, r3, #2
 800a932:	2b00      	cmp	r3, #0
 800a934:	d101      	bne.n	800a93a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a936:	2301      	movs	r3, #1
 800a938:	e067      	b.n	800aa0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a93a:	4b37      	ldr	r3, [pc, #220]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a93c:	689b      	ldr	r3, [r3, #8]
 800a93e:	f023 0203 	bic.w	r2, r3, #3
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	4934      	ldr	r1, [pc, #208]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a948:	4313      	orrs	r3, r2
 800a94a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a94c:	f7fd f83a 	bl	80079c4 <HAL_GetTick>
 800a950:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a952:	e00a      	b.n	800a96a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a954:	f7fd f836 	bl	80079c4 <HAL_GetTick>
 800a958:	4602      	mov	r2, r0
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	1ad3      	subs	r3, r2, r3
 800a95e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a962:	4293      	cmp	r3, r2
 800a964:	d901      	bls.n	800a96a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a966:	2303      	movs	r3, #3
 800a968:	e04f      	b.n	800aa0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a96a:	4b2b      	ldr	r3, [pc, #172]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a96c:	689b      	ldr	r3, [r3, #8]
 800a96e:	f003 020c 	and.w	r2, r3, #12
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	009b      	lsls	r3, r3, #2
 800a978:	429a      	cmp	r2, r3
 800a97a:	d1eb      	bne.n	800a954 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a97c:	4b25      	ldr	r3, [pc, #148]	@ (800aa14 <HAL_RCC_ClockConfig+0x1b8>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f003 0307 	and.w	r3, r3, #7
 800a984:	683a      	ldr	r2, [r7, #0]
 800a986:	429a      	cmp	r2, r3
 800a988:	d20c      	bcs.n	800a9a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a98a:	4b22      	ldr	r3, [pc, #136]	@ (800aa14 <HAL_RCC_ClockConfig+0x1b8>)
 800a98c:	683a      	ldr	r2, [r7, #0]
 800a98e:	b2d2      	uxtb	r2, r2
 800a990:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a992:	4b20      	ldr	r3, [pc, #128]	@ (800aa14 <HAL_RCC_ClockConfig+0x1b8>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f003 0307 	and.w	r3, r3, #7
 800a99a:	683a      	ldr	r2, [r7, #0]
 800a99c:	429a      	cmp	r2, r3
 800a99e:	d001      	beq.n	800a9a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	e032      	b.n	800aa0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f003 0304 	and.w	r3, r3, #4
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d008      	beq.n	800a9c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a9b0:	4b19      	ldr	r3, [pc, #100]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	68db      	ldr	r3, [r3, #12]
 800a9bc:	4916      	ldr	r1, [pc, #88]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f003 0308 	and.w	r3, r3, #8
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d009      	beq.n	800a9e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a9ce:	4b12      	ldr	r3, [pc, #72]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a9d0:	689b      	ldr	r3, [r3, #8]
 800a9d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	691b      	ldr	r3, [r3, #16]
 800a9da:	00db      	lsls	r3, r3, #3
 800a9dc:	490e      	ldr	r1, [pc, #56]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a9de:	4313      	orrs	r3, r2
 800a9e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a9e2:	f000 f821 	bl	800aa28 <HAL_RCC_GetSysClockFreq>
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	4b0b      	ldr	r3, [pc, #44]	@ (800aa18 <HAL_RCC_ClockConfig+0x1bc>)
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	091b      	lsrs	r3, r3, #4
 800a9ee:	f003 030f 	and.w	r3, r3, #15
 800a9f2:	490a      	ldr	r1, [pc, #40]	@ (800aa1c <HAL_RCC_ClockConfig+0x1c0>)
 800a9f4:	5ccb      	ldrb	r3, [r1, r3]
 800a9f6:	fa22 f303 	lsr.w	r3, r2, r3
 800a9fa:	4a09      	ldr	r2, [pc, #36]	@ (800aa20 <HAL_RCC_ClockConfig+0x1c4>)
 800a9fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800a9fe:	4b09      	ldr	r3, [pc, #36]	@ (800aa24 <HAL_RCC_ClockConfig+0x1c8>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7fc ff9a 	bl	800793c <HAL_InitTick>

  return HAL_OK;
 800aa08:	2300      	movs	r3, #0
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3710      	adds	r7, #16
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}
 800aa12:	bf00      	nop
 800aa14:	40023c00 	.word	0x40023c00
 800aa18:	40023800 	.word	0x40023800
 800aa1c:	08010e90 	.word	0x08010e90
 800aa20:	200002c8 	.word	0x200002c8
 800aa24:	200002cc 	.word	0x200002cc

0800aa28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aa28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa2c:	b094      	sub	sp, #80	@ 0x50
 800aa2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800aa30:	2300      	movs	r3, #0
 800aa32:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800aa34:	2300      	movs	r3, #0
 800aa36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800aa40:	4b79      	ldr	r3, [pc, #484]	@ (800ac28 <HAL_RCC_GetSysClockFreq+0x200>)
 800aa42:	689b      	ldr	r3, [r3, #8]
 800aa44:	f003 030c 	and.w	r3, r3, #12
 800aa48:	2b08      	cmp	r3, #8
 800aa4a:	d00d      	beq.n	800aa68 <HAL_RCC_GetSysClockFreq+0x40>
 800aa4c:	2b08      	cmp	r3, #8
 800aa4e:	f200 80e1 	bhi.w	800ac14 <HAL_RCC_GetSysClockFreq+0x1ec>
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d002      	beq.n	800aa5c <HAL_RCC_GetSysClockFreq+0x34>
 800aa56:	2b04      	cmp	r3, #4
 800aa58:	d003      	beq.n	800aa62 <HAL_RCC_GetSysClockFreq+0x3a>
 800aa5a:	e0db      	b.n	800ac14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800aa5c:	4b73      	ldr	r3, [pc, #460]	@ (800ac2c <HAL_RCC_GetSysClockFreq+0x204>)
 800aa5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800aa60:	e0db      	b.n	800ac1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800aa62:	4b73      	ldr	r3, [pc, #460]	@ (800ac30 <HAL_RCC_GetSysClockFreq+0x208>)
 800aa64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800aa66:	e0d8      	b.n	800ac1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800aa68:	4b6f      	ldr	r3, [pc, #444]	@ (800ac28 <HAL_RCC_GetSysClockFreq+0x200>)
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aa70:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800aa72:	4b6d      	ldr	r3, [pc, #436]	@ (800ac28 <HAL_RCC_GetSysClockFreq+0x200>)
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d063      	beq.n	800ab46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800aa7e:	4b6a      	ldr	r3, [pc, #424]	@ (800ac28 <HAL_RCC_GetSysClockFreq+0x200>)
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	099b      	lsrs	r3, r3, #6
 800aa84:	2200      	movs	r2, #0
 800aa86:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aa88:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800aa8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa90:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa92:	2300      	movs	r3, #0
 800aa94:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa96:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800aa9a:	4622      	mov	r2, r4
 800aa9c:	462b      	mov	r3, r5
 800aa9e:	f04f 0000 	mov.w	r0, #0
 800aaa2:	f04f 0100 	mov.w	r1, #0
 800aaa6:	0159      	lsls	r1, r3, #5
 800aaa8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800aaac:	0150      	lsls	r0, r2, #5
 800aaae:	4602      	mov	r2, r0
 800aab0:	460b      	mov	r3, r1
 800aab2:	4621      	mov	r1, r4
 800aab4:	1a51      	subs	r1, r2, r1
 800aab6:	6139      	str	r1, [r7, #16]
 800aab8:	4629      	mov	r1, r5
 800aaba:	eb63 0301 	sbc.w	r3, r3, r1
 800aabe:	617b      	str	r3, [r7, #20]
 800aac0:	f04f 0200 	mov.w	r2, #0
 800aac4:	f04f 0300 	mov.w	r3, #0
 800aac8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aacc:	4659      	mov	r1, fp
 800aace:	018b      	lsls	r3, r1, #6
 800aad0:	4651      	mov	r1, sl
 800aad2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800aad6:	4651      	mov	r1, sl
 800aad8:	018a      	lsls	r2, r1, #6
 800aada:	4651      	mov	r1, sl
 800aadc:	ebb2 0801 	subs.w	r8, r2, r1
 800aae0:	4659      	mov	r1, fp
 800aae2:	eb63 0901 	sbc.w	r9, r3, r1
 800aae6:	f04f 0200 	mov.w	r2, #0
 800aaea:	f04f 0300 	mov.w	r3, #0
 800aaee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800aaf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800aaf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800aafa:	4690      	mov	r8, r2
 800aafc:	4699      	mov	r9, r3
 800aafe:	4623      	mov	r3, r4
 800ab00:	eb18 0303 	adds.w	r3, r8, r3
 800ab04:	60bb      	str	r3, [r7, #8]
 800ab06:	462b      	mov	r3, r5
 800ab08:	eb49 0303 	adc.w	r3, r9, r3
 800ab0c:	60fb      	str	r3, [r7, #12]
 800ab0e:	f04f 0200 	mov.w	r2, #0
 800ab12:	f04f 0300 	mov.w	r3, #0
 800ab16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800ab1a:	4629      	mov	r1, r5
 800ab1c:	024b      	lsls	r3, r1, #9
 800ab1e:	4621      	mov	r1, r4
 800ab20:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800ab24:	4621      	mov	r1, r4
 800ab26:	024a      	lsls	r2, r1, #9
 800ab28:	4610      	mov	r0, r2
 800ab2a:	4619      	mov	r1, r3
 800ab2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab2e:	2200      	movs	r2, #0
 800ab30:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ab38:	f7f5 ff20 	bl	800097c <__aeabi_uldivmod>
 800ab3c:	4602      	mov	r2, r0
 800ab3e:	460b      	mov	r3, r1
 800ab40:	4613      	mov	r3, r2
 800ab42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab44:	e058      	b.n	800abf8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ab46:	4b38      	ldr	r3, [pc, #224]	@ (800ac28 <HAL_RCC_GetSysClockFreq+0x200>)
 800ab48:	685b      	ldr	r3, [r3, #4]
 800ab4a:	099b      	lsrs	r3, r3, #6
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	4618      	mov	r0, r3
 800ab50:	4611      	mov	r1, r2
 800ab52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800ab56:	623b      	str	r3, [r7, #32]
 800ab58:	2300      	movs	r3, #0
 800ab5a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800ab60:	4642      	mov	r2, r8
 800ab62:	464b      	mov	r3, r9
 800ab64:	f04f 0000 	mov.w	r0, #0
 800ab68:	f04f 0100 	mov.w	r1, #0
 800ab6c:	0159      	lsls	r1, r3, #5
 800ab6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ab72:	0150      	lsls	r0, r2, #5
 800ab74:	4602      	mov	r2, r0
 800ab76:	460b      	mov	r3, r1
 800ab78:	4641      	mov	r1, r8
 800ab7a:	ebb2 0a01 	subs.w	sl, r2, r1
 800ab7e:	4649      	mov	r1, r9
 800ab80:	eb63 0b01 	sbc.w	fp, r3, r1
 800ab84:	f04f 0200 	mov.w	r2, #0
 800ab88:	f04f 0300 	mov.w	r3, #0
 800ab8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800ab90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800ab94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800ab98:	ebb2 040a 	subs.w	r4, r2, sl
 800ab9c:	eb63 050b 	sbc.w	r5, r3, fp
 800aba0:	f04f 0200 	mov.w	r2, #0
 800aba4:	f04f 0300 	mov.w	r3, #0
 800aba8:	00eb      	lsls	r3, r5, #3
 800abaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800abae:	00e2      	lsls	r2, r4, #3
 800abb0:	4614      	mov	r4, r2
 800abb2:	461d      	mov	r5, r3
 800abb4:	4643      	mov	r3, r8
 800abb6:	18e3      	adds	r3, r4, r3
 800abb8:	603b      	str	r3, [r7, #0]
 800abba:	464b      	mov	r3, r9
 800abbc:	eb45 0303 	adc.w	r3, r5, r3
 800abc0:	607b      	str	r3, [r7, #4]
 800abc2:	f04f 0200 	mov.w	r2, #0
 800abc6:	f04f 0300 	mov.w	r3, #0
 800abca:	e9d7 4500 	ldrd	r4, r5, [r7]
 800abce:	4629      	mov	r1, r5
 800abd0:	028b      	lsls	r3, r1, #10
 800abd2:	4621      	mov	r1, r4
 800abd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800abd8:	4621      	mov	r1, r4
 800abda:	028a      	lsls	r2, r1, #10
 800abdc:	4610      	mov	r0, r2
 800abde:	4619      	mov	r1, r3
 800abe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800abe2:	2200      	movs	r2, #0
 800abe4:	61bb      	str	r3, [r7, #24]
 800abe6:	61fa      	str	r2, [r7, #28]
 800abe8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800abec:	f7f5 fec6 	bl	800097c <__aeabi_uldivmod>
 800abf0:	4602      	mov	r2, r0
 800abf2:	460b      	mov	r3, r1
 800abf4:	4613      	mov	r3, r2
 800abf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800abf8:	4b0b      	ldr	r3, [pc, #44]	@ (800ac28 <HAL_RCC_GetSysClockFreq+0x200>)
 800abfa:	685b      	ldr	r3, [r3, #4]
 800abfc:	0c1b      	lsrs	r3, r3, #16
 800abfe:	f003 0303 	and.w	r3, r3, #3
 800ac02:	3301      	adds	r3, #1
 800ac04:	005b      	lsls	r3, r3, #1
 800ac06:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800ac08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ac0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ac12:	e002      	b.n	800ac1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ac14:	4b05      	ldr	r3, [pc, #20]	@ (800ac2c <HAL_RCC_GetSysClockFreq+0x204>)
 800ac16:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ac18:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ac1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3750      	adds	r7, #80	@ 0x50
 800ac20:	46bd      	mov	sp, r7
 800ac22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac26:	bf00      	nop
 800ac28:	40023800 	.word	0x40023800
 800ac2c:	00f42400 	.word	0x00f42400
 800ac30:	007a1200 	.word	0x007a1200

0800ac34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ac34:	b480      	push	{r7}
 800ac36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ac38:	4b03      	ldr	r3, [pc, #12]	@ (800ac48 <HAL_RCC_GetHCLKFreq+0x14>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac44:	4770      	bx	lr
 800ac46:	bf00      	nop
 800ac48:	200002c8 	.word	0x200002c8

0800ac4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800ac50:	f7ff fff0 	bl	800ac34 <HAL_RCC_GetHCLKFreq>
 800ac54:	4602      	mov	r2, r0
 800ac56:	4b05      	ldr	r3, [pc, #20]	@ (800ac6c <HAL_RCC_GetPCLK1Freq+0x20>)
 800ac58:	689b      	ldr	r3, [r3, #8]
 800ac5a:	0a9b      	lsrs	r3, r3, #10
 800ac5c:	f003 0307 	and.w	r3, r3, #7
 800ac60:	4903      	ldr	r1, [pc, #12]	@ (800ac70 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ac62:	5ccb      	ldrb	r3, [r1, r3]
 800ac64:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	bd80      	pop	{r7, pc}
 800ac6c:	40023800 	.word	0x40023800
 800ac70:	08010ea0 	.word	0x08010ea0

0800ac74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800ac78:	f7ff ffdc 	bl	800ac34 <HAL_RCC_GetHCLKFreq>
 800ac7c:	4602      	mov	r2, r0
 800ac7e:	4b05      	ldr	r3, [pc, #20]	@ (800ac94 <HAL_RCC_GetPCLK2Freq+0x20>)
 800ac80:	689b      	ldr	r3, [r3, #8]
 800ac82:	0b5b      	lsrs	r3, r3, #13
 800ac84:	f003 0307 	and.w	r3, r3, #7
 800ac88:	4903      	ldr	r1, [pc, #12]	@ (800ac98 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ac8a:	5ccb      	ldrb	r3, [r1, r3]
 800ac8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	bd80      	pop	{r7, pc}
 800ac94:	40023800 	.word	0x40023800
 800ac98:	08010ea0 	.word	0x08010ea0

0800ac9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b082      	sub	sp, #8
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d101      	bne.n	800acae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800acaa:	2301      	movs	r3, #1
 800acac:	e07b      	b.n	800ada6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d108      	bne.n	800acc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acbe:	d009      	beq.n	800acd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2200      	movs	r2, #0
 800acc4:	61da      	str	r2, [r3, #28]
 800acc6:	e005      	b.n	800acd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2200      	movs	r2, #0
 800accc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2200      	movs	r2, #0
 800acd2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2200      	movs	r2, #0
 800acd8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ace0:	b2db      	uxtb	r3, r3
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d106      	bne.n	800acf4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2200      	movs	r2, #0
 800acea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800acee:	6878      	ldr	r0, [r7, #4]
 800acf0:	f7fc f80e 	bl	8006d10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2202      	movs	r2, #2
 800acf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ad0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	689b      	ldr	r3, [r3, #8]
 800ad18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ad1c:	431a      	orrs	r2, r3
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad26:	431a      	orrs	r2, r3
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	691b      	ldr	r3, [r3, #16]
 800ad2c:	f003 0302 	and.w	r3, r3, #2
 800ad30:	431a      	orrs	r2, r3
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	695b      	ldr	r3, [r3, #20]
 800ad36:	f003 0301 	and.w	r3, r3, #1
 800ad3a:	431a      	orrs	r2, r3
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	699b      	ldr	r3, [r3, #24]
 800ad40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad44:	431a      	orrs	r2, r3
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	69db      	ldr	r3, [r3, #28]
 800ad4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad4e:	431a      	orrs	r2, r3
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	6a1b      	ldr	r3, [r3, #32]
 800ad54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad58:	ea42 0103 	orr.w	r1, r2, r3
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad60:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	430a      	orrs	r2, r1
 800ad6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	699b      	ldr	r3, [r3, #24]
 800ad70:	0c1b      	lsrs	r3, r3, #16
 800ad72:	f003 0104 	and.w	r1, r3, #4
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad7a:	f003 0210 	and.w	r2, r3, #16
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	430a      	orrs	r2, r1
 800ad84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	69da      	ldr	r2, [r3, #28]
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ad94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2201      	movs	r2, #1
 800ada0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800ada4:	2300      	movs	r3, #0
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3708      	adds	r7, #8
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}

0800adae <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800adae:	b580      	push	{r7, lr}
 800adb0:	b088      	sub	sp, #32
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	60f8      	str	r0, [r7, #12]
 800adb6:	60b9      	str	r1, [r7, #8]
 800adb8:	603b      	str	r3, [r7, #0]
 800adba:	4613      	mov	r3, r2
 800adbc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800adbe:	f7fc fe01 	bl	80079c4 <HAL_GetTick>
 800adc2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800adc4:	88fb      	ldrh	r3, [r7, #6]
 800adc6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800adce:	b2db      	uxtb	r3, r3
 800add0:	2b01      	cmp	r3, #1
 800add2:	d001      	beq.n	800add8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800add4:	2302      	movs	r3, #2
 800add6:	e12a      	b.n	800b02e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d002      	beq.n	800ade4 <HAL_SPI_Transmit+0x36>
 800adde:	88fb      	ldrh	r3, [r7, #6]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d101      	bne.n	800ade8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800ade4:	2301      	movs	r3, #1
 800ade6:	e122      	b.n	800b02e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d101      	bne.n	800adf6 <HAL_SPI_Transmit+0x48>
 800adf2:	2302      	movs	r3, #2
 800adf4:	e11b      	b.n	800b02e <HAL_SPI_Transmit+0x280>
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	2201      	movs	r2, #1
 800adfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2203      	movs	r2, #3
 800ae02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	68ba      	ldr	r2, [r7, #8]
 800ae10:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	88fa      	ldrh	r2, [r7, #6]
 800ae16:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	88fa      	ldrh	r2, [r7, #6]
 800ae1c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2200      	movs	r2, #0
 800ae22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	2200      	movs	r2, #0
 800ae28:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	2200      	movs	r2, #0
 800ae34:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	689b      	ldr	r3, [r3, #8]
 800ae40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae44:	d10f      	bne.n	800ae66 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	681a      	ldr	r2, [r3, #0]
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ae64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae70:	2b40      	cmp	r3, #64	@ 0x40
 800ae72:	d007      	beq.n	800ae84 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	681a      	ldr	r2, [r3, #0]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	68db      	ldr	r3, [r3, #12]
 800ae88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ae8c:	d152      	bne.n	800af34 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d002      	beq.n	800ae9c <HAL_SPI_Transmit+0xee>
 800ae96:	8b7b      	ldrh	r3, [r7, #26]
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d145      	bne.n	800af28 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aea0:	881a      	ldrh	r2, [r3, #0]
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeac:	1c9a      	adds	r2, r3, #2
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aeb6:	b29b      	uxth	r3, r3
 800aeb8:	3b01      	subs	r3, #1
 800aeba:	b29a      	uxth	r2, r3
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800aec0:	e032      	b.n	800af28 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	689b      	ldr	r3, [r3, #8]
 800aec8:	f003 0302 	and.w	r3, r3, #2
 800aecc:	2b02      	cmp	r3, #2
 800aece:	d112      	bne.n	800aef6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aed4:	881a      	ldrh	r2, [r3, #0]
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aee0:	1c9a      	adds	r2, r3, #2
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aeea:	b29b      	uxth	r3, r3
 800aeec:	3b01      	subs	r3, #1
 800aeee:	b29a      	uxth	r2, r3
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	86da      	strh	r2, [r3, #54]	@ 0x36
 800aef4:	e018      	b.n	800af28 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aef6:	f7fc fd65 	bl	80079c4 <HAL_GetTick>
 800aefa:	4602      	mov	r2, r0
 800aefc:	69fb      	ldr	r3, [r7, #28]
 800aefe:	1ad3      	subs	r3, r2, r3
 800af00:	683a      	ldr	r2, [r7, #0]
 800af02:	429a      	cmp	r2, r3
 800af04:	d803      	bhi.n	800af0e <HAL_SPI_Transmit+0x160>
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af0c:	d102      	bne.n	800af14 <HAL_SPI_Transmit+0x166>
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d109      	bne.n	800af28 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2201      	movs	r2, #1
 800af18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	2200      	movs	r2, #0
 800af20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800af24:	2303      	movs	r3, #3
 800af26:	e082      	b.n	800b02e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d1c7      	bne.n	800aec2 <HAL_SPI_Transmit+0x114>
 800af32:	e053      	b.n	800afdc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	685b      	ldr	r3, [r3, #4]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d002      	beq.n	800af42 <HAL_SPI_Transmit+0x194>
 800af3c:	8b7b      	ldrh	r3, [r7, #26]
 800af3e:	2b01      	cmp	r3, #1
 800af40:	d147      	bne.n	800afd2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	330c      	adds	r3, #12
 800af4c:	7812      	ldrb	r2, [r2, #0]
 800af4e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af54:	1c5a      	adds	r2, r3, #1
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800af5e:	b29b      	uxth	r3, r3
 800af60:	3b01      	subs	r3, #1
 800af62:	b29a      	uxth	r2, r3
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800af68:	e033      	b.n	800afd2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	689b      	ldr	r3, [r3, #8]
 800af70:	f003 0302 	and.w	r3, r3, #2
 800af74:	2b02      	cmp	r3, #2
 800af76:	d113      	bne.n	800afa0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	330c      	adds	r3, #12
 800af82:	7812      	ldrb	r2, [r2, #0]
 800af84:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af8a:	1c5a      	adds	r2, r3, #1
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800af94:	b29b      	uxth	r3, r3
 800af96:	3b01      	subs	r3, #1
 800af98:	b29a      	uxth	r2, r3
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800af9e:	e018      	b.n	800afd2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800afa0:	f7fc fd10 	bl	80079c4 <HAL_GetTick>
 800afa4:	4602      	mov	r2, r0
 800afa6:	69fb      	ldr	r3, [r7, #28]
 800afa8:	1ad3      	subs	r3, r2, r3
 800afaa:	683a      	ldr	r2, [r7, #0]
 800afac:	429a      	cmp	r2, r3
 800afae:	d803      	bhi.n	800afb8 <HAL_SPI_Transmit+0x20a>
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afb6:	d102      	bne.n	800afbe <HAL_SPI_Transmit+0x210>
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d109      	bne.n	800afd2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	2201      	movs	r2, #1
 800afc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	2200      	movs	r2, #0
 800afca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800afce:	2303      	movs	r3, #3
 800afd0:	e02d      	b.n	800b02e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d1c6      	bne.n	800af6a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800afdc:	69fa      	ldr	r2, [r7, #28]
 800afde:	6839      	ldr	r1, [r7, #0]
 800afe0:	68f8      	ldr	r0, [r7, #12]
 800afe2:	f000 f8b1 	bl	800b148 <SPI_EndRxTxTransaction>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d002      	beq.n	800aff2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	2220      	movs	r2, #32
 800aff0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	689b      	ldr	r3, [r3, #8]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d10a      	bne.n	800b010 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800affa:	2300      	movs	r3, #0
 800affc:	617b      	str	r3, [r7, #20]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	68db      	ldr	r3, [r3, #12]
 800b004:	617b      	str	r3, [r7, #20]
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	689b      	ldr	r3, [r3, #8]
 800b00c:	617b      	str	r3, [r7, #20]
 800b00e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	2201      	movs	r2, #1
 800b014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2200      	movs	r2, #0
 800b01c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b024:	2b00      	cmp	r3, #0
 800b026:	d001      	beq.n	800b02c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800b028:	2301      	movs	r3, #1
 800b02a:	e000      	b.n	800b02e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800b02c:	2300      	movs	r3, #0
  }
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3720      	adds	r7, #32
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
	...

0800b038 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b088      	sub	sp, #32
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	60f8      	str	r0, [r7, #12]
 800b040:	60b9      	str	r1, [r7, #8]
 800b042:	603b      	str	r3, [r7, #0]
 800b044:	4613      	mov	r3, r2
 800b046:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b048:	f7fc fcbc 	bl	80079c4 <HAL_GetTick>
 800b04c:	4602      	mov	r2, r0
 800b04e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b050:	1a9b      	subs	r3, r3, r2
 800b052:	683a      	ldr	r2, [r7, #0]
 800b054:	4413      	add	r3, r2
 800b056:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b058:	f7fc fcb4 	bl	80079c4 <HAL_GetTick>
 800b05c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b05e:	4b39      	ldr	r3, [pc, #228]	@ (800b144 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	015b      	lsls	r3, r3, #5
 800b064:	0d1b      	lsrs	r3, r3, #20
 800b066:	69fa      	ldr	r2, [r7, #28]
 800b068:	fb02 f303 	mul.w	r3, r2, r3
 800b06c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b06e:	e055      	b.n	800b11c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b076:	d051      	beq.n	800b11c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b078:	f7fc fca4 	bl	80079c4 <HAL_GetTick>
 800b07c:	4602      	mov	r2, r0
 800b07e:	69bb      	ldr	r3, [r7, #24]
 800b080:	1ad3      	subs	r3, r2, r3
 800b082:	69fa      	ldr	r2, [r7, #28]
 800b084:	429a      	cmp	r2, r3
 800b086:	d902      	bls.n	800b08e <SPI_WaitFlagStateUntilTimeout+0x56>
 800b088:	69fb      	ldr	r3, [r7, #28]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d13d      	bne.n	800b10a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	685a      	ldr	r2, [r3, #4]
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b09c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b0a6:	d111      	bne.n	800b0cc <SPI_WaitFlagStateUntilTimeout+0x94>
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	689b      	ldr	r3, [r3, #8]
 800b0ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b0b0:	d004      	beq.n	800b0bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	689b      	ldr	r3, [r3, #8]
 800b0b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b0ba:	d107      	bne.n	800b0cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	681a      	ldr	r2, [r3, #0]
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b0ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0d4:	d10f      	bne.n	800b0f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b0e4:	601a      	str	r2, [r3, #0]
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b0f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2200      	movs	r2, #0
 800b102:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b106:	2303      	movs	r3, #3
 800b108:	e018      	b.n	800b13c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d102      	bne.n	800b116 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800b110:	2300      	movs	r3, #0
 800b112:	61fb      	str	r3, [r7, #28]
 800b114:	e002      	b.n	800b11c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800b116:	697b      	ldr	r3, [r7, #20]
 800b118:	3b01      	subs	r3, #1
 800b11a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	689a      	ldr	r2, [r3, #8]
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	4013      	ands	r3, r2
 800b126:	68ba      	ldr	r2, [r7, #8]
 800b128:	429a      	cmp	r2, r3
 800b12a:	bf0c      	ite	eq
 800b12c:	2301      	moveq	r3, #1
 800b12e:	2300      	movne	r3, #0
 800b130:	b2db      	uxtb	r3, r3
 800b132:	461a      	mov	r2, r3
 800b134:	79fb      	ldrb	r3, [r7, #7]
 800b136:	429a      	cmp	r2, r3
 800b138:	d19a      	bne.n	800b070 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800b13a:	2300      	movs	r3, #0
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3720      	adds	r7, #32
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}
 800b144:	200002c8 	.word	0x200002c8

0800b148 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b088      	sub	sp, #32
 800b14c:	af02      	add	r7, sp, #8
 800b14e:	60f8      	str	r0, [r7, #12]
 800b150:	60b9      	str	r1, [r7, #8]
 800b152:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	9300      	str	r3, [sp, #0]
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	2201      	movs	r2, #1
 800b15c:	2102      	movs	r1, #2
 800b15e:	68f8      	ldr	r0, [r7, #12]
 800b160:	f7ff ff6a 	bl	800b038 <SPI_WaitFlagStateUntilTimeout>
 800b164:	4603      	mov	r3, r0
 800b166:	2b00      	cmp	r3, #0
 800b168:	d007      	beq.n	800b17a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b16e:	f043 0220 	orr.w	r2, r3, #32
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b176:	2303      	movs	r3, #3
 800b178:	e032      	b.n	800b1e0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b17a:	4b1b      	ldr	r3, [pc, #108]	@ (800b1e8 <SPI_EndRxTxTransaction+0xa0>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	4a1b      	ldr	r2, [pc, #108]	@ (800b1ec <SPI_EndRxTxTransaction+0xa4>)
 800b180:	fba2 2303 	umull	r2, r3, r2, r3
 800b184:	0d5b      	lsrs	r3, r3, #21
 800b186:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b18a:	fb02 f303 	mul.w	r3, r2, r3
 800b18e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	685b      	ldr	r3, [r3, #4]
 800b194:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b198:	d112      	bne.n	800b1c0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	9300      	str	r3, [sp, #0]
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	2180      	movs	r1, #128	@ 0x80
 800b1a4:	68f8      	ldr	r0, [r7, #12]
 800b1a6:	f7ff ff47 	bl	800b038 <SPI_WaitFlagStateUntilTimeout>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d016      	beq.n	800b1de <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b1b4:	f043 0220 	orr.w	r2, r3, #32
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b1bc:	2303      	movs	r3, #3
 800b1be:	e00f      	b.n	800b1e0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b1c0:	697b      	ldr	r3, [r7, #20]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d00a      	beq.n	800b1dc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	3b01      	subs	r3, #1
 800b1ca:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	689b      	ldr	r3, [r3, #8]
 800b1d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1d6:	2b80      	cmp	r3, #128	@ 0x80
 800b1d8:	d0f2      	beq.n	800b1c0 <SPI_EndRxTxTransaction+0x78>
 800b1da:	e000      	b.n	800b1de <SPI_EndRxTxTransaction+0x96>
        break;
 800b1dc:	bf00      	nop
  }

  return HAL_OK;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3718      	adds	r7, #24
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	200002c8 	.word	0x200002c8
 800b1ec:	165e9f81 	.word	0x165e9f81

0800b1f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d101      	bne.n	800b202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b1fe:	2301      	movs	r3, #1
 800b200:	e041      	b.n	800b286 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b208:	b2db      	uxtb	r3, r3
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d106      	bne.n	800b21c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2200      	movs	r2, #0
 800b212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	f7fc fa06 	bl	8007628 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2202      	movs	r2, #2
 800b220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681a      	ldr	r2, [r3, #0]
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	3304      	adds	r3, #4
 800b22c:	4619      	mov	r1, r3
 800b22e:	4610      	mov	r0, r2
 800b230:	f000 fe72 	bl	800bf18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	2201      	movs	r2, #1
 800b238:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2201      	movs	r2, #1
 800b240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2201      	movs	r2, #1
 800b248:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2201      	movs	r2, #1
 800b250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2201      	movs	r2, #1
 800b258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2201      	movs	r2, #1
 800b260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2201      	movs	r2, #1
 800b268:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2201      	movs	r2, #1
 800b270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2201      	movs	r2, #1
 800b278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3708      	adds	r7, #8
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
	...

0800b290 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b290:	b480      	push	{r7}
 800b292:	b085      	sub	sp, #20
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	2b01      	cmp	r3, #1
 800b2a2:	d001      	beq.n	800b2a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	e044      	b.n	800b332 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2202      	movs	r2, #2
 800b2ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	68da      	ldr	r2, [r3, #12]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f042 0201 	orr.w	r2, r2, #1
 800b2be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	4a1e      	ldr	r2, [pc, #120]	@ (800b340 <HAL_TIM_Base_Start_IT+0xb0>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d018      	beq.n	800b2fc <HAL_TIM_Base_Start_IT+0x6c>
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2d2:	d013      	beq.n	800b2fc <HAL_TIM_Base_Start_IT+0x6c>
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	4a1a      	ldr	r2, [pc, #104]	@ (800b344 <HAL_TIM_Base_Start_IT+0xb4>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d00e      	beq.n	800b2fc <HAL_TIM_Base_Start_IT+0x6c>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4a19      	ldr	r2, [pc, #100]	@ (800b348 <HAL_TIM_Base_Start_IT+0xb8>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d009      	beq.n	800b2fc <HAL_TIM_Base_Start_IT+0x6c>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	4a17      	ldr	r2, [pc, #92]	@ (800b34c <HAL_TIM_Base_Start_IT+0xbc>)
 800b2ee:	4293      	cmp	r3, r2
 800b2f0:	d004      	beq.n	800b2fc <HAL_TIM_Base_Start_IT+0x6c>
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	4a16      	ldr	r2, [pc, #88]	@ (800b350 <HAL_TIM_Base_Start_IT+0xc0>)
 800b2f8:	4293      	cmp	r3, r2
 800b2fa:	d111      	bne.n	800b320 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	689b      	ldr	r3, [r3, #8]
 800b302:	f003 0307 	and.w	r3, r3, #7
 800b306:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2b06      	cmp	r3, #6
 800b30c:	d010      	beq.n	800b330 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	681a      	ldr	r2, [r3, #0]
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f042 0201 	orr.w	r2, r2, #1
 800b31c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b31e:	e007      	b.n	800b330 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	681a      	ldr	r2, [r3, #0]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	f042 0201 	orr.w	r2, r2, #1
 800b32e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b330:	2300      	movs	r3, #0
}
 800b332:	4618      	mov	r0, r3
 800b334:	3714      	adds	r7, #20
 800b336:	46bd      	mov	sp, r7
 800b338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33c:	4770      	bx	lr
 800b33e:	bf00      	nop
 800b340:	40010000 	.word	0x40010000
 800b344:	40000400 	.word	0x40000400
 800b348:	40000800 	.word	0x40000800
 800b34c:	40000c00 	.word	0x40000c00
 800b350:	40014000 	.word	0x40014000

0800b354 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b354:	b480      	push	{r7}
 800b356:	b083      	sub	sp, #12
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	68da      	ldr	r2, [r3, #12]
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	f022 0201 	bic.w	r2, r2, #1
 800b36a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	6a1a      	ldr	r2, [r3, #32]
 800b372:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b376:	4013      	ands	r3, r2
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d10f      	bne.n	800b39c <HAL_TIM_Base_Stop_IT+0x48>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	6a1a      	ldr	r2, [r3, #32]
 800b382:	f240 4344 	movw	r3, #1092	@ 0x444
 800b386:	4013      	ands	r3, r2
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d107      	bne.n	800b39c <HAL_TIM_Base_Stop_IT+0x48>
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	681a      	ldr	r2, [r3, #0]
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f022 0201 	bic.w	r2, r2, #1
 800b39a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2201      	movs	r2, #1
 800b3a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b3a4:	2300      	movs	r3, #0
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	370c      	adds	r7, #12
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b0:	4770      	bx	lr

0800b3b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b3b2:	b580      	push	{r7, lr}
 800b3b4:	b082      	sub	sp, #8
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d101      	bne.n	800b3c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e041      	b.n	800b448 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3ca:	b2db      	uxtb	r3, r3
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d106      	bne.n	800b3de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b3d8:	6878      	ldr	r0, [r7, #4]
 800b3da:	f7fc f82d 	bl	8007438 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2202      	movs	r2, #2
 800b3e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681a      	ldr	r2, [r3, #0]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	3304      	adds	r3, #4
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	4610      	mov	r0, r2
 800b3f2:	f000 fd91 	bl	800bf18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	2201      	movs	r2, #1
 800b3fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2201      	movs	r2, #1
 800b402:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2201      	movs	r2, #1
 800b40a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2201      	movs	r2, #1
 800b412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2201      	movs	r2, #1
 800b41a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2201      	movs	r2, #1
 800b422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2201      	movs	r2, #1
 800b42a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2201      	movs	r2, #1
 800b432:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2201      	movs	r2, #1
 800b43a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2201      	movs	r2, #1
 800b442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b446:	2300      	movs	r3, #0
}
 800b448:	4618      	mov	r0, r3
 800b44a:	3708      	adds	r7, #8
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b084      	sub	sp, #16
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
 800b458:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d109      	bne.n	800b474 <HAL_TIM_PWM_Start+0x24>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b466:	b2db      	uxtb	r3, r3
 800b468:	2b01      	cmp	r3, #1
 800b46a:	bf14      	ite	ne
 800b46c:	2301      	movne	r3, #1
 800b46e:	2300      	moveq	r3, #0
 800b470:	b2db      	uxtb	r3, r3
 800b472:	e022      	b.n	800b4ba <HAL_TIM_PWM_Start+0x6a>
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	2b04      	cmp	r3, #4
 800b478:	d109      	bne.n	800b48e <HAL_TIM_PWM_Start+0x3e>
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b480:	b2db      	uxtb	r3, r3
 800b482:	2b01      	cmp	r3, #1
 800b484:	bf14      	ite	ne
 800b486:	2301      	movne	r3, #1
 800b488:	2300      	moveq	r3, #0
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	e015      	b.n	800b4ba <HAL_TIM_PWM_Start+0x6a>
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	2b08      	cmp	r3, #8
 800b492:	d109      	bne.n	800b4a8 <HAL_TIM_PWM_Start+0x58>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	bf14      	ite	ne
 800b4a0:	2301      	movne	r3, #1
 800b4a2:	2300      	moveq	r3, #0
 800b4a4:	b2db      	uxtb	r3, r3
 800b4a6:	e008      	b.n	800b4ba <HAL_TIM_PWM_Start+0x6a>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b4ae:	b2db      	uxtb	r3, r3
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	bf14      	ite	ne
 800b4b4:	2301      	movne	r3, #1
 800b4b6:	2300      	moveq	r3, #0
 800b4b8:	b2db      	uxtb	r3, r3
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d001      	beq.n	800b4c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e068      	b.n	800b594 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d104      	bne.n	800b4d2 <HAL_TIM_PWM_Start+0x82>
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2202      	movs	r2, #2
 800b4cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b4d0:	e013      	b.n	800b4fa <HAL_TIM_PWM_Start+0xaa>
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	2b04      	cmp	r3, #4
 800b4d6:	d104      	bne.n	800b4e2 <HAL_TIM_PWM_Start+0x92>
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	2202      	movs	r2, #2
 800b4dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b4e0:	e00b      	b.n	800b4fa <HAL_TIM_PWM_Start+0xaa>
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	2b08      	cmp	r3, #8
 800b4e6:	d104      	bne.n	800b4f2 <HAL_TIM_PWM_Start+0xa2>
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2202      	movs	r2, #2
 800b4ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b4f0:	e003      	b.n	800b4fa <HAL_TIM_PWM_Start+0xaa>
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2202      	movs	r2, #2
 800b4f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	2201      	movs	r2, #1
 800b500:	6839      	ldr	r1, [r7, #0]
 800b502:	4618      	mov	r0, r3
 800b504:	f000 ff1a 	bl	800c33c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	4a23      	ldr	r2, [pc, #140]	@ (800b59c <HAL_TIM_PWM_Start+0x14c>)
 800b50e:	4293      	cmp	r3, r2
 800b510:	d107      	bne.n	800b522 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b520:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	4a1d      	ldr	r2, [pc, #116]	@ (800b59c <HAL_TIM_PWM_Start+0x14c>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d018      	beq.n	800b55e <HAL_TIM_PWM_Start+0x10e>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b534:	d013      	beq.n	800b55e <HAL_TIM_PWM_Start+0x10e>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4a19      	ldr	r2, [pc, #100]	@ (800b5a0 <HAL_TIM_PWM_Start+0x150>)
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d00e      	beq.n	800b55e <HAL_TIM_PWM_Start+0x10e>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	4a17      	ldr	r2, [pc, #92]	@ (800b5a4 <HAL_TIM_PWM_Start+0x154>)
 800b546:	4293      	cmp	r3, r2
 800b548:	d009      	beq.n	800b55e <HAL_TIM_PWM_Start+0x10e>
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a16      	ldr	r2, [pc, #88]	@ (800b5a8 <HAL_TIM_PWM_Start+0x158>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d004      	beq.n	800b55e <HAL_TIM_PWM_Start+0x10e>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	4a14      	ldr	r2, [pc, #80]	@ (800b5ac <HAL_TIM_PWM_Start+0x15c>)
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d111      	bne.n	800b582 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	689b      	ldr	r3, [r3, #8]
 800b564:	f003 0307 	and.w	r3, r3, #7
 800b568:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2b06      	cmp	r3, #6
 800b56e:	d010      	beq.n	800b592 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	681a      	ldr	r2, [r3, #0]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	f042 0201 	orr.w	r2, r2, #1
 800b57e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b580:	e007      	b.n	800b592 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	681a      	ldr	r2, [r3, #0]
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f042 0201 	orr.w	r2, r2, #1
 800b590:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b592:	2300      	movs	r3, #0
}
 800b594:	4618      	mov	r0, r3
 800b596:	3710      	adds	r7, #16
 800b598:	46bd      	mov	sp, r7
 800b59a:	bd80      	pop	{r7, pc}
 800b59c:	40010000 	.word	0x40010000
 800b5a0:	40000400 	.word	0x40000400
 800b5a4:	40000800 	.word	0x40000800
 800b5a8:	40000c00 	.word	0x40000c00
 800b5ac:	40014000 	.word	0x40014000

0800b5b0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d109      	bne.n	800b5d8 <HAL_TIM_PWM_Start_IT+0x28>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b5ca:	b2db      	uxtb	r3, r3
 800b5cc:	2b01      	cmp	r3, #1
 800b5ce:	bf14      	ite	ne
 800b5d0:	2301      	movne	r3, #1
 800b5d2:	2300      	moveq	r3, #0
 800b5d4:	b2db      	uxtb	r3, r3
 800b5d6:	e022      	b.n	800b61e <HAL_TIM_PWM_Start_IT+0x6e>
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	2b04      	cmp	r3, #4
 800b5dc:	d109      	bne.n	800b5f2 <HAL_TIM_PWM_Start_IT+0x42>
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800b5e4:	b2db      	uxtb	r3, r3
 800b5e6:	2b01      	cmp	r3, #1
 800b5e8:	bf14      	ite	ne
 800b5ea:	2301      	movne	r3, #1
 800b5ec:	2300      	moveq	r3, #0
 800b5ee:	b2db      	uxtb	r3, r3
 800b5f0:	e015      	b.n	800b61e <HAL_TIM_PWM_Start_IT+0x6e>
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	2b08      	cmp	r3, #8
 800b5f6:	d109      	bne.n	800b60c <HAL_TIM_PWM_Start_IT+0x5c>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	2b01      	cmp	r3, #1
 800b602:	bf14      	ite	ne
 800b604:	2301      	movne	r3, #1
 800b606:	2300      	moveq	r3, #0
 800b608:	b2db      	uxtb	r3, r3
 800b60a:	e008      	b.n	800b61e <HAL_TIM_PWM_Start_IT+0x6e>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b612:	b2db      	uxtb	r3, r3
 800b614:	2b01      	cmp	r3, #1
 800b616:	bf14      	ite	ne
 800b618:	2301      	movne	r3, #1
 800b61a:	2300      	moveq	r3, #0
 800b61c:	b2db      	uxtb	r3, r3
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d001      	beq.n	800b626 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800b622:	2301      	movs	r3, #1
 800b624:	e0b3      	b.n	800b78e <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d104      	bne.n	800b636 <HAL_TIM_PWM_Start_IT+0x86>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2202      	movs	r2, #2
 800b630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b634:	e013      	b.n	800b65e <HAL_TIM_PWM_Start_IT+0xae>
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	2b04      	cmp	r3, #4
 800b63a:	d104      	bne.n	800b646 <HAL_TIM_PWM_Start_IT+0x96>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2202      	movs	r2, #2
 800b640:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b644:	e00b      	b.n	800b65e <HAL_TIM_PWM_Start_IT+0xae>
 800b646:	683b      	ldr	r3, [r7, #0]
 800b648:	2b08      	cmp	r3, #8
 800b64a:	d104      	bne.n	800b656 <HAL_TIM_PWM_Start_IT+0xa6>
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2202      	movs	r2, #2
 800b650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b654:	e003      	b.n	800b65e <HAL_TIM_PWM_Start_IT+0xae>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	2202      	movs	r2, #2
 800b65a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	2b0c      	cmp	r3, #12
 800b662:	d841      	bhi.n	800b6e8 <HAL_TIM_PWM_Start_IT+0x138>
 800b664:	a201      	add	r2, pc, #4	@ (adr r2, 800b66c <HAL_TIM_PWM_Start_IT+0xbc>)
 800b666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b66a:	bf00      	nop
 800b66c:	0800b6a1 	.word	0x0800b6a1
 800b670:	0800b6e9 	.word	0x0800b6e9
 800b674:	0800b6e9 	.word	0x0800b6e9
 800b678:	0800b6e9 	.word	0x0800b6e9
 800b67c:	0800b6b3 	.word	0x0800b6b3
 800b680:	0800b6e9 	.word	0x0800b6e9
 800b684:	0800b6e9 	.word	0x0800b6e9
 800b688:	0800b6e9 	.word	0x0800b6e9
 800b68c:	0800b6c5 	.word	0x0800b6c5
 800b690:	0800b6e9 	.word	0x0800b6e9
 800b694:	0800b6e9 	.word	0x0800b6e9
 800b698:	0800b6e9 	.word	0x0800b6e9
 800b69c:	0800b6d7 	.word	0x0800b6d7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	68da      	ldr	r2, [r3, #12]
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	f042 0202 	orr.w	r2, r2, #2
 800b6ae:	60da      	str	r2, [r3, #12]
      break;
 800b6b0:	e01d      	b.n	800b6ee <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	68da      	ldr	r2, [r3, #12]
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	f042 0204 	orr.w	r2, r2, #4
 800b6c0:	60da      	str	r2, [r3, #12]
      break;
 800b6c2:	e014      	b.n	800b6ee <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	68da      	ldr	r2, [r3, #12]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	f042 0208 	orr.w	r2, r2, #8
 800b6d2:	60da      	str	r2, [r3, #12]
      break;
 800b6d4:	e00b      	b.n	800b6ee <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	68da      	ldr	r2, [r3, #12]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f042 0210 	orr.w	r2, r2, #16
 800b6e4:	60da      	str	r2, [r3, #12]
      break;
 800b6e6:	e002      	b.n	800b6ee <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	73fb      	strb	r3, [r7, #15]
      break;
 800b6ec:	bf00      	nop
  }

  if (status == HAL_OK)
 800b6ee:	7bfb      	ldrb	r3, [r7, #15]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d14b      	bne.n	800b78c <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	6839      	ldr	r1, [r7, #0]
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f000 fe1d 	bl	800c33c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4a24      	ldr	r2, [pc, #144]	@ (800b798 <HAL_TIM_PWM_Start_IT+0x1e8>)
 800b708:	4293      	cmp	r3, r2
 800b70a:	d107      	bne.n	800b71c <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b71a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	4a1d      	ldr	r2, [pc, #116]	@ (800b798 <HAL_TIM_PWM_Start_IT+0x1e8>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d018      	beq.n	800b758 <HAL_TIM_PWM_Start_IT+0x1a8>
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b72e:	d013      	beq.n	800b758 <HAL_TIM_PWM_Start_IT+0x1a8>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4a19      	ldr	r2, [pc, #100]	@ (800b79c <HAL_TIM_PWM_Start_IT+0x1ec>)
 800b736:	4293      	cmp	r3, r2
 800b738:	d00e      	beq.n	800b758 <HAL_TIM_PWM_Start_IT+0x1a8>
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	4a18      	ldr	r2, [pc, #96]	@ (800b7a0 <HAL_TIM_PWM_Start_IT+0x1f0>)
 800b740:	4293      	cmp	r3, r2
 800b742:	d009      	beq.n	800b758 <HAL_TIM_PWM_Start_IT+0x1a8>
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	4a16      	ldr	r2, [pc, #88]	@ (800b7a4 <HAL_TIM_PWM_Start_IT+0x1f4>)
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d004      	beq.n	800b758 <HAL_TIM_PWM_Start_IT+0x1a8>
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4a15      	ldr	r2, [pc, #84]	@ (800b7a8 <HAL_TIM_PWM_Start_IT+0x1f8>)
 800b754:	4293      	cmp	r3, r2
 800b756:	d111      	bne.n	800b77c <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	689b      	ldr	r3, [r3, #8]
 800b75e:	f003 0307 	and.w	r3, r3, #7
 800b762:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	2b06      	cmp	r3, #6
 800b768:	d010      	beq.n	800b78c <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	681a      	ldr	r2, [r3, #0]
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f042 0201 	orr.w	r2, r2, #1
 800b778:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b77a:	e007      	b.n	800b78c <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f042 0201 	orr.w	r2, r2, #1
 800b78a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800b78c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3710      	adds	r7, #16
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}
 800b796:	bf00      	nop
 800b798:	40010000 	.word	0x40010000
 800b79c:	40000400 	.word	0x40000400
 800b7a0:	40000800 	.word	0x40000800
 800b7a4:	40000c00 	.word	0x40000c00
 800b7a8:	40014000 	.word	0x40014000

0800b7ac <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b084      	sub	sp, #16
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
 800b7b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	2b0c      	cmp	r3, #12
 800b7be:	d841      	bhi.n	800b844 <HAL_TIM_PWM_Stop_IT+0x98>
 800b7c0:	a201      	add	r2, pc, #4	@ (adr r2, 800b7c8 <HAL_TIM_PWM_Stop_IT+0x1c>)
 800b7c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7c6:	bf00      	nop
 800b7c8:	0800b7fd 	.word	0x0800b7fd
 800b7cc:	0800b845 	.word	0x0800b845
 800b7d0:	0800b845 	.word	0x0800b845
 800b7d4:	0800b845 	.word	0x0800b845
 800b7d8:	0800b80f 	.word	0x0800b80f
 800b7dc:	0800b845 	.word	0x0800b845
 800b7e0:	0800b845 	.word	0x0800b845
 800b7e4:	0800b845 	.word	0x0800b845
 800b7e8:	0800b821 	.word	0x0800b821
 800b7ec:	0800b845 	.word	0x0800b845
 800b7f0:	0800b845 	.word	0x0800b845
 800b7f4:	0800b845 	.word	0x0800b845
 800b7f8:	0800b833 	.word	0x0800b833
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	68da      	ldr	r2, [r3, #12]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f022 0202 	bic.w	r2, r2, #2
 800b80a:	60da      	str	r2, [r3, #12]
      break;
 800b80c:	e01d      	b.n	800b84a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	68da      	ldr	r2, [r3, #12]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f022 0204 	bic.w	r2, r2, #4
 800b81c:	60da      	str	r2, [r3, #12]
      break;
 800b81e:	e014      	b.n	800b84a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	68da      	ldr	r2, [r3, #12]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f022 0208 	bic.w	r2, r2, #8
 800b82e:	60da      	str	r2, [r3, #12]
      break;
 800b830:	e00b      	b.n	800b84a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	68da      	ldr	r2, [r3, #12]
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	f022 0210 	bic.w	r2, r2, #16
 800b840:	60da      	str	r2, [r3, #12]
      break;
 800b842:	e002      	b.n	800b84a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800b844:	2301      	movs	r3, #1
 800b846:	73fb      	strb	r3, [r7, #15]
      break;
 800b848:	bf00      	nop
  }

  if (status == HAL_OK)
 800b84a:	7bfb      	ldrb	r3, [r7, #15]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d157      	bne.n	800b900 <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	2200      	movs	r2, #0
 800b856:	6839      	ldr	r1, [r7, #0]
 800b858:	4618      	mov	r0, r3
 800b85a:	f000 fd6f 	bl	800c33c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	4a2a      	ldr	r2, [pc, #168]	@ (800b90c <HAL_TIM_PWM_Stop_IT+0x160>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d117      	bne.n	800b898 <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	6a1a      	ldr	r2, [r3, #32]
 800b86e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b872:	4013      	ands	r3, r2
 800b874:	2b00      	cmp	r3, #0
 800b876:	d10f      	bne.n	800b898 <HAL_TIM_PWM_Stop_IT+0xec>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	6a1a      	ldr	r2, [r3, #32]
 800b87e:	f240 4344 	movw	r3, #1092	@ 0x444
 800b882:	4013      	ands	r3, r2
 800b884:	2b00      	cmp	r3, #0
 800b886:	d107      	bne.n	800b898 <HAL_TIM_PWM_Stop_IT+0xec>
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b896:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	6a1a      	ldr	r2, [r3, #32]
 800b89e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b8a2:	4013      	ands	r3, r2
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d10f      	bne.n	800b8c8 <HAL_TIM_PWM_Stop_IT+0x11c>
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	6a1a      	ldr	r2, [r3, #32]
 800b8ae:	f240 4344 	movw	r3, #1092	@ 0x444
 800b8b2:	4013      	ands	r3, r2
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d107      	bne.n	800b8c8 <HAL_TIM_PWM_Stop_IT+0x11c>
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	681a      	ldr	r2, [r3, #0]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	f022 0201 	bic.w	r2, r2, #1
 800b8c6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d104      	bne.n	800b8d8 <HAL_TIM_PWM_Stop_IT+0x12c>
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b8d6:	e013      	b.n	800b900 <HAL_TIM_PWM_Stop_IT+0x154>
 800b8d8:	683b      	ldr	r3, [r7, #0]
 800b8da:	2b04      	cmp	r3, #4
 800b8dc:	d104      	bne.n	800b8e8 <HAL_TIM_PWM_Stop_IT+0x13c>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8e6:	e00b      	b.n	800b900 <HAL_TIM_PWM_Stop_IT+0x154>
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	2b08      	cmp	r3, #8
 800b8ec:	d104      	bne.n	800b8f8 <HAL_TIM_PWM_Stop_IT+0x14c>
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8f6:	e003      	b.n	800b900 <HAL_TIM_PWM_Stop_IT+0x154>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800b900:	7bfb      	ldrb	r3, [r7, #15]
}
 800b902:	4618      	mov	r0, r3
 800b904:	3710      	adds	r7, #16
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}
 800b90a:	bf00      	nop
 800b90c:	40010000 	.word	0x40010000

0800b910 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b086      	sub	sp, #24
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d101      	bne.n	800b924 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	e097      	b.n	800ba54 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b92a:	b2db      	uxtb	r3, r3
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d106      	bne.n	800b93e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2200      	movs	r2, #0
 800b934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f7fb fde7 	bl	800750c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2202      	movs	r2, #2
 800b942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	689b      	ldr	r3, [r3, #8]
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	6812      	ldr	r2, [r2, #0]
 800b950:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b954:	f023 0307 	bic.w	r3, r3, #7
 800b958:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681a      	ldr	r2, [r3, #0]
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	3304      	adds	r3, #4
 800b962:	4619      	mov	r1, r3
 800b964:	4610      	mov	r0, r2
 800b966:	f000 fad7 	bl	800bf18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	699b      	ldr	r3, [r3, #24]
 800b978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	6a1b      	ldr	r3, [r3, #32]
 800b980:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	697a      	ldr	r2, [r7, #20]
 800b988:	4313      	orrs	r3, r2
 800b98a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800b98c:	693b      	ldr	r3, [r7, #16]
 800b98e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b992:	f023 0303 	bic.w	r3, r3, #3
 800b996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	689a      	ldr	r2, [r3, #8]
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	699b      	ldr	r3, [r3, #24]
 800b9a0:	021b      	lsls	r3, r3, #8
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	693a      	ldr	r2, [r7, #16]
 800b9a6:	4313      	orrs	r3, r2
 800b9a8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800b9b0:	f023 030c 	bic.w	r3, r3, #12
 800b9b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b9bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b9c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800b9c2:	683b      	ldr	r3, [r7, #0]
 800b9c4:	68da      	ldr	r2, [r3, #12]
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	69db      	ldr	r3, [r3, #28]
 800b9ca:	021b      	lsls	r3, r3, #8
 800b9cc:	4313      	orrs	r3, r2
 800b9ce:	693a      	ldr	r2, [r7, #16]
 800b9d0:	4313      	orrs	r3, r2
 800b9d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	691b      	ldr	r3, [r3, #16]
 800b9d8:	011a      	lsls	r2, r3, #4
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	6a1b      	ldr	r3, [r3, #32]
 800b9de:	031b      	lsls	r3, r3, #12
 800b9e0:	4313      	orrs	r3, r2
 800b9e2:	693a      	ldr	r2, [r7, #16]
 800b9e4:	4313      	orrs	r3, r2
 800b9e6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800b9ee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800b9f6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	685a      	ldr	r2, [r3, #4]
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	695b      	ldr	r3, [r3, #20]
 800ba00:	011b      	lsls	r3, r3, #4
 800ba02:	4313      	orrs	r3, r2
 800ba04:	68fa      	ldr	r2, [r7, #12]
 800ba06:	4313      	orrs	r3, r2
 800ba08:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	697a      	ldr	r2, [r7, #20]
 800ba10:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	693a      	ldr	r2, [r7, #16]
 800ba18:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	68fa      	ldr	r2, [r7, #12]
 800ba20:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2201      	movs	r2, #1
 800ba26:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2201      	movs	r2, #1
 800ba2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2201      	movs	r2, #1
 800ba36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2201      	movs	r2, #1
 800ba3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2201      	movs	r2, #1
 800ba46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba52:	2300      	movs	r3, #0
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3718      	adds	r7, #24
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd80      	pop	{r7, pc}

0800ba5c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b084      	sub	sp, #16
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
 800ba64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ba6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ba74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ba7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ba84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d110      	bne.n	800baae <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ba8c:	7bfb      	ldrb	r3, [r7, #15]
 800ba8e:	2b01      	cmp	r3, #1
 800ba90:	d102      	bne.n	800ba98 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ba92:	7b7b      	ldrb	r3, [r7, #13]
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	d001      	beq.n	800ba9c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	e069      	b.n	800bb70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2202      	movs	r2, #2
 800baa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2202      	movs	r2, #2
 800baa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800baac:	e031      	b.n	800bb12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800baae:	683b      	ldr	r3, [r7, #0]
 800bab0:	2b04      	cmp	r3, #4
 800bab2:	d110      	bne.n	800bad6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bab4:	7bbb      	ldrb	r3, [r7, #14]
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	d102      	bne.n	800bac0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800baba:	7b3b      	ldrb	r3, [r7, #12]
 800babc:	2b01      	cmp	r3, #1
 800babe:	d001      	beq.n	800bac4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800bac0:	2301      	movs	r3, #1
 800bac2:	e055      	b.n	800bb70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2202      	movs	r2, #2
 800bac8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2202      	movs	r2, #2
 800bad0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bad4:	e01d      	b.n	800bb12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bad6:	7bfb      	ldrb	r3, [r7, #15]
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d108      	bne.n	800baee <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800badc:	7bbb      	ldrb	r3, [r7, #14]
 800bade:	2b01      	cmp	r3, #1
 800bae0:	d105      	bne.n	800baee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bae2:	7b7b      	ldrb	r3, [r7, #13]
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	d102      	bne.n	800baee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bae8:	7b3b      	ldrb	r3, [r7, #12]
 800baea:	2b01      	cmp	r3, #1
 800baec:	d001      	beq.n	800baf2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800baee:	2301      	movs	r3, #1
 800baf0:	e03e      	b.n	800bb70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2202      	movs	r2, #2
 800baf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2202      	movs	r2, #2
 800bafe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2202      	movs	r2, #2
 800bb06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2202      	movs	r2, #2
 800bb0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d003      	beq.n	800bb20 <HAL_TIM_Encoder_Start+0xc4>
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	2b04      	cmp	r3, #4
 800bb1c:	d008      	beq.n	800bb30 <HAL_TIM_Encoder_Start+0xd4>
 800bb1e:	e00f      	b.n	800bb40 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	2201      	movs	r2, #1
 800bb26:	2100      	movs	r1, #0
 800bb28:	4618      	mov	r0, r3
 800bb2a:	f000 fc07 	bl	800c33c <TIM_CCxChannelCmd>
      break;
 800bb2e:	e016      	b.n	800bb5e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	2201      	movs	r2, #1
 800bb36:	2104      	movs	r1, #4
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f000 fbff 	bl	800c33c <TIM_CCxChannelCmd>
      break;
 800bb3e:	e00e      	b.n	800bb5e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	2201      	movs	r2, #1
 800bb46:	2100      	movs	r1, #0
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f000 fbf7 	bl	800c33c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	2201      	movs	r2, #1
 800bb54:	2104      	movs	r1, #4
 800bb56:	4618      	mov	r0, r3
 800bb58:	f000 fbf0 	bl	800c33c <TIM_CCxChannelCmd>
      break;
 800bb5c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	681a      	ldr	r2, [r3, #0]
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	f042 0201 	orr.w	r2, r2, #1
 800bb6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bb6e:	2300      	movs	r3, #0
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3710      	adds	r7, #16
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}

0800bb78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b084      	sub	sp, #16
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	68db      	ldr	r3, [r3, #12]
 800bb86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	691b      	ldr	r3, [r3, #16]
 800bb8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bb90:	68bb      	ldr	r3, [r7, #8]
 800bb92:	f003 0302 	and.w	r3, r3, #2
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d020      	beq.n	800bbdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	f003 0302 	and.w	r3, r3, #2
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d01b      	beq.n	800bbdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f06f 0202 	mvn.w	r2, #2
 800bbac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2201      	movs	r2, #1
 800bbb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	699b      	ldr	r3, [r3, #24]
 800bbba:	f003 0303 	and.w	r3, r3, #3
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d003      	beq.n	800bbca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f000 f994 	bl	800bef0 <HAL_TIM_IC_CaptureCallback>
 800bbc8:	e005      	b.n	800bbd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f000 f986 	bl	800bedc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f7f7 f83f 	bl	8002c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	f003 0304 	and.w	r3, r3, #4
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d020      	beq.n	800bc28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	f003 0304 	and.w	r3, r3, #4
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d01b      	beq.n	800bc28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	f06f 0204 	mvn.w	r2, #4
 800bbf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2202      	movs	r2, #2
 800bbfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	699b      	ldr	r3, [r3, #24]
 800bc06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d003      	beq.n	800bc16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc0e:	6878      	ldr	r0, [r7, #4]
 800bc10:	f000 f96e 	bl	800bef0 <HAL_TIM_IC_CaptureCallback>
 800bc14:	e005      	b.n	800bc22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc16:	6878      	ldr	r0, [r7, #4]
 800bc18:	f000 f960 	bl	800bedc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f7f7 f819 	bl	8002c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	f003 0308 	and.w	r3, r3, #8
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d020      	beq.n	800bc74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	f003 0308 	and.w	r3, r3, #8
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d01b      	beq.n	800bc74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	f06f 0208 	mvn.w	r2, #8
 800bc44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	2204      	movs	r2, #4
 800bc4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	69db      	ldr	r3, [r3, #28]
 800bc52:	f003 0303 	and.w	r3, r3, #3
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d003      	beq.n	800bc62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f000 f948 	bl	800bef0 <HAL_TIM_IC_CaptureCallback>
 800bc60:	e005      	b.n	800bc6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc62:	6878      	ldr	r0, [r7, #4]
 800bc64:	f000 f93a 	bl	800bedc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f7f6 fff3 	bl	8002c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2200      	movs	r2, #0
 800bc72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	f003 0310 	and.w	r3, r3, #16
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d020      	beq.n	800bcc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	f003 0310 	and.w	r3, r3, #16
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d01b      	beq.n	800bcc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	f06f 0210 	mvn.w	r2, #16
 800bc90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2208      	movs	r2, #8
 800bc96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	69db      	ldr	r3, [r3, #28]
 800bc9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d003      	beq.n	800bcae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f000 f922 	bl	800bef0 <HAL_TIM_IC_CaptureCallback>
 800bcac:	e005      	b.n	800bcba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bcae:	6878      	ldr	r0, [r7, #4]
 800bcb0:	f000 f914 	bl	800bedc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bcb4:	6878      	ldr	r0, [r7, #4]
 800bcb6:	f7f6 ffcd 	bl	8002c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2200      	movs	r2, #0
 800bcbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	f003 0301 	and.w	r3, r3, #1
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d00c      	beq.n	800bce4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	f003 0301 	and.w	r3, r3, #1
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d007      	beq.n	800bce4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	f06f 0201 	mvn.w	r2, #1
 800bcdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f7f6 ffd6 	bl	8002c90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d00c      	beq.n	800bd08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d007      	beq.n	800bd08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800bd00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f000 fc0a 	bl	800c51c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d00c      	beq.n	800bd2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d007      	beq.n	800bd2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bd24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bd26:	6878      	ldr	r0, [r7, #4]
 800bd28:	f000 f8ec 	bl	800bf04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	f003 0320 	and.w	r3, r3, #32
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d00c      	beq.n	800bd50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	f003 0320 	and.w	r3, r3, #32
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d007      	beq.n	800bd50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	f06f 0220 	mvn.w	r2, #32
 800bd48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f000 fbdc 	bl	800c508 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bd50:	bf00      	nop
 800bd52:	3710      	adds	r7, #16
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b086      	sub	sp, #24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	60f8      	str	r0, [r7, #12]
 800bd60:	60b9      	str	r1, [r7, #8]
 800bd62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd64:	2300      	movs	r3, #0
 800bd66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bd6e:	2b01      	cmp	r3, #1
 800bd70:	d101      	bne.n	800bd76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800bd72:	2302      	movs	r3, #2
 800bd74:	e0ae      	b.n	800bed4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	2201      	movs	r2, #1
 800bd7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2b0c      	cmp	r3, #12
 800bd82:	f200 809f 	bhi.w	800bec4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800bd86:	a201      	add	r2, pc, #4	@ (adr r2, 800bd8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800bd88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd8c:	0800bdc1 	.word	0x0800bdc1
 800bd90:	0800bec5 	.word	0x0800bec5
 800bd94:	0800bec5 	.word	0x0800bec5
 800bd98:	0800bec5 	.word	0x0800bec5
 800bd9c:	0800be01 	.word	0x0800be01
 800bda0:	0800bec5 	.word	0x0800bec5
 800bda4:	0800bec5 	.word	0x0800bec5
 800bda8:	0800bec5 	.word	0x0800bec5
 800bdac:	0800be43 	.word	0x0800be43
 800bdb0:	0800bec5 	.word	0x0800bec5
 800bdb4:	0800bec5 	.word	0x0800bec5
 800bdb8:	0800bec5 	.word	0x0800bec5
 800bdbc:	0800be83 	.word	0x0800be83
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	68b9      	ldr	r1, [r7, #8]
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f000 f92c 	bl	800c024 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	699a      	ldr	r2, [r3, #24]
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f042 0208 	orr.w	r2, r2, #8
 800bdda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	699a      	ldr	r2, [r3, #24]
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f022 0204 	bic.w	r2, r2, #4
 800bdea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	6999      	ldr	r1, [r3, #24]
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	691a      	ldr	r2, [r3, #16]
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	430a      	orrs	r2, r1
 800bdfc:	619a      	str	r2, [r3, #24]
      break;
 800bdfe:	e064      	b.n	800beca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	68b9      	ldr	r1, [r7, #8]
 800be06:	4618      	mov	r0, r3
 800be08:	f000 f972 	bl	800c0f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	699a      	ldr	r2, [r3, #24]
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	699a      	ldr	r2, [r3, #24]
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800be2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	6999      	ldr	r1, [r3, #24]
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	691b      	ldr	r3, [r3, #16]
 800be36:	021a      	lsls	r2, r3, #8
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	430a      	orrs	r2, r1
 800be3e:	619a      	str	r2, [r3, #24]
      break;
 800be40:	e043      	b.n	800beca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	68b9      	ldr	r1, [r7, #8]
 800be48:	4618      	mov	r0, r3
 800be4a:	f000 f9bd 	bl	800c1c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	69da      	ldr	r2, [r3, #28]
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f042 0208 	orr.w	r2, r2, #8
 800be5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	69da      	ldr	r2, [r3, #28]
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	f022 0204 	bic.w	r2, r2, #4
 800be6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	69d9      	ldr	r1, [r3, #28]
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	691a      	ldr	r2, [r3, #16]
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	430a      	orrs	r2, r1
 800be7e:	61da      	str	r2, [r3, #28]
      break;
 800be80:	e023      	b.n	800beca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	68b9      	ldr	r1, [r7, #8]
 800be88:	4618      	mov	r0, r3
 800be8a:	f000 fa07 	bl	800c29c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	69da      	ldr	r2, [r3, #28]
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	69da      	ldr	r2, [r3, #28]
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800beac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	69d9      	ldr	r1, [r3, #28]
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	691b      	ldr	r3, [r3, #16]
 800beb8:	021a      	lsls	r2, r3, #8
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	430a      	orrs	r2, r1
 800bec0:	61da      	str	r2, [r3, #28]
      break;
 800bec2:	e002      	b.n	800beca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800bec4:	2301      	movs	r3, #1
 800bec6:	75fb      	strb	r3, [r7, #23]
      break;
 800bec8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2200      	movs	r2, #0
 800bece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800bed2:	7dfb      	ldrb	r3, [r7, #23]
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	3718      	adds	r7, #24
 800bed8:	46bd      	mov	sp, r7
 800beda:	bd80      	pop	{r7, pc}

0800bedc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bedc:	b480      	push	{r7}
 800bede:	b083      	sub	sp, #12
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bee4:	bf00      	nop
 800bee6:	370c      	adds	r7, #12
 800bee8:	46bd      	mov	sp, r7
 800beea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beee:	4770      	bx	lr

0800bef0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b083      	sub	sp, #12
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bef8:	bf00      	nop
 800befa:	370c      	adds	r7, #12
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr

0800bf04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bf04:	b480      	push	{r7}
 800bf06:	b083      	sub	sp, #12
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bf0c:	bf00      	nop
 800bf0e:	370c      	adds	r7, #12
 800bf10:	46bd      	mov	sp, r7
 800bf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf16:	4770      	bx	lr

0800bf18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b085      	sub	sp, #20
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	4a37      	ldr	r2, [pc, #220]	@ (800c008 <TIM_Base_SetConfig+0xf0>)
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d00f      	beq.n	800bf50 <TIM_Base_SetConfig+0x38>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf36:	d00b      	beq.n	800bf50 <TIM_Base_SetConfig+0x38>
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	4a34      	ldr	r2, [pc, #208]	@ (800c00c <TIM_Base_SetConfig+0xf4>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d007      	beq.n	800bf50 <TIM_Base_SetConfig+0x38>
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	4a33      	ldr	r2, [pc, #204]	@ (800c010 <TIM_Base_SetConfig+0xf8>)
 800bf44:	4293      	cmp	r3, r2
 800bf46:	d003      	beq.n	800bf50 <TIM_Base_SetConfig+0x38>
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	4a32      	ldr	r2, [pc, #200]	@ (800c014 <TIM_Base_SetConfig+0xfc>)
 800bf4c:	4293      	cmp	r3, r2
 800bf4e:	d108      	bne.n	800bf62 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	68fa      	ldr	r2, [r7, #12]
 800bf5e:	4313      	orrs	r3, r2
 800bf60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	4a28      	ldr	r2, [pc, #160]	@ (800c008 <TIM_Base_SetConfig+0xf0>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d01b      	beq.n	800bfa2 <TIM_Base_SetConfig+0x8a>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf70:	d017      	beq.n	800bfa2 <TIM_Base_SetConfig+0x8a>
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	4a25      	ldr	r2, [pc, #148]	@ (800c00c <TIM_Base_SetConfig+0xf4>)
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d013      	beq.n	800bfa2 <TIM_Base_SetConfig+0x8a>
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	4a24      	ldr	r2, [pc, #144]	@ (800c010 <TIM_Base_SetConfig+0xf8>)
 800bf7e:	4293      	cmp	r3, r2
 800bf80:	d00f      	beq.n	800bfa2 <TIM_Base_SetConfig+0x8a>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	4a23      	ldr	r2, [pc, #140]	@ (800c014 <TIM_Base_SetConfig+0xfc>)
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d00b      	beq.n	800bfa2 <TIM_Base_SetConfig+0x8a>
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	4a22      	ldr	r2, [pc, #136]	@ (800c018 <TIM_Base_SetConfig+0x100>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d007      	beq.n	800bfa2 <TIM_Base_SetConfig+0x8a>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	4a21      	ldr	r2, [pc, #132]	@ (800c01c <TIM_Base_SetConfig+0x104>)
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d003      	beq.n	800bfa2 <TIM_Base_SetConfig+0x8a>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	4a20      	ldr	r2, [pc, #128]	@ (800c020 <TIM_Base_SetConfig+0x108>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d108      	bne.n	800bfb4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bfa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	68db      	ldr	r3, [r3, #12]
 800bfae:	68fa      	ldr	r2, [r7, #12]
 800bfb0:	4313      	orrs	r3, r2
 800bfb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	695b      	ldr	r3, [r3, #20]
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	689a      	ldr	r2, [r3, #8]
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	681a      	ldr	r2, [r3, #0]
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	4a0c      	ldr	r2, [pc, #48]	@ (800c008 <TIM_Base_SetConfig+0xf0>)
 800bfd6:	4293      	cmp	r3, r2
 800bfd8:	d103      	bne.n	800bfe2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	691a      	ldr	r2, [r3, #16]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	f043 0204 	orr.w	r2, r3, #4
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2201      	movs	r2, #1
 800bff2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	68fa      	ldr	r2, [r7, #12]
 800bff8:	601a      	str	r2, [r3, #0]
}
 800bffa:	bf00      	nop
 800bffc:	3714      	adds	r7, #20
 800bffe:	46bd      	mov	sp, r7
 800c000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c004:	4770      	bx	lr
 800c006:	bf00      	nop
 800c008:	40010000 	.word	0x40010000
 800c00c:	40000400 	.word	0x40000400
 800c010:	40000800 	.word	0x40000800
 800c014:	40000c00 	.word	0x40000c00
 800c018:	40014000 	.word	0x40014000
 800c01c:	40014400 	.word	0x40014400
 800c020:	40014800 	.word	0x40014800

0800c024 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c024:	b480      	push	{r7}
 800c026:	b087      	sub	sp, #28
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
 800c02c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6a1b      	ldr	r3, [r3, #32]
 800c032:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	6a1b      	ldr	r3, [r3, #32]
 800c038:	f023 0201 	bic.w	r2, r3, #1
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	685b      	ldr	r3, [r3, #4]
 800c044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	699b      	ldr	r3, [r3, #24]
 800c04a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f023 0303 	bic.w	r3, r3, #3
 800c05a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	68fa      	ldr	r2, [r7, #12]
 800c062:	4313      	orrs	r3, r2
 800c064:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	f023 0302 	bic.w	r3, r3, #2
 800c06c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	689b      	ldr	r3, [r3, #8]
 800c072:	697a      	ldr	r2, [r7, #20]
 800c074:	4313      	orrs	r3, r2
 800c076:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	4a1c      	ldr	r2, [pc, #112]	@ (800c0ec <TIM_OC1_SetConfig+0xc8>)
 800c07c:	4293      	cmp	r3, r2
 800c07e:	d10c      	bne.n	800c09a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c080:	697b      	ldr	r3, [r7, #20]
 800c082:	f023 0308 	bic.w	r3, r3, #8
 800c086:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	68db      	ldr	r3, [r3, #12]
 800c08c:	697a      	ldr	r2, [r7, #20]
 800c08e:	4313      	orrs	r3, r2
 800c090:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	f023 0304 	bic.w	r3, r3, #4
 800c098:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	4a13      	ldr	r2, [pc, #76]	@ (800c0ec <TIM_OC1_SetConfig+0xc8>)
 800c09e:	4293      	cmp	r3, r2
 800c0a0:	d111      	bne.n	800c0c6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c0a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c0aa:	693b      	ldr	r3, [r7, #16]
 800c0ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c0b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	695b      	ldr	r3, [r3, #20]
 800c0b6:	693a      	ldr	r2, [r7, #16]
 800c0b8:	4313      	orrs	r3, r2
 800c0ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	699b      	ldr	r3, [r3, #24]
 800c0c0:	693a      	ldr	r2, [r7, #16]
 800c0c2:	4313      	orrs	r3, r2
 800c0c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	693a      	ldr	r2, [r7, #16]
 800c0ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	68fa      	ldr	r2, [r7, #12]
 800c0d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	685a      	ldr	r2, [r3, #4]
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	697a      	ldr	r2, [r7, #20]
 800c0de:	621a      	str	r2, [r3, #32]
}
 800c0e0:	bf00      	nop
 800c0e2:	371c      	adds	r7, #28
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr
 800c0ec:	40010000 	.word	0x40010000

0800c0f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b087      	sub	sp, #28
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
 800c0f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6a1b      	ldr	r3, [r3, #32]
 800c0fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	6a1b      	ldr	r3, [r3, #32]
 800c104:	f023 0210 	bic.w	r2, r3, #16
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	685b      	ldr	r3, [r3, #4]
 800c110:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	699b      	ldr	r3, [r3, #24]
 800c116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c11e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c126:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	021b      	lsls	r3, r3, #8
 800c12e:	68fa      	ldr	r2, [r7, #12]
 800c130:	4313      	orrs	r3, r2
 800c132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c134:	697b      	ldr	r3, [r7, #20]
 800c136:	f023 0320 	bic.w	r3, r3, #32
 800c13a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	689b      	ldr	r3, [r3, #8]
 800c140:	011b      	lsls	r3, r3, #4
 800c142:	697a      	ldr	r2, [r7, #20]
 800c144:	4313      	orrs	r3, r2
 800c146:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	4a1e      	ldr	r2, [pc, #120]	@ (800c1c4 <TIM_OC2_SetConfig+0xd4>)
 800c14c:	4293      	cmp	r3, r2
 800c14e:	d10d      	bne.n	800c16c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c150:	697b      	ldr	r3, [r7, #20]
 800c152:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c156:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	68db      	ldr	r3, [r3, #12]
 800c15c:	011b      	lsls	r3, r3, #4
 800c15e:	697a      	ldr	r2, [r7, #20]
 800c160:	4313      	orrs	r3, r2
 800c162:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c164:	697b      	ldr	r3, [r7, #20]
 800c166:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c16a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	4a15      	ldr	r2, [pc, #84]	@ (800c1c4 <TIM_OC2_SetConfig+0xd4>)
 800c170:	4293      	cmp	r3, r2
 800c172:	d113      	bne.n	800c19c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c17a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c182:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	695b      	ldr	r3, [r3, #20]
 800c188:	009b      	lsls	r3, r3, #2
 800c18a:	693a      	ldr	r2, [r7, #16]
 800c18c:	4313      	orrs	r3, r2
 800c18e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	699b      	ldr	r3, [r3, #24]
 800c194:	009b      	lsls	r3, r3, #2
 800c196:	693a      	ldr	r2, [r7, #16]
 800c198:	4313      	orrs	r3, r2
 800c19a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	693a      	ldr	r2, [r7, #16]
 800c1a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	68fa      	ldr	r2, [r7, #12]
 800c1a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	685a      	ldr	r2, [r3, #4]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	697a      	ldr	r2, [r7, #20]
 800c1b4:	621a      	str	r2, [r3, #32]
}
 800c1b6:	bf00      	nop
 800c1b8:	371c      	adds	r7, #28
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c0:	4770      	bx	lr
 800c1c2:	bf00      	nop
 800c1c4:	40010000 	.word	0x40010000

0800c1c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b087      	sub	sp, #28
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
 800c1d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6a1b      	ldr	r3, [r3, #32]
 800c1d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	6a1b      	ldr	r3, [r3, #32]
 800c1dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	69db      	ldr	r3, [r3, #28]
 800c1ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f023 0303 	bic.w	r3, r3, #3
 800c1fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	68fa      	ldr	r2, [r7, #12]
 800c206:	4313      	orrs	r3, r2
 800c208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c210:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c212:	683b      	ldr	r3, [r7, #0]
 800c214:	689b      	ldr	r3, [r3, #8]
 800c216:	021b      	lsls	r3, r3, #8
 800c218:	697a      	ldr	r2, [r7, #20]
 800c21a:	4313      	orrs	r3, r2
 800c21c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	4a1d      	ldr	r2, [pc, #116]	@ (800c298 <TIM_OC3_SetConfig+0xd0>)
 800c222:	4293      	cmp	r3, r2
 800c224:	d10d      	bne.n	800c242 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c22c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	68db      	ldr	r3, [r3, #12]
 800c232:	021b      	lsls	r3, r3, #8
 800c234:	697a      	ldr	r2, [r7, #20]
 800c236:	4313      	orrs	r3, r2
 800c238:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c240:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	4a14      	ldr	r2, [pc, #80]	@ (800c298 <TIM_OC3_SetConfig+0xd0>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d113      	bne.n	800c272 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c24a:	693b      	ldr	r3, [r7, #16]
 800c24c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c250:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c258:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	695b      	ldr	r3, [r3, #20]
 800c25e:	011b      	lsls	r3, r3, #4
 800c260:	693a      	ldr	r2, [r7, #16]
 800c262:	4313      	orrs	r3, r2
 800c264:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	699b      	ldr	r3, [r3, #24]
 800c26a:	011b      	lsls	r3, r3, #4
 800c26c:	693a      	ldr	r2, [r7, #16]
 800c26e:	4313      	orrs	r3, r2
 800c270:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	693a      	ldr	r2, [r7, #16]
 800c276:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	68fa      	ldr	r2, [r7, #12]
 800c27c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c27e:	683b      	ldr	r3, [r7, #0]
 800c280:	685a      	ldr	r2, [r3, #4]
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	697a      	ldr	r2, [r7, #20]
 800c28a:	621a      	str	r2, [r3, #32]
}
 800c28c:	bf00      	nop
 800c28e:	371c      	adds	r7, #28
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr
 800c298:	40010000 	.word	0x40010000

0800c29c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c29c:	b480      	push	{r7}
 800c29e:	b087      	sub	sp, #28
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
 800c2a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	6a1b      	ldr	r3, [r3, #32]
 800c2aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	6a1b      	ldr	r3, [r3, #32]
 800c2b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	685b      	ldr	r3, [r3, #4]
 800c2bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	69db      	ldr	r3, [r3, #28]
 800c2c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c2ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c2d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	021b      	lsls	r3, r3, #8
 800c2da:	68fa      	ldr	r2, [r7, #12]
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c2e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	689b      	ldr	r3, [r3, #8]
 800c2ec:	031b      	lsls	r3, r3, #12
 800c2ee:	693a      	ldr	r2, [r7, #16]
 800c2f0:	4313      	orrs	r3, r2
 800c2f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	4a10      	ldr	r2, [pc, #64]	@ (800c338 <TIM_OC4_SetConfig+0x9c>)
 800c2f8:	4293      	cmp	r3, r2
 800c2fa:	d109      	bne.n	800c310 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c2fc:	697b      	ldr	r3, [r7, #20]
 800c2fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c302:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	695b      	ldr	r3, [r3, #20]
 800c308:	019b      	lsls	r3, r3, #6
 800c30a:	697a      	ldr	r2, [r7, #20]
 800c30c:	4313      	orrs	r3, r2
 800c30e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	697a      	ldr	r2, [r7, #20]
 800c314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	685a      	ldr	r2, [r3, #4]
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	693a      	ldr	r2, [r7, #16]
 800c328:	621a      	str	r2, [r3, #32]
}
 800c32a:	bf00      	nop
 800c32c:	371c      	adds	r7, #28
 800c32e:	46bd      	mov	sp, r7
 800c330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c334:	4770      	bx	lr
 800c336:	bf00      	nop
 800c338:	40010000 	.word	0x40010000

0800c33c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b087      	sub	sp, #28
 800c340:	af00      	add	r7, sp, #0
 800c342:	60f8      	str	r0, [r7, #12]
 800c344:	60b9      	str	r1, [r7, #8]
 800c346:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	f003 031f 	and.w	r3, r3, #31
 800c34e:	2201      	movs	r2, #1
 800c350:	fa02 f303 	lsl.w	r3, r2, r3
 800c354:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	6a1a      	ldr	r2, [r3, #32]
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	43db      	mvns	r3, r3
 800c35e:	401a      	ands	r2, r3
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	6a1a      	ldr	r2, [r3, #32]
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	f003 031f 	and.w	r3, r3, #31
 800c36e:	6879      	ldr	r1, [r7, #4]
 800c370:	fa01 f303 	lsl.w	r3, r1, r3
 800c374:	431a      	orrs	r2, r3
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	621a      	str	r2, [r3, #32]
}
 800c37a:	bf00      	nop
 800c37c:	371c      	adds	r7, #28
 800c37e:	46bd      	mov	sp, r7
 800c380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c384:	4770      	bx	lr
	...

0800c388 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c388:	b480      	push	{r7}
 800c38a:	b085      	sub	sp, #20
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
 800c390:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d101      	bne.n	800c3a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c39c:	2302      	movs	r3, #2
 800c39e:	e050      	b.n	800c442 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2201      	movs	r2, #1
 800c3a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2202      	movs	r2, #2
 800c3ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	685b      	ldr	r3, [r3, #4]
 800c3b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	689b      	ldr	r3, [r3, #8]
 800c3be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	68fa      	ldr	r2, [r7, #12]
 800c3ce:	4313      	orrs	r3, r2
 800c3d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	68fa      	ldr	r2, [r7, #12]
 800c3d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	4a1c      	ldr	r2, [pc, #112]	@ (800c450 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d018      	beq.n	800c416 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3ec:	d013      	beq.n	800c416 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	4a18      	ldr	r2, [pc, #96]	@ (800c454 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d00e      	beq.n	800c416 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	4a16      	ldr	r2, [pc, #88]	@ (800c458 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800c3fe:	4293      	cmp	r3, r2
 800c400:	d009      	beq.n	800c416 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4a15      	ldr	r2, [pc, #84]	@ (800c45c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d004      	beq.n	800c416 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	4a13      	ldr	r2, [pc, #76]	@ (800c460 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800c412:	4293      	cmp	r3, r2
 800c414:	d10c      	bne.n	800c430 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c416:	68bb      	ldr	r3, [r7, #8]
 800c418:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c41c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	685b      	ldr	r3, [r3, #4]
 800c422:	68ba      	ldr	r2, [r7, #8]
 800c424:	4313      	orrs	r3, r2
 800c426:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	68ba      	ldr	r2, [r7, #8]
 800c42e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2201      	movs	r2, #1
 800c434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2200      	movs	r2, #0
 800c43c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c440:	2300      	movs	r3, #0
}
 800c442:	4618      	mov	r0, r3
 800c444:	3714      	adds	r7, #20
 800c446:	46bd      	mov	sp, r7
 800c448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44c:	4770      	bx	lr
 800c44e:	bf00      	nop
 800c450:	40010000 	.word	0x40010000
 800c454:	40000400 	.word	0x40000400
 800c458:	40000800 	.word	0x40000800
 800c45c:	40000c00 	.word	0x40000c00
 800c460:	40014000 	.word	0x40014000

0800c464 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c464:	b480      	push	{r7}
 800c466:	b085      	sub	sp, #20
 800c468:	af00      	add	r7, sp, #0
 800c46a:	6078      	str	r0, [r7, #4]
 800c46c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c46e:	2300      	movs	r3, #0
 800c470:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c478:	2b01      	cmp	r3, #1
 800c47a:	d101      	bne.n	800c480 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c47c:	2302      	movs	r3, #2
 800c47e:	e03d      	b.n	800c4fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2201      	movs	r2, #1
 800c484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	68db      	ldr	r3, [r3, #12]
 800c492:	4313      	orrs	r3, r2
 800c494:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	4313      	orrs	r3, r2
 800c4a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	685b      	ldr	r3, [r3, #4]
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c4b8:	683b      	ldr	r3, [r7, #0]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	691b      	ldr	r3, [r3, #16]
 800c4ca:	4313      	orrs	r3, r2
 800c4cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	695b      	ldr	r3, [r3, #20]
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c4e2:	683b      	ldr	r3, [r7, #0]
 800c4e4:	69db      	ldr	r3, [r3, #28]
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	68fa      	ldr	r2, [r7, #12]
 800c4f0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c4fa:	2300      	movs	r3, #0
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	3714      	adds	r7, #20
 800c500:	46bd      	mov	sp, r7
 800c502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c506:	4770      	bx	lr

0800c508 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c508:	b480      	push	{r7}
 800c50a:	b083      	sub	sp, #12
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c510:	bf00      	nop
 800c512:	370c      	adds	r7, #12
 800c514:	46bd      	mov	sp, r7
 800c516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51a:	4770      	bx	lr

0800c51c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c51c:	b480      	push	{r7}
 800c51e:	b083      	sub	sp, #12
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c524:	bf00      	nop
 800c526:	370c      	adds	r7, #12
 800c528:	46bd      	mov	sp, r7
 800c52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52e:	4770      	bx	lr

0800c530 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b082      	sub	sp, #8
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d101      	bne.n	800c542 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c53e:	2301      	movs	r3, #1
 800c540:	e042      	b.n	800c5c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c548:	b2db      	uxtb	r3, r3
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d106      	bne.n	800c55c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2200      	movs	r2, #0
 800c552:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c556:	6878      	ldr	r0, [r7, #4]
 800c558:	f7fb f95c 	bl	8007814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2224      	movs	r2, #36	@ 0x24
 800c560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	68da      	ldr	r2, [r3, #12]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c572:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c574:	6878      	ldr	r0, [r7, #4]
 800c576:	f000 f82b 	bl	800c5d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	691a      	ldr	r2, [r3, #16]
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c588:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	695a      	ldr	r2, [r3, #20]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c598:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	68da      	ldr	r2, [r3, #12]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c5a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2220      	movs	r2, #32
 800c5b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	2220      	movs	r2, #32
 800c5bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c5c6:	2300      	movs	r3, #0
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	3708      	adds	r7, #8
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bd80      	pop	{r7, pc}

0800c5d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c5d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c5d4:	b0c0      	sub	sp, #256	@ 0x100
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c5dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	691b      	ldr	r3, [r3, #16]
 800c5e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c5e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5ec:	68d9      	ldr	r1, [r3, #12]
 800c5ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5f2:	681a      	ldr	r2, [r3, #0]
 800c5f4:	ea40 0301 	orr.w	r3, r0, r1
 800c5f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c5fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c5fe:	689a      	ldr	r2, [r3, #8]
 800c600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c604:	691b      	ldr	r3, [r3, #16]
 800c606:	431a      	orrs	r2, r3
 800c608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c60c:	695b      	ldr	r3, [r3, #20]
 800c60e:	431a      	orrs	r2, r3
 800c610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c614:	69db      	ldr	r3, [r3, #28]
 800c616:	4313      	orrs	r3, r2
 800c618:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c61c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	68db      	ldr	r3, [r3, #12]
 800c624:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c628:	f021 010c 	bic.w	r1, r1, #12
 800c62c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c630:	681a      	ldr	r2, [r3, #0]
 800c632:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c636:	430b      	orrs	r3, r1
 800c638:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c63a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	695b      	ldr	r3, [r3, #20]
 800c642:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c64a:	6999      	ldr	r1, [r3, #24]
 800c64c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c650:	681a      	ldr	r2, [r3, #0]
 800c652:	ea40 0301 	orr.w	r3, r0, r1
 800c656:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c65c:	681a      	ldr	r2, [r3, #0]
 800c65e:	4b8f      	ldr	r3, [pc, #572]	@ (800c89c <UART_SetConfig+0x2cc>)
 800c660:	429a      	cmp	r2, r3
 800c662:	d005      	beq.n	800c670 <UART_SetConfig+0xa0>
 800c664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	4b8d      	ldr	r3, [pc, #564]	@ (800c8a0 <UART_SetConfig+0x2d0>)
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d104      	bne.n	800c67a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c670:	f7fe fb00 	bl	800ac74 <HAL_RCC_GetPCLK2Freq>
 800c674:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c678:	e003      	b.n	800c682 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c67a:	f7fe fae7 	bl	800ac4c <HAL_RCC_GetPCLK1Freq>
 800c67e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c686:	69db      	ldr	r3, [r3, #28]
 800c688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c68c:	f040 810c 	bne.w	800c8a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c690:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c694:	2200      	movs	r2, #0
 800c696:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c69a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c69e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c6a2:	4622      	mov	r2, r4
 800c6a4:	462b      	mov	r3, r5
 800c6a6:	1891      	adds	r1, r2, r2
 800c6a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c6aa:	415b      	adcs	r3, r3
 800c6ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c6ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c6b2:	4621      	mov	r1, r4
 800c6b4:	eb12 0801 	adds.w	r8, r2, r1
 800c6b8:	4629      	mov	r1, r5
 800c6ba:	eb43 0901 	adc.w	r9, r3, r1
 800c6be:	f04f 0200 	mov.w	r2, #0
 800c6c2:	f04f 0300 	mov.w	r3, #0
 800c6c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c6ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c6ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c6d2:	4690      	mov	r8, r2
 800c6d4:	4699      	mov	r9, r3
 800c6d6:	4623      	mov	r3, r4
 800c6d8:	eb18 0303 	adds.w	r3, r8, r3
 800c6dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c6e0:	462b      	mov	r3, r5
 800c6e2:	eb49 0303 	adc.w	r3, r9, r3
 800c6e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c6ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c6ee:	685b      	ldr	r3, [r3, #4]
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c6f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c6fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c6fe:	460b      	mov	r3, r1
 800c700:	18db      	adds	r3, r3, r3
 800c702:	653b      	str	r3, [r7, #80]	@ 0x50
 800c704:	4613      	mov	r3, r2
 800c706:	eb42 0303 	adc.w	r3, r2, r3
 800c70a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c70c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c710:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c714:	f7f4 f932 	bl	800097c <__aeabi_uldivmod>
 800c718:	4602      	mov	r2, r0
 800c71a:	460b      	mov	r3, r1
 800c71c:	4b61      	ldr	r3, [pc, #388]	@ (800c8a4 <UART_SetConfig+0x2d4>)
 800c71e:	fba3 2302 	umull	r2, r3, r3, r2
 800c722:	095b      	lsrs	r3, r3, #5
 800c724:	011c      	lsls	r4, r3, #4
 800c726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c72a:	2200      	movs	r2, #0
 800c72c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c730:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c734:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c738:	4642      	mov	r2, r8
 800c73a:	464b      	mov	r3, r9
 800c73c:	1891      	adds	r1, r2, r2
 800c73e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c740:	415b      	adcs	r3, r3
 800c742:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c744:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c748:	4641      	mov	r1, r8
 800c74a:	eb12 0a01 	adds.w	sl, r2, r1
 800c74e:	4649      	mov	r1, r9
 800c750:	eb43 0b01 	adc.w	fp, r3, r1
 800c754:	f04f 0200 	mov.w	r2, #0
 800c758:	f04f 0300 	mov.w	r3, #0
 800c75c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c760:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c764:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c768:	4692      	mov	sl, r2
 800c76a:	469b      	mov	fp, r3
 800c76c:	4643      	mov	r3, r8
 800c76e:	eb1a 0303 	adds.w	r3, sl, r3
 800c772:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c776:	464b      	mov	r3, r9
 800c778:	eb4b 0303 	adc.w	r3, fp, r3
 800c77c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c784:	685b      	ldr	r3, [r3, #4]
 800c786:	2200      	movs	r2, #0
 800c788:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c78c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c790:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c794:	460b      	mov	r3, r1
 800c796:	18db      	adds	r3, r3, r3
 800c798:	643b      	str	r3, [r7, #64]	@ 0x40
 800c79a:	4613      	mov	r3, r2
 800c79c:	eb42 0303 	adc.w	r3, r2, r3
 800c7a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800c7a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c7a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c7aa:	f7f4 f8e7 	bl	800097c <__aeabi_uldivmod>
 800c7ae:	4602      	mov	r2, r0
 800c7b0:	460b      	mov	r3, r1
 800c7b2:	4611      	mov	r1, r2
 800c7b4:	4b3b      	ldr	r3, [pc, #236]	@ (800c8a4 <UART_SetConfig+0x2d4>)
 800c7b6:	fba3 2301 	umull	r2, r3, r3, r1
 800c7ba:	095b      	lsrs	r3, r3, #5
 800c7bc:	2264      	movs	r2, #100	@ 0x64
 800c7be:	fb02 f303 	mul.w	r3, r2, r3
 800c7c2:	1acb      	subs	r3, r1, r3
 800c7c4:	00db      	lsls	r3, r3, #3
 800c7c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c7ca:	4b36      	ldr	r3, [pc, #216]	@ (800c8a4 <UART_SetConfig+0x2d4>)
 800c7cc:	fba3 2302 	umull	r2, r3, r3, r2
 800c7d0:	095b      	lsrs	r3, r3, #5
 800c7d2:	005b      	lsls	r3, r3, #1
 800c7d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c7d8:	441c      	add	r4, r3
 800c7da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c7de:	2200      	movs	r2, #0
 800c7e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c7e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c7e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c7ec:	4642      	mov	r2, r8
 800c7ee:	464b      	mov	r3, r9
 800c7f0:	1891      	adds	r1, r2, r2
 800c7f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c7f4:	415b      	adcs	r3, r3
 800c7f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c7f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c7fc:	4641      	mov	r1, r8
 800c7fe:	1851      	adds	r1, r2, r1
 800c800:	6339      	str	r1, [r7, #48]	@ 0x30
 800c802:	4649      	mov	r1, r9
 800c804:	414b      	adcs	r3, r1
 800c806:	637b      	str	r3, [r7, #52]	@ 0x34
 800c808:	f04f 0200 	mov.w	r2, #0
 800c80c:	f04f 0300 	mov.w	r3, #0
 800c810:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c814:	4659      	mov	r1, fp
 800c816:	00cb      	lsls	r3, r1, #3
 800c818:	4651      	mov	r1, sl
 800c81a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c81e:	4651      	mov	r1, sl
 800c820:	00ca      	lsls	r2, r1, #3
 800c822:	4610      	mov	r0, r2
 800c824:	4619      	mov	r1, r3
 800c826:	4603      	mov	r3, r0
 800c828:	4642      	mov	r2, r8
 800c82a:	189b      	adds	r3, r3, r2
 800c82c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c830:	464b      	mov	r3, r9
 800c832:	460a      	mov	r2, r1
 800c834:	eb42 0303 	adc.w	r3, r2, r3
 800c838:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c83c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c840:	685b      	ldr	r3, [r3, #4]
 800c842:	2200      	movs	r2, #0
 800c844:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c848:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800c84c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c850:	460b      	mov	r3, r1
 800c852:	18db      	adds	r3, r3, r3
 800c854:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c856:	4613      	mov	r3, r2
 800c858:	eb42 0303 	adc.w	r3, r2, r3
 800c85c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c85e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800c862:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800c866:	f7f4 f889 	bl	800097c <__aeabi_uldivmod>
 800c86a:	4602      	mov	r2, r0
 800c86c:	460b      	mov	r3, r1
 800c86e:	4b0d      	ldr	r3, [pc, #52]	@ (800c8a4 <UART_SetConfig+0x2d4>)
 800c870:	fba3 1302 	umull	r1, r3, r3, r2
 800c874:	095b      	lsrs	r3, r3, #5
 800c876:	2164      	movs	r1, #100	@ 0x64
 800c878:	fb01 f303 	mul.w	r3, r1, r3
 800c87c:	1ad3      	subs	r3, r2, r3
 800c87e:	00db      	lsls	r3, r3, #3
 800c880:	3332      	adds	r3, #50	@ 0x32
 800c882:	4a08      	ldr	r2, [pc, #32]	@ (800c8a4 <UART_SetConfig+0x2d4>)
 800c884:	fba2 2303 	umull	r2, r3, r2, r3
 800c888:	095b      	lsrs	r3, r3, #5
 800c88a:	f003 0207 	and.w	r2, r3, #7
 800c88e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	4422      	add	r2, r4
 800c896:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c898:	e106      	b.n	800caa8 <UART_SetConfig+0x4d8>
 800c89a:	bf00      	nop
 800c89c:	40011000 	.word	0x40011000
 800c8a0:	40011400 	.word	0x40011400
 800c8a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c8a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c8b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800c8b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800c8ba:	4642      	mov	r2, r8
 800c8bc:	464b      	mov	r3, r9
 800c8be:	1891      	adds	r1, r2, r2
 800c8c0:	6239      	str	r1, [r7, #32]
 800c8c2:	415b      	adcs	r3, r3
 800c8c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c8ca:	4641      	mov	r1, r8
 800c8cc:	1854      	adds	r4, r2, r1
 800c8ce:	4649      	mov	r1, r9
 800c8d0:	eb43 0501 	adc.w	r5, r3, r1
 800c8d4:	f04f 0200 	mov.w	r2, #0
 800c8d8:	f04f 0300 	mov.w	r3, #0
 800c8dc:	00eb      	lsls	r3, r5, #3
 800c8de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c8e2:	00e2      	lsls	r2, r4, #3
 800c8e4:	4614      	mov	r4, r2
 800c8e6:	461d      	mov	r5, r3
 800c8e8:	4643      	mov	r3, r8
 800c8ea:	18e3      	adds	r3, r4, r3
 800c8ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c8f0:	464b      	mov	r3, r9
 800c8f2:	eb45 0303 	adc.w	r3, r5, r3
 800c8f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c8fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c8fe:	685b      	ldr	r3, [r3, #4]
 800c900:	2200      	movs	r2, #0
 800c902:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c906:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c90a:	f04f 0200 	mov.w	r2, #0
 800c90e:	f04f 0300 	mov.w	r3, #0
 800c912:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800c916:	4629      	mov	r1, r5
 800c918:	008b      	lsls	r3, r1, #2
 800c91a:	4621      	mov	r1, r4
 800c91c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c920:	4621      	mov	r1, r4
 800c922:	008a      	lsls	r2, r1, #2
 800c924:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800c928:	f7f4 f828 	bl	800097c <__aeabi_uldivmod>
 800c92c:	4602      	mov	r2, r0
 800c92e:	460b      	mov	r3, r1
 800c930:	4b60      	ldr	r3, [pc, #384]	@ (800cab4 <UART_SetConfig+0x4e4>)
 800c932:	fba3 2302 	umull	r2, r3, r3, r2
 800c936:	095b      	lsrs	r3, r3, #5
 800c938:	011c      	lsls	r4, r3, #4
 800c93a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c93e:	2200      	movs	r2, #0
 800c940:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c944:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800c948:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800c94c:	4642      	mov	r2, r8
 800c94e:	464b      	mov	r3, r9
 800c950:	1891      	adds	r1, r2, r2
 800c952:	61b9      	str	r1, [r7, #24]
 800c954:	415b      	adcs	r3, r3
 800c956:	61fb      	str	r3, [r7, #28]
 800c958:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c95c:	4641      	mov	r1, r8
 800c95e:	1851      	adds	r1, r2, r1
 800c960:	6139      	str	r1, [r7, #16]
 800c962:	4649      	mov	r1, r9
 800c964:	414b      	adcs	r3, r1
 800c966:	617b      	str	r3, [r7, #20]
 800c968:	f04f 0200 	mov.w	r2, #0
 800c96c:	f04f 0300 	mov.w	r3, #0
 800c970:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800c974:	4659      	mov	r1, fp
 800c976:	00cb      	lsls	r3, r1, #3
 800c978:	4651      	mov	r1, sl
 800c97a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c97e:	4651      	mov	r1, sl
 800c980:	00ca      	lsls	r2, r1, #3
 800c982:	4610      	mov	r0, r2
 800c984:	4619      	mov	r1, r3
 800c986:	4603      	mov	r3, r0
 800c988:	4642      	mov	r2, r8
 800c98a:	189b      	adds	r3, r3, r2
 800c98c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c990:	464b      	mov	r3, r9
 800c992:	460a      	mov	r2, r1
 800c994:	eb42 0303 	adc.w	r3, r2, r3
 800c998:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c99c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c9a0:	685b      	ldr	r3, [r3, #4]
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c9a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800c9a8:	f04f 0200 	mov.w	r2, #0
 800c9ac:	f04f 0300 	mov.w	r3, #0
 800c9b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800c9b4:	4649      	mov	r1, r9
 800c9b6:	008b      	lsls	r3, r1, #2
 800c9b8:	4641      	mov	r1, r8
 800c9ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c9be:	4641      	mov	r1, r8
 800c9c0:	008a      	lsls	r2, r1, #2
 800c9c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c9c6:	f7f3 ffd9 	bl	800097c <__aeabi_uldivmod>
 800c9ca:	4602      	mov	r2, r0
 800c9cc:	460b      	mov	r3, r1
 800c9ce:	4611      	mov	r1, r2
 800c9d0:	4b38      	ldr	r3, [pc, #224]	@ (800cab4 <UART_SetConfig+0x4e4>)
 800c9d2:	fba3 2301 	umull	r2, r3, r3, r1
 800c9d6:	095b      	lsrs	r3, r3, #5
 800c9d8:	2264      	movs	r2, #100	@ 0x64
 800c9da:	fb02 f303 	mul.w	r3, r2, r3
 800c9de:	1acb      	subs	r3, r1, r3
 800c9e0:	011b      	lsls	r3, r3, #4
 800c9e2:	3332      	adds	r3, #50	@ 0x32
 800c9e4:	4a33      	ldr	r2, [pc, #204]	@ (800cab4 <UART_SetConfig+0x4e4>)
 800c9e6:	fba2 2303 	umull	r2, r3, r2, r3
 800c9ea:	095b      	lsrs	r3, r3, #5
 800c9ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c9f0:	441c      	add	r4, r3
 800c9f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	673b      	str	r3, [r7, #112]	@ 0x70
 800c9fa:	677a      	str	r2, [r7, #116]	@ 0x74
 800c9fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ca00:	4642      	mov	r2, r8
 800ca02:	464b      	mov	r3, r9
 800ca04:	1891      	adds	r1, r2, r2
 800ca06:	60b9      	str	r1, [r7, #8]
 800ca08:	415b      	adcs	r3, r3
 800ca0a:	60fb      	str	r3, [r7, #12]
 800ca0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ca10:	4641      	mov	r1, r8
 800ca12:	1851      	adds	r1, r2, r1
 800ca14:	6039      	str	r1, [r7, #0]
 800ca16:	4649      	mov	r1, r9
 800ca18:	414b      	adcs	r3, r1
 800ca1a:	607b      	str	r3, [r7, #4]
 800ca1c:	f04f 0200 	mov.w	r2, #0
 800ca20:	f04f 0300 	mov.w	r3, #0
 800ca24:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ca28:	4659      	mov	r1, fp
 800ca2a:	00cb      	lsls	r3, r1, #3
 800ca2c:	4651      	mov	r1, sl
 800ca2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ca32:	4651      	mov	r1, sl
 800ca34:	00ca      	lsls	r2, r1, #3
 800ca36:	4610      	mov	r0, r2
 800ca38:	4619      	mov	r1, r3
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	4642      	mov	r2, r8
 800ca3e:	189b      	adds	r3, r3, r2
 800ca40:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ca42:	464b      	mov	r3, r9
 800ca44:	460a      	mov	r2, r1
 800ca46:	eb42 0303 	adc.w	r3, r2, r3
 800ca4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ca4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ca50:	685b      	ldr	r3, [r3, #4]
 800ca52:	2200      	movs	r2, #0
 800ca54:	663b      	str	r3, [r7, #96]	@ 0x60
 800ca56:	667a      	str	r2, [r7, #100]	@ 0x64
 800ca58:	f04f 0200 	mov.w	r2, #0
 800ca5c:	f04f 0300 	mov.w	r3, #0
 800ca60:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ca64:	4649      	mov	r1, r9
 800ca66:	008b      	lsls	r3, r1, #2
 800ca68:	4641      	mov	r1, r8
 800ca6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ca6e:	4641      	mov	r1, r8
 800ca70:	008a      	lsls	r2, r1, #2
 800ca72:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ca76:	f7f3 ff81 	bl	800097c <__aeabi_uldivmod>
 800ca7a:	4602      	mov	r2, r0
 800ca7c:	460b      	mov	r3, r1
 800ca7e:	4b0d      	ldr	r3, [pc, #52]	@ (800cab4 <UART_SetConfig+0x4e4>)
 800ca80:	fba3 1302 	umull	r1, r3, r3, r2
 800ca84:	095b      	lsrs	r3, r3, #5
 800ca86:	2164      	movs	r1, #100	@ 0x64
 800ca88:	fb01 f303 	mul.w	r3, r1, r3
 800ca8c:	1ad3      	subs	r3, r2, r3
 800ca8e:	011b      	lsls	r3, r3, #4
 800ca90:	3332      	adds	r3, #50	@ 0x32
 800ca92:	4a08      	ldr	r2, [pc, #32]	@ (800cab4 <UART_SetConfig+0x4e4>)
 800ca94:	fba2 2303 	umull	r2, r3, r2, r3
 800ca98:	095b      	lsrs	r3, r3, #5
 800ca9a:	f003 020f 	and.w	r2, r3, #15
 800ca9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	4422      	add	r2, r4
 800caa6:	609a      	str	r2, [r3, #8]
}
 800caa8:	bf00      	nop
 800caaa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800caae:	46bd      	mov	sp, r7
 800cab0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cab4:	51eb851f 	.word	0x51eb851f

0800cab8 <malloc>:
 800cab8:	4b02      	ldr	r3, [pc, #8]	@ (800cac4 <malloc+0xc>)
 800caba:	4601      	mov	r1, r0
 800cabc:	6818      	ldr	r0, [r3, #0]
 800cabe:	f000 b82d 	b.w	800cb1c <_malloc_r>
 800cac2:	bf00      	nop
 800cac4:	200002d4 	.word	0x200002d4

0800cac8 <free>:
 800cac8:	4b02      	ldr	r3, [pc, #8]	@ (800cad4 <free+0xc>)
 800caca:	4601      	mov	r1, r0
 800cacc:	6818      	ldr	r0, [r3, #0]
 800cace:	f000 b92b 	b.w	800cd28 <_free_r>
 800cad2:	bf00      	nop
 800cad4:	200002d4 	.word	0x200002d4

0800cad8 <sbrk_aligned>:
 800cad8:	b570      	push	{r4, r5, r6, lr}
 800cada:	4e0f      	ldr	r6, [pc, #60]	@ (800cb18 <sbrk_aligned+0x40>)
 800cadc:	460c      	mov	r4, r1
 800cade:	6831      	ldr	r1, [r6, #0]
 800cae0:	4605      	mov	r5, r0
 800cae2:	b911      	cbnz	r1, 800caea <sbrk_aligned+0x12>
 800cae4:	f000 f8e4 	bl	800ccb0 <_sbrk_r>
 800cae8:	6030      	str	r0, [r6, #0]
 800caea:	4621      	mov	r1, r4
 800caec:	4628      	mov	r0, r5
 800caee:	f000 f8df 	bl	800ccb0 <_sbrk_r>
 800caf2:	1c43      	adds	r3, r0, #1
 800caf4:	d103      	bne.n	800cafe <sbrk_aligned+0x26>
 800caf6:	f04f 34ff 	mov.w	r4, #4294967295
 800cafa:	4620      	mov	r0, r4
 800cafc:	bd70      	pop	{r4, r5, r6, pc}
 800cafe:	1cc4      	adds	r4, r0, #3
 800cb00:	f024 0403 	bic.w	r4, r4, #3
 800cb04:	42a0      	cmp	r0, r4
 800cb06:	d0f8      	beq.n	800cafa <sbrk_aligned+0x22>
 800cb08:	1a21      	subs	r1, r4, r0
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	f000 f8d0 	bl	800ccb0 <_sbrk_r>
 800cb10:	3001      	adds	r0, #1
 800cb12:	d1f2      	bne.n	800cafa <sbrk_aligned+0x22>
 800cb14:	e7ef      	b.n	800caf6 <sbrk_aligned+0x1e>
 800cb16:	bf00      	nop
 800cb18:	20000974 	.word	0x20000974

0800cb1c <_malloc_r>:
 800cb1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb20:	1ccd      	adds	r5, r1, #3
 800cb22:	f025 0503 	bic.w	r5, r5, #3
 800cb26:	3508      	adds	r5, #8
 800cb28:	2d0c      	cmp	r5, #12
 800cb2a:	bf38      	it	cc
 800cb2c:	250c      	movcc	r5, #12
 800cb2e:	2d00      	cmp	r5, #0
 800cb30:	4606      	mov	r6, r0
 800cb32:	db01      	blt.n	800cb38 <_malloc_r+0x1c>
 800cb34:	42a9      	cmp	r1, r5
 800cb36:	d904      	bls.n	800cb42 <_malloc_r+0x26>
 800cb38:	230c      	movs	r3, #12
 800cb3a:	6033      	str	r3, [r6, #0]
 800cb3c:	2000      	movs	r0, #0
 800cb3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cc18 <_malloc_r+0xfc>
 800cb46:	f000 f869 	bl	800cc1c <__malloc_lock>
 800cb4a:	f8d8 3000 	ldr.w	r3, [r8]
 800cb4e:	461c      	mov	r4, r3
 800cb50:	bb44      	cbnz	r4, 800cba4 <_malloc_r+0x88>
 800cb52:	4629      	mov	r1, r5
 800cb54:	4630      	mov	r0, r6
 800cb56:	f7ff ffbf 	bl	800cad8 <sbrk_aligned>
 800cb5a:	1c43      	adds	r3, r0, #1
 800cb5c:	4604      	mov	r4, r0
 800cb5e:	d158      	bne.n	800cc12 <_malloc_r+0xf6>
 800cb60:	f8d8 4000 	ldr.w	r4, [r8]
 800cb64:	4627      	mov	r7, r4
 800cb66:	2f00      	cmp	r7, #0
 800cb68:	d143      	bne.n	800cbf2 <_malloc_r+0xd6>
 800cb6a:	2c00      	cmp	r4, #0
 800cb6c:	d04b      	beq.n	800cc06 <_malloc_r+0xea>
 800cb6e:	6823      	ldr	r3, [r4, #0]
 800cb70:	4639      	mov	r1, r7
 800cb72:	4630      	mov	r0, r6
 800cb74:	eb04 0903 	add.w	r9, r4, r3
 800cb78:	f000 f89a 	bl	800ccb0 <_sbrk_r>
 800cb7c:	4581      	cmp	r9, r0
 800cb7e:	d142      	bne.n	800cc06 <_malloc_r+0xea>
 800cb80:	6821      	ldr	r1, [r4, #0]
 800cb82:	1a6d      	subs	r5, r5, r1
 800cb84:	4629      	mov	r1, r5
 800cb86:	4630      	mov	r0, r6
 800cb88:	f7ff ffa6 	bl	800cad8 <sbrk_aligned>
 800cb8c:	3001      	adds	r0, #1
 800cb8e:	d03a      	beq.n	800cc06 <_malloc_r+0xea>
 800cb90:	6823      	ldr	r3, [r4, #0]
 800cb92:	442b      	add	r3, r5
 800cb94:	6023      	str	r3, [r4, #0]
 800cb96:	f8d8 3000 	ldr.w	r3, [r8]
 800cb9a:	685a      	ldr	r2, [r3, #4]
 800cb9c:	bb62      	cbnz	r2, 800cbf8 <_malloc_r+0xdc>
 800cb9e:	f8c8 7000 	str.w	r7, [r8]
 800cba2:	e00f      	b.n	800cbc4 <_malloc_r+0xa8>
 800cba4:	6822      	ldr	r2, [r4, #0]
 800cba6:	1b52      	subs	r2, r2, r5
 800cba8:	d420      	bmi.n	800cbec <_malloc_r+0xd0>
 800cbaa:	2a0b      	cmp	r2, #11
 800cbac:	d917      	bls.n	800cbde <_malloc_r+0xc2>
 800cbae:	1961      	adds	r1, r4, r5
 800cbb0:	42a3      	cmp	r3, r4
 800cbb2:	6025      	str	r5, [r4, #0]
 800cbb4:	bf18      	it	ne
 800cbb6:	6059      	strne	r1, [r3, #4]
 800cbb8:	6863      	ldr	r3, [r4, #4]
 800cbba:	bf08      	it	eq
 800cbbc:	f8c8 1000 	streq.w	r1, [r8]
 800cbc0:	5162      	str	r2, [r4, r5]
 800cbc2:	604b      	str	r3, [r1, #4]
 800cbc4:	4630      	mov	r0, r6
 800cbc6:	f000 f82f 	bl	800cc28 <__malloc_unlock>
 800cbca:	f104 000b 	add.w	r0, r4, #11
 800cbce:	1d23      	adds	r3, r4, #4
 800cbd0:	f020 0007 	bic.w	r0, r0, #7
 800cbd4:	1ac2      	subs	r2, r0, r3
 800cbd6:	bf1c      	itt	ne
 800cbd8:	1a1b      	subne	r3, r3, r0
 800cbda:	50a3      	strne	r3, [r4, r2]
 800cbdc:	e7af      	b.n	800cb3e <_malloc_r+0x22>
 800cbde:	6862      	ldr	r2, [r4, #4]
 800cbe0:	42a3      	cmp	r3, r4
 800cbe2:	bf0c      	ite	eq
 800cbe4:	f8c8 2000 	streq.w	r2, [r8]
 800cbe8:	605a      	strne	r2, [r3, #4]
 800cbea:	e7eb      	b.n	800cbc4 <_malloc_r+0xa8>
 800cbec:	4623      	mov	r3, r4
 800cbee:	6864      	ldr	r4, [r4, #4]
 800cbf0:	e7ae      	b.n	800cb50 <_malloc_r+0x34>
 800cbf2:	463c      	mov	r4, r7
 800cbf4:	687f      	ldr	r7, [r7, #4]
 800cbf6:	e7b6      	b.n	800cb66 <_malloc_r+0x4a>
 800cbf8:	461a      	mov	r2, r3
 800cbfa:	685b      	ldr	r3, [r3, #4]
 800cbfc:	42a3      	cmp	r3, r4
 800cbfe:	d1fb      	bne.n	800cbf8 <_malloc_r+0xdc>
 800cc00:	2300      	movs	r3, #0
 800cc02:	6053      	str	r3, [r2, #4]
 800cc04:	e7de      	b.n	800cbc4 <_malloc_r+0xa8>
 800cc06:	230c      	movs	r3, #12
 800cc08:	6033      	str	r3, [r6, #0]
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	f000 f80c 	bl	800cc28 <__malloc_unlock>
 800cc10:	e794      	b.n	800cb3c <_malloc_r+0x20>
 800cc12:	6005      	str	r5, [r0, #0]
 800cc14:	e7d6      	b.n	800cbc4 <_malloc_r+0xa8>
 800cc16:	bf00      	nop
 800cc18:	20000978 	.word	0x20000978

0800cc1c <__malloc_lock>:
 800cc1c:	4801      	ldr	r0, [pc, #4]	@ (800cc24 <__malloc_lock+0x8>)
 800cc1e:	f000 b881 	b.w	800cd24 <__retarget_lock_acquire_recursive>
 800cc22:	bf00      	nop
 800cc24:	20000ab8 	.word	0x20000ab8

0800cc28 <__malloc_unlock>:
 800cc28:	4801      	ldr	r0, [pc, #4]	@ (800cc30 <__malloc_unlock+0x8>)
 800cc2a:	f000 b87c 	b.w	800cd26 <__retarget_lock_release_recursive>
 800cc2e:	bf00      	nop
 800cc30:	20000ab8 	.word	0x20000ab8

0800cc34 <sniprintf>:
 800cc34:	b40c      	push	{r2, r3}
 800cc36:	b530      	push	{r4, r5, lr}
 800cc38:	4b18      	ldr	r3, [pc, #96]	@ (800cc9c <sniprintf+0x68>)
 800cc3a:	1e0c      	subs	r4, r1, #0
 800cc3c:	681d      	ldr	r5, [r3, #0]
 800cc3e:	b09d      	sub	sp, #116	@ 0x74
 800cc40:	da08      	bge.n	800cc54 <sniprintf+0x20>
 800cc42:	238b      	movs	r3, #139	@ 0x8b
 800cc44:	602b      	str	r3, [r5, #0]
 800cc46:	f04f 30ff 	mov.w	r0, #4294967295
 800cc4a:	b01d      	add	sp, #116	@ 0x74
 800cc4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc50:	b002      	add	sp, #8
 800cc52:	4770      	bx	lr
 800cc54:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800cc58:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cc5c:	f04f 0300 	mov.w	r3, #0
 800cc60:	931b      	str	r3, [sp, #108]	@ 0x6c
 800cc62:	bf14      	ite	ne
 800cc64:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cc68:	4623      	moveq	r3, r4
 800cc6a:	9304      	str	r3, [sp, #16]
 800cc6c:	9307      	str	r3, [sp, #28]
 800cc6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cc72:	9002      	str	r0, [sp, #8]
 800cc74:	9006      	str	r0, [sp, #24]
 800cc76:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cc7a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cc7c:	ab21      	add	r3, sp, #132	@ 0x84
 800cc7e:	a902      	add	r1, sp, #8
 800cc80:	4628      	mov	r0, r5
 800cc82:	9301      	str	r3, [sp, #4]
 800cc84:	f000 f8f6 	bl	800ce74 <_svfiprintf_r>
 800cc88:	1c43      	adds	r3, r0, #1
 800cc8a:	bfbc      	itt	lt
 800cc8c:	238b      	movlt	r3, #139	@ 0x8b
 800cc8e:	602b      	strlt	r3, [r5, #0]
 800cc90:	2c00      	cmp	r4, #0
 800cc92:	d0da      	beq.n	800cc4a <sniprintf+0x16>
 800cc94:	9b02      	ldr	r3, [sp, #8]
 800cc96:	2200      	movs	r2, #0
 800cc98:	701a      	strb	r2, [r3, #0]
 800cc9a:	e7d6      	b.n	800cc4a <sniprintf+0x16>
 800cc9c:	200002d4 	.word	0x200002d4

0800cca0 <memset>:
 800cca0:	4402      	add	r2, r0
 800cca2:	4603      	mov	r3, r0
 800cca4:	4293      	cmp	r3, r2
 800cca6:	d100      	bne.n	800ccaa <memset+0xa>
 800cca8:	4770      	bx	lr
 800ccaa:	f803 1b01 	strb.w	r1, [r3], #1
 800ccae:	e7f9      	b.n	800cca4 <memset+0x4>

0800ccb0 <_sbrk_r>:
 800ccb0:	b538      	push	{r3, r4, r5, lr}
 800ccb2:	4d06      	ldr	r5, [pc, #24]	@ (800cccc <_sbrk_r+0x1c>)
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	4604      	mov	r4, r0
 800ccb8:	4608      	mov	r0, r1
 800ccba:	602b      	str	r3, [r5, #0]
 800ccbc:	f7fa f942 	bl	8006f44 <_sbrk>
 800ccc0:	1c43      	adds	r3, r0, #1
 800ccc2:	d102      	bne.n	800ccca <_sbrk_r+0x1a>
 800ccc4:	682b      	ldr	r3, [r5, #0]
 800ccc6:	b103      	cbz	r3, 800ccca <_sbrk_r+0x1a>
 800ccc8:	6023      	str	r3, [r4, #0]
 800ccca:	bd38      	pop	{r3, r4, r5, pc}
 800cccc:	20000ab4 	.word	0x20000ab4

0800ccd0 <__errno>:
 800ccd0:	4b01      	ldr	r3, [pc, #4]	@ (800ccd8 <__errno+0x8>)
 800ccd2:	6818      	ldr	r0, [r3, #0]
 800ccd4:	4770      	bx	lr
 800ccd6:	bf00      	nop
 800ccd8:	200002d4 	.word	0x200002d4

0800ccdc <__libc_init_array>:
 800ccdc:	b570      	push	{r4, r5, r6, lr}
 800ccde:	4d0d      	ldr	r5, [pc, #52]	@ (800cd14 <__libc_init_array+0x38>)
 800cce0:	4c0d      	ldr	r4, [pc, #52]	@ (800cd18 <__libc_init_array+0x3c>)
 800cce2:	1b64      	subs	r4, r4, r5
 800cce4:	10a4      	asrs	r4, r4, #2
 800cce6:	2600      	movs	r6, #0
 800cce8:	42a6      	cmp	r6, r4
 800ccea:	d109      	bne.n	800cd00 <__libc_init_array+0x24>
 800ccec:	4d0b      	ldr	r5, [pc, #44]	@ (800cd1c <__libc_init_array+0x40>)
 800ccee:	4c0c      	ldr	r4, [pc, #48]	@ (800cd20 <__libc_init_array+0x44>)
 800ccf0:	f000 fbec 	bl	800d4cc <_init>
 800ccf4:	1b64      	subs	r4, r4, r5
 800ccf6:	10a4      	asrs	r4, r4, #2
 800ccf8:	2600      	movs	r6, #0
 800ccfa:	42a6      	cmp	r6, r4
 800ccfc:	d105      	bne.n	800cd0a <__libc_init_array+0x2e>
 800ccfe:	bd70      	pop	{r4, r5, r6, pc}
 800cd00:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd04:	4798      	blx	r3
 800cd06:	3601      	adds	r6, #1
 800cd08:	e7ee      	b.n	800cce8 <__libc_init_array+0xc>
 800cd0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd0e:	4798      	blx	r3
 800cd10:	3601      	adds	r6, #1
 800cd12:	e7f2      	b.n	800ccfa <__libc_init_array+0x1e>
 800cd14:	08010eec 	.word	0x08010eec
 800cd18:	08010eec 	.word	0x08010eec
 800cd1c:	08010eec 	.word	0x08010eec
 800cd20:	08010ef0 	.word	0x08010ef0

0800cd24 <__retarget_lock_acquire_recursive>:
 800cd24:	4770      	bx	lr

0800cd26 <__retarget_lock_release_recursive>:
 800cd26:	4770      	bx	lr

0800cd28 <_free_r>:
 800cd28:	b538      	push	{r3, r4, r5, lr}
 800cd2a:	4605      	mov	r5, r0
 800cd2c:	2900      	cmp	r1, #0
 800cd2e:	d041      	beq.n	800cdb4 <_free_r+0x8c>
 800cd30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd34:	1f0c      	subs	r4, r1, #4
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	bfb8      	it	lt
 800cd3a:	18e4      	addlt	r4, r4, r3
 800cd3c:	f7ff ff6e 	bl	800cc1c <__malloc_lock>
 800cd40:	4a1d      	ldr	r2, [pc, #116]	@ (800cdb8 <_free_r+0x90>)
 800cd42:	6813      	ldr	r3, [r2, #0]
 800cd44:	b933      	cbnz	r3, 800cd54 <_free_r+0x2c>
 800cd46:	6063      	str	r3, [r4, #4]
 800cd48:	6014      	str	r4, [r2, #0]
 800cd4a:	4628      	mov	r0, r5
 800cd4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd50:	f7ff bf6a 	b.w	800cc28 <__malloc_unlock>
 800cd54:	42a3      	cmp	r3, r4
 800cd56:	d908      	bls.n	800cd6a <_free_r+0x42>
 800cd58:	6820      	ldr	r0, [r4, #0]
 800cd5a:	1821      	adds	r1, r4, r0
 800cd5c:	428b      	cmp	r3, r1
 800cd5e:	bf01      	itttt	eq
 800cd60:	6819      	ldreq	r1, [r3, #0]
 800cd62:	685b      	ldreq	r3, [r3, #4]
 800cd64:	1809      	addeq	r1, r1, r0
 800cd66:	6021      	streq	r1, [r4, #0]
 800cd68:	e7ed      	b.n	800cd46 <_free_r+0x1e>
 800cd6a:	461a      	mov	r2, r3
 800cd6c:	685b      	ldr	r3, [r3, #4]
 800cd6e:	b10b      	cbz	r3, 800cd74 <_free_r+0x4c>
 800cd70:	42a3      	cmp	r3, r4
 800cd72:	d9fa      	bls.n	800cd6a <_free_r+0x42>
 800cd74:	6811      	ldr	r1, [r2, #0]
 800cd76:	1850      	adds	r0, r2, r1
 800cd78:	42a0      	cmp	r0, r4
 800cd7a:	d10b      	bne.n	800cd94 <_free_r+0x6c>
 800cd7c:	6820      	ldr	r0, [r4, #0]
 800cd7e:	4401      	add	r1, r0
 800cd80:	1850      	adds	r0, r2, r1
 800cd82:	4283      	cmp	r3, r0
 800cd84:	6011      	str	r1, [r2, #0]
 800cd86:	d1e0      	bne.n	800cd4a <_free_r+0x22>
 800cd88:	6818      	ldr	r0, [r3, #0]
 800cd8a:	685b      	ldr	r3, [r3, #4]
 800cd8c:	6053      	str	r3, [r2, #4]
 800cd8e:	4408      	add	r0, r1
 800cd90:	6010      	str	r0, [r2, #0]
 800cd92:	e7da      	b.n	800cd4a <_free_r+0x22>
 800cd94:	d902      	bls.n	800cd9c <_free_r+0x74>
 800cd96:	230c      	movs	r3, #12
 800cd98:	602b      	str	r3, [r5, #0]
 800cd9a:	e7d6      	b.n	800cd4a <_free_r+0x22>
 800cd9c:	6820      	ldr	r0, [r4, #0]
 800cd9e:	1821      	adds	r1, r4, r0
 800cda0:	428b      	cmp	r3, r1
 800cda2:	bf04      	itt	eq
 800cda4:	6819      	ldreq	r1, [r3, #0]
 800cda6:	685b      	ldreq	r3, [r3, #4]
 800cda8:	6063      	str	r3, [r4, #4]
 800cdaa:	bf04      	itt	eq
 800cdac:	1809      	addeq	r1, r1, r0
 800cdae:	6021      	streq	r1, [r4, #0]
 800cdb0:	6054      	str	r4, [r2, #4]
 800cdb2:	e7ca      	b.n	800cd4a <_free_r+0x22>
 800cdb4:	bd38      	pop	{r3, r4, r5, pc}
 800cdb6:	bf00      	nop
 800cdb8:	20000978 	.word	0x20000978

0800cdbc <__ssputs_r>:
 800cdbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdc0:	688e      	ldr	r6, [r1, #8]
 800cdc2:	461f      	mov	r7, r3
 800cdc4:	42be      	cmp	r6, r7
 800cdc6:	680b      	ldr	r3, [r1, #0]
 800cdc8:	4682      	mov	sl, r0
 800cdca:	460c      	mov	r4, r1
 800cdcc:	4690      	mov	r8, r2
 800cdce:	d82d      	bhi.n	800ce2c <__ssputs_r+0x70>
 800cdd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cdd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cdd8:	d026      	beq.n	800ce28 <__ssputs_r+0x6c>
 800cdda:	6965      	ldr	r5, [r4, #20]
 800cddc:	6909      	ldr	r1, [r1, #16]
 800cdde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cde2:	eba3 0901 	sub.w	r9, r3, r1
 800cde6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cdea:	1c7b      	adds	r3, r7, #1
 800cdec:	444b      	add	r3, r9
 800cdee:	106d      	asrs	r5, r5, #1
 800cdf0:	429d      	cmp	r5, r3
 800cdf2:	bf38      	it	cc
 800cdf4:	461d      	movcc	r5, r3
 800cdf6:	0553      	lsls	r3, r2, #21
 800cdf8:	d527      	bpl.n	800ce4a <__ssputs_r+0x8e>
 800cdfa:	4629      	mov	r1, r5
 800cdfc:	f7ff fe8e 	bl	800cb1c <_malloc_r>
 800ce00:	4606      	mov	r6, r0
 800ce02:	b360      	cbz	r0, 800ce5e <__ssputs_r+0xa2>
 800ce04:	6921      	ldr	r1, [r4, #16]
 800ce06:	464a      	mov	r2, r9
 800ce08:	f000 fad6 	bl	800d3b8 <memcpy>
 800ce0c:	89a3      	ldrh	r3, [r4, #12]
 800ce0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ce12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce16:	81a3      	strh	r3, [r4, #12]
 800ce18:	6126      	str	r6, [r4, #16]
 800ce1a:	6165      	str	r5, [r4, #20]
 800ce1c:	444e      	add	r6, r9
 800ce1e:	eba5 0509 	sub.w	r5, r5, r9
 800ce22:	6026      	str	r6, [r4, #0]
 800ce24:	60a5      	str	r5, [r4, #8]
 800ce26:	463e      	mov	r6, r7
 800ce28:	42be      	cmp	r6, r7
 800ce2a:	d900      	bls.n	800ce2e <__ssputs_r+0x72>
 800ce2c:	463e      	mov	r6, r7
 800ce2e:	6820      	ldr	r0, [r4, #0]
 800ce30:	4632      	mov	r2, r6
 800ce32:	4641      	mov	r1, r8
 800ce34:	f000 faa6 	bl	800d384 <memmove>
 800ce38:	68a3      	ldr	r3, [r4, #8]
 800ce3a:	1b9b      	subs	r3, r3, r6
 800ce3c:	60a3      	str	r3, [r4, #8]
 800ce3e:	6823      	ldr	r3, [r4, #0]
 800ce40:	4433      	add	r3, r6
 800ce42:	6023      	str	r3, [r4, #0]
 800ce44:	2000      	movs	r0, #0
 800ce46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce4a:	462a      	mov	r2, r5
 800ce4c:	f000 fac2 	bl	800d3d4 <_realloc_r>
 800ce50:	4606      	mov	r6, r0
 800ce52:	2800      	cmp	r0, #0
 800ce54:	d1e0      	bne.n	800ce18 <__ssputs_r+0x5c>
 800ce56:	6921      	ldr	r1, [r4, #16]
 800ce58:	4650      	mov	r0, sl
 800ce5a:	f7ff ff65 	bl	800cd28 <_free_r>
 800ce5e:	230c      	movs	r3, #12
 800ce60:	f8ca 3000 	str.w	r3, [sl]
 800ce64:	89a3      	ldrh	r3, [r4, #12]
 800ce66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce6a:	81a3      	strh	r3, [r4, #12]
 800ce6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce70:	e7e9      	b.n	800ce46 <__ssputs_r+0x8a>
	...

0800ce74 <_svfiprintf_r>:
 800ce74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce78:	4698      	mov	r8, r3
 800ce7a:	898b      	ldrh	r3, [r1, #12]
 800ce7c:	061b      	lsls	r3, r3, #24
 800ce7e:	b09d      	sub	sp, #116	@ 0x74
 800ce80:	4607      	mov	r7, r0
 800ce82:	460d      	mov	r5, r1
 800ce84:	4614      	mov	r4, r2
 800ce86:	d510      	bpl.n	800ceaa <_svfiprintf_r+0x36>
 800ce88:	690b      	ldr	r3, [r1, #16]
 800ce8a:	b973      	cbnz	r3, 800ceaa <_svfiprintf_r+0x36>
 800ce8c:	2140      	movs	r1, #64	@ 0x40
 800ce8e:	f7ff fe45 	bl	800cb1c <_malloc_r>
 800ce92:	6028      	str	r0, [r5, #0]
 800ce94:	6128      	str	r0, [r5, #16]
 800ce96:	b930      	cbnz	r0, 800cea6 <_svfiprintf_r+0x32>
 800ce98:	230c      	movs	r3, #12
 800ce9a:	603b      	str	r3, [r7, #0]
 800ce9c:	f04f 30ff 	mov.w	r0, #4294967295
 800cea0:	b01d      	add	sp, #116	@ 0x74
 800cea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cea6:	2340      	movs	r3, #64	@ 0x40
 800cea8:	616b      	str	r3, [r5, #20]
 800ceaa:	2300      	movs	r3, #0
 800ceac:	9309      	str	r3, [sp, #36]	@ 0x24
 800ceae:	2320      	movs	r3, #32
 800ceb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ceb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ceb8:	2330      	movs	r3, #48	@ 0x30
 800ceba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d058 <_svfiprintf_r+0x1e4>
 800cebe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cec2:	f04f 0901 	mov.w	r9, #1
 800cec6:	4623      	mov	r3, r4
 800cec8:	469a      	mov	sl, r3
 800ceca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cece:	b10a      	cbz	r2, 800ced4 <_svfiprintf_r+0x60>
 800ced0:	2a25      	cmp	r2, #37	@ 0x25
 800ced2:	d1f9      	bne.n	800cec8 <_svfiprintf_r+0x54>
 800ced4:	ebba 0b04 	subs.w	fp, sl, r4
 800ced8:	d00b      	beq.n	800cef2 <_svfiprintf_r+0x7e>
 800ceda:	465b      	mov	r3, fp
 800cedc:	4622      	mov	r2, r4
 800cede:	4629      	mov	r1, r5
 800cee0:	4638      	mov	r0, r7
 800cee2:	f7ff ff6b 	bl	800cdbc <__ssputs_r>
 800cee6:	3001      	adds	r0, #1
 800cee8:	f000 80a7 	beq.w	800d03a <_svfiprintf_r+0x1c6>
 800ceec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ceee:	445a      	add	r2, fp
 800cef0:	9209      	str	r2, [sp, #36]	@ 0x24
 800cef2:	f89a 3000 	ldrb.w	r3, [sl]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	f000 809f 	beq.w	800d03a <_svfiprintf_r+0x1c6>
 800cefc:	2300      	movs	r3, #0
 800cefe:	f04f 32ff 	mov.w	r2, #4294967295
 800cf02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf06:	f10a 0a01 	add.w	sl, sl, #1
 800cf0a:	9304      	str	r3, [sp, #16]
 800cf0c:	9307      	str	r3, [sp, #28]
 800cf0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cf12:	931a      	str	r3, [sp, #104]	@ 0x68
 800cf14:	4654      	mov	r4, sl
 800cf16:	2205      	movs	r2, #5
 800cf18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf1c:	484e      	ldr	r0, [pc, #312]	@ (800d058 <_svfiprintf_r+0x1e4>)
 800cf1e:	f7f3 f95f 	bl	80001e0 <memchr>
 800cf22:	9a04      	ldr	r2, [sp, #16]
 800cf24:	b9d8      	cbnz	r0, 800cf5e <_svfiprintf_r+0xea>
 800cf26:	06d0      	lsls	r0, r2, #27
 800cf28:	bf44      	itt	mi
 800cf2a:	2320      	movmi	r3, #32
 800cf2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf30:	0711      	lsls	r1, r2, #28
 800cf32:	bf44      	itt	mi
 800cf34:	232b      	movmi	r3, #43	@ 0x2b
 800cf36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf3a:	f89a 3000 	ldrb.w	r3, [sl]
 800cf3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf40:	d015      	beq.n	800cf6e <_svfiprintf_r+0xfa>
 800cf42:	9a07      	ldr	r2, [sp, #28]
 800cf44:	4654      	mov	r4, sl
 800cf46:	2000      	movs	r0, #0
 800cf48:	f04f 0c0a 	mov.w	ip, #10
 800cf4c:	4621      	mov	r1, r4
 800cf4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf52:	3b30      	subs	r3, #48	@ 0x30
 800cf54:	2b09      	cmp	r3, #9
 800cf56:	d94b      	bls.n	800cff0 <_svfiprintf_r+0x17c>
 800cf58:	b1b0      	cbz	r0, 800cf88 <_svfiprintf_r+0x114>
 800cf5a:	9207      	str	r2, [sp, #28]
 800cf5c:	e014      	b.n	800cf88 <_svfiprintf_r+0x114>
 800cf5e:	eba0 0308 	sub.w	r3, r0, r8
 800cf62:	fa09 f303 	lsl.w	r3, r9, r3
 800cf66:	4313      	orrs	r3, r2
 800cf68:	9304      	str	r3, [sp, #16]
 800cf6a:	46a2      	mov	sl, r4
 800cf6c:	e7d2      	b.n	800cf14 <_svfiprintf_r+0xa0>
 800cf6e:	9b03      	ldr	r3, [sp, #12]
 800cf70:	1d19      	adds	r1, r3, #4
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	9103      	str	r1, [sp, #12]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	bfbb      	ittet	lt
 800cf7a:	425b      	neglt	r3, r3
 800cf7c:	f042 0202 	orrlt.w	r2, r2, #2
 800cf80:	9307      	strge	r3, [sp, #28]
 800cf82:	9307      	strlt	r3, [sp, #28]
 800cf84:	bfb8      	it	lt
 800cf86:	9204      	strlt	r2, [sp, #16]
 800cf88:	7823      	ldrb	r3, [r4, #0]
 800cf8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf8c:	d10a      	bne.n	800cfa4 <_svfiprintf_r+0x130>
 800cf8e:	7863      	ldrb	r3, [r4, #1]
 800cf90:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf92:	d132      	bne.n	800cffa <_svfiprintf_r+0x186>
 800cf94:	9b03      	ldr	r3, [sp, #12]
 800cf96:	1d1a      	adds	r2, r3, #4
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	9203      	str	r2, [sp, #12]
 800cf9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cfa0:	3402      	adds	r4, #2
 800cfa2:	9305      	str	r3, [sp, #20]
 800cfa4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d068 <_svfiprintf_r+0x1f4>
 800cfa8:	7821      	ldrb	r1, [r4, #0]
 800cfaa:	2203      	movs	r2, #3
 800cfac:	4650      	mov	r0, sl
 800cfae:	f7f3 f917 	bl	80001e0 <memchr>
 800cfb2:	b138      	cbz	r0, 800cfc4 <_svfiprintf_r+0x150>
 800cfb4:	9b04      	ldr	r3, [sp, #16]
 800cfb6:	eba0 000a 	sub.w	r0, r0, sl
 800cfba:	2240      	movs	r2, #64	@ 0x40
 800cfbc:	4082      	lsls	r2, r0
 800cfbe:	4313      	orrs	r3, r2
 800cfc0:	3401      	adds	r4, #1
 800cfc2:	9304      	str	r3, [sp, #16]
 800cfc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfc8:	4824      	ldr	r0, [pc, #144]	@ (800d05c <_svfiprintf_r+0x1e8>)
 800cfca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cfce:	2206      	movs	r2, #6
 800cfd0:	f7f3 f906 	bl	80001e0 <memchr>
 800cfd4:	2800      	cmp	r0, #0
 800cfd6:	d036      	beq.n	800d046 <_svfiprintf_r+0x1d2>
 800cfd8:	4b21      	ldr	r3, [pc, #132]	@ (800d060 <_svfiprintf_r+0x1ec>)
 800cfda:	bb1b      	cbnz	r3, 800d024 <_svfiprintf_r+0x1b0>
 800cfdc:	9b03      	ldr	r3, [sp, #12]
 800cfde:	3307      	adds	r3, #7
 800cfe0:	f023 0307 	bic.w	r3, r3, #7
 800cfe4:	3308      	adds	r3, #8
 800cfe6:	9303      	str	r3, [sp, #12]
 800cfe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfea:	4433      	add	r3, r6
 800cfec:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfee:	e76a      	b.n	800cec6 <_svfiprintf_r+0x52>
 800cff0:	fb0c 3202 	mla	r2, ip, r2, r3
 800cff4:	460c      	mov	r4, r1
 800cff6:	2001      	movs	r0, #1
 800cff8:	e7a8      	b.n	800cf4c <_svfiprintf_r+0xd8>
 800cffa:	2300      	movs	r3, #0
 800cffc:	3401      	adds	r4, #1
 800cffe:	9305      	str	r3, [sp, #20]
 800d000:	4619      	mov	r1, r3
 800d002:	f04f 0c0a 	mov.w	ip, #10
 800d006:	4620      	mov	r0, r4
 800d008:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d00c:	3a30      	subs	r2, #48	@ 0x30
 800d00e:	2a09      	cmp	r2, #9
 800d010:	d903      	bls.n	800d01a <_svfiprintf_r+0x1a6>
 800d012:	2b00      	cmp	r3, #0
 800d014:	d0c6      	beq.n	800cfa4 <_svfiprintf_r+0x130>
 800d016:	9105      	str	r1, [sp, #20]
 800d018:	e7c4      	b.n	800cfa4 <_svfiprintf_r+0x130>
 800d01a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d01e:	4604      	mov	r4, r0
 800d020:	2301      	movs	r3, #1
 800d022:	e7f0      	b.n	800d006 <_svfiprintf_r+0x192>
 800d024:	ab03      	add	r3, sp, #12
 800d026:	9300      	str	r3, [sp, #0]
 800d028:	462a      	mov	r2, r5
 800d02a:	4b0e      	ldr	r3, [pc, #56]	@ (800d064 <_svfiprintf_r+0x1f0>)
 800d02c:	a904      	add	r1, sp, #16
 800d02e:	4638      	mov	r0, r7
 800d030:	f3af 8000 	nop.w
 800d034:	1c42      	adds	r2, r0, #1
 800d036:	4606      	mov	r6, r0
 800d038:	d1d6      	bne.n	800cfe8 <_svfiprintf_r+0x174>
 800d03a:	89ab      	ldrh	r3, [r5, #12]
 800d03c:	065b      	lsls	r3, r3, #25
 800d03e:	f53f af2d 	bmi.w	800ce9c <_svfiprintf_r+0x28>
 800d042:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d044:	e72c      	b.n	800cea0 <_svfiprintf_r+0x2c>
 800d046:	ab03      	add	r3, sp, #12
 800d048:	9300      	str	r3, [sp, #0]
 800d04a:	462a      	mov	r2, r5
 800d04c:	4b05      	ldr	r3, [pc, #20]	@ (800d064 <_svfiprintf_r+0x1f0>)
 800d04e:	a904      	add	r1, sp, #16
 800d050:	4638      	mov	r0, r7
 800d052:	f000 f879 	bl	800d148 <_printf_i>
 800d056:	e7ed      	b.n	800d034 <_svfiprintf_r+0x1c0>
 800d058:	08010eb0 	.word	0x08010eb0
 800d05c:	08010eba 	.word	0x08010eba
 800d060:	00000000 	.word	0x00000000
 800d064:	0800cdbd 	.word	0x0800cdbd
 800d068:	08010eb6 	.word	0x08010eb6

0800d06c <_printf_common>:
 800d06c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d070:	4616      	mov	r6, r2
 800d072:	4698      	mov	r8, r3
 800d074:	688a      	ldr	r2, [r1, #8]
 800d076:	690b      	ldr	r3, [r1, #16]
 800d078:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d07c:	4293      	cmp	r3, r2
 800d07e:	bfb8      	it	lt
 800d080:	4613      	movlt	r3, r2
 800d082:	6033      	str	r3, [r6, #0]
 800d084:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d088:	4607      	mov	r7, r0
 800d08a:	460c      	mov	r4, r1
 800d08c:	b10a      	cbz	r2, 800d092 <_printf_common+0x26>
 800d08e:	3301      	adds	r3, #1
 800d090:	6033      	str	r3, [r6, #0]
 800d092:	6823      	ldr	r3, [r4, #0]
 800d094:	0699      	lsls	r1, r3, #26
 800d096:	bf42      	ittt	mi
 800d098:	6833      	ldrmi	r3, [r6, #0]
 800d09a:	3302      	addmi	r3, #2
 800d09c:	6033      	strmi	r3, [r6, #0]
 800d09e:	6825      	ldr	r5, [r4, #0]
 800d0a0:	f015 0506 	ands.w	r5, r5, #6
 800d0a4:	d106      	bne.n	800d0b4 <_printf_common+0x48>
 800d0a6:	f104 0a19 	add.w	sl, r4, #25
 800d0aa:	68e3      	ldr	r3, [r4, #12]
 800d0ac:	6832      	ldr	r2, [r6, #0]
 800d0ae:	1a9b      	subs	r3, r3, r2
 800d0b0:	42ab      	cmp	r3, r5
 800d0b2:	dc26      	bgt.n	800d102 <_printf_common+0x96>
 800d0b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d0b8:	6822      	ldr	r2, [r4, #0]
 800d0ba:	3b00      	subs	r3, #0
 800d0bc:	bf18      	it	ne
 800d0be:	2301      	movne	r3, #1
 800d0c0:	0692      	lsls	r2, r2, #26
 800d0c2:	d42b      	bmi.n	800d11c <_printf_common+0xb0>
 800d0c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d0c8:	4641      	mov	r1, r8
 800d0ca:	4638      	mov	r0, r7
 800d0cc:	47c8      	blx	r9
 800d0ce:	3001      	adds	r0, #1
 800d0d0:	d01e      	beq.n	800d110 <_printf_common+0xa4>
 800d0d2:	6823      	ldr	r3, [r4, #0]
 800d0d4:	6922      	ldr	r2, [r4, #16]
 800d0d6:	f003 0306 	and.w	r3, r3, #6
 800d0da:	2b04      	cmp	r3, #4
 800d0dc:	bf02      	ittt	eq
 800d0de:	68e5      	ldreq	r5, [r4, #12]
 800d0e0:	6833      	ldreq	r3, [r6, #0]
 800d0e2:	1aed      	subeq	r5, r5, r3
 800d0e4:	68a3      	ldr	r3, [r4, #8]
 800d0e6:	bf0c      	ite	eq
 800d0e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d0ec:	2500      	movne	r5, #0
 800d0ee:	4293      	cmp	r3, r2
 800d0f0:	bfc4      	itt	gt
 800d0f2:	1a9b      	subgt	r3, r3, r2
 800d0f4:	18ed      	addgt	r5, r5, r3
 800d0f6:	2600      	movs	r6, #0
 800d0f8:	341a      	adds	r4, #26
 800d0fa:	42b5      	cmp	r5, r6
 800d0fc:	d11a      	bne.n	800d134 <_printf_common+0xc8>
 800d0fe:	2000      	movs	r0, #0
 800d100:	e008      	b.n	800d114 <_printf_common+0xa8>
 800d102:	2301      	movs	r3, #1
 800d104:	4652      	mov	r2, sl
 800d106:	4641      	mov	r1, r8
 800d108:	4638      	mov	r0, r7
 800d10a:	47c8      	blx	r9
 800d10c:	3001      	adds	r0, #1
 800d10e:	d103      	bne.n	800d118 <_printf_common+0xac>
 800d110:	f04f 30ff 	mov.w	r0, #4294967295
 800d114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d118:	3501      	adds	r5, #1
 800d11a:	e7c6      	b.n	800d0aa <_printf_common+0x3e>
 800d11c:	18e1      	adds	r1, r4, r3
 800d11e:	1c5a      	adds	r2, r3, #1
 800d120:	2030      	movs	r0, #48	@ 0x30
 800d122:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d126:	4422      	add	r2, r4
 800d128:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d12c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d130:	3302      	adds	r3, #2
 800d132:	e7c7      	b.n	800d0c4 <_printf_common+0x58>
 800d134:	2301      	movs	r3, #1
 800d136:	4622      	mov	r2, r4
 800d138:	4641      	mov	r1, r8
 800d13a:	4638      	mov	r0, r7
 800d13c:	47c8      	blx	r9
 800d13e:	3001      	adds	r0, #1
 800d140:	d0e6      	beq.n	800d110 <_printf_common+0xa4>
 800d142:	3601      	adds	r6, #1
 800d144:	e7d9      	b.n	800d0fa <_printf_common+0x8e>
	...

0800d148 <_printf_i>:
 800d148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d14c:	7e0f      	ldrb	r7, [r1, #24]
 800d14e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d150:	2f78      	cmp	r7, #120	@ 0x78
 800d152:	4691      	mov	r9, r2
 800d154:	4680      	mov	r8, r0
 800d156:	460c      	mov	r4, r1
 800d158:	469a      	mov	sl, r3
 800d15a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d15e:	d807      	bhi.n	800d170 <_printf_i+0x28>
 800d160:	2f62      	cmp	r7, #98	@ 0x62
 800d162:	d80a      	bhi.n	800d17a <_printf_i+0x32>
 800d164:	2f00      	cmp	r7, #0
 800d166:	f000 80d1 	beq.w	800d30c <_printf_i+0x1c4>
 800d16a:	2f58      	cmp	r7, #88	@ 0x58
 800d16c:	f000 80b8 	beq.w	800d2e0 <_printf_i+0x198>
 800d170:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d174:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d178:	e03a      	b.n	800d1f0 <_printf_i+0xa8>
 800d17a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d17e:	2b15      	cmp	r3, #21
 800d180:	d8f6      	bhi.n	800d170 <_printf_i+0x28>
 800d182:	a101      	add	r1, pc, #4	@ (adr r1, 800d188 <_printf_i+0x40>)
 800d184:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d188:	0800d1e1 	.word	0x0800d1e1
 800d18c:	0800d1f5 	.word	0x0800d1f5
 800d190:	0800d171 	.word	0x0800d171
 800d194:	0800d171 	.word	0x0800d171
 800d198:	0800d171 	.word	0x0800d171
 800d19c:	0800d171 	.word	0x0800d171
 800d1a0:	0800d1f5 	.word	0x0800d1f5
 800d1a4:	0800d171 	.word	0x0800d171
 800d1a8:	0800d171 	.word	0x0800d171
 800d1ac:	0800d171 	.word	0x0800d171
 800d1b0:	0800d171 	.word	0x0800d171
 800d1b4:	0800d2f3 	.word	0x0800d2f3
 800d1b8:	0800d21f 	.word	0x0800d21f
 800d1bc:	0800d2ad 	.word	0x0800d2ad
 800d1c0:	0800d171 	.word	0x0800d171
 800d1c4:	0800d171 	.word	0x0800d171
 800d1c8:	0800d315 	.word	0x0800d315
 800d1cc:	0800d171 	.word	0x0800d171
 800d1d0:	0800d21f 	.word	0x0800d21f
 800d1d4:	0800d171 	.word	0x0800d171
 800d1d8:	0800d171 	.word	0x0800d171
 800d1dc:	0800d2b5 	.word	0x0800d2b5
 800d1e0:	6833      	ldr	r3, [r6, #0]
 800d1e2:	1d1a      	adds	r2, r3, #4
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	6032      	str	r2, [r6, #0]
 800d1e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d1ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	e09c      	b.n	800d32e <_printf_i+0x1e6>
 800d1f4:	6833      	ldr	r3, [r6, #0]
 800d1f6:	6820      	ldr	r0, [r4, #0]
 800d1f8:	1d19      	adds	r1, r3, #4
 800d1fa:	6031      	str	r1, [r6, #0]
 800d1fc:	0606      	lsls	r6, r0, #24
 800d1fe:	d501      	bpl.n	800d204 <_printf_i+0xbc>
 800d200:	681d      	ldr	r5, [r3, #0]
 800d202:	e003      	b.n	800d20c <_printf_i+0xc4>
 800d204:	0645      	lsls	r5, r0, #25
 800d206:	d5fb      	bpl.n	800d200 <_printf_i+0xb8>
 800d208:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d20c:	2d00      	cmp	r5, #0
 800d20e:	da03      	bge.n	800d218 <_printf_i+0xd0>
 800d210:	232d      	movs	r3, #45	@ 0x2d
 800d212:	426d      	negs	r5, r5
 800d214:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d218:	4858      	ldr	r0, [pc, #352]	@ (800d37c <_printf_i+0x234>)
 800d21a:	230a      	movs	r3, #10
 800d21c:	e011      	b.n	800d242 <_printf_i+0xfa>
 800d21e:	6821      	ldr	r1, [r4, #0]
 800d220:	6833      	ldr	r3, [r6, #0]
 800d222:	0608      	lsls	r0, r1, #24
 800d224:	f853 5b04 	ldr.w	r5, [r3], #4
 800d228:	d402      	bmi.n	800d230 <_printf_i+0xe8>
 800d22a:	0649      	lsls	r1, r1, #25
 800d22c:	bf48      	it	mi
 800d22e:	b2ad      	uxthmi	r5, r5
 800d230:	2f6f      	cmp	r7, #111	@ 0x6f
 800d232:	4852      	ldr	r0, [pc, #328]	@ (800d37c <_printf_i+0x234>)
 800d234:	6033      	str	r3, [r6, #0]
 800d236:	bf14      	ite	ne
 800d238:	230a      	movne	r3, #10
 800d23a:	2308      	moveq	r3, #8
 800d23c:	2100      	movs	r1, #0
 800d23e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d242:	6866      	ldr	r6, [r4, #4]
 800d244:	60a6      	str	r6, [r4, #8]
 800d246:	2e00      	cmp	r6, #0
 800d248:	db05      	blt.n	800d256 <_printf_i+0x10e>
 800d24a:	6821      	ldr	r1, [r4, #0]
 800d24c:	432e      	orrs	r6, r5
 800d24e:	f021 0104 	bic.w	r1, r1, #4
 800d252:	6021      	str	r1, [r4, #0]
 800d254:	d04b      	beq.n	800d2ee <_printf_i+0x1a6>
 800d256:	4616      	mov	r6, r2
 800d258:	fbb5 f1f3 	udiv	r1, r5, r3
 800d25c:	fb03 5711 	mls	r7, r3, r1, r5
 800d260:	5dc7      	ldrb	r7, [r0, r7]
 800d262:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d266:	462f      	mov	r7, r5
 800d268:	42bb      	cmp	r3, r7
 800d26a:	460d      	mov	r5, r1
 800d26c:	d9f4      	bls.n	800d258 <_printf_i+0x110>
 800d26e:	2b08      	cmp	r3, #8
 800d270:	d10b      	bne.n	800d28a <_printf_i+0x142>
 800d272:	6823      	ldr	r3, [r4, #0]
 800d274:	07df      	lsls	r7, r3, #31
 800d276:	d508      	bpl.n	800d28a <_printf_i+0x142>
 800d278:	6923      	ldr	r3, [r4, #16]
 800d27a:	6861      	ldr	r1, [r4, #4]
 800d27c:	4299      	cmp	r1, r3
 800d27e:	bfde      	ittt	le
 800d280:	2330      	movle	r3, #48	@ 0x30
 800d282:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d286:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d28a:	1b92      	subs	r2, r2, r6
 800d28c:	6122      	str	r2, [r4, #16]
 800d28e:	f8cd a000 	str.w	sl, [sp]
 800d292:	464b      	mov	r3, r9
 800d294:	aa03      	add	r2, sp, #12
 800d296:	4621      	mov	r1, r4
 800d298:	4640      	mov	r0, r8
 800d29a:	f7ff fee7 	bl	800d06c <_printf_common>
 800d29e:	3001      	adds	r0, #1
 800d2a0:	d14a      	bne.n	800d338 <_printf_i+0x1f0>
 800d2a2:	f04f 30ff 	mov.w	r0, #4294967295
 800d2a6:	b004      	add	sp, #16
 800d2a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2ac:	6823      	ldr	r3, [r4, #0]
 800d2ae:	f043 0320 	orr.w	r3, r3, #32
 800d2b2:	6023      	str	r3, [r4, #0]
 800d2b4:	4832      	ldr	r0, [pc, #200]	@ (800d380 <_printf_i+0x238>)
 800d2b6:	2778      	movs	r7, #120	@ 0x78
 800d2b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d2bc:	6823      	ldr	r3, [r4, #0]
 800d2be:	6831      	ldr	r1, [r6, #0]
 800d2c0:	061f      	lsls	r7, r3, #24
 800d2c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800d2c6:	d402      	bmi.n	800d2ce <_printf_i+0x186>
 800d2c8:	065f      	lsls	r7, r3, #25
 800d2ca:	bf48      	it	mi
 800d2cc:	b2ad      	uxthmi	r5, r5
 800d2ce:	6031      	str	r1, [r6, #0]
 800d2d0:	07d9      	lsls	r1, r3, #31
 800d2d2:	bf44      	itt	mi
 800d2d4:	f043 0320 	orrmi.w	r3, r3, #32
 800d2d8:	6023      	strmi	r3, [r4, #0]
 800d2da:	b11d      	cbz	r5, 800d2e4 <_printf_i+0x19c>
 800d2dc:	2310      	movs	r3, #16
 800d2de:	e7ad      	b.n	800d23c <_printf_i+0xf4>
 800d2e0:	4826      	ldr	r0, [pc, #152]	@ (800d37c <_printf_i+0x234>)
 800d2e2:	e7e9      	b.n	800d2b8 <_printf_i+0x170>
 800d2e4:	6823      	ldr	r3, [r4, #0]
 800d2e6:	f023 0320 	bic.w	r3, r3, #32
 800d2ea:	6023      	str	r3, [r4, #0]
 800d2ec:	e7f6      	b.n	800d2dc <_printf_i+0x194>
 800d2ee:	4616      	mov	r6, r2
 800d2f0:	e7bd      	b.n	800d26e <_printf_i+0x126>
 800d2f2:	6833      	ldr	r3, [r6, #0]
 800d2f4:	6825      	ldr	r5, [r4, #0]
 800d2f6:	6961      	ldr	r1, [r4, #20]
 800d2f8:	1d18      	adds	r0, r3, #4
 800d2fa:	6030      	str	r0, [r6, #0]
 800d2fc:	062e      	lsls	r6, r5, #24
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	d501      	bpl.n	800d306 <_printf_i+0x1be>
 800d302:	6019      	str	r1, [r3, #0]
 800d304:	e002      	b.n	800d30c <_printf_i+0x1c4>
 800d306:	0668      	lsls	r0, r5, #25
 800d308:	d5fb      	bpl.n	800d302 <_printf_i+0x1ba>
 800d30a:	8019      	strh	r1, [r3, #0]
 800d30c:	2300      	movs	r3, #0
 800d30e:	6123      	str	r3, [r4, #16]
 800d310:	4616      	mov	r6, r2
 800d312:	e7bc      	b.n	800d28e <_printf_i+0x146>
 800d314:	6833      	ldr	r3, [r6, #0]
 800d316:	1d1a      	adds	r2, r3, #4
 800d318:	6032      	str	r2, [r6, #0]
 800d31a:	681e      	ldr	r6, [r3, #0]
 800d31c:	6862      	ldr	r2, [r4, #4]
 800d31e:	2100      	movs	r1, #0
 800d320:	4630      	mov	r0, r6
 800d322:	f7f2 ff5d 	bl	80001e0 <memchr>
 800d326:	b108      	cbz	r0, 800d32c <_printf_i+0x1e4>
 800d328:	1b80      	subs	r0, r0, r6
 800d32a:	6060      	str	r0, [r4, #4]
 800d32c:	6863      	ldr	r3, [r4, #4]
 800d32e:	6123      	str	r3, [r4, #16]
 800d330:	2300      	movs	r3, #0
 800d332:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d336:	e7aa      	b.n	800d28e <_printf_i+0x146>
 800d338:	6923      	ldr	r3, [r4, #16]
 800d33a:	4632      	mov	r2, r6
 800d33c:	4649      	mov	r1, r9
 800d33e:	4640      	mov	r0, r8
 800d340:	47d0      	blx	sl
 800d342:	3001      	adds	r0, #1
 800d344:	d0ad      	beq.n	800d2a2 <_printf_i+0x15a>
 800d346:	6823      	ldr	r3, [r4, #0]
 800d348:	079b      	lsls	r3, r3, #30
 800d34a:	d413      	bmi.n	800d374 <_printf_i+0x22c>
 800d34c:	68e0      	ldr	r0, [r4, #12]
 800d34e:	9b03      	ldr	r3, [sp, #12]
 800d350:	4298      	cmp	r0, r3
 800d352:	bfb8      	it	lt
 800d354:	4618      	movlt	r0, r3
 800d356:	e7a6      	b.n	800d2a6 <_printf_i+0x15e>
 800d358:	2301      	movs	r3, #1
 800d35a:	4632      	mov	r2, r6
 800d35c:	4649      	mov	r1, r9
 800d35e:	4640      	mov	r0, r8
 800d360:	47d0      	blx	sl
 800d362:	3001      	adds	r0, #1
 800d364:	d09d      	beq.n	800d2a2 <_printf_i+0x15a>
 800d366:	3501      	adds	r5, #1
 800d368:	68e3      	ldr	r3, [r4, #12]
 800d36a:	9903      	ldr	r1, [sp, #12]
 800d36c:	1a5b      	subs	r3, r3, r1
 800d36e:	42ab      	cmp	r3, r5
 800d370:	dcf2      	bgt.n	800d358 <_printf_i+0x210>
 800d372:	e7eb      	b.n	800d34c <_printf_i+0x204>
 800d374:	2500      	movs	r5, #0
 800d376:	f104 0619 	add.w	r6, r4, #25
 800d37a:	e7f5      	b.n	800d368 <_printf_i+0x220>
 800d37c:	08010ec1 	.word	0x08010ec1
 800d380:	08010ed2 	.word	0x08010ed2

0800d384 <memmove>:
 800d384:	4288      	cmp	r0, r1
 800d386:	b510      	push	{r4, lr}
 800d388:	eb01 0402 	add.w	r4, r1, r2
 800d38c:	d902      	bls.n	800d394 <memmove+0x10>
 800d38e:	4284      	cmp	r4, r0
 800d390:	4623      	mov	r3, r4
 800d392:	d807      	bhi.n	800d3a4 <memmove+0x20>
 800d394:	1e43      	subs	r3, r0, #1
 800d396:	42a1      	cmp	r1, r4
 800d398:	d008      	beq.n	800d3ac <memmove+0x28>
 800d39a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d39e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3a2:	e7f8      	b.n	800d396 <memmove+0x12>
 800d3a4:	4402      	add	r2, r0
 800d3a6:	4601      	mov	r1, r0
 800d3a8:	428a      	cmp	r2, r1
 800d3aa:	d100      	bne.n	800d3ae <memmove+0x2a>
 800d3ac:	bd10      	pop	{r4, pc}
 800d3ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d3b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d3b6:	e7f7      	b.n	800d3a8 <memmove+0x24>

0800d3b8 <memcpy>:
 800d3b8:	440a      	add	r2, r1
 800d3ba:	4291      	cmp	r1, r2
 800d3bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800d3c0:	d100      	bne.n	800d3c4 <memcpy+0xc>
 800d3c2:	4770      	bx	lr
 800d3c4:	b510      	push	{r4, lr}
 800d3c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3ce:	4291      	cmp	r1, r2
 800d3d0:	d1f9      	bne.n	800d3c6 <memcpy+0xe>
 800d3d2:	bd10      	pop	{r4, pc}

0800d3d4 <_realloc_r>:
 800d3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3d8:	4607      	mov	r7, r0
 800d3da:	4614      	mov	r4, r2
 800d3dc:	460d      	mov	r5, r1
 800d3de:	b921      	cbnz	r1, 800d3ea <_realloc_r+0x16>
 800d3e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d3e4:	4611      	mov	r1, r2
 800d3e6:	f7ff bb99 	b.w	800cb1c <_malloc_r>
 800d3ea:	b92a      	cbnz	r2, 800d3f8 <_realloc_r+0x24>
 800d3ec:	f7ff fc9c 	bl	800cd28 <_free_r>
 800d3f0:	4625      	mov	r5, r4
 800d3f2:	4628      	mov	r0, r5
 800d3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3f8:	f000 f81a 	bl	800d430 <_malloc_usable_size_r>
 800d3fc:	4284      	cmp	r4, r0
 800d3fe:	4606      	mov	r6, r0
 800d400:	d802      	bhi.n	800d408 <_realloc_r+0x34>
 800d402:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d406:	d8f4      	bhi.n	800d3f2 <_realloc_r+0x1e>
 800d408:	4621      	mov	r1, r4
 800d40a:	4638      	mov	r0, r7
 800d40c:	f7ff fb86 	bl	800cb1c <_malloc_r>
 800d410:	4680      	mov	r8, r0
 800d412:	b908      	cbnz	r0, 800d418 <_realloc_r+0x44>
 800d414:	4645      	mov	r5, r8
 800d416:	e7ec      	b.n	800d3f2 <_realloc_r+0x1e>
 800d418:	42b4      	cmp	r4, r6
 800d41a:	4622      	mov	r2, r4
 800d41c:	4629      	mov	r1, r5
 800d41e:	bf28      	it	cs
 800d420:	4632      	movcs	r2, r6
 800d422:	f7ff ffc9 	bl	800d3b8 <memcpy>
 800d426:	4629      	mov	r1, r5
 800d428:	4638      	mov	r0, r7
 800d42a:	f7ff fc7d 	bl	800cd28 <_free_r>
 800d42e:	e7f1      	b.n	800d414 <_realloc_r+0x40>

0800d430 <_malloc_usable_size_r>:
 800d430:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d434:	1f18      	subs	r0, r3, #4
 800d436:	2b00      	cmp	r3, #0
 800d438:	bfbc      	itt	lt
 800d43a:	580b      	ldrlt	r3, [r1, r0]
 800d43c:	18c0      	addlt	r0, r0, r3
 800d43e:	4770      	bx	lr

0800d440 <round>:
 800d440:	ec51 0b10 	vmov	r0, r1, d0
 800d444:	b570      	push	{r4, r5, r6, lr}
 800d446:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800d44a:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800d44e:	2a13      	cmp	r2, #19
 800d450:	460b      	mov	r3, r1
 800d452:	4605      	mov	r5, r0
 800d454:	dc1b      	bgt.n	800d48e <round+0x4e>
 800d456:	2a00      	cmp	r2, #0
 800d458:	da0b      	bge.n	800d472 <round+0x32>
 800d45a:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800d45e:	3201      	adds	r2, #1
 800d460:	bf04      	itt	eq
 800d462:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800d466:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800d46a:	2200      	movs	r2, #0
 800d46c:	4619      	mov	r1, r3
 800d46e:	4610      	mov	r0, r2
 800d470:	e015      	b.n	800d49e <round+0x5e>
 800d472:	4c15      	ldr	r4, [pc, #84]	@ (800d4c8 <round+0x88>)
 800d474:	4114      	asrs	r4, r2
 800d476:	ea04 0601 	and.w	r6, r4, r1
 800d47a:	4306      	orrs	r6, r0
 800d47c:	d00f      	beq.n	800d49e <round+0x5e>
 800d47e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800d482:	fa41 f202 	asr.w	r2, r1, r2
 800d486:	4413      	add	r3, r2
 800d488:	ea23 0304 	bic.w	r3, r3, r4
 800d48c:	e7ed      	b.n	800d46a <round+0x2a>
 800d48e:	2a33      	cmp	r2, #51	@ 0x33
 800d490:	dd08      	ble.n	800d4a4 <round+0x64>
 800d492:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800d496:	d102      	bne.n	800d49e <round+0x5e>
 800d498:	4602      	mov	r2, r0
 800d49a:	f7f3 f821 	bl	80004e0 <__adddf3>
 800d49e:	ec41 0b10 	vmov	d0, r0, r1
 800d4a2:	bd70      	pop	{r4, r5, r6, pc}
 800d4a4:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800d4a8:	f04f 34ff 	mov.w	r4, #4294967295
 800d4ac:	40f4      	lsrs	r4, r6
 800d4ae:	4204      	tst	r4, r0
 800d4b0:	d0f5      	beq.n	800d49e <round+0x5e>
 800d4b2:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800d4b6:	2201      	movs	r2, #1
 800d4b8:	408a      	lsls	r2, r1
 800d4ba:	1952      	adds	r2, r2, r5
 800d4bc:	bf28      	it	cs
 800d4be:	3301      	addcs	r3, #1
 800d4c0:	ea22 0204 	bic.w	r2, r2, r4
 800d4c4:	e7d2      	b.n	800d46c <round+0x2c>
 800d4c6:	bf00      	nop
 800d4c8:	000fffff 	.word	0x000fffff

0800d4cc <_init>:
 800d4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ce:	bf00      	nop
 800d4d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4d2:	bc08      	pop	{r3}
 800d4d4:	469e      	mov	lr, r3
 800d4d6:	4770      	bx	lr

0800d4d8 <_fini>:
 800d4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4da:	bf00      	nop
 800d4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4de:	bc08      	pop	{r3}
 800d4e0:	469e      	mov	lr, r3
 800d4e2:	4770      	bx	lr
