0.7
2020.1
May 27 2020
20:09:33
E:/FPGA_DEMO/dsp/dsp.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sim_1/new/tb_top.v,1605791195,verilog,,,,tb_top,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1605783404,verilog,,E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/new/top.v,,blk_mem_gen_0,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1605784598,verilog,,E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1605791949,verilog,,E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,,blk_mem_gen_2,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,1605786227,verilog,,E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_3,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd,1605510688,vhdl,,,,xbip_dsp48_macro_0,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/xbip_dsp48_macro_1/sim/xbip_dsp48_macro_1.vhd,1605516790,vhdl,,,,xbip_dsp48_macro_1,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/ip/xbip_dsp48_macro_2/sim/xbip_dsp48_macro_2.vhd,1605692628,vhdl,,,,xbip_dsp48_macro_2,,,,,,,,
E:/FPGA_DEMO/dsp/dsp.srcs/sources_1/new/top.v,1605788563,verilog,,E:/FPGA_DEMO/dsp/dsp.srcs/sim_1/new/tb_top.v,,top,,,,,,,,
