\doxysection{Max\+OS\+::hardwarecommunication\+::Redirection\+Entry\+::PACKED Struct Reference}
\hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED}{}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED}\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}


Packed because the bitfields should be one uint64\+\_\+t together.  




{\ttfamily \#include $<$apic.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad67402830126535a36c51e76aa947d4a}{vector}}\+: 8
\begin{DoxyCompactList}\small\item\em The interrupt that will be triggered when this redirection entry is used. \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a56f6546f56e8a3562004570ebc4591a3}{delivery\+\_\+mode}}\+: 3
\begin{DoxyCompactList}\small\item\em How the interrupt will be delvied to the core(s) (see Delivery\+Mode) \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a3f54488e9f736f09542dcd15222a225c}{destination\+\_\+mode}}\+: 1
\begin{DoxyCompactList}\small\item\em How to interpret the destination field (0 = means its the core ID, 1 = means a bitmask of cores) \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad1c83dd80426e5d49ba921a6fb459ce0}{delivery\+\_\+status}}\+: 1
\begin{DoxyCompactList}\small\item\em Indicates whether, when setting this entry, the interrupt is still being sent. \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_aef664e8496ba10e31802c9dfcc694ed1}{pin\+\_\+polarity}}\+: 1
\begin{DoxyCompactList}\small\item\em Defines the electrical signal that indicates an active interrupt line (0 = high active, 1 = low active) (must match the \doxylink{structMaxOS_1_1hardwarecommunication_1_1MADT}{MADT} override flags) \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad92fc7cb93873150f2cca959dcabd382}{remote\+\_\+irr}}\+: 1
\begin{DoxyCompactList}\small\item\em ? \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_abfce0f694b5801a20f2fb686d99133f2}{trigger\+\_\+mode}}\+: 1
\begin{DoxyCompactList}\small\item\em How the electrical signal is interpreted (0 = edge triggered, 1 = level triggered) (must match the \doxylink{structMaxOS_1_1hardwarecommunication_1_1MADT}{MADT} override flags) \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a4d4e99e5af2638afb78d2c6913ce2cb2}{mask}}\+: 1
\begin{DoxyCompactList}\small\item\em Whether the interrupt is disabled or not. \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_aeac7cfa911f7ce130b856344ee0cec44}{reserved}}\+: 39
\begin{DoxyCompactList}\small\item\em Reserved bits (should be zero) \end{DoxyCompactList}\item 
uint64\+\_\+t \mbox{\hyperlink{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a8f8b7e2e8a1091a0cb97a45ae8f174e1}{destination}}\+: 8
\begin{DoxyCompactList}\small\item\em The core(s) the interrupt should be sent to (interpreted based on destination\+\_\+mode) \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Packed because the bitfields should be one uint64\+\_\+t together. 

Definition at line \mbox{\hyperlink{apic_8h_source_l00124}{124}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



\doxysubsection{Member Data Documentation}
\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a56f6546f56e8a3562004570ebc4591a3}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a56f6546f56e8a3562004570ebc4591a3} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!delivery\_mode@{delivery\_mode}}
\index{delivery\_mode@{delivery\_mode}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{delivery\_mode}{delivery\_mode}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::delivery\+\_\+mode}



How the interrupt will be delvied to the core(s) (see Delivery\+Mode) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00126}{126}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad1c83dd80426e5d49ba921a6fb459ce0}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad1c83dd80426e5d49ba921a6fb459ce0} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!delivery\_status@{delivery\_status}}
\index{delivery\_status@{delivery\_status}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{delivery\_status}{delivery\_status}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::delivery\+\_\+status}



Indicates whether, when setting this entry, the interrupt is still being sent. 



Definition at line \mbox{\hyperlink{apic_8h_source_l00128}{128}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a8f8b7e2e8a1091a0cb97a45ae8f174e1}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a8f8b7e2e8a1091a0cb97a45ae8f174e1} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!destination@{destination}}
\index{destination@{destination}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{destination}{destination}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::destination}



The core(s) the interrupt should be sent to (interpreted based on destination\+\_\+mode) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00134}{134}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a3f54488e9f736f09542dcd15222a225c}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a3f54488e9f736f09542dcd15222a225c} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!destination\_mode@{destination\_mode}}
\index{destination\_mode@{destination\_mode}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{destination\_mode}{destination\_mode}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::destination\+\_\+mode}



How to interpret the destination field (0 = means its the core ID, 1 = means a bitmask of cores) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00127}{127}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a4d4e99e5af2638afb78d2c6913ce2cb2}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_a4d4e99e5af2638afb78d2c6913ce2cb2} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!mask@{mask}}
\index{mask@{mask}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{mask}{mask}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::mask}



Whether the interrupt is disabled or not. 



Definition at line \mbox{\hyperlink{apic_8h_source_l00132}{132}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_aef664e8496ba10e31802c9dfcc694ed1}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_aef664e8496ba10e31802c9dfcc694ed1} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!pin\_polarity@{pin\_polarity}}
\index{pin\_polarity@{pin\_polarity}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{pin\_polarity}{pin\_polarity}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::pin\+\_\+polarity}



Defines the electrical signal that indicates an active interrupt line (0 = high active, 1 = low active) (must match the \doxylink{structMaxOS_1_1hardwarecommunication_1_1MADT}{MADT} override flags) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00129}{129}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad92fc7cb93873150f2cca959dcabd382}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad92fc7cb93873150f2cca959dcabd382} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!remote\_irr@{remote\_irr}}
\index{remote\_irr@{remote\_irr}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{remote\_irr}{remote\_irr}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::remote\+\_\+irr}



? 



Definition at line \mbox{\hyperlink{apic_8h_source_l00130}{130}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_aeac7cfa911f7ce130b856344ee0cec44}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_aeac7cfa911f7ce130b856344ee0cec44} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!reserved@{reserved}}
\index{reserved@{reserved}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{reserved}{reserved}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::reserved}



Reserved bits (should be zero) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00133}{133}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_abfce0f694b5801a20f2fb686d99133f2}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_abfce0f694b5801a20f2fb686d99133f2} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!trigger\_mode@{trigger\_mode}}
\index{trigger\_mode@{trigger\_mode}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{trigger\_mode}{trigger\_mode}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::trigger\+\_\+mode}



How the electrical signal is interpreted (0 = edge triggered, 1 = level triggered) (must match the \doxylink{structMaxOS_1_1hardwarecommunication_1_1MADT}{MADT} override flags) 



Definition at line \mbox{\hyperlink{apic_8h_source_l00131}{131}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.

\Hypertarget{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad67402830126535a36c51e76aa947d4a}\label{structMaxOS_1_1hardwarecommunication_1_1RedirectionEntry_1_1PACKED_ad67402830126535a36c51e76aa947d4a} 
\index{MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}!vector@{vector}}
\index{vector@{vector}!MaxOS::hardwarecommunication::RedirectionEntry::PACKED@{MaxOS::hardwarecommunication::RedirectionEntry::PACKED}}
\doxysubsubsection{\texorpdfstring{vector}{vector}}
{\footnotesize\ttfamily uint64\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Redirection\+Entry\+::\+PACKED\+::vector}



The interrupt that will be triggered when this redirection entry is used. 



Definition at line \mbox{\hyperlink{apic_8h_source_l00125}{125}} of file \mbox{\hyperlink{apic_8h_source}{apic.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/runner/work/\+Max\+OS/\+Max\+OS/kernel/include/hardwarecommunication/\mbox{\hyperlink{apic_8h}{apic.\+h}}\end{DoxyCompactItemize}
