{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from lxml import etree as et\n",
    "import os\n",
    "import re"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "os.chdir(os.path.expanduser(\"~/work/m-labs/artiq-hardware/AD9154_reg\"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "collapsed": false,
    "scrolled": false
   },
   "outputs": [],
   "source": [
    "chip = \"ad9144\".lower()\n",
    "descs = set()\n",
    "with open(\"{}_reg.h\".format(chip), \"w\") as out:\n",
    "    print(\"#ifndef __{}_REG_H\".format(chip.upper()), file=out)\n",
    "    print(\"#define __{}_REG_H\".format(chip.upper()), file=out)\n",
    "    print(file=out)\n",
    "    for reg in et.parse(\"{}.xml\".format(chip)).iter(\"Register\"):\n",
    "        addr = int(reg.find(\"Address\").text, 16)\n",
    "        desc = reg.find(\"Description\").text.strip().upper()\n",
    "        name = reg.find(\"Name\").text.strip()\n",
    "        desc = desc.upper()\n",
    "        assert desc not in descs, desc\n",
    "        descs.add(desc)\n",
    "        width = int(reg.find(\"Width\").text)\n",
    "        assert width == 8\n",
    "        assert reg.find(\"Exists\").text == \"True\"\n",
    "        print(\"#define {}_{: <32} {:#05x}\".format(chip.upper(), desc, addr), file=out)\n",
    "        bits = reg.findall(\"BitFields/BitField\")\n",
    "        for bit in bits:\n",
    "            bit_name = bit.find(\"Name\").text.strip()\n",
    "            bit_desc = bit.find(\"Description\").text.strip().upper()\n",
    "            bit_desc = re.sub(r\"\\[(\\d+):(\\d+)\\]$\", r\"_\\1_\\2\", bit_desc, 1)\n",
    "            bit_desc = bit_desc.replace(\" \", \"_\")\n",
    "            bit_desc = bit_desc.replace(\"-\", \"_\")    \n",
    "            bit_desc = bit_desc.replace(\"+\", \"\")\n",
    "            bit_width = int(bit.find(\"Width\").text)\n",
    "            #if len(bits) == 1 or bit_width == width:\n",
    "            bit_desc += \"_\"\n",
    "            #if bit_desc == desc:\n",
    "            #    bit_desc += \"_\"\n",
    "            assert bit_desc not in descs, bit_desc\n",
    "            descs.add(bit_desc)\n",
    "            assert int(bit.find(\"SliceWidth\").text) == bit_width\n",
    "            access = bit.find(\"Access\").text.strip()\n",
    "            assert int(bit.find(\"BitOffset\").text) == 0\n",
    "            default = int(bit.find(\"DefaultValue\").text)\n",
    "            offset = int(bit.find(\"RegOffset\").text)\n",
    "            notes = (bit.find(\"Notes\").text or \"\").strip()\n",
    "            #print(\"#define {}_{: <32} (1 << {})  /* {}, {:#04x} {} */\".format(\n",
    "            #        chip.upper(), bit_desc, offset, bit_width, default, access),\n",
    "            #     file=out)\n",
    "            print(\"/* {}: {} */\".format(bit_name, notes), file=out)\n",
    "            print(\"/* default: {:#04x}, access: {} */\".format(default, access), file=out)\n",
    "            if \"W\" in access.upper():\n",
    "                print(\"#define {}_{: <32} (((x) & {:#x}) << {})\".format(\n",
    "                        chip.upper(), bit_desc + \"SET(x)\", (1 << bit_width) - 1, offset),\n",
    "                     file=out)\n",
    "            if \"R\" in access.upper():\n",
    "                print(\"#define {}_{: <32} (((x) >> {}) & {:#x})\".format(\n",
    "                        chip.upper(), bit_desc + \"GET(x)\", offset, (1 << bit_width) - 1),\n",
    "                     file=out)\n",
    "        print(file=out)\n",
    "    print(\"#endif\", file=out)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "chip = \"ad9144\".lower()\n",
    "descs = set()\n",
    "with open(\"{}_reg.tsv\".format(chip), \"w\") as out:\n",
    "    for reg in et.parse(\"{}.xml\".format(chip)).iter(\"Register\"):\n",
    "        addr = int(reg.find(\"Address\").text, 16)\n",
    "        desc = reg.find(\"Description\").text.strip().upper()\n",
    "        name = reg.find(\"Name\").text.strip()\n",
    "        desc = desc.upper()\n",
    "        assert desc not in descs, desc\n",
    "        descs.add(desc)\n",
    "        width = int(reg.find(\"Width\").text)\n",
    "        assert width == 8\n",
    "        assert reg.find(\"Exists\").text == \"True\"\n",
    "        bits = reg.findall(\"BitFields/BitField\")\n",
    "        print(\"{:#05x}\\t{}\".format(addr, desc), file=out)\n",
    "        for bit in bits:\n",
    "            bit_name = bit.find(\"Name\").text.strip()\n",
    "            bit_desc = bit.find(\"Description\").text.strip().upper()\n",
    "            bit_desc = re.sub(r\"\\[(\\d+):(\\d+)\\]$\", r\"_\\1_\\2\", bit_desc, 1)\n",
    "            bit_desc = bit_desc.replace(\" \", \"_\")\n",
    "            bit_desc = bit_desc.replace(\"-\", \"_\")    \n",
    "            bit_desc = bit_desc.replace(\"+\", \"\")\n",
    "            bit_width = int(bit.find(\"Width\").text)\n",
    "            #if len(bits) == 1 or bit_width == width:\n",
    "            #bit_desc += \"_\"\n",
    "            if bit_desc == desc:\n",
    "                bit_desc += \"_\"\n",
    "            assert bit_desc not in descs, bit_desc\n",
    "            descs.add(bit_desc)\n",
    "            assert int(bit.find(\"SliceWidth\").text) == bit_width\n",
    "            access = bit.find(\"Access\").text.strip()\n",
    "            assert int(bit.find(\"BitOffset\").text) == 0\n",
    "            default = int(bit.find(\"DefaultValue\").text)\n",
    "            offset = int(bit.find(\"RegOffset\").text)\n",
    "            notes = (bit.find(\"Notes\").text or \"\").strip()\n",
    "            if offset == 0 and len(bits) == 1:\n",
    "                continue\n",
    "            print(\"\\t\\t{}\\t{}\\t{:#04x}\\t{}\\t{}\".format(\n",
    "                offset, bit_width, default, access, bit_desc), file=out)\n",
    "            #print(\"#define {}_{: <32} (1 << {})  /* {}, {:#04x} {} */\".format(\n",
    "            #        chip.upper(), bit_desc, offset, bit_width, default, access),\n",
    "            #     file=out)\n",
    "            # print(\"/* default: {:#04x}, access: {} */\".format(default, access), file=out)\n",
    "            #if \"W\" in access.upper():\n",
    "            #    print(\"#define {}_{: <32} (((x) & {:#x}) << {})\".format(\n",
    "            #            chip.upper(), bit_desc + \"SET(x)\", (1 << bit_width) - 1, offset),\n",
    "            #         file=out)\n",
    "            #if \"R\" in access.upper():\n",
    "            #    print(\"#define {}_{: <32} (((x) >> {}) & {:#x})\".format(\n",
    "            #            chip.upper(), bit_desc + \"GET(x)\", offset, (1 << bit_width) - 1),\n",
    "            #         file=out)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "chip = \"ad9154\".lower()\n",
    "descs = set()\n",
    "with open(\"{}_reg.tsv\".format(chip), \"r\") as reg, open(\"{}_reg.h\".format(chip), \"w\") as out:\n",
    "    print(\"#ifndef __{}_REG_H\".format(chip.upper()), file=out)\n",
    "    print(\"#define __{}_REG_H\".format(chip.upper()), file=out)\n",
    "    for line in reg:\n",
    "        line = line.split(\"\\t\")\n",
    "        if len(line) == 2:\n",
    "            addr, desc = line\n",
    "            addr = int(addr, 16)\n",
    "            desc = desc.strip()\n",
    "            print(\"\", file=out)\n",
    "            assert desc not in descs, desc\n",
    "            descs.add(desc)\n",
    "            print(\"#define {}_{: <32} {:#05x}\".format(chip.upper(), desc, addr), file=out)\n",
    "        elif len(line) == 7:\n",
    "            offset, bit_width, default, access, bit_desc = line[2:]\n",
    "            offset = int(offset)\n",
    "            bit_width = int(bit_width)\n",
    "            default = int(default, 16)\n",
    "            bit_desc = bit_desc.strip()\n",
    "            assert bit_desc not in descs, bit_desc\n",
    "            descs.add(bit_desc)\n",
    "            bit_desc += \"_\"\n",
    "            print(\"/* default: {:#04x}, access: {} */\".format(default, access), file=out)\n",
    "            if \"W\" in access.upper():\n",
    "                print(\"#define {}_{: <32} (((x) & {:#x}) << {})\".format(\n",
    "                        chip.upper(), bit_desc + \"SET(x)\", (1 << bit_width) - 1, offset),\n",
    "                     file=out)\n",
    "            if \"R\" in access.upper():\n",
    "                print(\"#define {}_{: <32} (((x) >> {}) & {:#x})\".format(\n",
    "                        chip.upper(), bit_desc + \"GET(x)\", offset, (1 << bit_width) - 1),\n",
    "                     file=out)\n",
    "        else:\n",
    "            raise ValueError(line)\n",
    "    print(\"#endif\", file=out)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "chip = \"ad9154\".lower()\n",
    "descs = set()\n",
    "with open(\"{}_reg.tsv\".format(chip), \"r\") as reg, open(\"{}_reg.py\".format(chip), \"w\") as out:\n",
    "    print(\"# auto-generated, do not edit\", file=out)\n",
    "    print(\"from artiq.language.core import portable\", file=out)\n",
    "    print(\"from artiq.language.types import TInt32\", file=out)\n",
    "    for line in reg:\n",
    "        line = line.split(\"\\t\")\n",
    "        if len(line) == 2:\n",
    "            addr, desc = line\n",
    "            addr = int(addr, 16)\n",
    "            desc = desc.strip()\n",
    "            print(\"\", file=out)\n",
    "            assert desc not in descs, desc\n",
    "            descs.add(desc)\n",
    "            print(\"{}_{: <32} {:#05x}\".format(chip.upper(), desc + \" =\", addr), file=out)\n",
    "        elif len(line) == 7:\n",
    "            offset, bit_width, default, access, bit_desc = line[2:]\n",
    "            offset = int(offset)\n",
    "            bit_width = int(bit_width)\n",
    "            default = int(default, 16)\n",
    "            bit_desc = bit_desc.strip()\n",
    "            assert bit_desc not in descs, bit_desc\n",
    "            descs.add(bit_desc)\n",
    "            print(\"# default: {:#04x}, access: {}\".format(default, access), file=out)\n",
    "            if \"W\" in access.upper():\n",
    "                print(\"@portable\", file=out)\n",
    "                print(\"def {}_{}_SET(x: TInt32) -> TInt32:\\n    return (x & {:#x}) << {}\\n\".format(\n",
    "                        chip.upper(), bit_desc, (1 << bit_width) - 1, offset),\n",
    "                     file=out)\n",
    "            if \"R\" in access.upper():\n",
    "                print(\"@portable\", file=out)\n",
    "                print(\"def {}_{}_GET(x: TInt32) -> TInt32:\\n    return (x >> {}) & {:#x}\\n\".format(\n",
    "                        chip.upper(), bit_desc, offset, (1 << bit_width) - 1),\n",
    "                     file=out)\n",
    "        else:\n",
    "            raise ValueError(line)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "anaconda-cloud": {},
  "kernelspec": {
   "display_name": "Python [py35]",
   "language": "python",
   "name": "Python [py35]"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 0
}
