Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Mar 30 16:51:49 2025
| Host         : augustus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_snake_top_timing_summary_routed.rpt -pb vga_snake_top_timing_summary_routed.pb -rpx vga_snake_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_snake_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   424         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (424)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1055)
5. checking no_input_delay (6)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (424)
--------------------------
 There are 365 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: u_seg_led/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1055)
---------------------------------------------------
 There are 1055 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1084          inf        0.000                      0                 1084           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1084 Endpoints
Min Delay          1084 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_display/score_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.015ns  (logic 6.219ns (25.897%)  route 17.796ns (74.103%))
  Logic Levels:           24  (CARRY4=8 FDCE=1 LUT3=4 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_vga_display/score_reg[13]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[13]/Q
                         net (fo=57, routed)          3.166     3.622    u_vga_display/score[13]
    SLICE_X59Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.746 r  u_vga_display/num[8]_i_101/O
                         net (fo=2, routed)           0.882     4.628    u_vga_display/num[8]_i_101_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.752 r  u_vga_display/num[8]_i_105/O
                         net (fo=1, routed)           0.000     4.752    u_vga_display/num[8]_i_105_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.153 r  u_vga_display/num_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.153    u_vga_display/num_reg[8]_i_54_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.375 r  u_vga_display/num_reg[9]_i_19/O[0]
                         net (fo=4, routed)           0.862     6.237    u_vga_display/num_reg[9]_i_19_n_7
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.299     6.536 r  u_vga_display/num[8]_i_56/O
                         net (fo=1, routed)           0.665     7.202    u_vga_display/num[8]_i_56_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  u_vga_display/num[8]_i_17/O
                         net (fo=2, routed)           1.022     8.348    u_vga_display/num[8]_i_17_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  u_vga_display/num[8]_i_21/O
                         net (fo=1, routed)           0.000     8.472    u_vga_display/num[8]_i_21_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  u_vga_display/num_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.022    u_vga_display/num_reg[8]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  u_vga_display/num_reg[9]_i_2/O[3]
                         net (fo=11, routed)          1.650    10.985    u_vga_display_n_28
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.306    11.291 r  num[8]_i_74/O
                         net (fo=1, routed)           0.684    11.976    num[8]_i_74_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.483 r  num_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.483    num_reg[8]_i_32_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  num_reg[8]_i_8/O[1]
                         net (fo=3, routed)           0.823    13.639    u_vga_display/num_reg[8]_i_5_0[1]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.303    13.942 r  u_vga_display/num[8]_i_31/O
                         net (fo=1, routed)           0.000    13.942    u_vga_display/num[8]_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.455 r  u_vga_display/num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.455    u_vga_display/num_reg[8]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.709 r  u_vga_display/num_reg[8]_i_2/CO[0]
                         net (fo=16, routed)          1.162    15.872    u_vga_display/num_reg[8]_i_2_n_3
    SLICE_X56Y73         LUT5 (Prop_lut5_I3_O)        0.367    16.239 r  u_vga_display/num[11]_i_50/O
                         net (fo=5, routed)           0.825    17.064    u_vga_display/num[11]_i_50_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.188 r  u_vga_display/num[11]_i_39/O
                         net (fo=3, routed)           0.667    17.854    u_vga_display/num[11]_i_39_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.978 r  u_vga_display/num[11]_i_26/O
                         net (fo=5, routed)           0.977    18.955    u_vga_display/num[11]_i_26_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.079 r  u_vga_display/num[11]_i_13/O
                         net (fo=5, routed)           0.858    19.937    u_vga_display/num[11]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    20.061 r  u_vga_display/num[11]_i_9/O
                         net (fo=4, routed)           0.830    20.891    u_vga_display/num[11]_i_9_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    21.015 f  u_vga_display/num[11]_i_11/O
                         net (fo=1, routed)           0.893    21.908    u_vga_display/num[11]_i_11_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    22.032 f  u_vga_display/num[11]_i_3/O
                         net (fo=8, routed)           1.829    23.861    u_vga_display/num[11]_i_3_n_0
    SLICE_X61Y68         LUT3 (Prop_lut3_I2_O)        0.154    24.015 r  u_vga_display/num[7]_i_1/O
                         net (fo=1, routed)           0.000    24.015    u_seg_led/D[7]
    SLICE_X61Y68         FDCE                                         r  u_seg_led/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.985ns  (logic 6.189ns (25.804%)  route 17.796ns (74.196%))
  Logic Levels:           24  (CARRY4=8 FDCE=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_vga_display/score_reg[13]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[13]/Q
                         net (fo=57, routed)          3.166     3.622    u_vga_display/score[13]
    SLICE_X59Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.746 r  u_vga_display/num[8]_i_101/O
                         net (fo=2, routed)           0.882     4.628    u_vga_display/num[8]_i_101_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.752 r  u_vga_display/num[8]_i_105/O
                         net (fo=1, routed)           0.000     4.752    u_vga_display/num[8]_i_105_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.153 r  u_vga_display/num_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.153    u_vga_display/num_reg[8]_i_54_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.375 r  u_vga_display/num_reg[9]_i_19/O[0]
                         net (fo=4, routed)           0.862     6.237    u_vga_display/num_reg[9]_i_19_n_7
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.299     6.536 r  u_vga_display/num[8]_i_56/O
                         net (fo=1, routed)           0.665     7.202    u_vga_display/num[8]_i_56_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  u_vga_display/num[8]_i_17/O
                         net (fo=2, routed)           1.022     8.348    u_vga_display/num[8]_i_17_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  u_vga_display/num[8]_i_21/O
                         net (fo=1, routed)           0.000     8.472    u_vga_display/num[8]_i_21_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  u_vga_display/num_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.022    u_vga_display/num_reg[8]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  u_vga_display/num_reg[9]_i_2/O[3]
                         net (fo=11, routed)          1.650    10.985    u_vga_display_n_28
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.306    11.291 r  num[8]_i_74/O
                         net (fo=1, routed)           0.684    11.976    num[8]_i_74_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.483 r  num_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.483    num_reg[8]_i_32_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  num_reg[8]_i_8/O[1]
                         net (fo=3, routed)           0.823    13.639    u_vga_display/num_reg[8]_i_5_0[1]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.303    13.942 r  u_vga_display/num[8]_i_31/O
                         net (fo=1, routed)           0.000    13.942    u_vga_display/num[8]_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.455 r  u_vga_display/num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.455    u_vga_display/num_reg[8]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.709 r  u_vga_display/num_reg[8]_i_2/CO[0]
                         net (fo=16, routed)          1.162    15.872    u_vga_display/num_reg[8]_i_2_n_3
    SLICE_X56Y73         LUT5 (Prop_lut5_I3_O)        0.367    16.239 r  u_vga_display/num[11]_i_50/O
                         net (fo=5, routed)           0.825    17.064    u_vga_display/num[11]_i_50_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.188 r  u_vga_display/num[11]_i_39/O
                         net (fo=3, routed)           0.667    17.854    u_vga_display/num[11]_i_39_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.978 r  u_vga_display/num[11]_i_26/O
                         net (fo=5, routed)           0.977    18.955    u_vga_display/num[11]_i_26_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.079 r  u_vga_display/num[11]_i_13/O
                         net (fo=5, routed)           0.858    19.937    u_vga_display/num[11]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    20.061 r  u_vga_display/num[11]_i_9/O
                         net (fo=4, routed)           0.830    20.891    u_vga_display/num[11]_i_9_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    21.015 f  u_vga_display/num[11]_i_11/O
                         net (fo=1, routed)           0.893    21.908    u_vga_display/num[11]_i_11_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    22.032 f  u_vga_display/num[11]_i_3/O
                         net (fo=8, routed)           1.829    23.861    u_vga_display/num[11]_i_3_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I3_O)        0.124    23.985 r  u_vga_display/num[5]_i_1/O
                         net (fo=1, routed)           0.000    23.985    u_seg_led/D[5]
    SLICE_X61Y68         FDCE                                         r  u_seg_led/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.711ns  (logic 6.213ns (26.203%)  route 17.498ns (73.797%))
  Logic Levels:           24  (CARRY4=8 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_vga_display/score_reg[13]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[13]/Q
                         net (fo=57, routed)          3.166     3.622    u_vga_display/score[13]
    SLICE_X59Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.746 r  u_vga_display/num[8]_i_101/O
                         net (fo=2, routed)           0.882     4.628    u_vga_display/num[8]_i_101_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.752 r  u_vga_display/num[8]_i_105/O
                         net (fo=1, routed)           0.000     4.752    u_vga_display/num[8]_i_105_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.153 r  u_vga_display/num_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.153    u_vga_display/num_reg[8]_i_54_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.375 r  u_vga_display/num_reg[9]_i_19/O[0]
                         net (fo=4, routed)           0.862     6.237    u_vga_display/num_reg[9]_i_19_n_7
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.299     6.536 r  u_vga_display/num[8]_i_56/O
                         net (fo=1, routed)           0.665     7.202    u_vga_display/num[8]_i_56_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  u_vga_display/num[8]_i_17/O
                         net (fo=2, routed)           1.022     8.348    u_vga_display/num[8]_i_17_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  u_vga_display/num[8]_i_21/O
                         net (fo=1, routed)           0.000     8.472    u_vga_display/num[8]_i_21_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  u_vga_display/num_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.022    u_vga_display/num_reg[8]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  u_vga_display/num_reg[9]_i_2/O[3]
                         net (fo=11, routed)          1.650    10.985    u_vga_display_n_28
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.306    11.291 r  num[8]_i_74/O
                         net (fo=1, routed)           0.684    11.976    num[8]_i_74_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.483 r  num_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.483    num_reg[8]_i_32_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  num_reg[8]_i_8/O[1]
                         net (fo=3, routed)           0.823    13.639    u_vga_display/num_reg[8]_i_5_0[1]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.303    13.942 r  u_vga_display/num[8]_i_31/O
                         net (fo=1, routed)           0.000    13.942    u_vga_display/num[8]_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.455 r  u_vga_display/num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.455    u_vga_display/num_reg[8]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.709 r  u_vga_display/num_reg[8]_i_2/CO[0]
                         net (fo=16, routed)          1.162    15.872    u_vga_display/num_reg[8]_i_2_n_3
    SLICE_X56Y73         LUT5 (Prop_lut5_I3_O)        0.367    16.239 r  u_vga_display/num[11]_i_50/O
                         net (fo=5, routed)           0.825    17.064    u_vga_display/num[11]_i_50_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.188 r  u_vga_display/num[11]_i_39/O
                         net (fo=3, routed)           0.667    17.854    u_vga_display/num[11]_i_39_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.978 r  u_vga_display/num[11]_i_26/O
                         net (fo=5, routed)           0.977    18.955    u_vga_display/num[11]_i_26_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.079 r  u_vga_display/num[11]_i_13/O
                         net (fo=5, routed)           0.858    19.937    u_vga_display/num[11]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    20.061 r  u_vga_display/num[11]_i_9/O
                         net (fo=4, routed)           0.830    20.891    u_vga_display/num[11]_i_9_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    21.015 f  u_vga_display/num[11]_i_11/O
                         net (fo=1, routed)           0.893    21.908    u_vga_display/num[11]_i_11_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    22.032 f  u_vga_display/num[11]_i_3/O
                         net (fo=8, routed)           1.531    23.563    u_vga_display/num[11]_i_3_n_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I1_O)        0.148    23.711 r  u_vga_display/num[11]_i_1/O
                         net (fo=1, routed)           0.000    23.711    u_seg_led/D[11]
    SLICE_X60Y70         FDCE                                         r  u_seg_led/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.687ns  (logic 6.189ns (26.128%)  route 17.498ns (73.872%))
  Logic Levels:           24  (CARRY4=8 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_vga_display/score_reg[13]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[13]/Q
                         net (fo=57, routed)          3.166     3.622    u_vga_display/score[13]
    SLICE_X59Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.746 r  u_vga_display/num[8]_i_101/O
                         net (fo=2, routed)           0.882     4.628    u_vga_display/num[8]_i_101_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.752 r  u_vga_display/num[8]_i_105/O
                         net (fo=1, routed)           0.000     4.752    u_vga_display/num[8]_i_105_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.153 r  u_vga_display/num_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.153    u_vga_display/num_reg[8]_i_54_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.375 r  u_vga_display/num_reg[9]_i_19/O[0]
                         net (fo=4, routed)           0.862     6.237    u_vga_display/num_reg[9]_i_19_n_7
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.299     6.536 r  u_vga_display/num[8]_i_56/O
                         net (fo=1, routed)           0.665     7.202    u_vga_display/num[8]_i_56_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  u_vga_display/num[8]_i_17/O
                         net (fo=2, routed)           1.022     8.348    u_vga_display/num[8]_i_17_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  u_vga_display/num[8]_i_21/O
                         net (fo=1, routed)           0.000     8.472    u_vga_display/num[8]_i_21_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  u_vga_display/num_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.022    u_vga_display/num_reg[8]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  u_vga_display/num_reg[9]_i_2/O[3]
                         net (fo=11, routed)          1.650    10.985    u_vga_display_n_28
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.306    11.291 r  num[8]_i_74/O
                         net (fo=1, routed)           0.684    11.976    num[8]_i_74_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.483 r  num_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.483    num_reg[8]_i_32_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  num_reg[8]_i_8/O[1]
                         net (fo=3, routed)           0.823    13.639    u_vga_display/num_reg[8]_i_5_0[1]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.303    13.942 r  u_vga_display/num[8]_i_31/O
                         net (fo=1, routed)           0.000    13.942    u_vga_display/num[8]_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.455 r  u_vga_display/num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.455    u_vga_display/num_reg[8]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.709 r  u_vga_display/num_reg[8]_i_2/CO[0]
                         net (fo=16, routed)          1.162    15.872    u_vga_display/num_reg[8]_i_2_n_3
    SLICE_X56Y73         LUT5 (Prop_lut5_I3_O)        0.367    16.239 r  u_vga_display/num[11]_i_50/O
                         net (fo=5, routed)           0.825    17.064    u_vga_display/num[11]_i_50_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.188 r  u_vga_display/num[11]_i_39/O
                         net (fo=3, routed)           0.667    17.854    u_vga_display/num[11]_i_39_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.978 r  u_vga_display/num[11]_i_26/O
                         net (fo=5, routed)           0.977    18.955    u_vga_display/num[11]_i_26_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.079 r  u_vga_display/num[11]_i_13/O
                         net (fo=5, routed)           0.858    19.937    u_vga_display/num[11]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    20.061 r  u_vga_display/num[11]_i_9/O
                         net (fo=4, routed)           0.830    20.891    u_vga_display/num[11]_i_9_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    21.015 r  u_vga_display/num[11]_i_11/O
                         net (fo=1, routed)           0.893    21.908    u_vga_display/num[11]_i_11_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    22.032 r  u_vga_display/num[11]_i_3/O
                         net (fo=8, routed)           1.531    23.563    u_vga_display/num[11]_i_3_n_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.124    23.687 r  u_vga_display/num[10]_i_1/O
                         net (fo=1, routed)           0.000    23.687    u_seg_led/D[10]
    SLICE_X60Y70         FDCE                                         r  u_seg_led/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.584ns  (logic 6.189ns (26.243%)  route 17.395ns (73.757%))
  Logic Levels:           24  (CARRY4=8 FDCE=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_vga_display/score_reg[13]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[13]/Q
                         net (fo=57, routed)          3.166     3.622    u_vga_display/score[13]
    SLICE_X59Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.746 r  u_vga_display/num[8]_i_101/O
                         net (fo=2, routed)           0.882     4.628    u_vga_display/num[8]_i_101_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.752 r  u_vga_display/num[8]_i_105/O
                         net (fo=1, routed)           0.000     4.752    u_vga_display/num[8]_i_105_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.153 r  u_vga_display/num_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.153    u_vga_display/num_reg[8]_i_54_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.375 r  u_vga_display/num_reg[9]_i_19/O[0]
                         net (fo=4, routed)           0.862     6.237    u_vga_display/num_reg[9]_i_19_n_7
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.299     6.536 r  u_vga_display/num[8]_i_56/O
                         net (fo=1, routed)           0.665     7.202    u_vga_display/num[8]_i_56_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  u_vga_display/num[8]_i_17/O
                         net (fo=2, routed)           1.022     8.348    u_vga_display/num[8]_i_17_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  u_vga_display/num[8]_i_21/O
                         net (fo=1, routed)           0.000     8.472    u_vga_display/num[8]_i_21_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  u_vga_display/num_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.022    u_vga_display/num_reg[8]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  u_vga_display/num_reg[9]_i_2/O[3]
                         net (fo=11, routed)          1.650    10.985    u_vga_display_n_28
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.306    11.291 r  num[8]_i_74/O
                         net (fo=1, routed)           0.684    11.976    num[8]_i_74_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.483 r  num_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.483    num_reg[8]_i_32_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  num_reg[8]_i_8/O[1]
                         net (fo=3, routed)           0.823    13.639    u_vga_display/num_reg[8]_i_5_0[1]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.303    13.942 r  u_vga_display/num[8]_i_31/O
                         net (fo=1, routed)           0.000    13.942    u_vga_display/num[8]_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.455 r  u_vga_display/num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.455    u_vga_display/num_reg[8]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.709 r  u_vga_display/num_reg[8]_i_2/CO[0]
                         net (fo=16, routed)          1.162    15.872    u_vga_display/num_reg[8]_i_2_n_3
    SLICE_X56Y73         LUT5 (Prop_lut5_I3_O)        0.367    16.239 r  u_vga_display/num[11]_i_50/O
                         net (fo=5, routed)           0.825    17.064    u_vga_display/num[11]_i_50_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.188 r  u_vga_display/num[11]_i_39/O
                         net (fo=3, routed)           0.667    17.854    u_vga_display/num[11]_i_39_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.978 r  u_vga_display/num[11]_i_26/O
                         net (fo=5, routed)           0.977    18.955    u_vga_display/num[11]_i_26_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.079 r  u_vga_display/num[11]_i_13/O
                         net (fo=5, routed)           0.858    19.937    u_vga_display/num[11]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    20.061 r  u_vga_display/num[11]_i_9/O
                         net (fo=4, routed)           0.830    20.891    u_vga_display/num[11]_i_9_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    21.015 r  u_vga_display/num[11]_i_11/O
                         net (fo=1, routed)           0.893    21.908    u_vga_display/num[11]_i_11_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    22.032 r  u_vga_display/num[11]_i_3/O
                         net (fo=8, routed)           1.428    23.460    u_vga_display/num[11]_i_3_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124    23.584 r  u_vga_display/num[4]_i_1/O
                         net (fo=1, routed)           0.000    23.584    u_seg_led/D[4]
    SLICE_X61Y68         FDCE                                         r  u_seg_led/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.579ns  (logic 6.184ns (26.227%)  route 17.395ns (73.773%))
  Logic Levels:           24  (CARRY4=8 FDCE=1 LUT3=3 LUT4=3 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_vga_display/score_reg[13]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[13]/Q
                         net (fo=57, routed)          3.166     3.622    u_vga_display/score[13]
    SLICE_X59Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.746 r  u_vga_display/num[8]_i_101/O
                         net (fo=2, routed)           0.882     4.628    u_vga_display/num[8]_i_101_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.752 r  u_vga_display/num[8]_i_105/O
                         net (fo=1, routed)           0.000     4.752    u_vga_display/num[8]_i_105_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.153 r  u_vga_display/num_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.153    u_vga_display/num_reg[8]_i_54_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.375 r  u_vga_display/num_reg[9]_i_19/O[0]
                         net (fo=4, routed)           0.862     6.237    u_vga_display/num_reg[9]_i_19_n_7
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.299     6.536 r  u_vga_display/num[8]_i_56/O
                         net (fo=1, routed)           0.665     7.202    u_vga_display/num[8]_i_56_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  u_vga_display/num[8]_i_17/O
                         net (fo=2, routed)           1.022     8.348    u_vga_display/num[8]_i_17_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  u_vga_display/num[8]_i_21/O
                         net (fo=1, routed)           0.000     8.472    u_vga_display/num[8]_i_21_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  u_vga_display/num_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.022    u_vga_display/num_reg[8]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  u_vga_display/num_reg[9]_i_2/O[3]
                         net (fo=11, routed)          1.650    10.985    u_vga_display_n_28
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.306    11.291 r  num[8]_i_74/O
                         net (fo=1, routed)           0.684    11.976    num[8]_i_74_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.483 r  num_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.483    num_reg[8]_i_32_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  num_reg[8]_i_8/O[1]
                         net (fo=3, routed)           0.823    13.639    u_vga_display/num_reg[8]_i_5_0[1]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.303    13.942 r  u_vga_display/num[8]_i_31/O
                         net (fo=1, routed)           0.000    13.942    u_vga_display/num[8]_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.455 r  u_vga_display/num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.455    u_vga_display/num_reg[8]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.709 r  u_vga_display/num_reg[8]_i_2/CO[0]
                         net (fo=16, routed)          1.162    15.872    u_vga_display/num_reg[8]_i_2_n_3
    SLICE_X56Y73         LUT5 (Prop_lut5_I3_O)        0.367    16.239 r  u_vga_display/num[11]_i_50/O
                         net (fo=5, routed)           0.825    17.064    u_vga_display/num[11]_i_50_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.188 r  u_vga_display/num[11]_i_39/O
                         net (fo=3, routed)           0.667    17.854    u_vga_display/num[11]_i_39_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.978 r  u_vga_display/num[11]_i_26/O
                         net (fo=5, routed)           0.977    18.955    u_vga_display/num[11]_i_26_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.079 r  u_vga_display/num[11]_i_13/O
                         net (fo=5, routed)           0.858    19.937    u_vga_display/num[11]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    20.061 r  u_vga_display/num[11]_i_9/O
                         net (fo=4, routed)           0.830    20.891    u_vga_display/num[11]_i_9_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    21.015 r  u_vga_display/num[11]_i_11/O
                         net (fo=1, routed)           0.893    21.908    u_vga_display/num[11]_i_11_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    22.032 r  u_vga_display/num[11]_i_3/O
                         net (fo=8, routed)           1.428    23.460    u_vga_display/num[11]_i_3_n_0
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.119    23.579 r  u_vga_display/num[6]_i_1/O
                         net (fo=1, routed)           0.000    23.579    u_seg_led/D[6]
    SLICE_X61Y68         FDCE                                         r  u_seg_led/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.224ns  (logic 6.189ns (26.649%)  route 17.035ns (73.351%))
  Logic Levels:           24  (CARRY4=8 FDCE=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_vga_display/score_reg[13]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[13]/Q
                         net (fo=57, routed)          3.166     3.622    u_vga_display/score[13]
    SLICE_X59Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.746 r  u_vga_display/num[8]_i_101/O
                         net (fo=2, routed)           0.882     4.628    u_vga_display/num[8]_i_101_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.752 r  u_vga_display/num[8]_i_105/O
                         net (fo=1, routed)           0.000     4.752    u_vga_display/num[8]_i_105_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.153 r  u_vga_display/num_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.153    u_vga_display/num_reg[8]_i_54_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.375 r  u_vga_display/num_reg[9]_i_19/O[0]
                         net (fo=4, routed)           0.862     6.237    u_vga_display/num_reg[9]_i_19_n_7
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.299     6.536 r  u_vga_display/num[8]_i_56/O
                         net (fo=1, routed)           0.665     7.202    u_vga_display/num[8]_i_56_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  u_vga_display/num[8]_i_17/O
                         net (fo=2, routed)           1.022     8.348    u_vga_display/num[8]_i_17_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  u_vga_display/num[8]_i_21/O
                         net (fo=1, routed)           0.000     8.472    u_vga_display/num[8]_i_21_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  u_vga_display/num_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.022    u_vga_display/num_reg[8]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  u_vga_display/num_reg[9]_i_2/O[3]
                         net (fo=11, routed)          1.650    10.985    u_vga_display_n_28
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.306    11.291 r  num[8]_i_74/O
                         net (fo=1, routed)           0.684    11.976    num[8]_i_74_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.483 r  num_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.483    num_reg[8]_i_32_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  num_reg[8]_i_8/O[1]
                         net (fo=3, routed)           0.823    13.639    u_vga_display/num_reg[8]_i_5_0[1]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.303    13.942 r  u_vga_display/num[8]_i_31/O
                         net (fo=1, routed)           0.000    13.942    u_vga_display/num[8]_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.455 r  u_vga_display/num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.455    u_vga_display/num_reg[8]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.709 r  u_vga_display/num_reg[8]_i_2/CO[0]
                         net (fo=16, routed)          1.162    15.872    u_vga_display/num_reg[8]_i_2_n_3
    SLICE_X56Y73         LUT5 (Prop_lut5_I3_O)        0.367    16.239 r  u_vga_display/num[11]_i_50/O
                         net (fo=5, routed)           0.825    17.064    u_vga_display/num[11]_i_50_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.188 r  u_vga_display/num[11]_i_39/O
                         net (fo=3, routed)           0.667    17.854    u_vga_display/num[11]_i_39_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.978 r  u_vga_display/num[11]_i_26/O
                         net (fo=5, routed)           0.977    18.955    u_vga_display/num[11]_i_26_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.079 r  u_vga_display/num[11]_i_13/O
                         net (fo=5, routed)           0.858    19.937    u_vga_display/num[11]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    20.061 r  u_vga_display/num[11]_i_9/O
                         net (fo=4, routed)           0.830    20.891    u_vga_display/num[11]_i_9_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    21.015 f  u_vga_display/num[11]_i_11/O
                         net (fo=1, routed)           0.893    21.908    u_vga_display/num[11]_i_11_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    22.032 f  u_vga_display/num[11]_i_3/O
                         net (fo=8, routed)           1.068    23.100    u_vga_display/num[11]_i_3_n_0
    SLICE_X57Y70         LUT5 (Prop_lut5_I4_O)        0.124    23.224 r  u_vga_display/num[9]_i_1/O
                         net (fo=1, routed)           0.000    23.224    u_seg_led/D[9]
    SLICE_X57Y70         FDCE                                         r  u_seg_led/num_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.911ns  (logic 6.189ns (27.013%)  route 16.722ns (72.987%))
  Logic Levels:           24  (CARRY4=8 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  u_vga_display/score_reg[13]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[13]/Q
                         net (fo=57, routed)          3.166     3.622    u_vga_display/score[13]
    SLICE_X59Y63         LUT3 (Prop_lut3_I1_O)        0.124     3.746 r  u_vga_display/num[8]_i_101/O
                         net (fo=2, routed)           0.882     4.628    u_vga_display/num[8]_i_101_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.124     4.752 r  u_vga_display/num[8]_i_105/O
                         net (fo=1, routed)           0.000     4.752    u_vga_display/num[8]_i_105_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.153 r  u_vga_display/num_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.153    u_vga_display/num_reg[8]_i_54_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.375 r  u_vga_display/num_reg[9]_i_19/O[0]
                         net (fo=4, routed)           0.862     6.237    u_vga_display/num_reg[9]_i_19_n_7
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.299     6.536 r  u_vga_display/num[8]_i_56/O
                         net (fo=1, routed)           0.665     7.202    u_vga_display/num[8]_i_56_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  u_vga_display/num[8]_i_17/O
                         net (fo=2, routed)           1.022     8.348    u_vga_display/num[8]_i_17_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.472 r  u_vga_display/num[8]_i_21/O
                         net (fo=1, routed)           0.000     8.472    u_vga_display/num[8]_i_21_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  u_vga_display/num_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.022    u_vga_display/num_reg[8]_i_4_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.335 f  u_vga_display/num_reg[9]_i_2/O[3]
                         net (fo=11, routed)          1.650    10.985    u_vga_display_n_28
    SLICE_X55Y70         LUT3 (Prop_lut3_I0_O)        0.306    11.291 r  num[8]_i_74/O
                         net (fo=1, routed)           0.684    11.976    num[8]_i_74_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.483 r  num_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    12.483    num_reg[8]_i_32_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  num_reg[8]_i_8/O[1]
                         net (fo=3, routed)           0.823    13.639    u_vga_display/num_reg[8]_i_5_0[1]
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.303    13.942 r  u_vga_display/num[8]_i_31/O
                         net (fo=1, routed)           0.000    13.942    u_vga_display/num[8]_i_31_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.455 r  u_vga_display/num_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.455    u_vga_display/num_reg[8]_i_5_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.709 r  u_vga_display/num_reg[8]_i_2/CO[0]
                         net (fo=16, routed)          1.162    15.872    u_vga_display/num_reg[8]_i_2_n_3
    SLICE_X56Y73         LUT5 (Prop_lut5_I3_O)        0.367    16.239 r  u_vga_display/num[11]_i_50/O
                         net (fo=5, routed)           0.825    17.064    u_vga_display/num[11]_i_50_n_0
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    17.188 r  u_vga_display/num[11]_i_39/O
                         net (fo=3, routed)           0.667    17.854    u_vga_display/num[11]_i_39_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    17.978 r  u_vga_display/num[11]_i_26/O
                         net (fo=5, routed)           0.977    18.955    u_vga_display/num[11]_i_26_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I3_O)        0.124    19.079 r  u_vga_display/num[11]_i_13/O
                         net (fo=5, routed)           0.858    19.937    u_vga_display/num[11]_i_13_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    20.061 r  u_vga_display/num[11]_i_9/O
                         net (fo=4, routed)           0.830    20.891    u_vga_display/num[11]_i_9_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.124    21.015 r  u_vga_display/num[11]_i_11/O
                         net (fo=1, routed)           0.893    21.908    u_vga_display/num[11]_i_11_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    22.032 r  u_vga_display/num[11]_i_3/O
                         net (fo=8, routed)           0.755    22.787    u_vga_display/num[11]_i_3_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I5_O)        0.124    22.911 r  u_vga_display/num[8]_i_1/O
                         net (fo=1, routed)           0.000    22.911    u_seg_led/D[8]
    SLICE_X55Y70         FDCE                                         r  u_seg_led/num_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.678ns  (logic 5.819ns (28.141%)  route 14.859ns (71.859%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE                         0.000     0.000 r  u_vga_display/score_reg[10]/C
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[10]/Q
                         net (fo=59, routed)          3.560     4.016    u_vga_display/score[10]
    SLICE_X52Y62         LUT3 (Prop_lut3_I1_O)        0.124     4.140 r  u_vga_display/num[12]_i_48/O
                         net (fo=1, routed)           0.568     4.708    u_vga_display/num[12]_i_48_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.215 r  u_vga_display/num_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.215    u_vga_display/num_reg[12]_i_16_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.549 r  u_vga_display/num_reg[12]_i_4/O[1]
                         net (fo=27, routed)          1.390     6.940    u_vga_display_n_34
    SLICE_X50Y64         LUT4 (Prop_lut4_I0_O)        0.303     7.243 r  num[12]_i_134/O
                         net (fo=1, routed)           0.000     7.243    num[12]_i_134_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  num_reg[12]_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    num_reg[12]_i_117_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.099 r  num_reg[12]_i_103/O[1]
                         net (fo=4, routed)           0.858     8.957    num_reg[12]_i_103_n_6
    SLICE_X52Y66         LUT3 (Prop_lut3_I1_O)        0.306     9.263 r  num[12]_i_67/O
                         net (fo=1, routed)           0.541     9.803    num[12]_i_67_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.329 r  num_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.329    num_reg[12]_i_34_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.663 r  num_reg[12]_i_14/O[1]
                         net (fo=3, routed)           0.832    11.496    u_vga_display/num_reg[12]_i_2_0[1]
    SLICE_X49Y67         LUT4 (Prop_lut4_I1_O)        0.303    11.799 r  u_vga_display/num[12]_i_12/O
                         net (fo=1, routed)           0.000    11.799    u_vga_display/num[12]_i_12_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.349 r  u_vga_display/num_reg[12]_i_2/CO[3]
                         net (fo=8, routed)           0.967    13.316    u_vga_display/num_reg[12]_i_2_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I2_O)        0.150    13.466 r  u_vga_display/num[22]_i_18/O
                         net (fo=4, routed)           0.464    13.929    u_vga_display/num[22]_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    14.255 r  u_vga_display/num[15]_i_28/O
                         net (fo=3, routed)           0.587    14.842    u_vga_display/num[15]_i_28_n_0
    SLICE_X48Y69         LUT2 (Prop_lut2_I0_O)        0.124    14.966 r  u_vga_display/num[15]_i_12/O
                         net (fo=6, routed)           0.847    15.813    u_vga_display/u_seg_led/data30[5]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    15.937 r  u_vga_display/num[15]_i_10/O
                         net (fo=3, routed)           0.972    16.909    u_vga_display/num[15]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.033 r  u_vga_display/num[15]_i_3/O
                         net (fo=4, routed)           0.836    17.869    u_vga_display/num[15]_i_3_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  u_vga_display/num[15]_i_2/O
                         net (fo=2, routed)           0.813    18.806    u_vga_display/u_seg_led/data3__0[3]
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.930 r  u_vga_display/num[22]_i_4/O
                         net (fo=10, routed)          0.678    19.608    u_vga_display/num[22]_i_4_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I4_O)        0.124    19.732 r  u_vga_display/num[12]_i_1/O
                         net (fo=1, routed)           0.946    20.678    u_seg_led/D[12]
    SLICE_X60Y68         FDCE                                         r  u_seg_led/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/score_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg_led/num_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.676ns  (logic 5.819ns (28.144%)  route 14.857ns (71.856%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE                         0.000     0.000 r  u_vga_display/score_reg[10]/C
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_vga_display/score_reg[10]/Q
                         net (fo=59, routed)          3.560     4.016    u_vga_display/score[10]
    SLICE_X52Y62         LUT3 (Prop_lut3_I1_O)        0.124     4.140 r  u_vga_display/num[12]_i_48/O
                         net (fo=1, routed)           0.568     4.708    u_vga_display/num[12]_i_48_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.215 r  u_vga_display/num_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.215    u_vga_display/num_reg[12]_i_16_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.549 r  u_vga_display/num_reg[12]_i_4/O[1]
                         net (fo=27, routed)          1.390     6.940    u_vga_display_n_34
    SLICE_X50Y64         LUT4 (Prop_lut4_I0_O)        0.303     7.243 r  num[12]_i_134/O
                         net (fo=1, routed)           0.000     7.243    num[12]_i_134_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  num_reg[12]_i_117/CO[3]
                         net (fo=1, routed)           0.000     7.776    num_reg[12]_i_117_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.099 r  num_reg[12]_i_103/O[1]
                         net (fo=4, routed)           0.858     8.957    num_reg[12]_i_103_n_6
    SLICE_X52Y66         LUT3 (Prop_lut3_I1_O)        0.306     9.263 r  num[12]_i_67/O
                         net (fo=1, routed)           0.541     9.803    num[12]_i_67_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.329 r  num_reg[12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    10.329    num_reg[12]_i_34_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.663 r  num_reg[12]_i_14/O[1]
                         net (fo=3, routed)           0.832    11.496    u_vga_display/num_reg[12]_i_2_0[1]
    SLICE_X49Y67         LUT4 (Prop_lut4_I1_O)        0.303    11.799 r  u_vga_display/num[12]_i_12/O
                         net (fo=1, routed)           0.000    11.799    u_vga_display/num[12]_i_12_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.349 r  u_vga_display/num_reg[12]_i_2/CO[3]
                         net (fo=8, routed)           0.967    13.316    u_vga_display/num_reg[12]_i_2_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I2_O)        0.150    13.466 r  u_vga_display/num[22]_i_18/O
                         net (fo=4, routed)           0.464    13.929    u_vga_display/num[22]_i_18_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.326    14.255 r  u_vga_display/num[15]_i_28/O
                         net (fo=3, routed)           0.587    14.842    u_vga_display/num[15]_i_28_n_0
    SLICE_X48Y69         LUT2 (Prop_lut2_I0_O)        0.124    14.966 r  u_vga_display/num[15]_i_12/O
                         net (fo=6, routed)           0.847    15.813    u_vga_display/u_seg_led/data30[5]
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    15.937 r  u_vga_display/num[15]_i_10/O
                         net (fo=3, routed)           0.972    16.909    u_vga_display/num[15]_i_10_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    17.033 r  u_vga_display/num[15]_i_3/O
                         net (fo=4, routed)           0.836    17.869    u_vga_display/num[15]_i_3_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.993 r  u_vga_display/num[15]_i_2/O
                         net (fo=2, routed)           0.813    18.806    u_vga_display/u_seg_led/data3__0[3]
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.930 r  u_vga_display/num[22]_i_4/O
                         net (fo=10, routed)          1.622    20.552    u_vga_display/num[22]_i_4_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124    20.676 r  u_vga_display/num[20]_i_1/O
                         net (fo=1, routed)           0.000    20.676    u_seg_led/D[20]
    SLICE_X61Y67         FDCE                                         r  u_seg_led/num_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_display/cur_len_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_vga_display/cur_len_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE                         0.000     0.000 r  u_vga_display/cur_len_reg[3]/C
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_vga_display/cur_len_reg[3]/Q
                         net (fo=5, routed)           0.087     0.228    u_vga_display/cur_len_reg[3]
    SLICE_X59Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  u_vga_display/cur_len[4]_i_1/O
                         net (fo=1, routed)           0.000     0.273    u_vga_display/p_0_in[4]
    SLICE_X59Y57         FDCE                                         r  u_vga_display/cur_len_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/block_y_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_vga_display/block_y_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.270%)  route 0.134ns (48.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE                         0.000     0.000 r  u_vga_display/block_y_reg[1][4]/C
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_vga_display/block_y_reg[1][4]/Q
                         net (fo=9, routed)           0.134     0.275    u_vga_display/block_y_reg[1][7]_0[2]
    SLICE_X50Y53         FDRE                                         r  u_vga_display/block_y_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/block_x_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_vga_display/block_x_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  u_vga_display/block_x_reg[3][7]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_vga_display/block_x_reg[3][7]/Q
                         net (fo=6, routed)           0.134     0.275    u_vga_display/block_x_reg[3][9]_0[4]
    SLICE_X55Y56         FDRE                                         r  u_vga_display/block_x_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/block_y_reg[3][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_vga_display/block_y_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.565%)  route 0.138ns (49.435%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE                         0.000     0.000 r  u_vga_display/block_y_reg[3][6]/C
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_vga_display/block_y_reg[3][6]/Q
                         net (fo=7, routed)           0.138     0.279    u_vga_display/block_y_reg[3][7]_0[4]
    SLICE_X49Y50         FDRE                                         r  u_vga_display/block_y_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/block_y_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_vga_display/block_y_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.094%)  route 0.123ns (42.906%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE                         0.000     0.000 r  u_vga_display/block_y_reg[1][5]/C
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_vga_display/block_y_reg[1][5]/Q
                         net (fo=8, routed)           0.123     0.287    u_vga_display/block_y_reg[1][7]_0[3]
    SLICE_X51Y52         FDRE                                         r  u_vga_display/block_y_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/block_y_reg[3][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_vga_display/block_y_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.049%)  route 0.146ns (50.951%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE                         0.000     0.000 r  u_vga_display/block_y_reg[3][5]/C
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_vga_display/block_y_reg[3][5]/Q
                         net (fo=8, routed)           0.146     0.287    u_vga_display/block_y_reg[3][7]_0[3]
    SLICE_X48Y52         FDRE                                         r  u_vga_display/block_y_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/eated_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_vga_display/food_y_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.029%)  route 0.153ns (51.971%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDCE                         0.000     0.000 r  u_vga_display/eated_reg/C
    SLICE_X55Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_vga_display/eated_reg/Q
                         net (fo=19, routed)          0.153     0.294    u_vga_display/eated
    SLICE_X54Y48         FDPE                                         r  u_vga_display/food_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/eated_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_vga_display/food_y_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.029%)  route 0.153ns (51.971%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDCE                         0.000     0.000 r  u_vga_display/eated_reg/C
    SLICE_X55Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_vga_display/eated_reg/Q
                         net (fo=19, routed)          0.153     0.294    u_vga_display/eated
    SLICE_X54Y48         FDCE                                         r  u_vga_display/food_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/block_y_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_vga_display/block_y_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.635%)  route 0.155ns (52.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE                         0.000     0.000 r  u_vga_display/block_y_reg[1][3]/C
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_vga_display/block_y_reg[1][3]/Q
                         net (fo=10, routed)          0.155     0.296    u_vga_display/block_y_reg[1][7]_0[1]
    SLICE_X51Y52         FDRE                                         r  u_vga_display/block_y_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_display/block_y_reg[2][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_vga_display/block_y_reg[3][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.170%)  route 0.139ns (45.830%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE                         0.000     0.000 r  u_vga_display/block_y_reg[2][9]/C
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_vga_display/block_y_reg[2][9]/Q
                         net (fo=5, routed)           0.139     0.303    u_vga_display/block_y_reg[2]_2[9]
    SLICE_X49Y53         FDRE                                         r  u_vga_display/block_y_reg[3][9]/D
  -------------------------------------------------------------------    -------------------





