    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL__0__MASK EQU 0x10
SCL__0__PC EQU CYREG_PRT12_PC4
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 4
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x10
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 4
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA__0__MASK EQU 0x20
SDA__0__PC EQU CYREG_PRT12_PC5
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 5
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x20
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 5
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; I2CS_I2C_FF
I2CS_I2C_FF__ADR EQU CYREG_I2C_ADR
I2CS_I2C_FF__CFG EQU CYREG_I2C_CFG
I2CS_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2CS_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2CS_I2C_FF__CSR EQU CYREG_I2C_CSR
I2CS_I2C_FF__D EQU CYREG_I2C_D
I2CS_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2CS_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2CS_I2C_FF__PM_ACT_MSK EQU 0x04
I2CS_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2CS_I2C_FF__PM_STBY_MSK EQU 0x04
I2CS_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2CS_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2CS_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2CS_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2CS_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2CS_I2C_IRQ
I2CS_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CS_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CS_I2C_IRQ__INTC_MASK EQU 0x8000
I2CS_I2C_IRQ__INTC_NUMBER EQU 15
I2CS_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2CS_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2CS_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CS_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

<<<<<<< HEAD
; test
test__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
test__0__MASK EQU 0x01
test__0__PC EQU CYREG_PRT0_PC0
test__0__PORT EQU 0
test__0__SHIFT EQU 0
test__AG EQU CYREG_PRT0_AG
test__AMUX EQU CYREG_PRT0_AMUX
test__BIE EQU CYREG_PRT0_BIE
test__BIT_MASK EQU CYREG_PRT0_BIT_MASK
test__BYP EQU CYREG_PRT0_BYP
test__CTL EQU CYREG_PRT0_CTL
test__DM0 EQU CYREG_PRT0_DM0
test__DM1 EQU CYREG_PRT0_DM1
test__DM2 EQU CYREG_PRT0_DM2
test__DR EQU CYREG_PRT0_DR
test__INP_DIS EQU CYREG_PRT0_INP_DIS
test__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
test__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
test__LCD_EN EQU CYREG_PRT0_LCD_EN
test__MASK EQU 0x01
test__PORT EQU 0
test__PRT EQU CYREG_PRT0_PRT
test__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
test__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
test__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
test__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
test__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
test__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
test__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
test__PS EQU CYREG_PRT0_PS
test__SHIFT EQU 0
test__SLW EQU CYREG_PRT0_SLW
=======
; PGA_A_SC
PGA_A_SC__BST EQU CYREG_SC0_BST
PGA_A_SC__CLK EQU CYREG_SC0_CLK
PGA_A_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_A_SC__CMPINV_MASK EQU 0x01
PGA_A_SC__CPTR EQU CYREG_SC_CPTR
PGA_A_SC__CPTR_MASK EQU 0x01
PGA_A_SC__CR0 EQU CYREG_SC0_CR0
PGA_A_SC__CR1 EQU CYREG_SC0_CR1
PGA_A_SC__CR2 EQU CYREG_SC0_CR2
PGA_A_SC__MSK EQU CYREG_SC_MSK
PGA_A_SC__MSK_MASK EQU 0x01
PGA_A_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_A_SC__PM_ACT_MSK EQU 0x01
PGA_A_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_A_SC__PM_STBY_MSK EQU 0x01
PGA_A_SC__SR EQU CYREG_SC_SR
PGA_A_SC__SR_MASK EQU 0x01
PGA_A_SC__SW0 EQU CYREG_SC0_SW0
PGA_A_SC__SW10 EQU CYREG_SC0_SW10
PGA_A_SC__SW2 EQU CYREG_SC0_SW2
PGA_A_SC__SW3 EQU CYREG_SC0_SW3
PGA_A_SC__SW4 EQU CYREG_SC0_SW4
PGA_A_SC__SW6 EQU CYREG_SC0_SW6
PGA_A_SC__SW7 EQU CYREG_SC0_SW7
PGA_A_SC__SW8 EQU CYREG_SC0_SW8
PGA_A_SC__WRK1 EQU CYREG_SC_WRK1
PGA_A_SC__WRK1_MASK EQU 0x01

; PGA_B_SC
PGA_B_SC__BST EQU CYREG_SC1_BST
PGA_B_SC__CLK EQU CYREG_SC1_CLK
PGA_B_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_B_SC__CMPINV_MASK EQU 0x02
PGA_B_SC__CPTR EQU CYREG_SC_CPTR
PGA_B_SC__CPTR_MASK EQU 0x02
PGA_B_SC__CR0 EQU CYREG_SC1_CR0
PGA_B_SC__CR1 EQU CYREG_SC1_CR1
PGA_B_SC__CR2 EQU CYREG_SC1_CR2
PGA_B_SC__MSK EQU CYREG_SC_MSK
PGA_B_SC__MSK_MASK EQU 0x02
PGA_B_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_B_SC__PM_ACT_MSK EQU 0x02
PGA_B_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_B_SC__PM_STBY_MSK EQU 0x02
PGA_B_SC__SR EQU CYREG_SC_SR
PGA_B_SC__SR_MASK EQU 0x02
PGA_B_SC__SW0 EQU CYREG_SC1_SW0
PGA_B_SC__SW10 EQU CYREG_SC1_SW10
PGA_B_SC__SW2 EQU CYREG_SC1_SW2
PGA_B_SC__SW3 EQU CYREG_SC1_SW3
PGA_B_SC__SW4 EQU CYREG_SC1_SW4
PGA_B_SC__SW6 EQU CYREG_SC1_SW6
PGA_B_SC__SW7 EQU CYREG_SC1_SW7
PGA_B_SC__SW8 EQU CYREG_SC1_SW8
PGA_B_SC__WRK1 EQU CYREG_SC_WRK1
PGA_B_SC__WRK1_MASK EQU 0x02

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

; A_back
A_back__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
A_back__0__MASK EQU 0x10
A_back__0__PC EQU CYREG_PRT2_PC4
A_back__0__PORT EQU 2
A_back__0__SHIFT EQU 4
A_back__AG EQU CYREG_PRT2_AG
A_back__AMUX EQU CYREG_PRT2_AMUX
A_back__BIE EQU CYREG_PRT2_BIE
A_back__BIT_MASK EQU CYREG_PRT2_BIT_MASK
A_back__BYP EQU CYREG_PRT2_BYP
A_back__CTL EQU CYREG_PRT2_CTL
A_back__DM0 EQU CYREG_PRT2_DM0
A_back__DM1 EQU CYREG_PRT2_DM1
A_back__DM2 EQU CYREG_PRT2_DM2
A_back__DR EQU CYREG_PRT2_DR
A_back__INP_DIS EQU CYREG_PRT2_INP_DIS
A_back__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
A_back__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
A_back__LCD_EN EQU CYREG_PRT2_LCD_EN
A_back__MASK EQU 0x10
A_back__PORT EQU 2
A_back__PRT EQU CYREG_PRT2_PRT
A_back__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
A_back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
A_back__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
A_back__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
A_back__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
A_back__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
A_back__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
A_back__PS EQU CYREG_PRT2_PS
A_back__SHIFT EQU 4
A_back__SLW EQU CYREG_PRT2_SLW

; B_back
B_back__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
B_back__0__MASK EQU 0x20
B_back__0__PC EQU CYREG_PRT2_PC5
B_back__0__PORT EQU 2
B_back__0__SHIFT EQU 5
B_back__AG EQU CYREG_PRT2_AG
B_back__AMUX EQU CYREG_PRT2_AMUX
B_back__BIE EQU CYREG_PRT2_BIE
B_back__BIT_MASK EQU CYREG_PRT2_BIT_MASK
B_back__BYP EQU CYREG_PRT2_BYP
B_back__CTL EQU CYREG_PRT2_CTL
B_back__DM0 EQU CYREG_PRT2_DM0
B_back__DM1 EQU CYREG_PRT2_DM1
B_back__DM2 EQU CYREG_PRT2_DM2
B_back__DR EQU CYREG_PRT2_DR
B_back__INP_DIS EQU CYREG_PRT2_INP_DIS
B_back__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
B_back__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
B_back__LCD_EN EQU CYREG_PRT2_LCD_EN
B_back__MASK EQU 0x20
B_back__PORT EQU 2
B_back__PRT EQU CYREG_PRT2_PRT
B_back__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
B_back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
B_back__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
B_back__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
B_back__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
B_back__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
B_back__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
B_back__PS EQU CYREG_PRT2_PS
B_back__SHIFT EQU 5
B_back__SLW EQU CYREG_PRT2_SLW

; C_back
C_back__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
C_back__0__MASK EQU 0x40
C_back__0__PC EQU CYREG_PRT2_PC6
C_back__0__PORT EQU 2
C_back__0__SHIFT EQU 6
C_back__AG EQU CYREG_PRT2_AG
C_back__AMUX EQU CYREG_PRT2_AMUX
C_back__BIE EQU CYREG_PRT2_BIE
C_back__BIT_MASK EQU CYREG_PRT2_BIT_MASK
C_back__BYP EQU CYREG_PRT2_BYP
C_back__CTL EQU CYREG_PRT2_CTL
C_back__DM0 EQU CYREG_PRT2_DM0
C_back__DM1 EQU CYREG_PRT2_DM1
C_back__DM2 EQU CYREG_PRT2_DM2
C_back__DR EQU CYREG_PRT2_DR
C_back__INP_DIS EQU CYREG_PRT2_INP_DIS
C_back__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
C_back__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
C_back__LCD_EN EQU CYREG_PRT2_LCD_EN
C_back__MASK EQU 0x40
C_back__PORT EQU 2
C_back__PRT EQU CYREG_PRT2_PRT
C_back__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
C_back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
C_back__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
C_back__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
C_back__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
C_back__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
C_back__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
C_back__PS EQU CYREG_PRT2_PS
C_back__SHIFT EQU 6
C_back__SLW EQU CYREG_PRT2_SLW

; Comp_A_ctComp
Comp_A_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_A_ctComp__CMP_MASK EQU 0x01
Comp_A_ctComp__CMP_NUMBER EQU 0
Comp_A_ctComp__CR EQU CYREG_CMP0_CR
Comp_A_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_A_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_A_ctComp__LUT__MSK_MASK EQU 0x01
Comp_A_ctComp__LUT__MSK_SHIFT EQU 0
Comp_A_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_A_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_A_ctComp__LUT__SR_MASK EQU 0x01
Comp_A_ctComp__LUT__SR_SHIFT EQU 0
Comp_A_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_A_ctComp__PM_ACT_MSK EQU 0x01
Comp_A_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_A_ctComp__PM_STBY_MSK EQU 0x01
Comp_A_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_A_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_A_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_A_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_A_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_A_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_A_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_A_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_A_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_A_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_A_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_A_ctComp__WRK EQU CYREG_CMP_WRK
Comp_A_ctComp__WRK_MASK EQU 0x01
Comp_A_ctComp__WRK_SHIFT EQU 0

; Comp_B_ctComp
Comp_B_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_B_ctComp__CMP_MASK EQU 0x02
Comp_B_ctComp__CMP_NUMBER EQU 1
Comp_B_ctComp__CR EQU CYREG_CMP1_CR
Comp_B_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_B_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_B_ctComp__LUT__MSK_MASK EQU 0x02
Comp_B_ctComp__LUT__MSK_SHIFT EQU 1
Comp_B_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_B_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_B_ctComp__LUT__SR_MASK EQU 0x02
Comp_B_ctComp__LUT__SR_SHIFT EQU 1
Comp_B_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_B_ctComp__PM_ACT_MSK EQU 0x02
Comp_B_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_B_ctComp__PM_STBY_MSK EQU 0x02
Comp_B_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_B_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_B_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_B_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_B_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_B_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_B_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_B_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_B_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_B_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_B_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_B_ctComp__WRK EQU CYREG_CMP_WRK
Comp_B_ctComp__WRK_MASK EQU 0x02
Comp_B_ctComp__WRK_SHIFT EQU 1

; D_back
D_back__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
D_back__0__MASK EQU 0x80
D_back__0__PC EQU CYREG_PRT2_PC7
D_back__0__PORT EQU 2
D_back__0__SHIFT EQU 7
D_back__AG EQU CYREG_PRT2_AG
D_back__AMUX EQU CYREG_PRT2_AMUX
D_back__BIE EQU CYREG_PRT2_BIE
D_back__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D_back__BYP EQU CYREG_PRT2_BYP
D_back__CTL EQU CYREG_PRT2_CTL
D_back__DM0 EQU CYREG_PRT2_DM0
D_back__DM1 EQU CYREG_PRT2_DM1
D_back__DM2 EQU CYREG_PRT2_DM2
D_back__DR EQU CYREG_PRT2_DR
D_back__INP_DIS EQU CYREG_PRT2_INP_DIS
D_back__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D_back__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D_back__LCD_EN EQU CYREG_PRT2_LCD_EN
D_back__MASK EQU 0x80
D_back__PORT EQU 2
D_back__PRT EQU CYREG_PRT2_PRT
D_back__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D_back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D_back__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D_back__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D_back__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D_back__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D_back__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D_back__PS EQU CYREG_PRT2_PS
D_back__SHIFT EQU 7
D_back__SLW EQU CYREG_PRT2_SLW

; A_front
A_front__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
A_front__0__MASK EQU 0x01
A_front__0__PC EQU CYREG_PRT2_PC0
A_front__0__PORT EQU 2
A_front__0__SHIFT EQU 0
A_front__AG EQU CYREG_PRT2_AG
A_front__AMUX EQU CYREG_PRT2_AMUX
A_front__BIE EQU CYREG_PRT2_BIE
A_front__BIT_MASK EQU CYREG_PRT2_BIT_MASK
A_front__BYP EQU CYREG_PRT2_BYP
A_front__CTL EQU CYREG_PRT2_CTL
A_front__DM0 EQU CYREG_PRT2_DM0
A_front__DM1 EQU CYREG_PRT2_DM1
A_front__DM2 EQU CYREG_PRT2_DM2
A_front__DR EQU CYREG_PRT2_DR
A_front__INP_DIS EQU CYREG_PRT2_INP_DIS
A_front__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
A_front__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
A_front__LCD_EN EQU CYREG_PRT2_LCD_EN
A_front__MASK EQU 0x01
A_front__PORT EQU 2
A_front__PRT EQU CYREG_PRT2_PRT
A_front__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
A_front__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
A_front__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
A_front__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
A_front__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
A_front__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
A_front__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
A_front__PS EQU CYREG_PRT2_PS
A_front__SHIFT EQU 0
A_front__SLW EQU CYREG_PRT2_SLW

; B_front
B_front__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
B_front__0__MASK EQU 0x02
B_front__0__PC EQU CYREG_PRT2_PC1
B_front__0__PORT EQU 2
B_front__0__SHIFT EQU 1
B_front__AG EQU CYREG_PRT2_AG
B_front__AMUX EQU CYREG_PRT2_AMUX
B_front__BIE EQU CYREG_PRT2_BIE
B_front__BIT_MASK EQU CYREG_PRT2_BIT_MASK
B_front__BYP EQU CYREG_PRT2_BYP
B_front__CTL EQU CYREG_PRT2_CTL
B_front__DM0 EQU CYREG_PRT2_DM0
B_front__DM1 EQU CYREG_PRT2_DM1
B_front__DM2 EQU CYREG_PRT2_DM2
B_front__DR EQU CYREG_PRT2_DR
B_front__INP_DIS EQU CYREG_PRT2_INP_DIS
B_front__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
B_front__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
B_front__LCD_EN EQU CYREG_PRT2_LCD_EN
B_front__MASK EQU 0x02
B_front__PORT EQU 2
B_front__PRT EQU CYREG_PRT2_PRT
B_front__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
B_front__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
B_front__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
B_front__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
B_front__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
B_front__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
B_front__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
B_front__PS EQU CYREG_PRT2_PS
B_front__SHIFT EQU 1
B_front__SLW EQU CYREG_PRT2_SLW

; C_front
C_front__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
C_front__0__MASK EQU 0x04
C_front__0__PC EQU CYREG_PRT2_PC2
C_front__0__PORT EQU 2
C_front__0__SHIFT EQU 2
C_front__AG EQU CYREG_PRT2_AG
C_front__AMUX EQU CYREG_PRT2_AMUX
C_front__BIE EQU CYREG_PRT2_BIE
C_front__BIT_MASK EQU CYREG_PRT2_BIT_MASK
C_front__BYP EQU CYREG_PRT2_BYP
C_front__CTL EQU CYREG_PRT2_CTL
C_front__DM0 EQU CYREG_PRT2_DM0
C_front__DM1 EQU CYREG_PRT2_DM1
C_front__DM2 EQU CYREG_PRT2_DM2
C_front__DR EQU CYREG_PRT2_DR
C_front__INP_DIS EQU CYREG_PRT2_INP_DIS
C_front__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
C_front__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
C_front__LCD_EN EQU CYREG_PRT2_LCD_EN
C_front__MASK EQU 0x04
C_front__PORT EQU 2
C_front__PRT EQU CYREG_PRT2_PRT
C_front__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
C_front__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
C_front__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
C_front__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
C_front__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
C_front__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
C_front__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
C_front__PS EQU CYREG_PRT2_PS
C_front__SHIFT EQU 2
C_front__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; D_front
D_front__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
D_front__0__MASK EQU 0x80
D_front__0__PC EQU CYREG_PRT0_PC7
D_front__0__PORT EQU 0
D_front__0__SHIFT EQU 7
D_front__AG EQU CYREG_PRT0_AG
D_front__AMUX EQU CYREG_PRT0_AMUX
D_front__BIE EQU CYREG_PRT0_BIE
D_front__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D_front__BYP EQU CYREG_PRT0_BYP
D_front__CTL EQU CYREG_PRT0_CTL
D_front__DM0 EQU CYREG_PRT0_DM0
D_front__DM1 EQU CYREG_PRT0_DM1
D_front__DM2 EQU CYREG_PRT0_DM2
D_front__DR EQU CYREG_PRT0_DR
D_front__INP_DIS EQU CYREG_PRT0_INP_DIS
D_front__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D_front__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D_front__LCD_EN EQU CYREG_PRT0_LCD_EN
D_front__MASK EQU 0x80
D_front__PORT EQU 0
D_front__PRT EQU CYREG_PRT0_PRT
D_front__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D_front__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D_front__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D_front__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D_front__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D_front__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D_front__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D_front__PS EQU CYREG_PRT0_PS
D_front__SHIFT EQU 7
D_front__SLW EQU CYREG_PRT0_SLW

<<<<<<< HEAD
; PWM_Voltreg_bag
PWM_Voltreg_bag__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
PWM_Voltreg_bag__0__MASK EQU 0x08
PWM_Voltreg_bag__0__PC EQU CYREG_PRT0_PC3
PWM_Voltreg_bag__0__PORT EQU 0
PWM_Voltreg_bag__0__SHIFT EQU 3
PWM_Voltreg_bag__AG EQU CYREG_PRT0_AG
PWM_Voltreg_bag__AMUX EQU CYREG_PRT0_AMUX
PWM_Voltreg_bag__BIE EQU CYREG_PRT0_BIE
PWM_Voltreg_bag__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_Voltreg_bag__BYP EQU CYREG_PRT0_BYP
PWM_Voltreg_bag__CTL EQU CYREG_PRT0_CTL
PWM_Voltreg_bag__DM0 EQU CYREG_PRT0_DM0
PWM_Voltreg_bag__DM1 EQU CYREG_PRT0_DM1
PWM_Voltreg_bag__DM2 EQU CYREG_PRT0_DM2
PWM_Voltreg_bag__DR EQU CYREG_PRT0_DR
PWM_Voltreg_bag__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_Voltreg_bag__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_Voltreg_bag__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_Voltreg_bag__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_Voltreg_bag__MASK EQU 0x08
PWM_Voltreg_bag__PORT EQU 0
PWM_Voltreg_bag__PRT EQU CYREG_PRT0_PRT
PWM_Voltreg_bag__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_Voltreg_bag__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_Voltreg_bag__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_Voltreg_bag__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_Voltreg_bag__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_Voltreg_bag__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_Voltreg_bag__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_Voltreg_bag__PS EQU CYREG_PRT0_PS
PWM_Voltreg_bag__SHIFT EQU 3
PWM_Voltreg_bag__SLW EQU CYREG_PRT0_SLW
=======
; Sense_A
Sense_A__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Sense_A__0__MASK EQU 0x40
Sense_A__0__PC EQU CYREG_PRT3_PC6
Sense_A__0__PORT EQU 3
Sense_A__0__SHIFT EQU 6
Sense_A__AG EQU CYREG_PRT3_AG
Sense_A__AMUX EQU CYREG_PRT3_AMUX
Sense_A__BIE EQU CYREG_PRT3_BIE
Sense_A__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sense_A__BYP EQU CYREG_PRT3_BYP
Sense_A__CTL EQU CYREG_PRT3_CTL
Sense_A__DM0 EQU CYREG_PRT3_DM0
Sense_A__DM1 EQU CYREG_PRT3_DM1
Sense_A__DM2 EQU CYREG_PRT3_DM2
Sense_A__DR EQU CYREG_PRT3_DR
Sense_A__INP_DIS EQU CYREG_PRT3_INP_DIS
Sense_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sense_A__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sense_A__LCD_EN EQU CYREG_PRT3_LCD_EN
Sense_A__MASK EQU 0x40
Sense_A__PORT EQU 3
Sense_A__PRT EQU CYREG_PRT3_PRT
Sense_A__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sense_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sense_A__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sense_A__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sense_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sense_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sense_A__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sense_A__PS EQU CYREG_PRT3_PS
Sense_A__SHIFT EQU 6
Sense_A__SLW EQU CYREG_PRT3_SLW

; Sense_B
Sense_B__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Sense_B__0__MASK EQU 0x20
Sense_B__0__PC EQU CYREG_PRT3_PC5
Sense_B__0__PORT EQU 3
Sense_B__0__SHIFT EQU 5
Sense_B__AG EQU CYREG_PRT3_AG
Sense_B__AMUX EQU CYREG_PRT3_AMUX
Sense_B__BIE EQU CYREG_PRT3_BIE
Sense_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sense_B__BYP EQU CYREG_PRT3_BYP
Sense_B__CTL EQU CYREG_PRT3_CTL
Sense_B__DM0 EQU CYREG_PRT3_DM0
Sense_B__DM1 EQU CYREG_PRT3_DM1
Sense_B__DM2 EQU CYREG_PRT3_DM2
Sense_B__DR EQU CYREG_PRT3_DR
Sense_B__INP_DIS EQU CYREG_PRT3_INP_DIS
Sense_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sense_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sense_B__LCD_EN EQU CYREG_PRT3_LCD_EN
Sense_B__MASK EQU 0x20
Sense_B__PORT EQU 3
Sense_B__PRT EQU CYREG_PRT3_PRT
Sense_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sense_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sense_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sense_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sense_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sense_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sense_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sense_B__PS EQU CYREG_PRT3_PS
Sense_B__SHIFT EQU 5
Sense_B__SLW EQU CYREG_PRT3_SLW

; VDAC8_A_viDAC8
VDAC8_A_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_A_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_A_viDAC8__D EQU CYREG_DAC2_D
VDAC8_A_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_A_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_A_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_A_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_A_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_A_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_A_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_A_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_A_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_A_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_A_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_A_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_A_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_A_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_A_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_A_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_A_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_A_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_A_viDAC8__TST EQU CYREG_DAC2_TST

; VDAC8_B_viDAC8
VDAC8_B_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_B_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_B_viDAC8__D EQU CYREG_DAC3_D
VDAC8_B_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_B_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_B_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_B_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_B_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_B_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_B_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_B_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_B_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_B_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_B_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_B_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_B_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_B_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_B_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_B_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_B_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_B_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_B_viDAC8__TST EQU CYREG_DAC3_TST

; Pwm_back
Pwm_back__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pwm_back__0__MASK EQU 0x01
Pwm_back__0__PC EQU CYREG_PRT0_PC0
Pwm_back__0__PORT EQU 0
Pwm_back__0__SHIFT EQU 0
Pwm_back__AG EQU CYREG_PRT0_AG
Pwm_back__AMUX EQU CYREG_PRT0_AMUX
Pwm_back__BIE EQU CYREG_PRT0_BIE
Pwm_back__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pwm_back__BYP EQU CYREG_PRT0_BYP
Pwm_back__CTL EQU CYREG_PRT0_CTL
Pwm_back__DM0 EQU CYREG_PRT0_DM0
Pwm_back__DM1 EQU CYREG_PRT0_DM1
Pwm_back__DM2 EQU CYREG_PRT0_DM2
Pwm_back__DR EQU CYREG_PRT0_DR
Pwm_back__INP_DIS EQU CYREG_PRT0_INP_DIS
Pwm_back__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pwm_back__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pwm_back__LCD_EN EQU CYREG_PRT0_LCD_EN
Pwm_back__MASK EQU 0x01
Pwm_back__PORT EQU 0
Pwm_back__PRT EQU CYREG_PRT0_PRT
Pwm_back__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pwm_back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pwm_back__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pwm_back__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pwm_back__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pwm_back__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pwm_back__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pwm_back__PS EQU CYREG_PRT0_PS
Pwm_back__SHIFT EQU 0
Pwm_back__SLW EQU CYREG_PRT0_SLW
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

; PWM_Voltreg_for
PWM_Voltreg_for__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
PWM_Voltreg_for__0__MASK EQU 0x04
PWM_Voltreg_for__0__PC EQU CYREG_PRT0_PC2
PWM_Voltreg_for__0__PORT EQU 0
PWM_Voltreg_for__0__SHIFT EQU 2
PWM_Voltreg_for__AG EQU CYREG_PRT0_AG
PWM_Voltreg_for__AMUX EQU CYREG_PRT0_AMUX
PWM_Voltreg_for__BIE EQU CYREG_PRT0_BIE
PWM_Voltreg_for__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_Voltreg_for__BYP EQU CYREG_PRT0_BYP
PWM_Voltreg_for__CTL EQU CYREG_PRT0_CTL
PWM_Voltreg_for__DM0 EQU CYREG_PRT0_DM0
PWM_Voltreg_for__DM1 EQU CYREG_PRT0_DM1
PWM_Voltreg_for__DM2 EQU CYREG_PRT0_DM2
PWM_Voltreg_for__DR EQU CYREG_PRT0_DR
PWM_Voltreg_for__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_Voltreg_for__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_Voltreg_for__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_Voltreg_for__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_Voltreg_for__MASK EQU 0x04
PWM_Voltreg_for__PORT EQU 0
PWM_Voltreg_for__PRT EQU CYREG_PRT0_PRT
PWM_Voltreg_for__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_Voltreg_for__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_Voltreg_for__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_Voltreg_for__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_Voltreg_for__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_Voltreg_for__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_Voltreg_for__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_Voltreg_for__PS EQU CYREG_PRT0_PS
PWM_Voltreg_for__SHIFT EQU 2
PWM_Voltreg_for__SLW EQU CYREG_PRT0_SLW

<<<<<<< HEAD
; PWM_Fremdrift_bag
PWM_Fremdrift_bag__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
PWM_Fremdrift_bag__0__MASK EQU 0x08
PWM_Fremdrift_bag__0__PC EQU CYREG_PRT2_PC3
PWM_Fremdrift_bag__0__PORT EQU 2
PWM_Fremdrift_bag__0__SHIFT EQU 3
PWM_Fremdrift_bag__AG EQU CYREG_PRT2_AG
PWM_Fremdrift_bag__AMUX EQU CYREG_PRT2_AMUX
PWM_Fremdrift_bag__BIE EQU CYREG_PRT2_BIE
PWM_Fremdrift_bag__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWM_Fremdrift_bag__BYP EQU CYREG_PRT2_BYP
PWM_Fremdrift_bag__CTL EQU CYREG_PRT2_CTL
PWM_Fremdrift_bag__DM0 EQU CYREG_PRT2_DM0
PWM_Fremdrift_bag__DM1 EQU CYREG_PRT2_DM1
PWM_Fremdrift_bag__DM2 EQU CYREG_PRT2_DM2
PWM_Fremdrift_bag__DR EQU CYREG_PRT2_DR
PWM_Fremdrift_bag__INP_DIS EQU CYREG_PRT2_INP_DIS
PWM_Fremdrift_bag__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PWM_Fremdrift_bag__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWM_Fremdrift_bag__LCD_EN EQU CYREG_PRT2_LCD_EN
PWM_Fremdrift_bag__MASK EQU 0x08
PWM_Fremdrift_bag__PORT EQU 2
PWM_Fremdrift_bag__PRT EQU CYREG_PRT2_PRT
PWM_Fremdrift_bag__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWM_Fremdrift_bag__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWM_Fremdrift_bag__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWM_Fremdrift_bag__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWM_Fremdrift_bag__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWM_Fremdrift_bag__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWM_Fremdrift_bag__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWM_Fremdrift_bag__PS EQU CYREG_PRT2_PS
PWM_Fremdrift_bag__SHIFT EQU 3
PWM_Fremdrift_bag__SLW EQU CYREG_PRT2_SLW

; PWM_Fremdrift_for
PWM_Fremdrift_for__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
PWM_Fremdrift_for__0__MASK EQU 0x02
PWM_Fremdrift_for__0__PC EQU CYREG_PRT0_PC1
PWM_Fremdrift_for__0__PORT EQU 0
PWM_Fremdrift_for__0__SHIFT EQU 1
PWM_Fremdrift_for__AG EQU CYREG_PRT0_AG
PWM_Fremdrift_for__AMUX EQU CYREG_PRT0_AMUX
PWM_Fremdrift_for__BIE EQU CYREG_PRT0_BIE
PWM_Fremdrift_for__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_Fremdrift_for__BYP EQU CYREG_PRT0_BYP
PWM_Fremdrift_for__CTL EQU CYREG_PRT0_CTL
PWM_Fremdrift_for__DM0 EQU CYREG_PRT0_DM0
PWM_Fremdrift_for__DM1 EQU CYREG_PRT0_DM1
PWM_Fremdrift_for__DM2 EQU CYREG_PRT0_DM2
PWM_Fremdrift_for__DR EQU CYREG_PRT0_DR
PWM_Fremdrift_for__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_Fremdrift_for__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_Fremdrift_for__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_Fremdrift_for__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_Fremdrift_for__MASK EQU 0x02
PWM_Fremdrift_for__PORT EQU 0
PWM_Fremdrift_for__PRT EQU CYREG_PRT0_PRT
PWM_Fremdrift_for__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_Fremdrift_for__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_Fremdrift_for__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_Fremdrift_for__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_Fremdrift_for__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_Fremdrift_for__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_Fremdrift_for__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_Fremdrift_for__PS EQU CYREG_PRT0_PS
PWM_Fremdrift_for__SHIFT EQU 1
PWM_Fremdrift_for__SLW EQU CYREG_PRT0_SLW

; State_back_engine_CtrlReg_Dir
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__0__MASK EQU 0x01
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__0__POS EQU 0
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__1__MASK EQU 0x02
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__1__POS EQU 1
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK EQU 0x03
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
State_back_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; State_back_engine_CtrlReg_Run
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__0__MASK EQU 0x01
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__0__POS EQU 0
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__MASK EQU 0x01
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
State_back_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
State_back_engine_Forward_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
State_back_engine_Forward_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
State_back_engine_Forward_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
State_back_engine_Forward_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
State_back_engine_Forward_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
State_back_engine_Forward_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
State_back_engine_Forward_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
State_back_engine_Forward_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
State_back_engine_Forward_u0__A0_REG EQU CYREG_B0_UDB14_A0
State_back_engine_Forward_u0__A1_REG EQU CYREG_B0_UDB14_A1
State_back_engine_Forward_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
State_back_engine_Forward_u0__D0_REG EQU CYREG_B0_UDB14_D0
State_back_engine_Forward_u0__D1_REG EQU CYREG_B0_UDB14_D1
State_back_engine_Forward_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
State_back_engine_Forward_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
State_back_engine_Forward_u0__F0_REG EQU CYREG_B0_UDB14_F0
State_back_engine_Forward_u0__F1_REG EQU CYREG_B0_UDB14_F1
State_back_engine_Forward_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
State_back_engine_Forward_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
State_back_engine_Pos_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
State_back_engine_Pos_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
State_back_engine_Pos_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
State_back_engine_Pos_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
State_back_engine_Pos_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
State_back_engine_Pos_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
State_back_engine_Pos_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
State_back_engine_Pos_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
State_back_engine_Pos_u0__A0_REG EQU CYREG_B0_UDB13_A0
State_back_engine_Pos_u0__A1_REG EQU CYREG_B0_UDB13_A1
State_back_engine_Pos_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
State_back_engine_Pos_u0__D0_REG EQU CYREG_B0_UDB13_D0
State_back_engine_Pos_u0__D1_REG EQU CYREG_B0_UDB13_D1
State_back_engine_Pos_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
State_back_engine_Pos_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
State_back_engine_Pos_u0__F0_REG EQU CYREG_B0_UDB13_F0
State_back_engine_Pos_u0__F1_REG EQU CYREG_B0_UDB13_F1
State_back_engine_Pos_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
State_back_engine_Pos_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
=======
; PWM_back_engine_PWMUDB
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_back_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_back_engine_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_back_engine_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_back_engine_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_back_engine_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_back_engine_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_back_engine_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_back_engine_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_back_engine_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_back_engine_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_back_engine_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_back_engine_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_back_engine_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_back_engine_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_back_engine_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_back_engine_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_back_engine_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_back_engine_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_back_engine_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; PWM_front_engine_PWMUDB
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_front_engine_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_front_engine_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_front_engine_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_front_engine_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_front_engine_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_front_engine_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

; State_front_engine_CtrlReg_Dir
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__0__MASK EQU 0x01
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__0__POS EQU 0
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__1__MASK EQU 0x02
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__1__POS EQU 1
<<<<<<< HEAD
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK EQU 0x03
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
=======
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK EQU 0x03
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
State_front_engine_CtrlReg_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

; State_front_engine_CtrlReg_Run
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__0__MASK EQU 0x01
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__0__POS EQU 0
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK EQU 0x01
<<<<<<< HEAD
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
State_front_engine_Forward_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
State_front_engine_Forward_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
State_front_engine_Forward_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
State_front_engine_Forward_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
State_front_engine_Forward_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
State_front_engine_Forward_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
State_front_engine_Forward_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
State_front_engine_Forward_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
State_front_engine_Forward_u0__A0_REG EQU CYREG_B0_UDB11_A0
State_front_engine_Forward_u0__A1_REG EQU CYREG_B0_UDB11_A1
State_front_engine_Forward_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
State_front_engine_Forward_u0__D0_REG EQU CYREG_B0_UDB11_D0
State_front_engine_Forward_u0__D1_REG EQU CYREG_B0_UDB11_D1
State_front_engine_Forward_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
State_front_engine_Forward_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
State_front_engine_Forward_u0__F0_REG EQU CYREG_B0_UDB11_F0
State_front_engine_Forward_u0__F1_REG EQU CYREG_B0_UDB11_F1
State_front_engine_Forward_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
State_front_engine_Forward_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
State_front_engine_Pos_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
State_front_engine_Pos_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
State_front_engine_Pos_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
State_front_engine_Pos_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
State_front_engine_Pos_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
State_front_engine_Pos_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
State_front_engine_Pos_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
State_front_engine_Pos_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
State_front_engine_Pos_u0__A0_REG EQU CYREG_B0_UDB12_A0
State_front_engine_Pos_u0__A1_REG EQU CYREG_B0_UDB12_A1
State_front_engine_Pos_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
State_front_engine_Pos_u0__D0_REG EQU CYREG_B0_UDB12_D0
State_front_engine_Pos_u0__D1_REG EQU CYREG_B0_UDB12_D1
State_front_engine_Pos_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
State_front_engine_Pos_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
State_front_engine_Pos_u0__F0_REG EQU CYREG_B0_UDB12_F0
State_front_engine_Pos_u0__F1_REG EQU CYREG_B0_UDB12_F1
State_front_engine_Pos_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
State_front_engine_Pos_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; PWM_foreste_fremdrift_PWMUDB
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_foreste_fremdrift_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_foreste_fremdrift_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; PWM_bagerste_fremdrift_PWMUDB
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_bagerste_fremdrift_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_bagerste_fremdrift_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_bagerste_fremdrift_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; PWM_bag_retning_voltreguator_PWMUDB
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_bag_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_bag_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_bag_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; PWM_for_retning_voltreguator_PWMUDB
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_for_retning_voltreguator_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_for_retning_voltreguator_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_for_retning_voltreguator_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
=======
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
State_front_engine_CtrlReg_Run_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
State_front_engine_Forward_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
State_front_engine_Forward_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
State_front_engine_Forward_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
State_front_engine_Forward_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
State_front_engine_Forward_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
State_front_engine_Forward_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
State_front_engine_Forward_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
State_front_engine_Forward_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
State_front_engine_Forward_u0__A0_REG EQU CYREG_B0_UDB12_A0
State_front_engine_Forward_u0__A1_REG EQU CYREG_B0_UDB12_A1
State_front_engine_Forward_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
State_front_engine_Forward_u0__D0_REG EQU CYREG_B0_UDB12_D0
State_front_engine_Forward_u0__D1_REG EQU CYREG_B0_UDB12_D1
State_front_engine_Forward_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
State_front_engine_Forward_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
State_front_engine_Forward_u0__F0_REG EQU CYREG_B0_UDB12_F0
State_front_engine_Forward_u0__F1_REG EQU CYREG_B0_UDB12_F1
State_front_engine_Forward_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
State_front_engine_Forward_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
State_front_engine_Pos_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
State_front_engine_Pos_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
State_front_engine_Pos_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
State_front_engine_Pos_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
State_front_engine_Pos_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
State_front_engine_Pos_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
State_front_engine_Pos_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
State_front_engine_Pos_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
State_front_engine_Pos_u0__A0_REG EQU CYREG_B0_UDB13_A0
State_front_engine_Pos_u0__A1_REG EQU CYREG_B0_UDB13_A1
State_front_engine_Pos_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
State_front_engine_Pos_u0__D0_REG EQU CYREG_B0_UDB13_D0
State_front_engine_Pos_u0__D1_REG EQU CYREG_B0_UDB13_D1
State_front_engine_Pos_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
State_front_engine_Pos_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
State_front_engine_Pos_u0__F0_REG EQU CYREG_B0_UDB13_F0
State_front_engine_Pos_u0__F1_REG EQU CYREG_B0_UDB13_F1
State_front_engine_Pos_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
State_front_engine_Pos_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
>>>>>>> 40a74277513dcec9fbc43d3e105e642a69e6a52f

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
