<dec f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='375' type='bool'/>
<use f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='643' u='r' c='_ZNK4llvm9MCAsmInfo27doesSupportDebugInformationEv'/>
<offset>3072</offset>
<doc f='llvm/llvm/include/llvm/MC/MCAsmInfo.h' l='371'>//===--- Dwarf Emission Directives -----------------------------------===//

  /// True if target supports emission of debugging information.  Defaults to
  /// false.</doc>
<use f='llvm/llvm/lib/MC/MCAsmInfoCOFF.cpp' l='36' u='w' c='_ZN4llvm13MCAsmInfoCOFFC1Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp' l='47' u='w' c='_ZN4llvm22AArch64MCAsmInfoDarwinC1Eb'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp' l='94' u='w' c='_ZN4llvm19AArch64MCAsmInfoELFC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp' l='111' u='w' c='_ZN4llvm29AArch64MCAsmInfoMicrosoftCOFFC1Ev'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp' l='128' u='w' c='_ZN4llvm23AArch64MCAsmInfoGNUCOFFC1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCAsmInfo.cpp' l='44' u='w' c='_ZN4llvm15AMDGPUMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='31' u='w' c='_ZN4llvm18ARMMCAsmInfoDarwinC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='57' u='w' c='_ZN4llvm15ARMELFMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='90' u='w' c='_ZN4llvm25ARMCOFFMCAsmInfoMicrosoftC1Ev'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCAsmInfo.cpp' l='112' u='w' c='_ZN4llvm19ARMCOFFMCAsmInfoGNUC1Ev'/>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRMCAsmInfo.cpp' l='26' u='w' c='_ZN4llvm12AVRMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCAsmInfo.h' l='34' u='w' c='_ZN4llvm12BPFMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCAsmInfo.cpp' l='25' u='w' c='_ZN4llvm16HexagonMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCAsmInfo.cpp' l='35' u='w' c='_ZN4llvm14LanaiMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCAsmInfo.cpp' l='28' u='w' c='_ZN4llvm15MSP430MCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCAsmInfo.cpp' l='49' u='w' c='_ZN4llvm13MipsMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCAsmInfo.cpp' l='33' u='w' c='_ZN4llvm14NVPTXMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCAsmInfo.cpp' l='41' u='w' c='_ZN4llvm15PPCELFMCAsmInfoC1EbRKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCAsmInfo.cpp' l='26' u='w' c='_ZN4llvm14RISCVMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCAsmInfo.cpp' l='39' u='w' c='_ZN4llvm17SparcELFMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCAsmInfo.cpp' l='26' u='w' c='_ZN4llvm16SystemZMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCAsmInfo.cpp' l='45' u='w' c='_ZN4llvm20WebAssemblyMCAsmInfoC1ERKNS_6TripleERKNS_15MCTargetOptionsE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCAsmInfo.cpp' l='58' u='w' c='_ZN4llvm18X86MCAsmInfoDarwinC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCAsmInfo.cpp' l='99' u='w' c='_ZN4llvm15X86ELFMCAsmInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCAsmInfo.cpp' l='15' u='w' c='_ZN4llvm14XCoreMCAsmInfoC1ERKNS_6TripleE'/>
