

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat Apr 10 23:48:42 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       59|       59|  0.590 us|  0.590 us|   60|   60|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.88>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_7" [dfg_199.c:7]   --->   Operation 61 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %p_7_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 62 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 63 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %data_V"   --->   Operation 64 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_23" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 65 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 66 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 67 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_23"   --->   Operation 68 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 69 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 70 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.42>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_24, i1 0"   --->   Operation 71 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 72 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 73 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 74 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 75 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i55 %zext_ln15, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 76 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 77 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 78 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31"   --->   Operation 79 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1"   --->   Operation 80 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 81 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 82 'zext' 'sh_prom_i_i_i_i_i22_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln22)   --->   "%r_V_2 = lshr i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 83 'lshr' 'r_V_2' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln22)   --->   "%r_V_3 = shl i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 84 'shl' 'r_V_3' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln22)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24"   --->   Operation 85 'bitselect' 'tmp_2' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln22)   --->   "%zext_ln662_1 = zext i1 %tmp_2"   --->   Operation 86 'zext' 'zext_ln662_1' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln22)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 87 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln22)   --->   "%val_1 = select i1 %isNeg, i32 %zext_ln662_1, i32 %tmp_s"   --->   Operation 88 'select' 'val_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln22 = icmp_eq  i32 %val_1, i32 0" [dfg_199.c:22]   --->   Operation 89 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 90 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 91 'sub' 'result_V_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 92 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln18 = xor i8 %result_V, i8 255" [dfg_199.c:18]   --->   Operation 93 'xor' 'xor_ln18' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %xor_ln18" [dfg_199.c:18]   --->   Operation 94 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [6/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln18" [dfg_199.c:18]   --->   Operation 95 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 96 [5/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln18" [dfg_199.c:18]   --->   Operation 96 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 97 [4/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln18" [dfg_199.c:18]   --->   Operation 97 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 98 [3/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln18" [dfg_199.c:18]   --->   Operation 98 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %icmp_ln22" [dfg_199.c:22]   --->   Operation 99 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [6/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 100 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.94>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%p_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_11" [dfg_199.c:7]   --->   Operation 101 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [2/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln18" [dfg_199.c:18]   --->   Operation 102 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %p_11_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 103 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 104 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 105 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i64 %data_V_2"   --->   Operation 106 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_28, i1 0"   --->   Operation 107 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 108 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_27" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 109 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 110 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 111 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.63ns)   --->   "%sub_ln1311_2 = sub i11 1023, i11 %tmp_27"   --->   Operation 112 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_2"   --->   Operation 113 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_2, i12 %add_ln510_1"   --->   Operation 114 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i73_cast_cast_cast = sext i12 %ush_2"   --->   Operation 115 'sext' 'sh_prom_i_i_i_i_i73_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i73_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i73_cast_cast_cast"   --->   Operation 116 'zext' 'sh_prom_i_i_i_i_i73_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_6 = lshr i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i73_cast_cast_cast_cast"   --->   Operation 117 'lshr' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_7 = shl i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i73_cast_cast_cast_cast"   --->   Operation 118 'shl' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_6, i32 53"   --->   Operation 119 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_3 = zext i1 %tmp_12"   --->   Operation 120 'zext' 'zext_ln662_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_7, i32 53, i32 84"   --->   Operation 121 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln662_3, i32 %tmp_6"   --->   Operation 122 'select' 'val_2' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 123 [5/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 123 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 124 [1/6] (6.28ns)   --->   "%conv5 = sitodp i32 %sext_ln18" [dfg_199.c:18]   --->   Operation 124 'sitodp' 'conv5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (2.55ns)   --->   "%result_V_5 = sub i32 0, i32 %val_2"   --->   Operation 125 'sub' 'result_V_5' <Predicate = (p_Result_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.69ns)   --->   "%result_V_9 = select i1 %p_Result_1, i32 %result_V_5, i32 %val_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 126 'select' 'result_V_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 127 [4/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 127 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%p_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_9" [dfg_199.c:7]   --->   Operation 128 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%v_13 = trunc i32 %p_9_read" [dfg_199.c:15]   --->   Operation 129 'trunc' 'v_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv5, i64 %p_11_read" [dfg_199.c:18]   --->   Operation 130 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i16 %v_13" [dfg_199.c:20]   --->   Operation 131 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (2.07ns)   --->   "%sub_ln20 = sub i17 911, i17 %sext_ln20_1" [dfg_199.c:20]   --->   Operation 132 'sub' 'sub_ln20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %p_9_read" [dfg_199.c:21]   --->   Operation 133 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21 = add i32 %result_V_9, i32 %p_9_read" [dfg_199.c:21]   --->   Operation 134 'add' 'add_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 135 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln21 = sub i32 0, i32 %add_ln21" [dfg_199.c:21]   --->   Operation 135 'sub' 'sub_ln21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 136 [3/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 136 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 137 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv5, i64 %p_11_read" [dfg_199.c:18]   --->   Operation 137 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i17 %sub_ln20" [dfg_199.c:19]   --->   Operation 138 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i64 %sext_ln19_1" [dfg_199.c:20]   --->   Operation 139 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [5/5] (6.97ns)   --->   "%mul_ln20 = mul i128 %zext_ln20, i128 18446744073709543323" [dfg_199.c:20]   --->   Operation 140 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln21" [dfg_199.c:21]   --->   Operation 141 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 142 [2/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 142 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 143 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv5, i64 %p_11_read" [dfg_199.c:18]   --->   Operation 144 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [4/5] (6.97ns)   --->   "%mul_ln20 = mul i128 %zext_ln20, i128 18446744073709543323" [dfg_199.c:20]   --->   Operation 145 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i64 %p_read" [dfg_199.c:21]   --->   Operation 146 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln21" [dfg_199.c:21]   --->   Operation 147 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (1.91ns)   --->   "%add_ln21_1 = add i8 %trunc_ln21_1, i8 %trunc_ln21" [dfg_199.c:21]   --->   Operation 148 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [6/6] (6.41ns)   --->   "%conv1 = sitofp i64 %p_read" [dfg_199.c:22]   --->   Operation 149 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 150 [1/6] (6.41ns)   --->   "%conv2 = uitofp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 150 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 151 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv5, i64 %p_11_read" [dfg_199.c:18]   --->   Operation 151 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [3/5] (6.97ns)   --->   "%mul_ln20 = mul i128 %zext_ln20, i128 18446744073709543323" [dfg_199.c:20]   --->   Operation 152 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln21" [dfg_199.c:21]   --->   Operation 153 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 154 [5/6] (6.41ns)   --->   "%conv1 = sitofp i64 %p_read" [dfg_199.c:22]   --->   Operation 154 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 155 [5/5] (7.25ns)   --->   "%add = fsub i32 %conv2, i32 %p_7_read" [dfg_199.c:22]   --->   Operation 155 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 156 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv5, i64 %p_11_read" [dfg_199.c:18]   --->   Operation 156 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [2/5] (6.97ns)   --->   "%mul_ln20 = mul i128 %zext_ln20, i128 18446744073709543323" [dfg_199.c:20]   --->   Operation 157 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln21" [dfg_199.c:21]   --->   Operation 158 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 159 [4/6] (6.41ns)   --->   "%conv1 = sitofp i64 %p_read" [dfg_199.c:22]   --->   Operation 159 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 160 [4/5] (7.25ns)   --->   "%add = fsub i32 %conv2, i32 %p_7_read" [dfg_199.c:22]   --->   Operation 160 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 161 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv5, i64 %p_11_read" [dfg_199.c:18]   --->   Operation 161 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/5] (6.97ns)   --->   "%mul_ln20 = mul i128 %zext_ln20, i128 18446744073709543323" [dfg_199.c:20]   --->   Operation 162 'mul' 'mul_ln20' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln21" [dfg_199.c:21]   --->   Operation 163 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 164 [3/6] (6.41ns)   --->   "%conv1 = sitofp i64 %p_read" [dfg_199.c:22]   --->   Operation 164 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 165 [3/5] (7.25ns)   --->   "%add = fsub i32 %conv2, i32 %p_7_read" [dfg_199.c:22]   --->   Operation 165 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 166 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv5, i64 %p_11_read" [dfg_199.c:18]   --->   Operation 166 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i16 %v_13" [dfg_199.c:19]   --->   Operation 167 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (2.52ns)   --->   "%add_ln19 = add i31 %sext_ln19, i31 1147663939" [dfg_199.c:19]   --->   Operation 168 'add' 'add_ln19' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i31 %add_ln19" [dfg_199.c:20]   --->   Operation 169 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i64 %sext_ln20" [dfg_199.c:20]   --->   Operation 170 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (3.47ns)   --->   "%icmp_ln20 = icmp_ult  i128 %zext_ln20_1, i128 %mul_ln20" [dfg_199.c:20]   --->   Operation 171 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 3.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %sub_ln21" [dfg_199.c:21]   --->   Operation 172 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 173 [2/6] (6.41ns)   --->   "%conv1 = sitofp i64 %p_read" [dfg_199.c:22]   --->   Operation 173 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 174 [2/5] (7.25ns)   --->   "%add = fsub i32 %conv2, i32 %p_7_read" [dfg_199.c:22]   --->   Operation 174 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 175 [7/7] (7.29ns)   --->   "%dc = dadd i64 %mul, i64 5.39118e+37" [dfg_199.c:18]   --->   Operation 175 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [5/5] (7.25ns)   --->   "%dc_1 = fadd i32 %conv, i32 %p_7_read" [dfg_199.c:21]   --->   Operation 176 'fadd' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [1/6] (6.41ns)   --->   "%conv1 = sitofp i64 %p_read" [dfg_199.c:22]   --->   Operation 177 'sitofp' 'conv1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 178 [1/5] (7.25ns)   --->   "%add = fsub i32 %conv2, i32 %p_7_read" [dfg_199.c:22]   --->   Operation 178 'fsub' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 179 [6/7] (7.29ns)   --->   "%dc = dadd i64 %mul, i64 5.39118e+37" [dfg_199.c:18]   --->   Operation 179 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [4/5] (7.25ns)   --->   "%dc_1 = fadd i32 %conv, i32 %p_7_read" [dfg_199.c:21]   --->   Operation 180 'fadd' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [4/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv1, i32 %add" [dfg_199.c:22]   --->   Operation 181 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 182 [5/7] (7.29ns)   --->   "%dc = dadd i64 %mul, i64 5.39118e+37" [dfg_199.c:18]   --->   Operation 182 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [3/5] (7.25ns)   --->   "%dc_1 = fadd i32 %conv, i32 %p_7_read" [dfg_199.c:21]   --->   Operation 183 'fadd' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [3/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv1, i32 %add" [dfg_199.c:22]   --->   Operation 184 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 185 [4/7] (7.29ns)   --->   "%dc = dadd i64 %mul, i64 5.39118e+37" [dfg_199.c:18]   --->   Operation 185 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [2/5] (7.25ns)   --->   "%dc_1 = fadd i32 %conv, i32 %p_7_read" [dfg_199.c:21]   --->   Operation 186 'fadd' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [2/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv1, i32 %add" [dfg_199.c:22]   --->   Operation 187 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 188 [3/7] (7.29ns)   --->   "%dc = dadd i64 %mul, i64 5.39118e+37" [dfg_199.c:18]   --->   Operation 188 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/5] (7.25ns)   --->   "%dc_1 = fadd i32 %conv, i32 %p_7_read" [dfg_199.c:21]   --->   Operation 189 'fadd' 'dc_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/4] (5.70ns)   --->   "%dc_2 = fmul i32 %conv1, i32 %add" [dfg_199.c:22]   --->   Operation 190 'fmul' 'dc_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 191 [2/7] (7.29ns)   --->   "%dc = dadd i64 %mul, i64 5.39118e+37" [dfg_199.c:18]   --->   Operation 191 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 192 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 193 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %data_V_3"   --->   Operation 194 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_29" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 195 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (1.91ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 196 'add' 'add_ln341_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 197 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (1.91ns)   --->   "%sub_ln1311_3 = sub i8 127, i8 %tmp_29"   --->   Operation 198 'sub' 'sub_ln1311_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i8 %sub_ln1311_3"   --->   Operation 199 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.96ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_3, i9 %add_ln341_1"   --->   Operation 200 'select' 'ush_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i32 %dc_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 201 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_4, i32 23, i32 30"   --->   Operation 202 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %data_V_4"   --->   Operation 203 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i8 %tmp_31" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 204 'zext' 'zext_ln341_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (1.91ns)   --->   "%add_ln341_2 = add i9 %zext_ln341_2, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 205 'add' 'add_ln341_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8"   --->   Operation 206 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (1.91ns)   --->   "%sub_ln1311_4 = sub i8 127, i8 %tmp_31"   --->   Operation 207 'sub' 'sub_ln1311_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i8 %sub_ln1311_4"   --->   Operation 208 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.96ns)   --->   "%ush_4 = select i1 %isNeg_4, i9 %sext_ln1311_4, i9 %add_ln341_2"   --->   Operation 209 'select' 'ush_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 210 [1/7] (7.29ns)   --->   "%dc = dadd i64 %mul, i64 5.39118e+37" [dfg_199.c:18]   --->   Operation 210 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 211 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 212 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i64 %data_V_1"   --->   Operation 213 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_30, i1 0"   --->   Operation 214 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 215 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i101_cast_cast_cast = sext i9 %ush_3"   --->   Operation 216 'sext' 'sh_prom_i_i_i_i_i101_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i101_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i101_cast_cast_cast"   --->   Operation 217 'zext' 'sh_prom_i_i_i_i_i101_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%r_V_8 = lshr i111 %zext_ln15_2, i111 %sh_prom_i_i_i_i_i101_cast_cast_cast_cast"   --->   Operation 218 'lshr' 'r_V_8' <Predicate = (isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%r_V_9 = shl i111 %zext_ln15_2, i111 %sh_prom_i_i_i_i_i101_cast_cast_cast_cast"   --->   Operation 219 'shl' 'r_V_9' <Predicate = (!isNeg_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_8, i32 24"   --->   Operation 220 'bitselect' 'tmp_17' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%zext_ln662_4 = zext i1 %tmp_17"   --->   Operation 221 'zext' 'zext_ln662_4' <Predicate = (isNeg_3)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i111.i32.i32, i111 %r_V_9, i32 24, i32 31" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 222 'partselect' 'tmp_9' <Predicate = (!isNeg_3)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln1312_2 = select i1 %isNeg_3, i8 %zext_ln662_4, i8 %tmp_9"   --->   Operation 223 'select' 'select_ln1312_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (1.91ns)   --->   "%sub_ln59 = sub i8 0, i8 %select_ln1312_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 224 'sub' 'sub_ln59' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_32, i1 0"   --->   Operation 225 'bitconcatenate' 'mantissa_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i25 %mantissa_4" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 226 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i135_cast_cast_cast = sext i9 %ush_4"   --->   Operation 227 'sext' 'sh_prom_i_i_i_i_i135_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i135_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i135_cast_cast_cast"   --->   Operation 228 'zext' 'sh_prom_i_i_i_i_i135_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_10 = lshr i79 %zext_ln15_3, i79 %sh_prom_i_i_i_i_i135_cast_cast_cast_cast"   --->   Operation 229 'lshr' 'r_V_10' <Predicate = (isNeg_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_11 = shl i79 %zext_ln15_3, i79 %sh_prom_i_i_i_i_i135_cast_cast_cast_cast"   --->   Operation 230 'shl' 'r_V_11' <Predicate = (!isNeg_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_10, i32 24"   --->   Operation 231 'bitselect' 'tmp_22' <Predicate = (isNeg_4)> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln662_5 = zext i1 %tmp_22"   --->   Operation 232 'zext' 'zext_ln662_5' <Predicate = (isNeg_4)> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_11, i32 24, i32 55"   --->   Operation 233 'partselect' 'tmp_11' <Predicate = (!isNeg_4)> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_4, i32 %zext_ln662_5, i32 %tmp_11"   --->   Operation 234 'select' 'val_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.94>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_26, i1 0"   --->   Operation 235 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 236 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_25" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 237 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 238 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 239 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_25"   --->   Operation 240 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 241 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510"   --->   Operation 242 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i48_cast_cast_cast = sext i12 %ush_1"   --->   Operation 243 'sext' 'sh_prom_i_i_i_i_i48_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i48_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i48_cast_cast_cast"   --->   Operation 244 'zext' 'sh_prom_i_i_i_i_i48_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_1)   --->   "%r_V_4 = lshr i169 %zext_ln68_1, i169 %sh_prom_i_i_i_i_i48_cast_cast_cast_cast"   --->   Operation 245 'lshr' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_1)   --->   "%r_V_5 = shl i169 %zext_ln68_1, i169 %sh_prom_i_i_i_i_i48_cast_cast_cast_cast"   --->   Operation 246 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_4, i32 53"   --->   Operation 247 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_1)   --->   "%zext_ln662_2 = zext i1 %tmp_7"   --->   Operation 248 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_1)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i169.i32.i32, i169 %r_V_5, i32 53, i32 84" [dfg_199.c:18]   --->   Operation 249 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_1)   --->   "%select_ln1312 = select i1 %isNeg_1, i32 %zext_ln662_2, i32 %tmp_4"   --->   Operation 250 'select' 'select_ln1312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node v_1)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 251 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node v_1)   --->   "%select_ln59 = select i1 %p_Result_2, i8 %sub_ln59, i8 %select_ln1312_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 252 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 253 [1/1] (1.24ns) (out node of the LUT)   --->   "%v_1 = and i8 %select_ln59, i8 %add_ln21_1" [dfg_199.c:21]   --->   Operation 253 'and' 'v_1' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22_1)   --->   "%sext_ln22 = sext i8 %v_1" [dfg_199.c:22]   --->   Operation 254 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (4.61ns) (out node of the LUT)   --->   "%xor_ln22_1 = xor i32 %select_ln1312, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 255 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 4.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_4, i32 31"   --->   Operation 256 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (2.55ns)   --->   "%result_V_8 = sub i32 0, i32 %val_3"   --->   Operation 257 'sub' 'result_V_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%result_V_10 = select i1 %p_Result_3, i32 %result_V_8, i32 %val_3" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 258 'select' 'result_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 259 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln22 = add i32 %result_V_10, i32 395" [dfg_199.c:22]   --->   Operation 259 'add' 'add_ln22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.68>
ST_25 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%xor_ln20 = xor i1 %icmp_ln20, i1 1" [dfg_199.c:20]   --->   Operation 260 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%zext_ln18 = zext i1 %xor_ln20" [dfg_199.c:18]   --->   Operation 261 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%xor_ln22 = xor i32 %xor_ln22_1, i32 %zext_ln18" [dfg_199.c:22]   --->   Operation 262 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 263 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln22 = sub i32 0, i32 %xor_ln22" [dfg_199.c:22]   --->   Operation 263 'sub' 'sub_ln22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 264 [36/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 264 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 265 [35/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 265 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 266 [34/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 266 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 267 [33/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 267 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 268 [32/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 268 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 269 [31/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 269 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 270 [30/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 270 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 271 [29/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 271 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 272 [28/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 272 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 273 [27/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 273 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 274 [26/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 274 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 275 [25/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 275 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 276 [24/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 276 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 277 [23/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 277 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 278 [22/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 278 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 279 [21/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 279 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 280 [20/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 280 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.13>
ST_42 : Operation 281 [19/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 281 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 282 [18/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 282 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.13>
ST_44 : Operation 283 [17/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 283 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.13>
ST_45 : Operation 284 [16/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 284 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.13>
ST_46 : Operation 285 [15/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 285 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.13>
ST_47 : Operation 286 [14/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 286 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.13>
ST_48 : Operation 287 [13/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 287 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.13>
ST_49 : Operation 288 [12/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 288 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.13>
ST_50 : Operation 289 [11/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 289 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.13>
ST_51 : Operation 290 [10/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 290 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.13>
ST_52 : Operation 291 [9/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 291 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.13>
ST_53 : Operation 292 [8/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 292 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.13>
ST_54 : Operation 293 [7/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 293 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.13>
ST_55 : Operation 294 [6/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 294 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.13>
ST_56 : Operation 295 [5/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 295 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.13>
ST_57 : Operation 296 [4/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 296 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.13>
ST_58 : Operation 297 [3/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 297 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.13>
ST_59 : Operation 298 [2/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 298 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.13>
ST_60 : Operation 299 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 299 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 300 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 300 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 301 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 301 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 303 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_7"   --->   Operation 303 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 305 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 305 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 307 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11"   --->   Operation 307 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 309 [1/36] (4.13ns)   --->   "%result_1 = srem i32 %sub_ln22, i32 %add_ln22" [dfg_199.c:22]   --->   Operation 309 'srem' 'result_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 310 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i32 %result_1" [dfg_199.c:24]   --->   Operation 310 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.88ns
The critical path consists of the following:
	wire read on port 'p_7' (dfg_199.c:7) [17]  (0 ns)
	'sub' operation ('sub_ln1311') [29]  (1.92 ns)
	'select' operation ('ush') [31]  (0.968 ns)

 <State 2>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [34]  (0 ns)
	'select' operation ('val') [39]  (4.42 ns)

 <State 3>: 3.16ns
The critical path consists of the following:
	'sub' operation ('result.V') [40]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [41]  (0 ns)
	'xor' operation ('xor_ln18', dfg_199.c:18) [50]  (1.25 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', dfg_199.c:18) [52]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', dfg_199.c:18) [52]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv5', dfg_199.c:18) [52]  (6.28 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv2', dfg_199.c:22) [145]  (6.41 ns)

 <State 8>: 6.95ns
The critical path consists of the following:
	wire read on port 'p_11' (dfg_199.c:7) [15]  (0 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [95]  (1.64 ns)
	'select' operation ('ush') [99]  (0.697 ns)
	'lshr' operation ('r.V') [102]  (0 ns)
	'select' operation ('val') [107]  (4.61 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv2', dfg_199.c:22) [145]  (6.41 ns)

 <State 10>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:18) [53]  (6.72 ns)

 <State 11>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', dfg_199.c:20) [79]  (6.98 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln20', dfg_199.c:20) [79]  (6.98 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:22) [146]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:22) [146]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:22) [146]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('add', dfg_199.c:22) [146]  (7.26 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:18) [54]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:18) [54]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:18) [54]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:18) [54]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:18) [54]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:18) [54]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('x', dfg_199.c:18) [54]  (7.3 ns)

 <State 24>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [61]  (1.64 ns)
	'select' operation ('ush') [65]  (0.697 ns)
	'lshr' operation ('r.V') [68]  (0 ns)
	'select' operation ('select_ln1312') [85]  (0 ns)
	'xor' operation ('xor_ln22_1', dfg_199.c:22) [139]  (4.61 ns)

 <State 25>: 6.69ns
The critical path consists of the following:
	'xor' operation ('xor_ln20', dfg_199.c:20) [82]  (0 ns)
	'xor' operation ('xor_ln22', dfg_199.c:22) [140]  (0 ns)
	'sub' operation ('sub_ln22', dfg_199.c:22) [141]  (2.55 ns)
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 49>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 50>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 51>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 52>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 53>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 54>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 55>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 56>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 57>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 58>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 59>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)

 <State 60>: 4.13ns
The critical path consists of the following:
	'srem' operation ('result', dfg_199.c:22) [171]  (4.13 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
