;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT0_PC0
LCD_LCDPort__0__PORT EQU 0
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT0_PC1
LCD_LCDPort__1__PORT EQU 0
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT0_PC2
LCD_LCDPort__2__PORT EQU 0
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT0_PC3
LCD_LCDPort__3__PORT EQU 0
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT0_PC4
LCD_LCDPort__4__PORT EQU 0
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT0_PC5
LCD_LCDPort__5__PORT EQU 0
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT0_PC6
LCD_LCDPort__6__PORT EQU 0
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT0_AG
LCD_LCDPort__AMUX EQU CYREG_PRT0_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT0_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT0_BYP
LCD_LCDPort__CTL EQU CYREG_PRT0_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT0_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT0_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT0_DM2
LCD_LCDPort__DR EQU CYREG_PRT0_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 0
LCD_LCDPort__PRT EQU CYREG_PRT0_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT0_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT0_SLW

; Ref
Ref_viDAC8__CR0 EQU CYREG_DAC3_CR0
Ref_viDAC8__CR1 EQU CYREG_DAC3_CR1
Ref_viDAC8__D EQU CYREG_DAC3_D
Ref_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Ref_viDAC8__PM_ACT_MSK EQU 0x08
Ref_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Ref_viDAC8__PM_STBY_MSK EQU 0x08
Ref_viDAC8__STROBE EQU CYREG_DAC3_STROBE
Ref_viDAC8__SW0 EQU CYREG_DAC3_SW0
Ref_viDAC8__SW2 EQU CYREG_DAC3_SW2
Ref_viDAC8__SW3 EQU CYREG_DAC3_SW3
Ref_viDAC8__SW4 EQU CYREG_DAC3_SW4
Ref_viDAC8__TR EQU CYREG_DAC3_TR
Ref_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
Ref_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
Ref_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
Ref_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
Ref_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
Ref_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
Ref_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
Ref_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
Ref_viDAC8__TST EQU CYREG_DAC3_TST

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT6_PC6
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT6_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Tx_1__0__MASK EQU 0x01
Tx_1__0__PC EQU CYREG_PRT6_PC0
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 0
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x01
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 0
Tx_1__SLW EQU CYREG_PRT6_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02
UART_Mega_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_Mega_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_Mega_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_Mega_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_Mega_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_Mega_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_Mega_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_Mega_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_Mega_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_Mega_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_Mega_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_Mega_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_Mega_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_Mega_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_Mega_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_Mega_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_Mega_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_Mega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_Mega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_Mega_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_Mega_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_Mega_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_Mega_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_Mega_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_Mega_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_Mega_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_Mega_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_Mega_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_Mega_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_Mega_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_Mega_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_Mega_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_Mega_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_Mega_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_Mega_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_Mega_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_Mega_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_Mega_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_Mega_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_Mega_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_Mega_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_Mega_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_Mega_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_Mega_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_Mega_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_Mega_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_Mega_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_Mega_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Mega_BUART_sRX_RxSts__3__POS EQU 3
UART_Mega_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Mega_BUART_sRX_RxSts__4__POS EQU 4
UART_Mega_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Mega_BUART_sRX_RxSts__5__POS EQU 5
UART_Mega_BUART_sRX_RxSts__MASK EQU 0x38
UART_Mega_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_Mega_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_Mega_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_Mega_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_Mega_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_Mega_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_Mega_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_Mega_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_Mega_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_Mega_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_Mega_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_Mega_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_Mega_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_Mega_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_Mega_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_Mega_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_Mega_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_Mega_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_Mega_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_Mega_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_Mega_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_Mega_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Mega_BUART_sTX_TxSts__0__POS EQU 0
UART_Mega_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Mega_BUART_sTX_TxSts__1__POS EQU 1
UART_Mega_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_Mega_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_Mega_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Mega_BUART_sTX_TxSts__2__POS EQU 2
UART_Mega_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Mega_BUART_sTX_TxSts__3__POS EQU 3
UART_Mega_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Mega_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_Mega_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_Mega_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_Mega_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_Mega_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_Mega_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_Mega_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Mega_IntClock__INDEX EQU 0x02
UART_Mega_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Mega_IntClock__PM_ACT_MSK EQU 0x04
UART_Mega_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Mega_IntClock__PM_STBY_MSK EQU 0x04

; turn
turn__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
turn__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
turn__INTC_MASK EQU 0x04
turn__INTC_NUMBER EQU 2
turn__INTC_PRIOR_NUM EQU 7
turn__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
turn__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
turn__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Fan_1
Fan_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Fan_1__0__MASK EQU 0x01
Fan_1__0__PC EQU CYREG_PRT4_PC0
Fan_1__0__PORT EQU 4
Fan_1__0__SHIFT EQU 0
Fan_1__AG EQU CYREG_PRT4_AG
Fan_1__AMUX EQU CYREG_PRT4_AMUX
Fan_1__BIE EQU CYREG_PRT4_BIE
Fan_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Fan_1__BYP EQU CYREG_PRT4_BYP
Fan_1__CTL EQU CYREG_PRT4_CTL
Fan_1__DM0 EQU CYREG_PRT4_DM0
Fan_1__DM1 EQU CYREG_PRT4_DM1
Fan_1__DM2 EQU CYREG_PRT4_DM2
Fan_1__DR EQU CYREG_PRT4_DR
Fan_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Fan_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Fan_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Fan_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Fan_1__MASK EQU 0x01
Fan_1__PORT EQU 4
Fan_1__PRT EQU CYREG_PRT4_PRT
Fan_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Fan_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Fan_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Fan_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Fan_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Fan_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Fan_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Fan_1__PS EQU CYREG_PRT4_PS
Fan_1__SHIFT EQU 0
Fan_1__SLW EQU CYREG_PRT4_SLW

; Fan_2
Fan_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Fan_2__0__MASK EQU 0x10
Fan_2__0__PC EQU CYREG_PRT4_PC4
Fan_2__0__PORT EQU 4
Fan_2__0__SHIFT EQU 4
Fan_2__AG EQU CYREG_PRT4_AG
Fan_2__AMUX EQU CYREG_PRT4_AMUX
Fan_2__BIE EQU CYREG_PRT4_BIE
Fan_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Fan_2__BYP EQU CYREG_PRT4_BYP
Fan_2__CTL EQU CYREG_PRT4_CTL
Fan_2__DM0 EQU CYREG_PRT4_DM0
Fan_2__DM1 EQU CYREG_PRT4_DM1
Fan_2__DM2 EQU CYREG_PRT4_DM2
Fan_2__DR EQU CYREG_PRT4_DR
Fan_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Fan_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Fan_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Fan_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Fan_2__MASK EQU 0x10
Fan_2__PORT EQU 4
Fan_2__PRT EQU CYREG_PRT4_PRT
Fan_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Fan_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Fan_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Fan_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Fan_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Fan_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Fan_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Fan_2__PS EQU CYREG_PRT4_PS
Fan_2__SHIFT EQU 4
Fan_2__SLW EQU CYREG_PRT4_SLW

; Motor
Motor__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
Motor__0__MASK EQU 0x80
Motor__0__PC EQU CYREG_PRT4_PC7
Motor__0__PORT EQU 4
Motor__0__SHIFT EQU 7
Motor__AG EQU CYREG_PRT4_AG
Motor__AMUX EQU CYREG_PRT4_AMUX
Motor__BIE EQU CYREG_PRT4_BIE
Motor__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Motor__BYP EQU CYREG_PRT4_BYP
Motor__CTL EQU CYREG_PRT4_CTL
Motor__DM0 EQU CYREG_PRT4_DM0
Motor__DM1 EQU CYREG_PRT4_DM1
Motor__DM2 EQU CYREG_PRT4_DM2
Motor__DR EQU CYREG_PRT4_DR
Motor__INP_DIS EQU CYREG_PRT4_INP_DIS
Motor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Motor__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Motor__LCD_EN EQU CYREG_PRT4_LCD_EN
Motor__MASK EQU 0x80
Motor__PORT EQU 4
Motor__PRT EQU CYREG_PRT4_PRT
Motor__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Motor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Motor__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Motor__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Motor__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Motor__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Motor__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Motor__PS EQU CYREG_PRT4_PS
Motor__SHIFT EQU 7
Motor__SLW EQU CYREG_PRT4_SLW
Motor_Stop__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Motor_Stop__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Motor_Stop__INTC_MASK EQU 0x01
Motor_Stop__INTC_NUMBER EQU 0
Motor_Stop__INTC_PRIOR_NUM EQU 7
Motor_Stop__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Motor_Stop__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Motor_Stop__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_1__0__MASK EQU 0x02
Pin_1__0__PC EQU CYREG_PRT2_PC1
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x02
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 1
Pin_1__SLW EQU CYREG_PRT2_SLW

; Servo
Servo__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Servo__0__MASK EQU 0x40
Servo__0__PC EQU CYREG_PRT5_PC6
Servo__0__PORT EQU 5
Servo__0__SHIFT EQU 6
Servo__AG EQU CYREG_PRT5_AG
Servo__AMUX EQU CYREG_PRT5_AMUX
Servo__BIE EQU CYREG_PRT5_BIE
Servo__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Servo__BYP EQU CYREG_PRT5_BYP
Servo__CTL EQU CYREG_PRT5_CTL
Servo__DM0 EQU CYREG_PRT5_DM0
Servo__DM1 EQU CYREG_PRT5_DM1
Servo__DM2 EQU CYREG_PRT5_DM2
Servo__DR EQU CYREG_PRT5_DR
Servo__INP_DIS EQU CYREG_PRT5_INP_DIS
Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Servo__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Servo__LCD_EN EQU CYREG_PRT5_LCD_EN
Servo__MASK EQU 0x40
Servo__PORT EQU 5
Servo__PRT EQU CYREG_PRT5_PRT
Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Servo__PS EQU CYREG_PRT5_PS
Servo__SHIFT EQU 6
Servo__SLW EQU CYREG_PRT5_SLW
Servo_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Servo_1__0__MASK EQU 0x04
Servo_1__0__PC EQU CYREG_PRT4_PC2
Servo_1__0__PORT EQU 4
Servo_1__0__SHIFT EQU 2
Servo_1__AG EQU CYREG_PRT4_AG
Servo_1__AMUX EQU CYREG_PRT4_AMUX
Servo_1__BIE EQU CYREG_PRT4_BIE
Servo_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Servo_1__BYP EQU CYREG_PRT4_BYP
Servo_1__CTL EQU CYREG_PRT4_CTL
Servo_1__DM0 EQU CYREG_PRT4_DM0
Servo_1__DM1 EQU CYREG_PRT4_DM1
Servo_1__DM2 EQU CYREG_PRT4_DM2
Servo_1__DR EQU CYREG_PRT4_DR
Servo_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Servo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Servo_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Servo_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Servo_1__MASK EQU 0x04
Servo_1__PORT EQU 4
Servo_1__PRT EQU CYREG_PRT4_PRT
Servo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Servo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Servo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Servo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Servo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Servo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Servo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Servo_1__PS EQU CYREG_PRT4_PS
Servo_1__SHIFT EQU 2
Servo_1__SLW EQU CYREG_PRT4_SLW
Servo_2__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Servo_2__0__MASK EQU 0x40
Servo_2__0__PC EQU CYREG_PRT4_PC6
Servo_2__0__PORT EQU 4
Servo_2__0__SHIFT EQU 6
Servo_2__AG EQU CYREG_PRT4_AG
Servo_2__AMUX EQU CYREG_PRT4_AMUX
Servo_2__BIE EQU CYREG_PRT4_BIE
Servo_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Servo_2__BYP EQU CYREG_PRT4_BYP
Servo_2__CTL EQU CYREG_PRT4_CTL
Servo_2__DM0 EQU CYREG_PRT4_DM0
Servo_2__DM1 EQU CYREG_PRT4_DM1
Servo_2__DM2 EQU CYREG_PRT4_DM2
Servo_2__DR EQU CYREG_PRT4_DR
Servo_2__INP_DIS EQU CYREG_PRT4_INP_DIS
Servo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Servo_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Servo_2__LCD_EN EQU CYREG_PRT4_LCD_EN
Servo_2__MASK EQU 0x40
Servo_2__PORT EQU 4
Servo_2__PRT EQU CYREG_PRT4_PRT
Servo_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Servo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Servo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Servo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Servo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Servo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Servo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Servo_2__PS EQU CYREG_PRT4_PS
Servo_2__SHIFT EQU 6
Servo_2__SLW EQU CYREG_PRT4_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x04
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x10
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x10

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x06
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x40
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x40

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x05
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x20
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x20

; IRServo
IRServo__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
IRServo__0__MASK EQU 0x40
IRServo__0__PC EQU CYREG_PRT1_PC6
IRServo__0__PORT EQU 1
IRServo__0__SHIFT EQU 6
IRServo__AG EQU CYREG_PRT1_AG
IRServo__AMUX EQU CYREG_PRT1_AMUX
IRServo__BIE EQU CYREG_PRT1_BIE
IRServo__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IRServo__BYP EQU CYREG_PRT1_BYP
IRServo__CTL EQU CYREG_PRT1_CTL
IRServo__DM0 EQU CYREG_PRT1_DM0
IRServo__DM1 EQU CYREG_PRT1_DM1
IRServo__DM2 EQU CYREG_PRT1_DM2
IRServo__DR EQU CYREG_PRT1_DR
IRServo__INP_DIS EQU CYREG_PRT1_INP_DIS
IRServo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IRServo__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IRServo__LCD_EN EQU CYREG_PRT1_LCD_EN
IRServo__MASK EQU 0x40
IRServo__PORT EQU 1
IRServo__PRT EQU CYREG_PRT1_PRT
IRServo__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IRServo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IRServo__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IRServo__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IRServo__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IRServo__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IRServo__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IRServo__PS EQU CYREG_PRT1_PS
IRServo__SHIFT EQU 6
IRServo__SLW EQU CYREG_PRT1_SLW

; Mega_Rx
Mega_Rx__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Mega_Rx__0__MASK EQU 0x02
Mega_Rx__0__PC EQU CYREG_PRT4_PC1
Mega_Rx__0__PORT EQU 4
Mega_Rx__0__SHIFT EQU 1
Mega_Rx__AG EQU CYREG_PRT4_AG
Mega_Rx__AMUX EQU CYREG_PRT4_AMUX
Mega_Rx__BIE EQU CYREG_PRT4_BIE
Mega_Rx__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Mega_Rx__BYP EQU CYREG_PRT4_BYP
Mega_Rx__CTL EQU CYREG_PRT4_CTL
Mega_Rx__DM0 EQU CYREG_PRT4_DM0
Mega_Rx__DM1 EQU CYREG_PRT4_DM1
Mega_Rx__DM2 EQU CYREG_PRT4_DM2
Mega_Rx__DR EQU CYREG_PRT4_DR
Mega_Rx__INP_DIS EQU CYREG_PRT4_INP_DIS
Mega_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Mega_Rx__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Mega_Rx__LCD_EN EQU CYREG_PRT4_LCD_EN
Mega_Rx__MASK EQU 0x02
Mega_Rx__PORT EQU 4
Mega_Rx__PRT EQU CYREG_PRT4_PRT
Mega_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Mega_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Mega_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Mega_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Mega_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Mega_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Mega_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Mega_Rx__PS EQU CYREG_PRT4_PS
Mega_Rx__SHIFT EQU 1
Mega_Rx__SLW EQU CYREG_PRT4_SLW

; Mega_Tx
Mega_Tx__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Mega_Tx__0__MASK EQU 0x08
Mega_Tx__0__PC EQU CYREG_PRT4_PC3
Mega_Tx__0__PORT EQU 4
Mega_Tx__0__SHIFT EQU 3
Mega_Tx__AG EQU CYREG_PRT4_AG
Mega_Tx__AMUX EQU CYREG_PRT4_AMUX
Mega_Tx__BIE EQU CYREG_PRT4_BIE
Mega_Tx__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Mega_Tx__BYP EQU CYREG_PRT4_BYP
Mega_Tx__CTL EQU CYREG_PRT4_CTL
Mega_Tx__DM0 EQU CYREG_PRT4_DM0
Mega_Tx__DM1 EQU CYREG_PRT4_DM1
Mega_Tx__DM2 EQU CYREG_PRT4_DM2
Mega_Tx__DR EQU CYREG_PRT4_DR
Mega_Tx__INP_DIS EQU CYREG_PRT4_INP_DIS
Mega_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Mega_Tx__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Mega_Tx__LCD_EN EQU CYREG_PRT4_LCD_EN
Mega_Tx__MASK EQU 0x08
Mega_Tx__PORT EQU 4
Mega_Tx__PRT EQU CYREG_PRT4_PRT
Mega_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Mega_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Mega_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Mega_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Mega_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Mega_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Mega_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Mega_Tx__PS EQU CYREG_PRT4_PS
Mega_Tx__SHIFT EQU 3
Mega_Tx__SLW EQU CYREG_PRT4_SLW

; PWM_Fan
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_Fan_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Fan_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_Fan_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
PWM_Fan_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Fan_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Fan_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_Fan_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_Fan_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_Fan_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
PWM_Fan_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Fan_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Fan_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Fan_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Fan_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_Fan_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
PWM_Fan_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_Fan_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_Fan_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_Fan_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_Fan_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_Fan_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_Fan_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_Fan_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_Fan_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; Video_in
Video_in__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Video_in__0__MASK EQU 0x01
Video_in__0__PC EQU CYREG_PRT5_PC0
Video_in__0__PORT EQU 5
Video_in__0__SHIFT EQU 0
Video_in__AG EQU CYREG_PRT5_AG
Video_in__AMUX EQU CYREG_PRT5_AMUX
Video_in__BIE EQU CYREG_PRT5_BIE
Video_in__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Video_in__BYP EQU CYREG_PRT5_BYP
Video_in__CTL EQU CYREG_PRT5_CTL
Video_in__DM0 EQU CYREG_PRT5_DM0
Video_in__DM1 EQU CYREG_PRT5_DM1
Video_in__DM2 EQU CYREG_PRT5_DM2
Video_in__DR EQU CYREG_PRT5_DR
Video_in__INP_DIS EQU CYREG_PRT5_INP_DIS
Video_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Video_in__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Video_in__LCD_EN EQU CYREG_PRT5_LCD_EN
Video_in__MASK EQU 0x01
Video_in__PORT EQU 5
Video_in__PRT EQU CYREG_PRT5_PRT
Video_in__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Video_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Video_in__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Video_in__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Video_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Video_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Video_in__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Video_in__PS EQU CYREG_PRT5_PS
Video_in__SHIFT EQU 0
Video_in__SLW EQU CYREG_PRT5_SLW

; PWM_Motor
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_Motor_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Motor_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_Motor_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Motor_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PWM_Motor_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Motor_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Motor_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Motor_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Motor_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Motor_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
PWM_Motor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_Motor_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_Motor_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_Motor_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; PWM_Servo
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_Servo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_Servo_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Servo_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Servo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_Servo_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Servo_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_Servo_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PWM_Servo_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Servo_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Servo_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Servo_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Servo_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Servo_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PWM_Servo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_Servo_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_Servo_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_Servo_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_Servo_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_Servo_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_Servo_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_Servo_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_Servo_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; Vert_Sync
Vert_Sync__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Vert_Sync__0__MASK EQU 0x04
Vert_Sync__0__PC EQU CYREG_PRT5_PC2
Vert_Sync__0__PORT EQU 5
Vert_Sync__0__SHIFT EQU 2
Vert_Sync__AG EQU CYREG_PRT5_AG
Vert_Sync__AMUX EQU CYREG_PRT5_AMUX
Vert_Sync__BIE EQU CYREG_PRT5_BIE
Vert_Sync__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Vert_Sync__BYP EQU CYREG_PRT5_BYP
Vert_Sync__CTL EQU CYREG_PRT5_CTL
Vert_Sync__DM0 EQU CYREG_PRT5_DM0
Vert_Sync__DM1 EQU CYREG_PRT5_DM1
Vert_Sync__DM2 EQU CYREG_PRT5_DM2
Vert_Sync__DR EQU CYREG_PRT5_DR
Vert_Sync__INP_DIS EQU CYREG_PRT5_INP_DIS
Vert_Sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Vert_Sync__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Vert_Sync__LCD_EN EQU CYREG_PRT5_LCD_EN
Vert_Sync__MASK EQU 0x04
Vert_Sync__PORT EQU 5
Vert_Sync__PRT EQU CYREG_PRT5_PRT
Vert_Sync__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Vert_Sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Vert_Sync__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Vert_Sync__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Vert_Sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Vert_Sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Vert_Sync__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Vert_Sync__PS EQU CYREG_PRT5_PS
Vert_Sync__SHIFT EQU 2
Vert_Sync__SLW EQU CYREG_PRT5_SLW

; Video_Out
Video_Out__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Video_Out__0__MASK EQU 0x01
Video_Out__0__PC EQU CYREG_PRT2_PC0
Video_Out__0__PORT EQU 2
Video_Out__0__SHIFT EQU 0
Video_Out__AG EQU CYREG_PRT2_AG
Video_Out__AMUX EQU CYREG_PRT2_AMUX
Video_Out__BIE EQU CYREG_PRT2_BIE
Video_Out__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Video_Out__BYP EQU CYREG_PRT2_BYP
Video_Out__CTL EQU CYREG_PRT2_CTL
Video_Out__DM0 EQU CYREG_PRT2_DM0
Video_Out__DM1 EQU CYREG_PRT2_DM1
Video_Out__DM2 EQU CYREG_PRT2_DM2
Video_Out__DR EQU CYREG_PRT2_DR
Video_Out__INP_DIS EQU CYREG_PRT2_INP_DIS
Video_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Video_Out__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Video_Out__LCD_EN EQU CYREG_PRT2_LCD_EN
Video_Out__MASK EQU 0x01
Video_Out__PORT EQU 2
Video_Out__PRT EQU CYREG_PRT2_PRT
Video_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Video_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Video_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Video_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Video_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Video_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Video_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Video_Out__PS EQU CYREG_PRT2_PS
Video_Out__SHIFT EQU 0
Video_Out__SLW EQU CYREG_PRT2_SLW

; Comp_Black
Comp_Black_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_Black_ctComp__CMP_MASK EQU 0x08
Comp_Black_ctComp__CMP_NUMBER EQU 3
Comp_Black_ctComp__CR EQU CYREG_CMP3_CR
Comp_Black_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_Black_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_Black_ctComp__LUT__MSK_MASK EQU 0x08
Comp_Black_ctComp__LUT__MSK_SHIFT EQU 3
Comp_Black_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_Black_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_Black_ctComp__LUT__SR_MASK EQU 0x08
Comp_Black_ctComp__LUT__SR_SHIFT EQU 3
Comp_Black_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_Black_ctComp__PM_ACT_MSK EQU 0x08
Comp_Black_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_Black_ctComp__PM_STBY_MSK EQU 0x08
Comp_Black_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_Black_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_Black_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_Black_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_Black_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_Black_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_Black_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_Black_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_Black_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_Black_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_Black_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_Black_ctComp__WRK EQU CYREG_CMP_WRK
Comp_Black_ctComp__WRK_MASK EQU 0x08
Comp_Black_ctComp__WRK_SHIFT EQU 3

; Horiz_Sync
Horiz_Sync__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Horiz_Sync__0__MASK EQU 0x10
Horiz_Sync__0__PC EQU CYREG_PRT5_PC4
Horiz_Sync__0__PORT EQU 5
Horiz_Sync__0__SHIFT EQU 4
Horiz_Sync__AG EQU CYREG_PRT5_AG
Horiz_Sync__AMUX EQU CYREG_PRT5_AMUX
Horiz_Sync__BIE EQU CYREG_PRT5_BIE
Horiz_Sync__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Horiz_Sync__BYP EQU CYREG_PRT5_BYP
Horiz_Sync__CTL EQU CYREG_PRT5_CTL
Horiz_Sync__DM0 EQU CYREG_PRT5_DM0
Horiz_Sync__DM1 EQU CYREG_PRT5_DM1
Horiz_Sync__DM2 EQU CYREG_PRT5_DM2
Horiz_Sync__DR EQU CYREG_PRT5_DR
Horiz_Sync__INP_DIS EQU CYREG_PRT5_INP_DIS
Horiz_Sync__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Horiz_Sync__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Horiz_Sync__LCD_EN EQU CYREG_PRT5_LCD_EN
Horiz_Sync__MASK EQU 0x10
Horiz_Sync__PORT EQU 5
Horiz_Sync__PRT EQU CYREG_PRT5_PRT
Horiz_Sync__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Horiz_Sync__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Horiz_Sync__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Horiz_Sync__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Horiz_Sync__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Horiz_Sync__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Horiz_Sync__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Horiz_Sync__PS EQU CYREG_PRT5_PS
Horiz_Sync__SHIFT EQU 4
Horiz_Sync__SLW EQU CYREG_PRT5_SLW

; Timer_Edge
Timer_Edge_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Edge_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Edge_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Edge_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Edge_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_Edge_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Timer_Edge_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Edge_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Edge_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Edge_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Edge_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Edge_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
Timer_Edge_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_Edge_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Edge_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_Edge_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_Edge_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_Edge_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_Edge_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_Edge_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_Edge_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_Edge_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_Edge_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_Edge_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_Edge_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_Edge_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_Edge_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_Edge_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_Edge_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Timer_Edge_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Timer_Edge_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_Edge_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Timer_Edge_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Timer_Edge_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Edge_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_Edge_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Timer_Edge_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Timer_Edge_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Edge_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; PWM_IRServo
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_IRServo_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_IRServo_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_IRServo_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_IRServo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_IRServo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_IRServo_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_IRServo_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_IRServo_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_IRServo_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_IRServo_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
PWM_IRServo_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_IRServo_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_IRServo_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_IRServo_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_IRServo_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_IRServo_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
PWM_IRServo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_IRServo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_IRServo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_IRServo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_IRServo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_IRServo_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_IRServo_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL

; Timer_Motor
Timer_Motor_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Motor_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Motor_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Motor_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_Motor_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Motor_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Motor_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Motor_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Motor_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Motor_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_Motor_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Motor_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Motor_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Motor_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Motor_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Motor_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Motor_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_Motor_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_Motor_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_Motor_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_Motor_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_Motor_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_Motor_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_Motor_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_Motor_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_Motor_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_Motor_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_Motor_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_Motor_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_Motor_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_Motor_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_Motor_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_Motor_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_Motor_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_Motor_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_Motor_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_Motor_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_Motor_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Motor_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_Motor_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_Motor_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Timer_Motor_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Motor_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; PWM_FanServos
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_FanServos_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_FanServos_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_FanServos_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_FanServos_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_FanServos_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_FanServos_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_FanServos_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_FanServos_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_FanServos_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_FanServos_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_FanServos_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_FanServos_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_FanServos_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_FanServos_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_FanServos_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_FanServos_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_FanServos_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_FanServos_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_FanServos_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_FanServos_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PWM_FanServos_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1

; Temp_received
Temp_received__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Temp_received__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Temp_received__INTC_MASK EQU 0x02
Temp_received__INTC_NUMBER EQU 1
Temp_received__INTC_PRIOR_NUM EQU 7
Temp_received__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Temp_received__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Temp_received__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; GlitchFilter_1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B1_UDB09_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B1_UDB09_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B1_UDB09_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B1_UDB09_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B1_UDB09_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B1_UDB09_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
