ClockingWizard_1_sim_netlist.v,verilog,xil_defaultlib,../../../../BubbleSort_VGA.srcs/sources_1/ip/ClockingWizard_1/ClockingWizard_1_sim_netlist.v,incdir="../../../../BubbleSort_VGA.srcs/sources_1/ip/ClockingWizard_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
