

================================================================
== Vivado HLS Report for 'linear'
================================================================
* Date:           Tue Nov 24 16:18:39 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.50 ns | 3.426 ns |   1.56 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 2 'read' 'data_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 3 'read' 'data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 4 'read' 'data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 5 'read' 'data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [firmware/nnet_utils/nnet_activation.h:51]   --->   Operation 6 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_activation.h:52]   --->   Operation 7 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp)" [firmware/nnet_utils/nnet_activation.h:53]   --->   Operation 8 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 9 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_0_V_read_4, i32 5, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 11 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 4)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 12 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_259 to i7" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 13 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.20ns)   --->   "%add_ln415 = add i7 %zext_ln415, %trunc_ln" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 14 'add' 'add_ln415' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 15 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_260, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 16 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_258, %xor_ln416" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 17 'and' 'and_ln416' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 18 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_0_V_read_4, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 19 'partselect' 'p_Result_s' <Predicate = (and_ln416)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln879 = icmp eq i3 %p_Result_s, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 20 'icmp' 'icmp_ln879' <Predicate = (and_ln416)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_0_V_read_4, i32 12, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 21 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.90ns)   --->   "%icmp_ln879_32 = icmp eq i4 %p_Result_1, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 22 'icmp' 'icmp_ln879_32' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.90ns)   --->   "%icmp_ln768 = icmp eq i4 %p_Result_1, 0" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 23 'icmp' 'icmp_ln768' <Predicate = (or_ln340_32 & !and_ln416)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_32, i1 %icmp_ln768" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 24 'select' 'select_ln777' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 12)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 25 'bitselect' 'tmp_262' <Predicate = (and_ln416)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_262, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 26 'xor' 'xor_ln779' <Predicate = (and_ln416)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 27 'and' 'and_ln779' <Predicate = (and_ln416)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 28 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 29 'and' 'and_ln781' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 30 'xor' 'xor_ln785' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_261, %xor_ln785" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 31 'or' 'or_ln785' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.33ns)   --->   "%xor_ln785_32 = xor i1 %tmp_257, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 32 'xor' 'xor_ln785_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 33 'and' 'and_ln785' <Predicate = (or_ln340_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_261, %select_ln416" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 34 'and' 'and_ln786' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 35 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 36 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_257, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 37 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.41ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_4, %and_ln785" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 38 'or' 'or_ln340' <Predicate = (or_ln340_32)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%or_ln340_33 = or i1 %and_ln786, %xor_ln785_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 39 'or' 'or_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%or_ln340_32 = or i1 %or_ln340_33, %and_ln781" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 40 'or' 'or_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i7 63, i7 %add_ln415" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 41 'select' 'select_ln340' <Predicate = (or_ln340_32)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_32)   --->   "%select_ln388 = select i1 %and_ln786_4, i7 -64, i7 %add_ln415" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 42 'select' 'select_ln388' <Predicate = (!or_ln340_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_32 = select i1 %or_ln340_32, i7 %select_ln340, i7 %select_ln388" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 43 'select' 'select_ln340_32' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 44 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_1_V_read_4, i32 5, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 45 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 46 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 4)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 47 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln415_64 = zext i1 %tmp_265 to i7" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 48 'zext' 'zext_ln415_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.20ns)   --->   "%add_ln415_32 = add i7 %zext_ln415_64, %trunc_ln708_s" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 49 'add' 'add_ln415_32' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_32, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 50 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_32)   --->   "%xor_ln416_62 = xor i1 %tmp_266, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 51 'xor' 'xor_ln416_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_32 = and i1 %tmp_264, %xor_ln416_62" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 52 'and' 'and_ln416_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_32, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 53 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_15_1 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_1_V_read_4, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 54 'partselect' 'p_Result_15_1' <Predicate = (and_ln416_32)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.72ns)   --->   "%icmp_ln879_33 = icmp eq i3 %p_Result_15_1, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 55 'icmp' 'icmp_ln879_33' <Predicate = (and_ln416_32)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_16_1 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_1_V_read_4, i32 12, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 56 'partselect' 'p_Result_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.90ns)   --->   "%icmp_ln879_34 = icmp eq i4 %p_Result_16_1, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 57 'icmp' 'icmp_ln879_34' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.90ns)   --->   "%icmp_ln768_32 = icmp eq i4 %p_Result_16_1, 0" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 58 'icmp' 'icmp_ln768_32' <Predicate = (or_ln340_34 & !and_ln416_32)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_34, i1 %icmp_ln768_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 59 'select' 'select_ln777_32' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 12)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 60 'bitselect' 'tmp_268' <Predicate = (and_ln416_32)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_1 = xor i1 %tmp_268, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 61 'xor' 'xor_ln779_1' <Predicate = (and_ln416_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_33, %xor_ln779_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 62 'and' 'and_ln779_1' <Predicate = (and_ln416_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_1 = select i1 %and_ln416_32, i1 %and_ln779_1, i1 %icmp_ln879_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 63 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_32, %icmp_ln879_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 64 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785_1 = xor i1 %select_ln777_32, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 65 'xor' 'xor_ln785_1' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785_1 = or i1 %tmp_267, %xor_ln785_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 66 'or' 'or_ln785_1' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.33ns)   --->   "%xor_ln785_33 = xor i1 %tmp_263, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 67 'xor' 'xor_ln785_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 68 'and' 'and_ln785_1' <Predicate = (or_ln340_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_267, %select_ln416_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 69 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 70 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln786_1 = xor i1 %or_ln786_1, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 71 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_263, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 72 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.41ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_5, %and_ln785_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 73 'or' 'or_ln340_1' <Predicate = (or_ln340_34)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%or_ln340_35 = or i1 %and_ln786_1, %xor_ln785_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 74 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%or_ln340_34 = or i1 %or_ln340_35, %and_ln781_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 75 'or' 'or_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i7 63, i7 %add_ln415_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 76 'select' 'select_ln340_1' <Predicate = (or_ln340_34)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%select_ln388_1 = select i1 %and_ln786_5, i7 -64, i7 %add_ln415_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 77 'select' 'select_ln388_1' <Predicate = (!or_ln340_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_34, i7 %select_ln340_1, i7 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 78 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 79 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_2_V_read_4, i32 5, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 80 'partselect' 'trunc_ln708_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 81 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 4)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 82 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln415_65 = zext i1 %tmp_271 to i7" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 83 'zext' 'zext_ln415_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.20ns)   --->   "%add_ln415_33 = add i7 %zext_ln415_65, %trunc_ln708_31" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 84 'add' 'add_ln415_33' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_33, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 85 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_33)   --->   "%xor_ln416_63 = xor i1 %tmp_272, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 86 'xor' 'xor_ln416_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_33 = and i1 %tmp_270, %xor_ln416_63" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 87 'and' 'and_ln416_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_33, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 88 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_15_2 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_2_V_read_4, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 89 'partselect' 'p_Result_15_2' <Predicate = (and_ln416_33)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.72ns)   --->   "%icmp_ln879_35 = icmp eq i3 %p_Result_15_2, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 90 'icmp' 'icmp_ln879_35' <Predicate = (and_ln416_33)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_16_2 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_2_V_read_4, i32 12, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 91 'partselect' 'p_Result_16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.90ns)   --->   "%icmp_ln879_36 = icmp eq i4 %p_Result_16_2, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 92 'icmp' 'icmp_ln879_36' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.90ns)   --->   "%icmp_ln768_33 = icmp eq i4 %p_Result_16_2, 0" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 93 'icmp' 'icmp_ln768_33' <Predicate = (or_ln340_36 & !and_ln416_33)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_36, i1 %icmp_ln768_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 94 'select' 'select_ln777_33' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 12)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 95 'bitselect' 'tmp_274' <Predicate = (and_ln416_33)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_274, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 96 'xor' 'xor_ln779_2' <Predicate = (and_ln416_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_35, %xor_ln779_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 97 'and' 'and_ln779_2' <Predicate = (and_ln416_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_2 = select i1 %and_ln416_33, i1 %and_ln779_2, i1 %icmp_ln879_36" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 98 'select' 'select_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_33, %icmp_ln879_36" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 99 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785_2 = xor i1 %select_ln777_33, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 100 'xor' 'xor_ln785_2' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785_2 = or i1 %tmp_273, %xor_ln785_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 101 'or' 'or_ln785_2' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.33ns)   --->   "%xor_ln785_34 = xor i1 %tmp_269, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 102 'xor' 'xor_ln785_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 103 'and' 'and_ln785_2' <Predicate = (or_ln340_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_273, %select_ln416_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 104 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 105 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln786_2 = xor i1 %or_ln786_2, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 106 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_269, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 107 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.41ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %and_ln786_6, %and_ln785_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 108 'or' 'or_ln340_2' <Predicate = (or_ln340_36)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%or_ln340_37 = or i1 %and_ln786_2, %xor_ln785_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 109 'or' 'or_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%or_ln340_36 = or i1 %or_ln340_37, %and_ln781_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 110 'or' 'or_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i7 63, i7 %add_ln415_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 111 'select' 'select_ln340_2' <Predicate = (or_ln340_36)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_34)   --->   "%select_ln388_2 = select i1 %and_ln786_6, i7 -64, i7 %add_ln415_33" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 112 'select' 'select_ln388_2' <Predicate = (!or_ln340_36)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_34 = select i1 %or_ln340_36, i7 %select_ln340_2, i7 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 113 'select' 'select_ln340_34' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 114 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_3_V_read_4, i32 5, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 115 'partselect' 'trunc_ln708_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 11)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 116 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 4)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 117 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln415_66 = zext i1 %tmp_277 to i7" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 118 'zext' 'zext_ln415_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.20ns)   --->   "%add_ln415_34 = add i7 %zext_ln415_66, %trunc_ln708_32" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 119 'add' 'add_ln415_34' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_34, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 120 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_34)   --->   "%xor_ln416_64 = xor i1 %tmp_278, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 121 'xor' 'xor_ln416_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_34 = and i1 %tmp_276, %xor_ln416_64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 122 'and' 'and_ln416_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_34, i32 6)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 123 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_15_3 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %data_3_V_read_4, i32 13, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 124 'partselect' 'p_Result_15_3' <Predicate = (and_ln416_34)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.72ns)   --->   "%icmp_ln879_37 = icmp eq i3 %p_Result_15_3, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 125 'icmp' 'icmp_ln879_37' <Predicate = (and_ln416_34)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_16_3 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %data_3_V_read_4, i32 12, i32 15)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 126 'partselect' 'p_Result_16_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.90ns)   --->   "%icmp_ln879_38 = icmp eq i4 %p_Result_16_3, -1" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 127 'icmp' 'icmp_ln879_38' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.90ns)   --->   "%icmp_ln768_34 = icmp eq i4 %p_Result_16_3, 0" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 128 'icmp' 'icmp_ln768_34' <Predicate = (or_ln340_38 & !and_ln416_34)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_38, i1 %icmp_ln768_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 129 'select' 'select_ln777_34' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 12)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 130 'bitselect' 'tmp_280' <Predicate = (and_ln416_34)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_3 = xor i1 %tmp_280, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 131 'xor' 'xor_ln779_3' <Predicate = (and_ln416_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_37, %xor_ln779_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 132 'and' 'and_ln779_3' <Predicate = (and_ln416_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_3 = select i1 %and_ln416_34, i1 %and_ln779_3, i1 %icmp_ln879_38" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 133 'select' 'select_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_34, %icmp_ln879_38" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 134 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_3 = xor i1 %select_ln777_34, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 135 'xor' 'xor_ln785_3' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_3 = or i1 %tmp_279, %xor_ln785_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 136 'or' 'or_ln785_3' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.33ns)   --->   "%xor_ln785_35 = xor i1 %tmp_275, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 137 'xor' 'xor_ln785_35' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_35" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 138 'and' 'and_ln785_3' <Predicate = (or_ln340_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.41ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_279, %select_ln416_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 139 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 140 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln786_3 = xor i1 %or_ln786_3, true" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 141 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_275, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 142 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.41ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %and_ln786_7, %and_ln785_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 143 'or' 'or_ln340_3' <Predicate = (or_ln340_38)> <Delay = 0.41> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%or_ln340_39 = or i1 %and_ln786_3, %xor_ln785_35" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 144 'or' 'or_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%or_ln340_38 = or i1 %or_ln340_39, %and_ln781_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 145 'or' 'or_ln340_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_3, i7 63, i7 %add_ln415_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 146 'select' 'select_ln340_3' <Predicate = (or_ln340_38)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_35)   --->   "%select_ln388_3 = select i1 %and_ln786_7, i7 -64, i7 %add_ln415_34" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 147 'select' 'select_ln388_3' <Predicate = (!or_ln340_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln340_35 = select i1 %or_ln340_38, i7 %select_ln340_3, i7 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 148 'select' 'select_ln340_35' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i7, i7, i7, i7 } undef, i7 %select_ln340_32, 0" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 149 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i7, i7, i7, i7 } %mrv, i7 %select_ln340_33, 1" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 150 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i7, i7, i7, i7 } %mrv_1, i7 %select_ln340_34, 2" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 151 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i7, i7, i7, i7 } %mrv_2, i7 %select_ln340_35, 3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 152 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "ret { i7, i7, i7, i7 } %mrv_3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 153 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.5ns, clock uncertainty: 1.56ns.

 <State 1>: 3.43ns
The critical path consists of the following:
	wire read on port 'data_3_V_read' (firmware/nnet_utils/nnet_activation.h:49) [5]  (0 ns)
	'add' operation ('add_ln415_34', firmware/nnet_utils/nnet_activation.h:59) [122]  (1.2 ns)
	'xor' operation ('xor_ln416_64', firmware/nnet_utils/nnet_activation.h:59) [124]  (0 ns)
	'and' operation ('and_ln416_34', firmware/nnet_utils/nnet_activation.h:59) [125]  (0.337 ns)
	'select' operation ('select_ln416_3', firmware/nnet_utils/nnet_activation.h:59) [136]  (0 ns)
	'and' operation ('and_ln786_3', firmware/nnet_utils/nnet_activation.h:59) [142]  (0.418 ns)
	'or' operation ('or_ln786_3', firmware/nnet_utils/nnet_activation.h:59) [143]  (0 ns)
	'xor' operation ('xor_ln786_3', firmware/nnet_utils/nnet_activation.h:59) [144]  (0 ns)
	'and' operation ('and_ln786_7', firmware/nnet_utils/nnet_activation.h:59) [145]  (0.337 ns)
	'or' operation ('or_ln340_3', firmware/nnet_utils/nnet_activation.h:59) [146]  (0.418 ns)
	'select' operation ('select_ln340_3', firmware/nnet_utils/nnet_activation.h:59) [149]  (0.358 ns)
	'select' operation ('res[3].V', firmware/nnet_utils/nnet_activation.h:59) [151]  (0.358 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
