

================================================================
== Vitis HLS Report for 'xfMat2AXIvideo_8_0_600_800_1_2_s'
================================================================
* Date:           Tue Jun 24 19:15:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   483002|  20.000 ns|  4.830 ms|    2|  483002|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86  |xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi  |        4|      803|  40.000 ns|  8.030 us|    4|  803|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_row_mat2axi  |        0|   483000|   2 ~ 805|          -|          -|  0 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sof = alloca i32 1"   --->   Operation 6 'alloca' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read_1"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V, void @empty_8"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_dilate_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_out_V_dest_V, i1 %vid_out_V_id_V, i1 %vid_out_V_last_V, i1 %vid_out_V_user_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_keep_V, i8 %vid_out_V_data_V, void @empty_82, i32 1, i32 1, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%sub = add i10 %empty, i10 1023"   --->   Operation 13 'add' 'sub' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%cmp91 = icmp_sgt  i32 %p_read_1, i32 0"   --->   Operation 14 'icmp' 'cmp91' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln197 = store i1 1, i1 %sof" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 15 'store' 'store_ln197' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln197 = store i10 0, i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 16 'store' 'store_ln197' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln197 = br void %loop_col_mat2axi" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 17 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.87>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i10 %i_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 19 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln197 = icmp_slt  i32 %zext_ln197, i32 %p_read_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 20 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 600, i64 0"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i_1, i10 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 22 'add' 'i_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.end28.loopexit, void %loop_col_mat2axi.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 23 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 24 'specloopname' 'specloopname_ln197' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %cmp91, void %for.inc26, void %for.body11.preheader" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:199]   --->   Operation 25 'br' 'br_ln199' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sof_load = load i1 %sof"   --->   Operation 26 'load' 'sof_load' <Predicate = (icmp_ln197 & cmp91)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_131 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_131' <Predicate = (icmp_ln197 & cmp91)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.31ns)   --->   "%call_ln0 = call void @xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi, i1 %sof_load, i10 %empty, i10 %sub, i8 %img_disp8u_dilate_data, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V"   --->   Operation 28 'call' 'call_ln0' <Predicate = (icmp_ln197 & cmp91)> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 29 [1/2] (3.63ns)   --->   "%call_ln0 = call void @xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi, i1 %sof_load, i10 %empty, i10 %sub, i8 %img_disp8u_dilate_data, i8 %vid_out_V_data_V, i1 %vid_out_V_keep_V, i1 %vid_out_V_strb_V, i1 %vid_out_V_user_V, i1 %vid_out_V_last_V, i1 %vid_out_V_id_V, i1 %vid_out_V_dest_V"   --->   Operation 29 'call' 'call_ln0' <Predicate = (cmp91)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %sof"   --->   Operation 30 'store' 'store_ln0' <Predicate = (cmp91)> <Delay = 1.58>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26"   --->   Operation 31 'br' 'br_ln0' <Predicate = (cmp91)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln197 = store i10 %i_2, i10 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 32 'store' 'store_ln197' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln197 = br void %loop_col_mat2axi" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:197]   --->   Operation 33 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_disp8u_dilate_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vid_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01110]
sof                     (alloca             ) [ 01110]
p_read_1                (read               ) [ 00000]
p_read_2                (read               ) [ 00110]
empty                   (trunc              ) [ 00110]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
sub                     (add                ) [ 00110]
cmp91                   (icmp               ) [ 00110]
store_ln197             (store              ) [ 00000]
store_ln197             (store              ) [ 00000]
br_ln197                (br                 ) [ 00000]
i_1                     (load               ) [ 00000]
zext_ln197              (zext               ) [ 00000]
icmp_ln197              (icmp               ) [ 00110]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000]
i_2                     (add                ) [ 00010]
br_ln197                (br                 ) [ 00000]
specloopname_ln197      (specloopname       ) [ 00000]
br_ln199                (br                 ) [ 00000]
sof_load                (load               ) [ 00010]
empty_131               (wait               ) [ 00000]
call_ln0                (call               ) [ 00000]
store_ln0               (store              ) [ 00000]
br_ln0                  (br                 ) [ 00000]
store_ln197             (store              ) [ 00000]
br_ln197                (br                 ) [ 00000]
ret_ln0                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_disp8u_dilate_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_dilate_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vid_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vid_out_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vid_out_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vid_out_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vid_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vid_out_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vid_out_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfMat2AXIvideo<8, 0, 600, 800, 1, 2>_Pipeline_loop_col_mat2axi"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sof_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="1"/>
<pin id="90" dir="0" index="3" bw="10" slack="1"/>
<pin id="91" dir="0" index="4" bw="8" slack="0"/>
<pin id="92" dir="0" index="5" bw="8" slack="0"/>
<pin id="93" dir="0" index="6" bw="1" slack="0"/>
<pin id="94" dir="0" index="7" bw="1" slack="0"/>
<pin id="95" dir="0" index="8" bw="1" slack="0"/>
<pin id="96" dir="0" index="9" bw="1" slack="0"/>
<pin id="97" dir="0" index="10" bw="1" slack="0"/>
<pin id="98" dir="0" index="11" bw="1" slack="0"/>
<pin id="99" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="empty_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sub_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="cmp91_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp91/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln197_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln197_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_1_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="1"/>
<pin id="137" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln197_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln197_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sof_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="2"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln197_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="1"/>
<pin id="164" dir="0" index="1" bw="10" slack="2"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="173" class="1005" name="sof_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_read_2_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="empty_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="1"/>
<pin id="187" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="190" class="1005" name="sub_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="1"/>
<pin id="192" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="195" class="1005" name="cmp91_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp91 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_2_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="100"><net_src comp="62" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="86" pin=9"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="86" pin=10"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="86" pin=11"/></net>

<net id="112"><net_src comp="74" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="74" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="135" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="66" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="176"><net_src comp="70" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="183"><net_src comp="80" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="188"><net_src comp="109" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="193"><net_src comp="113" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="198"><net_src comp="119" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="147" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vid_out_V_data_V | {2 3 }
	Port: vid_out_V_keep_V | {2 3 }
	Port: vid_out_V_strb_V | {2 3 }
	Port: vid_out_V_user_V | {2 3 }
	Port: vid_out_V_last_V | {2 3 }
	Port: vid_out_V_id_V | {2 3 }
	Port: vid_out_V_dest_V | {2 3 }
 - Input state : 
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2> : p_read | {1 }
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2> : p_read1 | {1 }
	Port: xfMat2AXIvideo<8, 0, 600, 800, 1, 2> : img_disp8u_dilate_data | {2 3 }
  - Chain level:
	State 1
		sub : 1
		store_ln197 : 1
		store_ln197 : 1
	State 2
		zext_ln197 : 1
		icmp_ln197 : 2
		i_2 : 1
		br_ln197 : 3
		call_ln0 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|
| Operation|                           Functional Unit                          |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|
|   icmp   |                            cmp91_fu_119                            |    0    |    39   |
|          |                          icmp_ln197_fu_142                         |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|
|   call   | grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86 |    14   |    39   |
|----------|--------------------------------------------------------------------|---------|---------|
|    add   |                             sub_fu_113                             |    0    |    13   |
|          |                             i_2_fu_147                             |    0    |    13   |
|----------|--------------------------------------------------------------------|---------|---------|
|   read   |                         p_read_1_read_fu_74                        |    0    |    0    |
|          |                         p_read_2_read_fu_80                        |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|
|   trunc  |                            empty_fu_109                            |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|
|   zext   |                          zext_ln197_fu_138                         |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|
|   Total  |                                                                    |    14   |   143   |
|----------|--------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  cmp91_reg_195 |    1   |
|  empty_reg_185 |   10   |
|   i_2_reg_202  |   10   |
|    i_reg_166   |   10   |
|p_read_2_reg_180|   32   |
|   sof_reg_173  |    1   |
|   sub_reg_190  |   10   |
+----------------+--------+
|      Total     |   74   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   14   |   143  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   74   |    -   |
+-----------+--------+--------+
|   Total   |   88   |   143  |
+-----------+--------+--------+
