

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Mar 26 18:54:29 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        LABA1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|         7|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    168|    -|
|Register         |        -|    -|     117|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     117|    393|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_329_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln54_2_fu_339_p2     |         +|   0|  0|  13|           4|           2|
    |add_ln54_3_fu_206_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_215_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln56_fu_308_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln57_fu_302_p2       |         +|   0|  0|   7|           4|           4|
    |add_ln60_2_fu_352_p2     |         +|   0|  0|  11|           3|           2|
    |add_ln60_3_fu_291_p2     |         +|   0|  0|  13|           4|           3|
    |sub_ln57_fu_273_p2       |         -|   0|  0|   7|           4|           4|
    |sub_ln60_1_fu_247_p2     |         -|   0|  0|  13|           4|           4|
    |sub_ln60_fu_194_p2       |         -|   0|  0|  13|           4|           4|
    |ap_condition_189         |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_200_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln56_fu_221_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln54_1_fu_253_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln54_2_fu_279_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln54_fu_227_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 152|          50|          43|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  14|          3|    4|         12|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |b_address0                            |  14|          3|    4|         12|
    |i_fu_64                               |   9|          2|    2|          4|
    |indvar_flatten_fu_68                  |   9|          2|    4|          8|
    |j_fu_60                               |   9|          2|    2|          4|
    |reg_151                               |   9|          2|    8|         16|
    |reg_156                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 168|         37|   47|        103|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln57_reg_464                  |   4|   0|    4|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_load_reg_509                    |   8|   0|    8|          0|
    |i_fu_64                           |   2|   0|    2|          0|
    |icmp_ln54_reg_442                 |   1|   0|    1|          0|
    |icmp_ln54_reg_442_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_68              |   4|   0|    4|          0|
    |j_fu_60                           |   2|   0|    2|          0|
    |reg_151                           |   8|   0|    8|          0|
    |reg_156                           |   8|   0|    8|          0|
    |select_ln54_2_reg_452             |   4|   0|    4|          0|
    |select_ln54_reg_446               |   2|   0|    2|          0|
    |add_ln57_reg_464                  |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 117|  32|   57|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0         |  out|    4|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_q0               |   in|    8|   ap_memory|             a|         array|
|a_address1         |  out|    4|   ap_memory|             a|         array|
|a_ce1              |  out|    1|   ap_memory|             a|         array|
|a_q1               |   in|    8|   ap_memory|             a|         array|
|b_address0         |  out|    4|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|    8|   ap_memory|             b|         array|
|b_address1         |  out|    4|   ap_memory|             b|         array|
|b_ce1              |  out|    1|   ap_memory|             b|         array|
|b_q1               |   in|    8|   ap_memory|             b|         array|
|res_address0       |  out|    4|   ap_memory|           res|         array|
|res_ce0            |  out|    1|   ap_memory|           res|         array|
|res_we0            |  out|    1|   ap_memory|           res|         array|
|res_d0             |  out|   16|   ap_memory|           res|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 0, i4 %indvar_flatten" [matrixmul.cpp:54]   --->   Operation 20 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 0, i2 %i" [matrixmul.cpp:54]   --->   Operation 21 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 0, i2 %j" [matrixmul.cpp:54]   --->   Operation 22 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln54 = br void" [matrixmul.cpp:54]   --->   Operation 23 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [matrixmul.cpp:54]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [matrixmul.cpp:54]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %i_1" [matrixmul.cpp:60]   --->   Operation 26 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [matrixmul.cpp:60]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%sub_ln60 = sub i4 %tmp, i4 %zext_ln60" [matrixmul.cpp:60]   --->   Operation 28 'sub' 'sub_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln54 = icmp_eq  i4 %indvar_flatten_load, i4 9" [matrixmul.cpp:54]   --->   Operation 30 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln54_3 = add i4 %indvar_flatten_load, i4 1" [matrixmul.cpp:54]   --->   Operation 31 'add' 'add_ln54_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split4, void" [matrixmul.cpp:54]   --->   Operation 32 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [matrixmul.cpp:56]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.56ns)   --->   "%add_ln54 = add i2 %i_1, i2 1" [matrixmul.cpp:54]   --->   Operation 34 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_load, i2 3" [matrixmul.cpp:56]   --->   Operation 35 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%select_ln54 = select i1 %icmp_ln56, i2 0, i2 %j_load" [matrixmul.cpp:54]   --->   Operation 36 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i2 %add_ln54" [matrixmul.cpp:60]   --->   Operation 37 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln54, i2 0" [matrixmul.cpp:60]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%sub_ln60_1 = sub i4 %tmp_1, i4 %zext_ln60_1" [matrixmul.cpp:60]   --->   Operation 39 'sub' 'sub_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%select_ln54_1 = select i1 %icmp_ln56, i2 %add_ln54, i2 %i_1" [matrixmul.cpp:54]   --->   Operation 40 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %select_ln54_1" [matrixmul.cpp:57]   --->   Operation 41 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln54_1, i2 0" [matrixmul.cpp:57]   --->   Operation 42 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln57 = sub i4 %p_shl3_cast, i4 %zext_ln57" [matrixmul.cpp:57]   --->   Operation 43 'sub' 'sub_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln54_2 = select i1 %icmp_ln56, i4 %sub_ln60_1, i4 %sub_ln60" [matrixmul.cpp:54]   --->   Operation 44 'select' 'select_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i2 %select_ln54" [matrixmul.cpp:60]   --->   Operation 45 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln60_3 = add i4 %zext_ln60_5, i4 6" [matrixmul.cpp:60]   --->   Operation 46 'add' 'add_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i4 %add_ln60_3" [matrixmul.cpp:60]   --->   Operation 47 'zext' 'zext_ln60_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln60_8" [matrixmul.cpp:60]   --->   Operation 48 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln57 = add i4 %sub_ln57, i4 %zext_ln60_5" [matrixmul.cpp:57]   --->   Operation 49 'add' 'add_ln57' <Predicate = (!icmp_ln54)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [matrixmul.cpp:60]   --->   Operation 50 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 51 [1/1] (1.56ns)   --->   "%add_ln56 = add i2 %select_ln54, i2 1" [matrixmul.cpp:56]   --->   Operation 51 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln54 = store i4 %add_ln54_3, i4 %indvar_flatten" [matrixmul.cpp:54]   --->   Operation 52 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln54 = store i2 %select_ln54_1, i2 %i" [matrixmul.cpp:54]   --->   Operation 53 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [matrixmul.cpp:56]   --->   Operation 54 'store' 'store_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln54_1 = add i4 %select_ln54_2, i4 1" [matrixmul.cpp:54]   --->   Operation 55 'add' 'add_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i4 %add_ln54_1" [matrixmul.cpp:60]   --->   Operation 56 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %zext_ln60_3" [matrixmul.cpp:60]   --->   Operation 57 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [matrixmul.cpp:54]   --->   Operation 58 'load' 'a_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln54_2 = add i4 %select_ln54_2, i4 2" [matrixmul.cpp:54]   --->   Operation 59 'add' 'add_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i4 %add_ln54_2" [matrixmul.cpp:60]   --->   Operation 60 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %zext_ln60_4" [matrixmul.cpp:60]   --->   Operation 61 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [matrixmul.cpp:54]   --->   Operation 62 'load' 'a_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i2 %select_ln54" [matrixmul.cpp:60]   --->   Operation 63 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.65ns)   --->   "%add_ln60_2 = add i3 %zext_ln60_6, i3 3" [matrixmul.cpp:60]   --->   Operation 64 'add' 'add_ln60_2' <Predicate = (!icmp_ln54)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i3 %add_ln60_2" [matrixmul.cpp:60]   --->   Operation 65 'zext' 'zext_ln60_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln60_7" [matrixmul.cpp:60]   --->   Operation 66 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [matrixmul.cpp:60]   --->   Operation 67 'load' 'b_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [matrixmul.cpp:60]   --->   Operation 68 'load' 'b_load_2' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i4 %select_ln54_2" [matrixmul.cpp:60]   --->   Operation 69 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln60_2" [matrixmul.cpp:60]   --->   Operation 70 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:54]   --->   Operation 71 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [matrixmul.cpp:54]   --->   Operation 72 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [matrixmul.cpp:54]   --->   Operation 73 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i8 %a_load_2" [matrixmul.cpp:54]   --->   Operation 74 'sext' 'sext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %select_ln54" [matrixmul.cpp:54]   --->   Operation 75 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %j_cast" [matrixmul.cpp:60]   --->   Operation 76 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:60]   --->   Operation 77 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [matrixmul.cpp:60]   --->   Operation 78 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %b_load_2" [matrixmul.cpp:60]   --->   Operation 79 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [3/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2" [matrixmul.cpp:60]   --->   Operation 80 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 81 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:54]   --->   Operation 81 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i8 %a_load_1" [matrixmul.cpp:54]   --->   Operation 82 'sext' 'sext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:60]   --->   Operation 83 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %b_load_1" [matrixmul.cpp:60]   --->   Operation 84 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1" [matrixmul.cpp:60]   --->   Operation 85 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2" [matrixmul.cpp:60]   --->   Operation 86 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i8 %a_load" [matrixmul.cpp:54]   --->   Operation 87 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %b_load" [matrixmul.cpp:60]   --->   Operation 88 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (4.17ns)   --->   "%mul_ln60 = mul i16 %sext_ln60, i16 %sext_ln54" [matrixmul.cpp:60]   --->   Operation 89 'mul' 'mul_ln60' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1" [matrixmul.cpp:60]   --->   Operation 90 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_2, i16 %sext_ln54_2" [matrixmul.cpp:60]   --->   Operation 91 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [matrixmul.cpp:60]   --->   Operation 92 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [matrixmul.cpp:65]   --->   Operation 105 'ret' 'ret_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_1, i16 %sext_ln54_1" [matrixmul.cpp:60]   --->   Operation 93 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [matrixmul.cpp:60]   --->   Operation 94 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [matrixmul.cpp:60]   --->   Operation 95 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 97 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 98 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i4 %add_ln57" [matrixmul.cpp:57]   --->   Operation 99 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln57_1" [matrixmul.cpp:57]   --->   Operation 100 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:56]   --->   Operation 101 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [matrixmul.cpp:60]   --->   Operation 102 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %add_ln60_1, i4 %res_addr" [matrixmul.cpp:60]   --->   Operation 103 'store' 'store_ln60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 01000000]
i                   (alloca           ) [ 01000000]
indvar_flatten      (alloca           ) [ 01000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln54          (store            ) [ 00000000]
br_ln54             (br               ) [ 00000000]
i_1                 (load             ) [ 00000000]
indvar_flatten_load (load             ) [ 00000000]
zext_ln60           (zext             ) [ 00000000]
tmp                 (bitconcatenate   ) [ 00000000]
sub_ln60            (sub              ) [ 00000000]
specpipeline_ln0    (specpipeline     ) [ 00000000]
icmp_ln54           (icmp             ) [ 01111100]
add_ln54_3          (add              ) [ 00000000]
br_ln54             (br               ) [ 00000000]
j_load              (load             ) [ 00000000]
add_ln54            (add              ) [ 00000000]
icmp_ln56           (icmp             ) [ 00000000]
select_ln54         (select           ) [ 01110000]
zext_ln60_1         (zext             ) [ 00000000]
tmp_1               (bitconcatenate   ) [ 00000000]
sub_ln60_1          (sub              ) [ 00000000]
select_ln54_1       (select           ) [ 00000000]
zext_ln57           (zext             ) [ 00000000]
p_shl3_cast         (bitconcatenate   ) [ 00000000]
sub_ln57            (sub              ) [ 00000000]
select_ln54_2       (select           ) [ 01110000]
zext_ln60_5         (zext             ) [ 00000000]
add_ln60_3          (add              ) [ 00000000]
zext_ln60_8         (zext             ) [ 00000000]
b_addr_2            (getelementptr    ) [ 00100000]
add_ln57            (add              ) [ 01111111]
add_ln56            (add              ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln54          (store            ) [ 00000000]
store_ln56          (store            ) [ 00000000]
add_ln54_1          (add              ) [ 00000000]
zext_ln60_3         (zext             ) [ 00000000]
a_addr_1            (getelementptr    ) [ 01010000]
add_ln54_2          (add              ) [ 00000000]
zext_ln60_4         (zext             ) [ 00000000]
a_addr_2            (getelementptr    ) [ 01010000]
zext_ln60_6         (zext             ) [ 00000000]
add_ln60_2          (add              ) [ 00000000]
zext_ln60_7         (zext             ) [ 00000000]
b_addr_1            (getelementptr    ) [ 01010000]
b_load_2            (load             ) [ 01010000]
zext_ln60_2         (zext             ) [ 00000000]
a_addr              (getelementptr    ) [ 00101000]
a_load_1            (load             ) [ 00101000]
a_load_2            (load             ) [ 00000000]
sext_ln54_2         (sext             ) [ 01101100]
j_cast              (zext             ) [ 00000000]
b_addr              (getelementptr    ) [ 00101000]
b_load_1            (load             ) [ 00101000]
sext_ln60_2         (sext             ) [ 01101100]
a_load              (load             ) [ 01000100]
sext_ln54_1         (sext             ) [ 01100110]
b_load              (load             ) [ 01000100]
sext_ln60_1         (sext             ) [ 01100110]
sext_ln54           (sext             ) [ 00000000]
sext_ln60           (sext             ) [ 00000000]
mul_ln60            (mul              ) [ 00100010]
mul_ln60_2          (mul              ) [ 00100010]
mul_ln60_1          (mul              ) [ 01000001]
add_ln60            (add              ) [ 01000001]
specloopname_ln0    (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
specpipeline_ln0    (specpipeline     ) [ 00000000]
zext_ln57_1         (zext             ) [ 00000000]
res_addr            (getelementptr    ) [ 00000000]
specloopname_ln56   (specloopname     ) [ 00000000]
add_ln60_1          (add              ) [ 00000000]
store_ln60          (store            ) [ 00000000]
br_ln0              (br               ) [ 00000000]
ret_ln65            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_addr_2_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="1"/>
<pin id="87" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_2/1 b_load_1/2 b_load/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="a_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
<pin id="104" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/2 a_load_2/2 a_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="a_addr_2_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="res_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln60_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/7 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 b_load_1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 a_load "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln54_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln54_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln54_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln60_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln60_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="0"/>
<pin id="197" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln54_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln54_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln54_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln56_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln54_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln60_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln60_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="2" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln54_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="2" slack="0"/>
<pin id="256" dir="0" index="2" bw="2" slack="0"/>
<pin id="257" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln57_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl3_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub_ln57_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln57/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln54_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_2/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln60_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_5/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln60_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_3/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln60_8_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_8/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln57_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="2" slack="0"/>
<pin id="305" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln56_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln54_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln54_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln56_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="2" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln54_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="1"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln60_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln54_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln60_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_4/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln60_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_6/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln60_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln60_7_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_7/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln60_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="2"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln54_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="j_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="2"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln60_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln54_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln60_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln54_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln60_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mul_ln60_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln57_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="6"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/7 "/>
</bind>
</comp>

<comp id="404" class="1007" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="16" slack="0"/>
<pin id="408" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/3 add_ln60/5 "/>
</bind>
</comp>

<comp id="412" class="1007" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="0" index="2" bw="16" slack="0"/>
<pin id="416" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/4 add_ln60_1/6 "/>
</bind>
</comp>

<comp id="421" class="1005" name="j_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="428" class="1005" name="i_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="435" class="1005" name="indvar_flatten_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="442" class="1005" name="icmp_ln54_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="446" class="1005" name="select_ln54_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="1"/>
<pin id="448" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="452" class="1005" name="select_ln54_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="1"/>
<pin id="454" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54_2 "/>
</bind>
</comp>

<comp id="459" class="1005" name="b_addr_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="add_ln57_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="6"/>
<pin id="466" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="469" class="1005" name="a_addr_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="a_addr_2_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="b_addr_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="a_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="sext_ln54_2_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="1"/>
<pin id="491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="b_addr_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="499" class="1005" name="sext_ln60_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="1"/>
<pin id="501" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="sext_ln54_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="1"/>
<pin id="506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln54_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="b_load_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="514" class="1005" name="sext_ln60_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="mul_ln60_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="1"/>
<pin id="521" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60 "/>
</bind>
</comp>

<comp id="524" class="1005" name="add_ln60_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="1"/>
<pin id="526" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="89" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="79" pin="7"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="79" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="96" pin="7"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="96" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="176" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="182" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="179" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="179" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="176" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="212" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="215" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="215" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="235" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="221" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="215" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="176" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="253" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="221" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="247" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="194" pin="2"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="227" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="306"><net_src comp="273" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="287" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="227" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="206" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="253" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="308" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="370"><net_src comp="96" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="378"><net_src comp="151" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="156" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="151" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="156" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="387" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="409"><net_src comp="375" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="367" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="394" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="383" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="379" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="404" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="424"><net_src comp="60" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="431"><net_src comp="64" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="438"><net_src comp="68" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="445"><net_src comp="200" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="227" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="455"><net_src comp="279" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="462"><net_src comp="72" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="467"><net_src comp="302" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="472"><net_src comp="89" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="477"><net_src comp="106" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="482"><net_src comp="114" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="487"><net_src comp="122" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="492"><net_src comp="367" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="497"><net_src comp="130" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="502"><net_src comp="375" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="507"><net_src comp="379" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="512"><net_src comp="79" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="517"><net_src comp="383" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="522"><net_src comp="394" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="527"><net_src comp="404" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="412" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 }
 - Input state : 
	Port: matrixmul : a | {2 3 4 }
	Port: matrixmul : b | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln54 : 1
		store_ln54 : 1
		i_1 : 1
		indvar_flatten_load : 1
		zext_ln60 : 2
		tmp : 2
		sub_ln60 : 3
		icmp_ln54 : 2
		add_ln54_3 : 2
		br_ln54 : 3
		j_load : 1
		add_ln54 : 2
		icmp_ln56 : 2
		select_ln54 : 3
		zext_ln60_1 : 3
		tmp_1 : 3
		sub_ln60_1 : 4
		select_ln54_1 : 3
		zext_ln57 : 4
		p_shl3_cast : 4
		sub_ln57 : 5
		select_ln54_2 : 5
		zext_ln60_5 : 4
		add_ln60_3 : 5
		zext_ln60_8 : 6
		b_addr_2 : 7
		add_ln57 : 6
		b_load_2 : 8
		add_ln56 : 4
		store_ln54 : 3
		store_ln54 : 4
		store_ln56 : 5
	State 2
		zext_ln60_3 : 1
		a_addr_1 : 2
		a_load_1 : 3
		zext_ln60_4 : 1
		a_addr_2 : 2
		a_load_2 : 3
		add_ln60_2 : 1
		zext_ln60_7 : 2
		b_addr_1 : 3
		b_load_1 : 4
	State 3
		a_addr : 1
		a_load : 2
		sext_ln54_2 : 1
		b_addr : 1
		b_load : 2
		mul_ln60_2 : 2
	State 4
		mul_ln60_1 : 1
	State 5
		mul_ln60 : 1
		add_ln60 : 2
	State 6
		add_ln60_1 : 1
	State 7
		res_addr : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln54_3_fu_206  |    0    |    0    |    13   |
|          |    add_ln54_fu_215   |    0    |    0    |    10   |
|          |   add_ln60_3_fu_291  |    0    |    0    |    13   |
|    add   |    add_ln57_fu_302   |    0    |    0    |    7    |
|          |    add_ln56_fu_308   |    0    |    0    |    10   |
|          |   add_ln54_1_fu_329  |    0    |    0    |    13   |
|          |   add_ln54_2_fu_339  |    0    |    0    |    13   |
|          |   add_ln60_2_fu_352  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln60_fu_394   |    0    |    0    |    41   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln60_fu_194   |    0    |    0    |    13   |
|    sub   |   sub_ln60_1_fu_247  |    0    |    0    |    13   |
|          |    sub_ln57_fu_273   |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln54_fu_200   |    0    |    0    |    9    |
|          |   icmp_ln56_fu_221   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln54_fu_227  |    0    |    0    |    2    |
|  select  | select_ln54_1_fu_253 |    0    |    0    |    2    |
|          | select_ln54_2_fu_279 |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_404      |    1    |    0    |    0    |
|          |      grp_fu_412      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln60_fu_182   |    0    |    0    |    0    |
|          |  zext_ln60_1_fu_235  |    0    |    0    |    0    |
|          |   zext_ln57_fu_261   |    0    |    0    |    0    |
|          |  zext_ln60_5_fu_287  |    0    |    0    |    0    |
|          |  zext_ln60_8_fu_297  |    0    |    0    |    0    |
|   zext   |  zext_ln60_3_fu_334  |    0    |    0    |    0    |
|          |  zext_ln60_4_fu_344  |    0    |    0    |    0    |
|          |  zext_ln60_6_fu_349  |    0    |    0    |    0    |
|          |  zext_ln60_7_fu_358  |    0    |    0    |    0    |
|          |  zext_ln60_2_fu_363  |    0    |    0    |    0    |
|          |     j_cast_fu_371    |    0    |    0    |    0    |
|          |  zext_ln57_1_fu_400  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_186      |    0    |    0    |    0    |
|bitconcatenate|     tmp_1_fu_239     |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_265  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln54_2_fu_367  |    0    |    0    |    0    |
|          |  sext_ln60_2_fu_375  |    0    |    0    |    0    |
|   sext   |  sext_ln54_1_fu_379  |    0    |    0    |    0    |
|          |  sext_ln60_1_fu_383  |    0    |    0    |    0    |
|          |   sext_ln54_fu_387   |    0    |    0    |    0    |
|          |   sext_ln60_fu_391   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   189   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_469   |    4   |
|   a_addr_2_reg_474   |    4   |
|    a_addr_reg_484    |    4   |
|   add_ln57_reg_464   |    4   |
|   add_ln60_reg_524   |   16   |
|   b_addr_1_reg_479   |    4   |
|   b_addr_2_reg_459   |    4   |
|    b_addr_reg_494    |    4   |
|    b_load_reg_509    |    8   |
|       i_reg_428      |    2   |
|   icmp_ln54_reg_442  |    1   |
|indvar_flatten_reg_435|    4   |
|       j_reg_421      |    2   |
|   mul_ln60_reg_519   |   16   |
|        reg_151       |    8   |
|        reg_156       |    8   |
| select_ln54_2_reg_452|    4   |
|  select_ln54_reg_446 |    2   |
|  sext_ln54_1_reg_504 |   16   |
|  sext_ln54_2_reg_489 |   16   |
|  sext_ln60_1_reg_514 |   16   |
|  sext_ln60_2_reg_499 |   16   |
+----------------------+--------+
|         Total        |   163  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_96 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
|      reg_151     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_156     |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_404    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_404    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_412    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_412    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  || 16.5958 ||   122   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   122  |
|  Register |    -   |    -   |   163  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   16   |   163  |   311  |
+-----------+--------+--------+--------+--------+
