<profile>

<section name = "Vitis HLS Report for 'needwun'" level="0">
<item name = "Date">Sat Oct  4 21:45:14 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.199 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_needwun_Pipeline_init_row_fu_123">needwun_Pipeline_init_row, 131, 131, 1.310 us, 1.310 us, 131, 131, no</column>
<column name="grp_needwun_Pipeline_init_col_fu_129">needwun_Pipeline_init_col, 348, 348, 3.480 us, 3.480 us, 348, 348, no</column>
<column name="grp_needwun_Pipeline_trace_fu_137">needwun_Pipeline_trace, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_needwun_Pipeline_fill_in_fu_154">needwun_Pipeline_fill_in, 676, 676, 6.760 us, 6.760 us, 676, 676, no</column>
<column name="grp_needwun_Pipeline_fill_in1_fu_173">needwun_Pipeline_fill_in1, 677, 677, 6.770 us, 6.770 us, 677, 677, no</column>
<column name="grp_needwun_Pipeline_pad_a_fu_192">needwun_Pipeline_pad_a, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_needwun_Pipeline_pad_b_fu_199">needwun_Pipeline_pad_b, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- fill_out">86912, 86912, 1358, -, -, 64, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 115, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 40, 33404, 33004, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 572, -</column>
<column name="Register">-, -, 135, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 5, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_needwun_Pipeline_fill_in_fu_154">needwun_Pipeline_fill_in, 0, 11, 4837, 5920, 0</column>
<column name="grp_needwun_Pipeline_fill_in1_fu_173">needwun_Pipeline_fill_in1, 0, 11, 5927, 6751, 0</column>
<column name="grp_needwun_Pipeline_init_col_fu_129">needwun_Pipeline_init_col, 0, 14, 19890, 17309, 0</column>
<column name="grp_needwun_Pipeline_init_row_fu_123">needwun_Pipeline_init_row, 0, 0, 27, 79, 0</column>
<column name="grp_needwun_Pipeline_pad_a_fu_192">needwun_Pipeline_pad_a, 0, 0, 34, 111, 0</column>
<column name="grp_needwun_Pipeline_pad_b_fu_199">needwun_Pipeline_pad_b, 0, 0, 34, 111, 0</column>
<column name="grp_needwun_Pipeline_trace_fu_137">needwun_Pipeline_trace, 0, 4, 2655, 2723, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln30_fu_241_p2">+, 0, 0, 15, 8, 2</column>
<column name="empty_31_fu_258_p2">+, 0, 0, 14, 7, 2</column>
<column name="empty_32_fu_296_p2">+, 0, 0, 22, 15, 15</column>
<column name="empty_33_fu_307_p2">+, 0, 0, 22, 15, 8</column>
<column name="p_cast8_fu_230_p2">+, 0, 0, 14, 6, 2</column>
<column name="icmp_ln30_fu_220_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln85_fu_328_p2">icmp, 0, 0, 15, 24, 1</column>
<column name="ap_block_state12_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="M_0_address0">21, 5, 13, 65</column>
<column name="M_0_address1">17, 4, 13, 52</column>
<column name="M_0_ce0">21, 5, 1, 5</column>
<column name="M_0_ce1">17, 4, 1, 4</column>
<column name="M_0_d0">21, 5, 64, 320</column>
<column name="M_0_we0">21, 5, 1, 5</column>
<column name="M_1_address0">17, 4, 13, 52</column>
<column name="M_1_address1">13, 3, 13, 39</column>
<column name="M_1_ce0">17, 4, 1, 4</column>
<column name="M_1_ce1">13, 3, 1, 3</column>
<column name="M_1_d0">17, 4, 64, 256</column>
<column name="M_1_we0">17, 4, 1, 4</column>
<column name="SEQA_0_address0">17, 4, 5, 20</column>
<column name="SEQA_0_ce0">17, 4, 1, 4</column>
<column name="SEQA_1_address0">17, 4, 5, 20</column>
<column name="SEQA_1_ce0">17, 4, 1, 4</column>
<column name="SEQB_address0">17, 4, 6, 24</column>
<column name="SEQB_ce0">13, 3, 1, 3</column>
<column name="alignedA_address0">13, 3, 8, 24</column>
<column name="alignedA_ce0">13, 3, 1, 3</column>
<column name="alignedA_ce1">9, 2, 1, 2</column>
<column name="alignedA_d0">13, 3, 8, 24</column>
<column name="alignedA_we0">13, 3, 1, 3</column>
<column name="alignedA_we1">9, 2, 1, 2</column>
<column name="alignedB_address0">13, 3, 8, 24</column>
<column name="alignedB_ce0">13, 3, 1, 3</column>
<column name="alignedB_ce1">9, 2, 1, 2</column>
<column name="alignedB_d0">13, 3, 8, 24</column>
<column name="alignedB_we0">13, 3, 1, 3</column>
<column name="alignedB_we1">9, 2, 1, 2</column>
<column name="ap_NS_fsm">53, 13, 1, 13</column>
<column name="b_idx_fu_94">9, 2, 8, 16</column>
<column name="ptr_address0">17, 4, 14, 56</column>
<column name="ptr_ce0">17, 4, 1, 4</column>
<column name="ptr_d0">13, 3, 16, 48</column>
<column name="ptr_we0">13, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="b_idx_4_reg_347">8, 0, 8, 0</column>
<column name="b_idx_fu_94">8, 0, 8, 0</column>
<column name="b_str_idx_loc_fu_98">32, 0, 32, 0</column>
<column name="empty_32_reg_379">15, 0, 15, 0</column>
<column name="empty_33_reg_391">15, 0, 15, 0</column>
<column name="grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_needwun_Pipeline_init_col_fu_129_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_needwun_Pipeline_init_row_fu_123_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_needwun_Pipeline_trace_fu_137_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln85_reg_399">1, 0, 1, 0</column>
<column name="reg_206">16, 0, 16, 0</column>
<column name="tmp_21_reg_374">14, 0, 14, 0</column>
<column name="tmp_s_reg_368">1, 0, 4, 3</column>
<column name="trunc_ln30_1_reg_358">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, needwun, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, needwun, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, needwun, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, needwun, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, needwun, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, needwun, return value</column>
<column name="SEQA_0_address0">out, 5, ap_memory, SEQA_0, array</column>
<column name="SEQA_0_ce0">out, 1, ap_memory, SEQA_0, array</column>
<column name="SEQA_0_q0">in, 16, ap_memory, SEQA_0, array</column>
<column name="SEQA_1_address0">out, 5, ap_memory, SEQA_1, array</column>
<column name="SEQA_1_ce0">out, 1, ap_memory, SEQA_1, array</column>
<column name="SEQA_1_q0">in, 16, ap_memory, SEQA_1, array</column>
<column name="SEQB_address0">out, 6, ap_memory, SEQB, array</column>
<column name="SEQB_ce0">out, 1, ap_memory, SEQB, array</column>
<column name="SEQB_q0">in, 16, ap_memory, SEQB, array</column>
<column name="alignedA_address0">out, 8, ap_memory, alignedA, array</column>
<column name="alignedA_ce0">out, 1, ap_memory, alignedA, array</column>
<column name="alignedA_we0">out, 1, ap_memory, alignedA, array</column>
<column name="alignedA_d0">out, 8, ap_memory, alignedA, array</column>
<column name="alignedA_address1">out, 8, ap_memory, alignedA, array</column>
<column name="alignedA_ce1">out, 1, ap_memory, alignedA, array</column>
<column name="alignedA_we1">out, 1, ap_memory, alignedA, array</column>
<column name="alignedA_d1">out, 8, ap_memory, alignedA, array</column>
<column name="alignedB_address0">out, 8, ap_memory, alignedB, array</column>
<column name="alignedB_ce0">out, 1, ap_memory, alignedB, array</column>
<column name="alignedB_we0">out, 1, ap_memory, alignedB, array</column>
<column name="alignedB_d0">out, 8, ap_memory, alignedB, array</column>
<column name="alignedB_address1">out, 8, ap_memory, alignedB, array</column>
<column name="alignedB_ce1">out, 1, ap_memory, alignedB, array</column>
<column name="alignedB_we1">out, 1, ap_memory, alignedB, array</column>
<column name="alignedB_d1">out, 8, ap_memory, alignedB, array</column>
<column name="M_0_address0">out, 13, ap_memory, M_0, array</column>
<column name="M_0_ce0">out, 1, ap_memory, M_0, array</column>
<column name="M_0_we0">out, 1, ap_memory, M_0, array</column>
<column name="M_0_d0">out, 64, ap_memory, M_0, array</column>
<column name="M_0_q0">in, 64, ap_memory, M_0, array</column>
<column name="M_0_address1">out, 13, ap_memory, M_0, array</column>
<column name="M_0_ce1">out, 1, ap_memory, M_0, array</column>
<column name="M_0_q1">in, 64, ap_memory, M_0, array</column>
<column name="M_1_address0">out, 13, ap_memory, M_1, array</column>
<column name="M_1_ce0">out, 1, ap_memory, M_1, array</column>
<column name="M_1_we0">out, 1, ap_memory, M_1, array</column>
<column name="M_1_d0">out, 64, ap_memory, M_1, array</column>
<column name="M_1_q0">in, 64, ap_memory, M_1, array</column>
<column name="M_1_address1">out, 13, ap_memory, M_1, array</column>
<column name="M_1_ce1">out, 1, ap_memory, M_1, array</column>
<column name="M_1_q1">in, 64, ap_memory, M_1, array</column>
<column name="ptr_address0">out, 14, ap_memory, ptr, array</column>
<column name="ptr_ce0">out, 1, ap_memory, ptr, array</column>
<column name="ptr_we0">out, 1, ap_memory, ptr, array</column>
<column name="ptr_d0">out, 16, ap_memory, ptr, array</column>
<column name="ptr_q0">in, 16, ap_memory, ptr, array</column>
</table>
</item>
</section>
</profile>
