{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "96 " "Ignored 96 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "96 " "Ignored 96 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 0 1716735775871 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 0 1716735775871 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1716735778747 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_qvk1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 66 2 0 } } { "db/dcfifo_qvk1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dcfifo_qvk1.tdf" 70 2 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 71 -1 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 72 -1 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 441 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_877.tdf" 32 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_4lc.tdf" 32 2 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 73 -1 0 } } { "db/a_graycounter_877.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_877.tdf" 48 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_graycounter_4lc.tdf" 48 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1716735778940 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1716735778941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1716735780453 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1716735781675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4268 " "Implemented 4268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1716735781744 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1716735781744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3843 " "Implemented 3843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1716735781744 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1716735781744 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 0 1716735781744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1716735781744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1716735781969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 23:03:01 2024 " "Processing ended: Sun May 26 23:03:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1716735781969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1716735781969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1716735781969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1716735781969 ""}
