; generated by Component: ARM Compiler 5.06 update 1 (build 61) Tool: ArmCC [4d35ad]
; commandline ArmCC [--list --debug -c --asm --interleave -o.\sdram\sys_init.o --asm_dir=.\SDRAM\ --list_dir=.\SDRAM\ --depend=.\sdram\sys_init.d --cpu=ARM920T --apcs=interwork -O3 --diag_suppress=9931 -I..\Common\Inc -I.\Include -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\CMSIS\Include -IC:\Keil_v5\ARM\Inc\Samsung -D__UVISION_VERSION=517 --omf_browse=.\sdram\sys_init.crf ..\common\src\sys_init.c]
                          ARM

                          AREA ||.text||, CODE, READONLY, ALIGN=2

                  break_point PROC
                  |L1.0|
;;;45     *********************************************************************************************/
;;;46     void break_point(void)
000000  e28f0e25          ADR      r0,|L1.600|
;;;47     {
;;;48     	uart_printf("!!!Enter break point.");	
000004  eafffffe          B        uart_printf
;;;49     }
;;;50     
                          ENDP

                  debug_undef PROC
                  |L1.8|
;;;58     *********************************************************************************************/
;;;59     void debug_undef(void)
000008  e59f0260          LDR      r0,|L1.624|
;;;60     {
00000c  e92d4010          PUSH     {r4,lr}
;;;61     	uart_printf("!!!Enter UNDEFINED exception. %d\r\n", nCNT+=1);	
000010  e5901000          LDR      r1,[r0,#0]  ; nCNT
000014  e2811001          ADD      r1,r1,#1
000018  e5801000          STR      r1,[r0,#0]  ; nCNT
00001c  e28f0e25          ADR      r0,|L1.628|
000020  ebfffffe          BL       uart_printf
000024  e8bd4010          POP      {r4,lr}
000028  e28f0f8a          ADR      r0,|L1.600|
00002c  eafffffe          B        uart_printf
;;;62     	break_point();
;;;63     }
;;;64     
                          ENDP

                  debug_swi PROC
                  |L1.48|
;;;72     *********************************************************************************************/
;;;73     void debug_swi(void)
000030  e59f0238          LDR      r0,|L1.624|
;;;74     {
000034  e92d4010          PUSH     {r4,lr}
;;;75     	uart_printf("!!!Enter SWI exception. %d\r\n", nCNT+=1);	
000038  e5901000          LDR      r1,[r0,#0]  ; nCNT
00003c  e2811001          ADD      r1,r1,#1
000040  e5801000          STR      r1,[r0,#0]  ; nCNT
000044  e28f0f93          ADR      r0,|L1.664|
000048  ebfffffe          BL       uart_printf
00004c  e8bd4010          POP      {r4,lr}
000050  e28f0c02          ADR      r0,|L1.600|
000054  eafffffe          B        uart_printf
;;;76     	break_point();
;;;77     }
;;;78     
                          ENDP

                  debug_abort_d PROC
                  |L1.88|
;;;86     *********************************************************************************************/
;;;87     void debug_abort_d(void)
000058  e59f0210          LDR      r0,|L1.624|
;;;88     {
00005c  e92d4010          PUSH     {r4,lr}
;;;89     	uart_printf("!!!Enter Data ABORT exception. %d\r\n", nCNT+=1);	
000060  e5901000          LDR      r1,[r0,#0]  ; nCNT
000064  e2811001          ADD      r1,r1,#1
000068  e5801000          STR      r1,[r0,#0]  ; nCNT
00006c  e28f0f91          ADR      r0,|L1.696|
000070  ebfffffe          BL       uart_printf
000074  e8bd4010          POP      {r4,lr}
000078  e28f0f76          ADR      r0,|L1.600|
00007c  eafffffe          B        uart_printf
;;;90     	break_point();
;;;91     }
;;;92     
                          ENDP

                  debug_abort_p PROC
;;;100    *********************************************************************************************/
;;;101    void debug_abort_p(void)
000080  e59f01e8          LDR      r0,|L1.624|
;;;102    {
000084  e92d4010          PUSH     {r4,lr}
;;;103        uart_printf("!!!Enter Prefetch ABORT exception. %d\r\n", nCNT+=1);	
000088  e5901000          LDR      r1,[r0,#0]  ; nCNT
00008c  e2811001          ADD      r1,r1,#1
000090  e5801000          STR      r1,[r0,#0]  ; nCNT
000094  e28f0d09          ADR      r0,|L1.732|
000098  ebfffffe          BL       uart_printf
00009c  e8bd4010          POP      {r4,lr}
0000a0  e28f0e1b          ADR      r0,|L1.600|
0000a4  eafffffe          B        uart_printf
;;;104        break_point();
;;;105    }
;;;106    
                          ENDP

                  debug_fiq PROC
                  |L1.168|
;;;114    *********************************************************************************************/
;;;115    void debug_fiq(void)
0000a8  e59f01c0          LDR      r0,|L1.624|
;;;116    {
0000ac  e92d4010          PUSH     {r4,lr}
;;;117    	uart_printf("!!!Enter FIQ exception. %d\r\n", nCNT+=1);	
0000b0  e5901000          LDR      r1,[r0,#0]  ; nCNT
0000b4  e2811001          ADD      r1,r1,#1
0000b8  e5801000          STR      r1,[r0,#0]  ; nCNT
0000bc  e28f0d09          ADR      r0,|L1.772|
0000c0  ebfffffe          BL       uart_printf
0000c4  e8bd4010          POP      {r4,lr}
0000c8  e28f0f62          ADR      r0,|L1.600|
0000cc  eafffffe          B        uart_printf
;;;118    	break_point();
;;;119    }
;;;120    
                          ENDP

                  interrupts_init PROC
;;;128    *********************************************************************************************/
;;;129    void interrupts_init(void)
0000d0  e92d0ff0          PUSH     {r4-r11}
;;;130    {
;;;131        rINTMOD     = 0x0;                     	// All=IRQ mode
0000d4  e3a0044a          MOV      r0,#0x4a000000
0000d8  e3a01000          MOV      r1,#0
0000dc  e5801004          STR      r1,[r0,#4]
;;;132        rSRCPND     = rSRCPND;                	// clear all interrupt
0000e0  e5903000          LDR      r3,[r0,#0]
;;;133        rINTPND     = rINTPND;                	// clear all interrupt
;;;134        rINTMSK     = BIT_ALLMSK;             	// All interrupt is masked.
;;;135        rINTSUBMSK  = BIT_SUB_ALLMSK;          	// All sub-interrupt is masked.
;;;136    
;;;137    	// External interrupt will be falling edge triggered. 
;;;138        rEXTINT0 = 0x22222222;    				// EINT[7:0]
0000e4  e59f2238          LDR      r2,|L1.804|
0000e8  e3a01456          MOV      r1,#0x56000000
0000ec  e5803000          STR      r3,[r0,#0]            ;132
0000f0  e5905010          LDR      r5,[r0,#0x10]         ;133
;;;139        rEXTINT1 = 0x22222222;    				// EINT[15:8]
;;;140        rEXTINT2 = 0x22222222;    				// EINT[23:16]
;;;141    
;;;142    	// pISR_RESET                           //reserved
;;;143    	pISR_UNDEF     	= (unsigned) debug_undef;
;;;144    	pISR_SWI       	= (unsigned) debug_swi;
;;;145    	pISR_PABORT    	= (unsigned) debug_abort_d;
;;;146    	pISR_DABORT    	= (unsigned) debug_abort_d;
;;;147    	// pISR_RESERVED                      	//not used
;;;148     	// pISR_IRQ       	= (unsigned) 0;    	//reserved
;;;149    	pISR_FIQ       	= (unsigned) debug_fiq;
;;;150    
;;;151    	pISR_EINT0      = (unsigned) break_point;    
;;;152    	pISR_EINT1     	= (unsigned) break_point;
;;;153    	pISR_EINT2     	= (unsigned) break_point;
;;;154    	pISR_EINT3     	= (unsigned) break_point;
;;;155    	pISR_EINT4_7   	= (unsigned) break_point;
;;;156    	pISR_EINT8_23  	= (unsigned) break_point;
;;;157    	pISR_NOTUSED6  	= (unsigned) break_point;
;;;158    	pISR_BAT_FLT   	= (unsigned) break_point;
;;;159    	pISR_TICK      	= (unsigned) break_point;
;;;160    	pISR_WDT       	= (unsigned) break_point;
;;;161    	pISR_TIMER0    	= (unsigned) break_point;
;;;162    	pISR_TIMER1    	= (unsigned) break_point;
;;;163    	pISR_TIMER2    	= (unsigned) break_point;
;;;164    	pISR_TIMER3    	= (unsigned) break_point;
;;;165    	pISR_TIMER4    	= (unsigned) break_point;
;;;166    	pISR_UART2     	= (unsigned) break_point;
;;;167    	pISR_LCD       	= (unsigned) break_point;
;;;168    	pISR_DMA0      	= (unsigned) break_point;
;;;169    	pISR_DMA1      	= (unsigned) break_point;
;;;170    	pISR_DMA2      	= (unsigned) break_point;
;;;171    	pISR_DMA3      	= (unsigned) break_point;
;;;172    	pISR_SDI       	= (unsigned) break_point;
;;;173    	pISR_SPI0      	= (unsigned) break_point;
;;;174    	pISR_UART1     	= (unsigned) break_point;
;;;175    	pISR_NOTUSED24 	= (unsigned) break_point;
;;;176    	pISR_USBD      	= (unsigned) break_point;
;;;177        pISR_USBH      	= (unsigned) break_point;
;;;178        pISR_IIC       	= (unsigned) break_point;
;;;179        pISR_UART0     	= (unsigned) break_point;
;;;180        pISR_SPI1      	= (unsigned) break_point;
;;;181        pISR_RTC       	= (unsigned) break_point;
;;;182        pISR_ADC       	= (unsigned) break_point;
0000f4  e59f322c          LDR      r3,|L1.808|
0000f8  e3e0c000          MVN      r12,#0                ;134
0000fc  e1a04aac          LSR      r4,r12,#21            ;135
000100  e5805010          STR      r5,[r0,#0x10]         ;133
000104  e2435098          SUB      r5,r3,#0x98           ;143
000108  e580c008          STR      r12,[r0,#8]           ;134
00010c  e1c36bc0          BIC      r6,r3,r0,ASR #23      ;144
000110  e24fc0c0          ADR      r12,|L1.88|
000114  e580401c          STR      r4,[r0,#0x1c]         ;135
000118  e1867e40          ORR      r7,r6,r0,ASR #28      ;145
00011c  e0874e40          ADD      r4,r7,r0,ASR #28      ;146
000120  e5812088          STR      r2,[r1,#0x88]         ;138
000124  e1878182          ORR      r8,r7,r2,LSL #3       ;149
000128  e24f0e13          ADR      r0,|L1.0|
00012c  e581208c          STR      r2,[r1,#0x8c]         ;139
000130  e0889dc2          ADD      r9,r8,r2,ASR #27      ;151
000134  e088ad42          ADD      r10,r8,r2,ASR #26     ;152
000138  e5812090          STR      r2,[r1,#0x90]         ;140
00013c  e24fbf4f          ADR      r11,|L1.8|
000140  e585b000          STR      r11,[r5,#0]           ;143
000144  e24fbf47          ADR      r11,|L1.48|
000148  e586b000          STR      r11,[r6,#0]           ;144
00014c  e587c000          STR      r12,[r7,#0]           ;145
000150  e1891d42          ORR      r1,r9,r2,ASR #26      ;153
000154  e584c000          STR      r12,[r4,#0]           ;146
000158  e24fb0b8          ADR      r11,|L1.168|
00015c  e588b000          STR      r11,[r8,#0]           ;149
000160  e5890000          STR      r0,[r9,#0]            ;151
000164  e58a0000          STR      r0,[r10,#0]           ;152
000168  e1812d41          ORR      r2,r1,r1,ASR #26      ;154
00016c  e5810000          STR      r0,[r1,#0]            ;153
000170  e2815008          ADD      r5,r1,#8              ;155
000174  e281600c          ADD      r6,r1,#0xc            ;156
000178  e5820000          STR      r0,[r2,#0]            ;154
00017c  e2817010          ADD      r7,r1,#0x10           ;157
000180  e281c014          ADD      r12,r1,#0x14          ;158
000184  e5850000          STR      r0,[r5,#0]            ;155
000188  e2814018          ADD      r4,r1,#0x18           ;159
00018c  e281801c          ADD      r8,r1,#0x1c           ;160
000190  e5860000          STR      r0,[r6,#0]            ;156
000194  e2819020          ADD      r9,r1,#0x20           ;161
000198  e281a024          ADD      r10,r1,#0x24          ;162
00019c  e5870000          STR      r0,[r7,#0]            ;157
0001a0  e2811028          ADD      r1,r1,#0x28           ;163
0001a4  e58c0000          STR      r0,[r12,#0]           ;158
0001a8  e5840000          STR      r0,[r4,#0]            ;159
0001ac  e5880000          STR      r0,[r8,#0]            ;160
0001b0  e5890000          STR      r0,[r9,#0]            ;161
0001b4  e58a0000          STR      r0,[r10,#0]           ;162
0001b8  e2812004          ADD      r2,r1,#4              ;164
0001bc  e5810000          STR      r0,[r1,#0]            ;163
0001c0  e2815008          ADD      r5,r1,#8              ;165
0001c4  e1816d41          ORR      r6,r1,r1,ASR #26      ;166
0001c8  e5820000          STR      r0,[r2,#0]            ;164
0001cc  e2817010          ADD      r7,r1,#0x10           ;167
0001d0  e281c014          ADD      r12,r1,#0x14          ;168
0001d4  e5850000          STR      r0,[r5,#0]            ;165
0001d8  e2814018          ADD      r4,r1,#0x18           ;169
0001dc  e281801c          ADD      r8,r1,#0x1c           ;170
0001e0  e5860000          STR      r0,[r6,#0]            ;166
0001e4  e2819020          ADD      r9,r1,#0x20           ;171
0001e8  e281a024          ADD      r10,r1,#0x24          ;172
0001ec  e5870000          STR      r0,[r7,#0]            ;167
0001f0  e2811028          ADD      r1,r1,#0x28           ;173
0001f4  e58c0000          STR      r0,[r12,#0]           ;168
0001f8  e5840000          STR      r0,[r4,#0]            ;169
0001fc  e5880000          STR      r0,[r8,#0]            ;170
000200  e5890000          STR      r0,[r9,#0]            ;171
000204  e58a0000          STR      r0,[r10,#0]           ;173
000208  e1812d41          ORR      r2,r1,r1,ASR #26      ;174
00020c  e5810000          STR      r0,[r1,#0]            ;174
000210  e2815008          ADD      r5,r1,#8              ;175
000214  e5820000          STR      r0,[r2,#0]            ;175
000218  e281600c          ADD      r6,r1,#0xc            ;176
00021c  e5850000          STR      r0,[r5,#0]            ;176
000220  e2817010          ADD      r7,r1,#0x10           ;177
000224  e5860000          STR      r0,[r6,#0]            ;177
000228  e281c014          ADD      r12,r1,#0x14          ;178
00022c  e5870000          STR      r0,[r7,#0]            ;178
000230  e2814018          ADD      r4,r1,#0x18           ;179
000234  e58c0000          STR      r0,[r12,#0]           ;179
000238  e281801c          ADD      r8,r1,#0x1c           ;180
00023c  e5840000          STR      r0,[r4,#0]            ;180
000240  e2819020          ADD      r9,r1,#0x20           ;181
000244  e5880000          STR      r0,[r8,#0]            ;181
000248  e5890000          STR      r0,[r9,#0]
00024c  e5830000          STR      r0,[r3,#0]
;;;183        pISR_ADC       	= (unsigned) break_point;
;;;184                    
;;;185    }
000250  e8bd0ff0          POP      {r4-r11}
000254  e12fff1e          BX       lr
                  |L1.600|
000258  21212145          DCB      "!!!Enter break point.",0
00025c  6e746572
000260  20627265
000264  616b2070
000268  6f696e74
00026c  2e00    
00026e  00                DCB      0
00026f  00                DCB      0
                  |L1.624|
                          DCD      ||.data||
                  |L1.628|
000274  21212145          DCB      "!!!Enter UNDEFINED exception. %d\r\n",0
000278  6e746572
00027c  20554e44
000280  4546494e
000284  45442065
000288  78636570
00028c  74696f6e
000290  2e202564
000294  0d0a00  
000297  00                DCB      0
                  |L1.664|
000298  21212145          DCB      "!!!Enter SWI exception. %d\r\n",0
00029c  6e746572
0002a0  20535749
0002a4  20657863
0002a8  65707469
0002ac  6f6e2e20
0002b0  25640d0a
0002b4  00      
0002b5  00                DCB      0
0002b6  00                DCB      0
0002b7  00                DCB      0
                  |L1.696|
0002b8  21212145          DCB      "!!!Enter Data ABORT exception. %d\r\n",0
0002bc  6e746572
0002c0  20446174
0002c4  61204142
0002c8  4f525420
0002cc  65786365
0002d0  7074696f
0002d4  6e2e2025
0002d8  640d0a00
                  |L1.732|
0002dc  21212145          DCB      "!!!Enter Prefetch ABORT exception. %d\r\n",0
0002e0  6e746572
0002e4  20507265
0002e8  66657463
0002ec  68204142
0002f0  4f525420
0002f4  65786365
0002f8  7074696f
0002fc  6e2e2025
000300  640d0a00
                  |L1.772|
000304  21212145          DCB      "!!!Enter FIQ exception. %d\r\n",0
000308  6e746572
00030c  20464951
000310  20657863
000314  65707469
000318  6f6e2e20
00031c  25640d0a
000320  00      
000321  00                DCB      0
000322  00                DCB      0
000323  00                DCB      0
                  |L1.804|
                          DCD      0x22222222
                  |L1.808|
                          DCD      0x33ffff9c
                          ENDP

                  beep_init PROC
;;;241    *********************************************************************************************/
;;;242    void beep_init(int status)
00032c  e3500000          CMP      r0,#0
;;;243    {
;;;244    	if (status)
;;;245    		rCPLDBEEPADDR &= ~(1<<7);
000330  e59f00c8          LDR      r0,|L1.1024|
;;;246    	else
;;;247    		rCPLDBEEPADDR |= (1<<7);
000334  e5d01000          LDRB     r1,[r0,#0]
000338  13c11080          BICNE    r1,r1,#0x80           ;245
00033c  03811080          ORREQ    r1,r1,#0x80
000340  e5c01000          STRB     r1,[r0,#0]            ;245
;;;248    }
000344  e12fff1e          BX       lr
                          ENDP

                  print_infor PROC
;;;224    *********************************************************************************************/
;;;225    void print_infor(void)
000348  e92d4010          PUSH     {r4,lr}
;;;226    {
;;;227    	uart_printf("\n\n\n\n");
00034c  e28f00b0          ADR      r0,|L1.1028|
000350  ebfffffe          BL       uart_printf
;;;228    	uart_printf(" *******************************************************************\n");
000354  e59f00b0          LDR      r0,|L1.1036|
000358  ebfffffe          BL       uart_printf
;;;229    	uart_printf(" **             英蓓特EduKit系列嵌入式教学系统平台                **\n");
00035c  e59f00ac          LDR      r0,|L1.1040|
000360  ebfffffe          BL       uart_printf
;;;230    	uart_printf(" **        Embest EduKit Series Embedded Teaching Platform        **\n");
000364  e59f00a8          LDR      r0,|L1.1044|
000368  ebfffffe          BL       uart_printf
;;;231    	uart_printf(" *******************************************************************\n");
00036c  e8bd4010          POP      {r4,lr}
000370  e59f0094          LDR      r0,|L1.1036|
000374  eafffffe          B        uart_printf
;;;232    }
;;;233    
                          ENDP

                  sys_init PROC
;;;194    *********************************************************************************************/
;;;195    void sys_init()
000378  e92d4070          PUSH     {r4-r6,lr}
;;;196    {
;;;197    	change_clock_divider(1,1);					// 1:2:4
00037c  e3a01001          MOV      r1,#1
000380  e1a00001          MOV      r0,r1
000384  ebfffffe          BL       change_clock_divider
;;;198    	change_value_MPLL(M_MDIV, M_PDIV, M_SDIV);	// Fin=12MHz FCLK=202.8MHz
000388  e3a02001          MOV      r2,#1
00038c  e3a01003          MOV      r1,#3
000390  e3a000a1          MOV      r0,#0xa1
000394  ebfffffe          BL       change_value_MPLL
;;;199    	delay(0);									// adjust the delay count
000398  e3a00000          MOV      r0,#0
00039c  ebfffffe          BL       delay
;;;200    	port_init();
0003a0  ebfffffe          BL       port_init
;;;201    	interrupts_init();
0003a4  ebfffffe          BL       interrupts_init
;;;202    	uart_init(PCLK, 115200, UART0);
0003a8  e59f4068          LDR      r4,|L1.1048|
0003ac  e59f5068          LDR      r5,|L1.1052|
0003b0  e3a02000          MOV      r2,#0
0003b4  e1a01004          MOV      r1,r4
0003b8  e1a00005          MOV      r0,r5
0003bc  ebfffffe          BL       uart_init
;;;203    	uart_init(PCLK, 115200, UART1);
0003c0  e3a02001          MOV      r2,#1
0003c4  e1a01004          MOV      r1,r4
0003c8  e1a00005          MOV      r0,r5
0003cc  ebfffffe          BL       uart_init
;;;204    	uart_init(PCLK, 115200, UART2);
0003d0  e3a020bb          MOV      r2,#0xbb
0003d4  e1a01004          MOV      r1,r4
0003d8  e1a00005          MOV      r0,r5
0003dc  ebfffffe          BL       uart_init
;;;205    #ifdef CLK124_200M
;;;206    	change_value_MPLL(88,1,1);					// Fin=12MHz FCLK=192MHz
;;;207    	uart_init(192000000/4, 115200, UART0);
;;;208    	uart_init(192000000/4, 115200, UART1);
;;;209    #endif	
;;;210    	uart_select(UART1);
0003e0  e3a00001          MOV      r0,#1
0003e4  ebfffffe          BL       uart_select
;;;211    	print_infor();
0003e8  ebfffffe          BL       print_infor
;;;212    	beep_init(0);
0003ec  e3a00000          MOV      r0,#0
0003f0  ebfffffe          BL       beep_init
;;;213    	delay(500);
0003f4  e8bd4070          POP      {r4-r6,lr}
0003f8  e3a00f7d          MOV      r0,#0x1f4
0003fc  eafffffe          B        delay
;;;214    }
;;;215    
                          ENDP

                  |L1.1024|
                          DCD      0x21180000
                  |L1.1028|
000404  0a0a0a0a          DCB      "\n\n\n\n",0
000408  00      
000409  00                DCB      0
00040a  00                DCB      0
00040b  00                DCB      0
                  |L1.1036|
                          DCD      ||.conststring||
                  |L1.1040|
                          DCD      ||.conststring||+0x48
                  |L1.1044|
                          DCD      ||.conststring||+0x90
                  |L1.1048|
                          DCD      0x0001c200
                  |L1.1052|
                          DCD      0x03059ee0

                          AREA ||.conststring||, DATA, READONLY, MERGE=1, STRINGS, ALIGN=2

000000  202a2a2a          DCB      " ******************************************************"
000004  2a2a2a2a
000008  2a2a2a2a
00000c  2a2a2a2a
000010  2a2a2a2a
000014  2a2a2a2a
000018  2a2a2a2a
00001c  2a2a2a2a
000020  2a2a2a2a
000024  2a2a2a2a
000028  2a2a2a2a
00002c  2a2a2a2a
000030  2a2a2a2a
000034  2a2a2a  
000037  2a2a2a2a          DCB      "*************\n",0
00003b  2a2a2a2a
00003f  2a2a2a2a
000043  2a0a00  
000046  00                DCB      0
000047  00                DCB      0
000048  202a2a20          DCB      " **             ",211,162,221,237,204,216,"EduKit",207,181
00004c  20202020
000050  20202020
000054  20202020
000058  d3a2dded
00005c  ccd84564
000060  754b6974
000064  cfb5    
000066  c1d0c7b6          DCB      193,208,199,182,200,235,202,189,189,204,209,167,207,181,205
00006a  c8ebcabd
00006e  bdccd1a7
000072  cfb5cd  
000075  b3c6bdcc          DCB      179,198,189,204,168,"                **\n",0
000079  a8202020
00007d  20202020
000081  20202020
000085  20202020
000089  202a2a0a
00008d  00      
00008e  00                DCB      0
00008f  00                DCB      0
000090  202a2a20          DCB      " **        Embest EduKit Series Embedded Teaching Platf"
000094  20202020
000098  20202045
00009c  6d626573
0000a0  74204564
0000a4  754b6974
0000a8  20536572
0000ac  69657320
0000b0  456d6265
0000b4  64646564
0000b8  20546561
0000bc  6368696e
0000c0  6720506c
0000c4  617466  
0000c7  6f726d20          DCB      "orm        **\n",0
0000cb  20202020
0000cf  2020202a
0000d3  2a0a00  

                          AREA ||.data||, DATA, ALIGN=2

                  nCNT
                          DCD      0x00000000
