
44. Printing statistics.

=== rr_11x11_29 ===

   Number of wires:                 16
   Number of wire bits:            163
   Number of public wires:          16
   Number of public wire bits:     163
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_10_1                         1
     NR_10_10                        1
     NR_1_1                          1
     NR_1_10                         1
     customAdder10_0                 1
     customAdder21_10                1

   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_10_1 is unknown!
   Area for cell type \NR_10_10 is unknown!
   Area for cell type \NR_1_10 is unknown!
   Area for cell type \customAdder21_10 is unknown!
   Area for cell type \customAdder10_0 is unknown!

=== rr_12x12_25 ===

   Number of wires:                 16
   Number of wire bits:            176
   Number of public wires:          16
   Number of public wire bits:     176
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_11_1                         1
     NR_1_1                          1
     NR_1_11                         1
     customAdder11_0                 1
     customAdder12_0                 1
     rr_11x11_29                     1

   Area for cell type \NR_11_1 is unknown!
   Area for cell type \NR_1_11 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder11_0 is unknown!
   Area for cell type \customAdder12_0 is unknown!
   Area for cell type \rr_11x11_29 is unknown!

=== rr_14x14_24 ===

   Number of wires:                 16
   Number of wire bits:            212
   Number of public wires:          16
   Number of public wire bits:     212
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_12_2                         1
     NR_2_12                         1
     NR_2_2                          1
     customAdder14_0                 1
     customAdder26_11                1
     rr_12x12_25                     1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_12_2 is unknown!
   Area for cell type \NR_2_12 is unknown!
   Area for cell type \customAdder26_11 is unknown!
   Area for cell type \customAdder14_0 is unknown!
   Area for cell type \rr_12x12_25 is unknown!

=== rr_3x3_11 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== rr_5x5_7 ===

   Number of wires:                 16
   Number of wire bits:             77
   Number of public wires:          16
   Number of public wire bits:      77
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_3                          1
     NR_3_2                          1
     customAdder5_0                  1
     customAdder7_1                  1
     rr_3x3_11                       1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_3_2 is unknown!
   Area for cell type \NR_2_3 is unknown!
   Area for cell type \customAdder7_1 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \rr_3x3_11 is unknown!

=== rr_7x7_6 ===

   Number of wires:                 16
   Number of wire bits:            107
   Number of public wires:          16
   Number of public wire bits:     107
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_5                          1
     NR_5_2                          1
     customAdder12_4                 1
     customAdder7_0                  1
     rr_5x5_7                        1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_5 is unknown!
   Area for cell type \NR_5_2 is unknown!
   Area for cell type \customAdder12_4 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \rr_5x5_7 is unknown!

=== rr_10x10_5 ===

   Number of wires:                 16
   Number of wire bits:            152
   Number of public wires:          16
   Number of public wire bits:     152
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_3                          1
     NR_3_7                          1
     NR_7_3                          1
     customAdder10_0                 1
     customAdder17_6                 1
     rr_7x7_6                        1

   Area for cell type \NR_3_7 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \NR_7_3 is unknown!
   Area for cell type \customAdder17_6 is unknown!
   Area for cell type \customAdder10_0 is unknown!
   Area for cell type \rr_7x7_6 is unknown!

=== rr_18x18_1 ===

   Number of wires:                 16
   Number of wire bits:            272
   Number of public wires:          16
   Number of public wire bits:     272
   Number of ports:                  3
   Number of port bits:             72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_10_8                         1
     NR_8_10                         1
     NR_8_8                          1
     customAdder18_0                 1
     customAdder26_7                 1
     rr_10x10_5                      1

   Area for cell type \NR_8_8 is unknown!
   Area for cell type \NR_10_8 is unknown!
   Area for cell type \NR_8_10 is unknown!
   Area for cell type \customAdder18_0 is unknown!
   Area for cell type \customAdder26_7 is unknown!
   Area for cell type \rr_10x10_5 is unknown!

=== multiplier32bit_4 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_14_18                        1
     NR_18_14                        1
     customAdder32_0                 1
     customAdder50_17                1
     rr_14x14_24                     1
     rr_18x18_1                      1

   Area for cell type \NR_14_18 is unknown!
   Area for cell type \NR_18_14 is unknown!
   Area for cell type \customAdder50_17 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \rr_18x18_1 is unknown!
   Area for cell type \rr_14x14_24 is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder5_0 ===

   Number of wires:                  3
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder10_0 ===

   Number of wires:                  3
   Number of wire bits:             31
   Number of public wires:           3
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder17_6 ===

   Number of wires:                  4
   Number of wire bits:             47
   Number of public wires:           4
   Number of public wire bits:      47
   Number of ports:                  3
   Number of port bits:             46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder17bit      1

   Area for cell type \unsignedBrentKungAdder17bit is unknown!

   Chip area for module '\customAdder17_6': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder17bit ===

   Number of wires:                 91
   Number of wire bits:            140
   Number of public wires:          91
   Number of public wire bits:     140
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     BitwisePG                      17
     BlackCell                      11
     GrayCell                       16
     XorGate                        16

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder26bit ===

   Number of wires:                143
   Number of wire bits:            219
   Number of public wires:         143
   Number of public wire bits:     219
   Number of ports:                  3
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     BitwisePG                      26
     BlackCell                      19
     GrayCell                       25
     XorGate                        25

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder21_10 ===

   Number of wires:                  4
   Number of wire bits:             55
   Number of public wires:           4
   Number of public wire bits:      55
   Number of ports:                  3
   Number of port bits:             54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder21bit      1

   Area for cell type \unsignedBrentKungAdder21bit is unknown!

   Chip area for module '\customAdder21_10': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder18bit ===

   Number of wires:                 97
   Number of wire bits:            149
   Number of public wires:          97
   Number of public wire bits:     149
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     BitwisePG                      18
     BlackCell                      12
     GrayCell                       17
     XorGate                        17

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder7_1 ===

   Number of wires:                  4
   Number of wire bits:             22
   Number of public wires:           4
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

   Chip area for module '\customAdder7_1': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder12bit ===

   Number of wires:                 63
   Number of wire bits:             97
   Number of public wires:          63
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     BitwisePG                      12
     BlackCell                       7
     GrayCell                       11
     XorGate                        11

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder26_11 ===

   Number of wires:                  4
   Number of wire bits:             69
   Number of public wires:           4
   Number of public wire bits:      69
   Number of ports:                  3
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder26bit      1

   Area for cell type \unsignedBrentKungAdder26bit is unknown!

   Chip area for module '\customAdder26_11': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder11bit ===

   Number of wires:                 55
   Number of wire bits:             86
   Number of public wires:          55
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     BitwisePG                      11
     BlackCell                       5
     GrayCell                       10
     XorGate                        10

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder50_17 ===

   Number of wires:                  4
   Number of wire bits:            135
   Number of public wires:           4
   Number of public wire bits:     135
   Number of ports:                  3
   Number of port bits:            134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder50bit      1

   Area for cell type \unsignedBrentKungAdder50bit is unknown!

   Chip area for module '\customAdder50_17': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder21bit ===

   Number of wires:                113
   Number of wire bits:            174
   Number of public wires:         113
   Number of public wire bits:     174
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     BitwisePG                      21
     BlackCell                      14
     GrayCell                       20
     XorGate                        20

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder12_4 ===

   Number of wires:                  4
   Number of wire bits:             34
   Number of public wires:           4
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder12bit      1

   Area for cell type \unsignedBrentKungAdder12bit is unknown!

   Chip area for module '\customAdder12_4': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder7_0 ===

   Number of wires:                  3
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder11_0 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder11bit      1

   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_12 ===

   Number of wires:                 27
   Number of wire bits:             52
   Number of public wires:          27
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AndGate                        24
     unsignedBrentKungAdder11bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== unsignedBrentKungAdder50bit ===

   Number of wires:                285
   Number of wire bits:            433
   Number of public wires:         285
   Number of public wire bits:     433
   Number of ports:                  3
   Number of port bits:            151
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                190
     BitwisePG                      50
     BlackCell                      42
     GrayCell                       49
     XorGate                        49

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder12_0 ===

   Number of wires:                  3
   Number of wire bits:             37
   Number of public wires:           3
   Number of public wire bits:      37
   Number of ports:                  3
   Number of port bits:             37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder12bit      1

   Area for cell type \unsignedBrentKungAdder12bit is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_2 ===

   Number of wires:                 13
   Number of wire bits:             24
   Number of public wires:          13
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AndGate                        10
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== NR_3_2 ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AndGate                         6
     unsignedBrentKungAdder2bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder18_0 ===

   Number of wires:                  3
   Number of wire bits:             55
   Number of public wires:           3
   Number of public wire bits:      55
   Number of ports:                  3
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder18bit      1

   Area for cell type \unsignedBrentKungAdder18bit is unknown!

=== NR_2_3 ===

   Number of wires:                  9
   Number of wire bits:             16
   Number of public wires:           9
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     AndGate                         6
     unsignedBrentKungAdder2bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== NR_7_3 ===

   Number of wires:                 36
   Number of wire bits:             53
   Number of public wires:          36
   Number of public wire bits:      53
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     AndGate                        21
     FullAdder                       4
     HalfAdder                       2
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== NR_10_1 ===

   Number of wires:                  3
   Number of wire bits:             21
   Number of public wires:           3
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     AND2x2_ASAP7_75t_R             10

   Chip area for module '\NR_10_1': 0.874800
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder14_0 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== NR_10_8 ===

   Number of wires:                191
   Number of wire bits:            224
   Number of public wires:         191
   Number of public wire bits:     224
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     AndGate                        80
     FullAdder                      47
     HalfAdder                       7
     unsignedBrentKungAdder16bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== NR_1_10 ===

   Number of wires:                  3
   Number of wire bits:             21
   Number of public wires:           3
   Number of public wire bits:      21
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     AND2x2_ASAP7_75t_R             10

   Chip area for module '\NR_1_10': 0.874800
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder26_7 ===

   Number of wires:                  4
   Number of wire bits:             73
   Number of public wires:           4
   Number of public wire bits:      73
   Number of ports:                  3
   Number of port bits:             72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     TIELOx1_ASAP7_75t_R             1
     unsignedBrentKungAdder26bit      1

   Area for cell type \unsignedBrentKungAdder26bit is unknown!

   Chip area for module '\customAdder26_7': 0.043740
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_8 ===

   Number of wires:                151
   Number of wire bits:            180
   Number of public wires:         151
   Number of public wire bits:     180
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                107
     AndGate                        64
     FullAdder                      35
     HalfAdder                       7
     unsignedBrentKungAdder14bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== NR_10_10 ===

   Number of wires:                247
   Number of wire bits:            284
   Number of public wires:         247
   Number of public wire bits:     284
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     AndGate                       100
     FullAdder                      63
     HalfAdder                       9
     unsignedBrentKungAdder18bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder18bit is unknown!

=== NR_18_14 ===

   Number of wires:                663
   Number of wire bits:            724
   Number of public wires:         663
   Number of public wire bits:     724
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                457
     AndGate                       252
     FullAdder                     191
     HalfAdder                      13
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_3_3 ===

   Number of wires:                 16
   Number of wire bits:             25
   Number of public wires:          16
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AndGate                         9
     HalfAdder                       2
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_5 ===

   Number of wires:                 13
   Number of wire bits:             24
   Number of public wires:          13
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AndGate                        10
     unsignedBrentKungAdder4bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== NR_3_7 ===

   Number of wires:                 36
   Number of wire bits:             53
   Number of public wires:          36
   Number of public wire bits:      53
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     AndGate                        21
     FullAdder                       4
     HalfAdder                       2
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_11_1 ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of ports:                  3
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AND2x2_ASAP7_75t_R             11

   Chip area for module '\NR_11_1': 0.962280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_11 ===

   Number of wires:                  3
   Number of wire bits:             23
   Number of public wires:           3
   Number of public wire bits:      23
   Number of ports:                  3
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AND2x2_ASAP7_75t_R             11

   Chip area for module '\NR_1_11': 0.962280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_10 ===

   Number of wires:                191
   Number of wire bits:            224
   Number of public wires:         191
   Number of public wire bits:     224
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     AndGate                        80
     FullAdder                      47
     HalfAdder                       7
     unsignedBrentKungAdder16bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== NR_14_18 ===

   Number of wires:                663
   Number of wire bits:            724
   Number of public wires:         663
   Number of public wire bits:     724
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                457
     AndGate                       252
     FullAdder                     191
     HalfAdder                      13
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_12_2 ===

   Number of wires:                 27
   Number of wire bits:             52
   Number of public wires:          27
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     AndGate                        24
     unsignedBrentKungAdder11bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder11bit is unknown!

=== design hierarchy ===

   multiplier32bit_4                 1
     NR_14_18                        1
       AndGate                     252
       FullAdder                   191
       HalfAdder                    13
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_18_14                        1
       AndGate                     252
       FullAdder                   191
       HalfAdder                    13
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder50_17                1
       unsignedBrentKungAdder50bit      1
         BitwisePG                  50
         BlackCell                  42
         GrayCell                   49
         XorGate                    49
     rr_14x14_24                     1
       NR_12_2                       1
         AndGate                    24
         unsignedBrentKungAdder11bit      1
           BitwisePG                11
           BlackCell                 5
           GrayCell                 10
           XorGate                  10
       NR_2_12                       1
         AndGate                    24
         unsignedBrentKungAdder11bit      1
           BitwisePG                11
           BlackCell                 5
           GrayCell                 10
           XorGate                  10
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       customAdder14_0               1
         unsignedBrentKungAdder14bit      1
           BitwisePG                14
           BlackCell                 8
           GrayCell                 13
           XorGate                  13
       customAdder26_11              1
         unsignedBrentKungAdder26bit      1
           BitwisePG                26
           BlackCell                19
           GrayCell                 25
           XorGate                  25
       rr_12x12_25                   1
         NR_11_1                     1
         NR_1_1                      1
         NR_1_11                     1
         customAdder11_0             1
           unsignedBrentKungAdder11bit      1
             BitwisePG              11
             BlackCell               5
             GrayCell               10
             XorGate                10
         customAdder12_0             1
           unsignedBrentKungAdder12bit      1
             BitwisePG              12
             BlackCell               7
             GrayCell               11
             XorGate                11
         rr_11x11_29                 1
           NR_10_1                   1
           NR_10_10                  1
             AndGate               100
             FullAdder              63
             HalfAdder               9
             unsignedBrentKungAdder18bit      1
               BitwisePG            18
               BlackCell            12
               GrayCell             17
               XorGate              17
           NR_1_1                    1
           NR_1_10                   1
           customAdder10_0           1
             unsignedBrentKungAdder10bit      1
               BitwisePG            10
               BlackCell             5
               GrayCell              9
               XorGate               9
           customAdder21_10          1
             unsignedBrentKungAdder21bit      1
               BitwisePG            21
               BlackCell            14
               GrayCell             20
               XorGate              20
     rr_18x18_1                      1
       NR_10_8                       1
         AndGate                    80
         FullAdder                  47
         HalfAdder                   7
         unsignedBrentKungAdder16bit      1
           BitwisePG                16
           BlackCell                11
           GrayCell                 15
           XorGate                  15
       NR_8_10                       1
         AndGate                    80
         FullAdder                  47
         HalfAdder                   7
         unsignedBrentKungAdder16bit      1
           BitwisePG                16
           BlackCell                11
           GrayCell                 15
           XorGate                  15
       NR_8_8                        1
         AndGate                    64
         FullAdder                  35
         HalfAdder                   7
         unsignedBrentKungAdder14bit      1
           BitwisePG                14
           BlackCell                 8
           GrayCell                 13
           XorGate                  13
       customAdder18_0               1
         unsignedBrentKungAdder18bit      1
           BitwisePG                18
           BlackCell                12
           GrayCell                 17
           XorGate                  17
       customAdder26_7               1
         unsignedBrentKungAdder26bit      1
           BitwisePG                26
           BlackCell                19
           GrayCell                 25
           XorGate                  25
       rr_10x10_5                    1
         NR_3_3                      1
           AndGate                   9
           HalfAdder                 2
           unsignedBrentKungAdder4bit      1
             BitwisePG               4
             BlackCell               1
             GrayCell                3
             XorGate                 3
         NR_3_7                      1
           AndGate                  21
           FullAdder                 4
           HalfAdder                 2
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7
         NR_7_3                      1
           AndGate                  21
           FullAdder                 4
           HalfAdder                 2
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7
         customAdder10_0             1
           unsignedBrentKungAdder10bit      1
             BitwisePG              10
             BlackCell               5
             GrayCell                9
             XorGate                 9
         customAdder17_6             1
           unsignedBrentKungAdder17bit      1
             BitwisePG              17
             BlackCell              11
             GrayCell               16
             XorGate                16
         rr_7x7_6                    1
           NR_2_2                    1
             AndGate                 4
             unsignedBrentKungAdder1bit      1
           NR_2_5                    1
             AndGate                10
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           NR_5_2                    1
             AndGate                10
             unsignedBrentKungAdder4bit      1
               BitwisePG             4
               BlackCell             1
               GrayCell              3
               XorGate               3
           customAdder12_4           1
             unsignedBrentKungAdder12bit      1
               BitwisePG            12
               BlackCell             7
               GrayCell             11
               XorGate              11
           customAdder7_0            1
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
           rr_5x5_7                  1
             NR_2_2                  1
               AndGate               4
               unsignedBrentKungAdder1bit      1
             NR_2_3                  1
               AndGate               6
               unsignedBrentKungAdder2bit      1
                 BitwisePG           2
                 GrayCell            1
                 XorGate             1
             NR_3_2                  1
               AndGate               6
               unsignedBrentKungAdder2bit      1
                 BitwisePG           2
                 GrayCell            1
                 XorGate             1
             customAdder5_0          1
               unsignedBrentKungAdder5bit      1
                 BitwisePG           5
                 BlackCell           1
                 GrayCell            4
                 XorGate             4
             customAdder7_1          1
               unsignedBrentKungAdder7bit      1
                 BitwisePG           7
                 BlackCell           2
                 GrayCell            6
                 XorGate             6
             rr_3x3_11               1
               NR_1_1                1
               NR_1_2                1
               NR_2_1                1
               NR_2_2                1
                 AndGate             4
                 unsignedBrentKungAdder1bit      1
               customAdder2_0        1
                 unsignedBrentKungAdder2bit      1
                   BitwisePG         2
                   GrayCell          1
                   XorGate           1
               customAdder3_0        1
                 unsignedBrentKungAdder3bit      1
                   BitwisePG         3
                   GrayCell          2
                   XorGate           2

   Number of wires:              19292
   Number of wire bits:          23391
   Number of public wires:       19292
   Number of public wire bits:   23391
   Number of ports:              13379
   Number of port bits:          16361
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5853
     AND2x2_ASAP7_75t_R           1843
     AO21x1_ASAP7_75t_R            720
     MAJx2_ASAP7_75t_R             582
     NAND3xp33_ASAP7_75t_R         582
     NOR3xp33_ASAP7_75t_R          582
     OAI21xp33_ASAP7_75t_R         582
     TIELOx1_ASAP7_75t_R             7
     XOR2xp5_ASAP7_75t_R           955

   Chip area for top module '\multiplier32bit_4': 553.485960
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          8.11e-04   9.00e-04   4.45e-07   1.71e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.11e-04   9.00e-04   4.45e-07   1.71e-03 100.0%
                          47.4%      52.6%       0.0%
Startpoint: A[12] (input port clocked by clk)
Endpoint: P[61] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  66.74   66.74 ^ A[12] (in)
  43.71  110.45 ^ M4/M1/M4/M1/uut19/_0_/Y (AND2x2_ASAP7_75t_R)
  21.18  131.63 v M4/M1/M4/M1/uut101/_1_/Y (XOR2xp5_ASAP7_75t_R)
  36.59  168.22 v M4/M1/M4/M1/uut113/_2_/Y (MAJx2_ASAP7_75t_R)
  32.75  200.96 v M4/M1/M4/M1/uut133/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  233.66 ^ M4/M1/M4/M1/uut133/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  268.82 ^ M4/M1/M4/M1/uut150/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  294.92 v M4/M1/M4/M1/uut150/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  332.96 v M4/M1/M4/M1/uut165/_2_/Y (MAJx2_ASAP7_75t_R)
  26.98  359.95 ^ M4/M1/M4/M1/uut165/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  402.35 ^ M4/M1/M4/M1/uut172/uut10/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.36  431.72 ^ M4/M1/M4/M1/uut172/uut23/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.29  452.01 ^ M4/M1/M4/M1/uut172/uut29/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  24.46  476.47 ^ M4/M1/M4/M1/uut172/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.65  498.12 ^ M4/M1/M4/M1/uut172/uut44/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62  528.74 ^ M4/M1/M4/M1/uut172/uut59/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.21  567.95 ^ M4/M1/M4/adder2/adder_module/uut15/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  594.50 ^ M4/M1/M4/adder2/adder_module/uut28/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  614.67 ^ M4/M1/M4/adder2/adder_module/uut34/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  633.38 ^ M4/M1/M4/adder2/adder_module/uut37/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  659.48 ^ M4/M1/M4/adder2/adder_module/uut38/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.40  681.88 ^ M4/M1/M4/adder2/adder_module/uut52/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61  712.49 ^ M4/M1/M4/adder2/adder_module/uut71/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98  751.47 ^ M4/M1/adder2/adder_module/uut7/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.83  778.30 ^ M4/M1/adder2/adder_module/uut15/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.97  797.27 ^ M4/M1/adder2/adder_module/uut19/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.11  823.38 ^ M4/M1/adder2/adder_module/uut21/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.91  848.29 ^ M4/M1/adder2/adder_module/uut24/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.86  880.15 ^ M4/M1/adder2/adder_module/uut39/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.23  919.38 ^ M4/adder2/adder_module/uut23/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  945.93 ^ M4/adder2/adder_module/uut37/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  966.10 ^ M4/adder2/adder_module/uut44/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  984.81 ^ M4/adder2/adder_module/uut47/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.78 1008.60 ^ M4/adder2/adder_module/uut49/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.65 1030.25 ^ M4/adder2/adder_module/uut69/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.61 1060.86 ^ M4/adder2/adder_module/uut94/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  27.29 1088.15 v adder2/adder_module/uut13/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  28.70 1116.85 v adder2/adder_module/uut56/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.52 1138.36 v adder2/adder_module/uut78/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17 1159.53 v adder2/adder_module/uut88/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.93 1192.46 v adder2/adder_module/uut93/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.17 1230.63 v adder2/adder_module/uut96/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.42 1265.05 v adder2/adder_module/uut99/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.44 1295.48 v adder2/adder_module/uut104/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.35 1322.84 v adder2/adder_module/uut115/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94 1346.78 v adder2/adder_module/uut139/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76 1376.54 ^ adder2/adder_module/uut187/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1376.54 ^ P[61] (out)
        1376.54   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1376.54   data arrival time
---------------------------------------------------------
        8623.46   slack (MET)


