## Complete uart TX-RX module. No Parity check. Adjustment baudrate speed. 16 sampling per bit.
### Uart Transmit Module Simulation Waveform
![Screenshot](https://github.com/SafaKucukkomurler/verilog-uart-TX-RX-module/blob/master/uartTX_screenshot.JPG)
### Uart Receive Module Simulation Waveform
![Screenshot](https://github.com/SafaKucukkomurler/verilog-uart-TX-RX-module/blob/master/uartRX_screenshot.JPG)
