
% ==== Cell Routing
@article{CELL_TODAES03_Riepe,
  title={Transistor placement for noncomplementary digital VLSI cell synthesis},
  author={Riepe, Michael A and Sakallah, Karem A},
  journal=todaes,
  volume={8},
  number={1},
  pages={81--107},
  year={2003},
  publisher={ACM},
}
@inproceedings{CELL_DAC2011_Ryzhenko,
  title={Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries},
  author={Ryzhenko, Nikolai and Burns, Steven},
  booktitle=dac,
  pages={83--88},
  year={2011},
  organization={IEEE},
}
@inproceedings{CELL_DAC2012_Ryzhenko,
  title={Standard cell routing via Boolean satisfiability},
  author={Ryzhenko, Nikolai and Burns, Steven},
  booktitle=dac,
  pages={603--612},
  year={2012},
  organization={ACM}
}
@inproceedings{CELL_ASPDAC2013_Hougardy,
  title={{BonnCell}: Automatic layout of leaf cells},
  author={Hougardy, Stefan and Nieberg, Tim and Schneider, Jan},
  booktitle=aspdac,
  pages={453--460},
  year={2013},
  organization={IEEE},
}
@article{CELL_TCAD2014_Cortadella,
  title={A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing.},
  author={Cortadella, Jordi and Petit, Jordi and G{\'o}mez, Sergio and Moll, Francesc},
  journal=tcad,
  volume={33},
  number={3},
  pages={409--422},
  year={2014},
}


% ==== Layout Migration
@inproceedings{CELL_ISPD97_Heng,
  title= {{A VLSI artwork legalization technique based on a new criterion of minimum layout perturbation}},
  author={Heng, Fook-Luen and Chen, Zhan and Tellez, Gustavo E},
  booktitle=ispd,
  pages={116--121},
  year={1997},
}
@inproceedings{CELL_DAC2013_Salodkar,
  title={Automatic design rule correction in presence of multiple grids and track patterns},
  author={Salodkar, Nitin and Rajagopalan, Subramanian and Bhattacharya, Sambuddha and Batterywala, Shabbir},
  booktitle={Proceedings of the 50th Annual Design Automation Conference},
  pages={26},
  year={2013},
  organization={ACM},
}
@inproceedings{CELL_ISPD2014_Xu,
  title={Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization},
  author={Xiaoqing Xu and Brian Cline and Greg Yeric and Bei Yu and David Z. Pan},
  booktitle=ispd,
  year={2014},
}


% ==== Middle of Line
@inproceedings{MOL_DAC2013_Mallik,
  title={{TEASE}: a systematic analysis framework for early evaluation of {FinFET}-based advanced technology nodes},
  author={Mallik, Arindam and Zuber, Paul and Liu, Tsung-Te and Chava, Bharani and Ballal, Bhavana and Del Bario, Pablo Royer and Baert, Rogier and Croes, Kris and Ryckaert, Julien and Badaroglu, Mustafa and others},
  booktitle=dac,
  pages={24},
  year={2013},
}
@inproceedings{MOL_IRPS2013_Kauerauf,
  title={Reliability of {MOL} local interconnects},
  author={Kauerauf, Thomas and Branka, Anna and Sorrentino, Giuseppe and Roussel, Philippe and Demuynck, Steven and Croes, Kristof and Mercha, Karim and Bommels, J and Tokei, Zsolt and Groeseneken, Guido},
  booktitle={IEEE International Reliability Physics Symposium (IRPS)},
  pages={2F--5},
  year={2013},
}
@INPROCEEDINGS{MOL_IEDM2013_Rashed, 
  title={Innovations in special constructs for standard cell libraries in sub 28nm technologies}, 
  author={Rashed, M. and Jain, N. and Kim, J. and Tarabbia, M. and Rahim, I and Ahmed, S. and Kim, J. and Lin, I and Chan, S. and Yoshida, H. and Beasor, S. and Yuan, L. and Kye, J. and Chee, J. and Mittal, A and Doman, D. and Johnson, S. and Schroeder, U. and Cave, N. and Tang, T. and Stephen, J. and Augur, R. and Kengeri, S. and Venkatesan, S.}, 
  booktitle=iedm,
  year={2013}, 
  pages={9.7.1-9.7.4}, 
}
@inproceedings{MOL_SPIE2015_Xu,
  title={A Systematic Framework for Evaluating Cell Level Middle-Of-Line {(MOL)} Robustness for Multiple Patterning},
  author={Xiaoqing Xu and Brian Cline and Greg Yeric and Bei Yu and David Z. Pan},
  booktitle={Submitted to Proc. of SPIE},
  year={2015},
}



% ==== Cell Characterization
%{{{
@Conference{CELL_SPIE07_Ma,
  title = {Line Edge Roughness Impact on Critical Dimension Variation},
  author = {Y. Ma and H. Levinson and Thomas Wallow},
  booktitle=spie,
  volume=6518,
  year={2007},
}
@INPROCEEDINGS{CELL_SPIE09_Ban,
  title  = {Electrical Impact of Line-Edge Roughness on Sub-45nm Node Standard Cell},
  author = {Yongchan Ban and Savithri Sundareswaran and Rajendran Panda and David Z. Pan},
  booktitle = spie,
  year = {2009}
}
@INPROCEEDINGS{CELL_SPIE2010_Ban,
  title={Modeling and characterization of contact-edge roughness for minimizing design and manufacturing variations in 32-nm node standard cell},
  author={Ban, Yongchan and Ma, Yuansheng and Levinson, Harry J and Deng, Yunfei and Kye, Jongwook and Pan, David Z},
  booktitle=spie,
  volume=7641,
  pages={76410D--76410D},
  year={2010},
}
@inproceedings{CELL_ISPD2010_Ban,
  title = {Total Sensitivity Based {DFM} Optimization of Standard Library Cells},
  author = {Yongchan Ban and S. Sundareswaran and David Z. Pan},
  booktitle = ispd,
  pages={113--120},
  year = {2010},
} 
@inproceedings{CELL_DAC2010_Ban,
  title = {Compact Modeling and Robust Layout Optimization for Contacts in Deep Subwavelength Lithography},
  author = {Yongchan Ban and David Z. Pan},
  booktitle = dac,
  pages={408--411},
  year = {2010},
} 
@INPROCEEDINGS{CELL_SPIE2011_Chin,
  title = {Variability aware timing models at the standard cell level},
  author = {Eric Y. Chin and Cooper S. Levy and Andrew R. Neureuther},
  booktitle = spie,
  volume = {7641},
  year = {2010},
}
@ARTICLE{CELL_JETCAS2011_Ban,
  title={Modeling of Layout Aware Line-Edge Roughness and Poly Optimization for Leakage Minimization}, 
  author={Yongchan Ban and Pan, D.Z.}, 
  journal=jetcas,
  month={june}, 
  volume={1}, 
  number={2}, 
  pages={150--159},
  year={2011}, 
}
@INPROCEEDINGS{CELL_DAC2011_Ban, 
  title={Layout aware line-edge roughness modeling and poly optimization for leakage minimization}, 
  author={Ban, Yongchan and Yang, Jae-Seok}, 
  booktitle=dac,
  pages={447 -452},
  year={2011}, 
}
%}}}


% ==== Regular Layout
@article{CELL_TCAD2010_Jhaveri,
  author = {Tejas Jhaveri and Vyacheslav Rovner and Lars Liebmann and Larry Pileggi and Andrzej J. Strojwas and Jason D. Hibbeler},
  title = {Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings},
  journal=tcad,
  pages = {509--527},
  year={2010},
}



