# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do proj2-3_phi_equipe0_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:48 on Oct 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controle_portao
# -- Compiling architecture comportamento of controle_portao
# End time: 17:46:49 on Oct 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:49 on Oct 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture comportamento of testbench
# ** Warning: C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 17:46:49 on Oct 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 17:46:51 on Oct 09,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(comportamento)
# Loading work.controle_portao(comportamento)
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/b \
sim:/testbench/p \
sim:/testbench/s0 \
sim:/testbench/s1 \
sim:/testbench/rst
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 17:48:06 on Oct 09,2022, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
