$date
	Mon Nov 18 16:23:15 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 7 ! led [0:6] $end
$var reg 4 " bcd [3:0] $end
$var reg 1 # enable $end
$scope module dec $end
$var wire 1 # BL_L $end
$var wire 4 $ code [3:0] $end
$var reg 7 % seg [0:6] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
x#
bx "
bx !
$end
#3
b0 !
b0 %
1#
#5
b1111110 !
b1111110 %
b0 "
b0 $
#10
b110000 !
b110000 %
b1 "
b1 $
#15
b1101101 !
b1101101 %
b10 "
b10 $
#20
b1111001 !
b1111001 %
b11 "
b11 $
#25
b110011 !
b110011 %
b100 "
b100 $
#30
b1011011 !
b1011011 %
b101 "
b101 $
#35
b1011111 !
b1011111 %
b110 "
b110 $
#40
b1110000 !
b1110000 %
b111 "
b111 $
#45
b1111111 !
b1111111 %
b1000 "
b1000 $
#50
b1110011 !
b1110011 %
b1001 "
b1001 $
#55
b1111110 !
b1111110 %
b0 "
b0 $
#60
b110000 !
b110000 %
b1 "
b1 $
#65
b1101101 !
b1101101 %
b10 "
b10 $
#70
b1111001 !
b1111001 %
b11 "
b11 $
#75
b110011 !
b110011 %
b100 "
b100 $
#80
b1011011 !
b1011011 %
b101 "
b101 $
#85
b1011111 !
b1011111 %
b110 "
b110 $
#88
b0 !
b0 %
0#
#90
b111 "
b111 $
#95
b1000 "
b1000 $
#100
b1001 "
b1001 $
