// Seed: 3870402593
module module_0 (
    output tri0 id_0,
    output wire id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    input supply0 id_7,
    output tri1 id_8,
    output wand id_9,
    output uwire id_10,
    input tri0 id_11
);
  wire id_13;
  id_14(
      .id_0(1), .id_1(id_6), .id_2(id_1)
  );
  wire id_15;
  assign id_0 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri0 id_3
    , id_7,
    input tri1 id_4,
    input tri0 id_5
);
  wire id_8;
  wire id_9, id_10;
  wire id_11;
  module_0(
      id_2, id_2, id_1, id_2, id_3, id_1, id_2, id_5, id_2, id_2, id_2, id_4
  );
  wire id_12;
  supply1 id_13 = {id_4, id_3, 1 - id_3, id_3, 1, id_5};
  wire id_14;
endmodule
