<stg><name>quad_frame_remapper_Pipeline_2</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index8"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %line_buf_out

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:2 %sext_ln107_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln107

]]></Node>
<StgValue><ssdm name="sext_ln107_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="60">
<![CDATA[
newFuncRoot:3 %sext_ln107_cast = sext i60 %sext_ln107_read

]]></Node>
<StgValue><ssdm name="sext_ln107_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 388800, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 2, i32 16, i32 32, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i9 0, i9 %loop_index8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %load-store-loop7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
load-store-loop7:0 %loop_index8_load = load i9 %loop_index8

]]></Node>
<StgValue><ssdm name="loop_index8_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
load-store-loop7:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop7:2 %exitcond2915 = icmp_eq  i9 %loop_index8_load, i9 360

]]></Node>
<StgValue><ssdm name="exitcond2915"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop7:3 %empty = add i9 %loop_index8_load, i9 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop7:4 %br_ln0 = br i1 %exitcond2915, void %load-store-loop7.split, void %cleanup.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="9">
<![CDATA[
load-store-loop7.split:1 %loop_index8_cast = zext i9 %loop_index8_load

]]></Node>
<StgValue><ssdm name="loop_index8_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop7.split:4 %line_buf_out_addr_1 = getelementptr i128 %line_buf_out, i64 0, i64 %loop_index8_cast

]]></Node>
<StgValue><ssdm name="line_buf_out_addr_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="9">
<![CDATA[
load-store-loop7.split:5 %line_buf_out_load = load i9 %line_buf_out_addr_1

]]></Node>
<StgValue><ssdm name="line_buf_out_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop7.split:7 %store_ln0 = store i9 %empty, i9 %loop_index8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="9">
<![CDATA[
load-store-loop7.split:5 %line_buf_out_load = load i9 %line_buf_out_addr_1

]]></Node>
<StgValue><ssdm name="line_buf_out_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
cleanup.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
load-store-loop7.split:0 %gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln107_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop7.split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop7.split:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16">
<![CDATA[
load-store-loop7.split:6 %write_ln107 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem1_addr, i128 %line_buf_out_load, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop7.split:8 %br_ln0 = br void %load-store-loop7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="sext_ln107" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln107"/></StgValue>
</port>
<port id="42" name="line_buf_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buf_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="loop_index8" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="line_buf_out" to="specbramwithbyteenable_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i60" to="sext_ln107_read" fromId="48" toId="8">
</dataflow>
<dataflow id="50" from="sext_ln107" to="sext_ln107_read" fromId="41" toId="8">
</dataflow>
<dataflow id="51" from="sext_ln107_read" to="sext_ln107_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="54" from="gmem1" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="56" from="empty" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="66" from="empty_3" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="empty_2" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="loop_index8" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="86" from="loop_index8" to="loop_index8_load" fromId="6" toId="13">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="gmem1" to="specbitsmap_ln0" fromId="40" toId="14">
</dataflow>
<dataflow id="90" from="loop_index8_load" to="exitcond2915" fromId="13" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="exitcond2915" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="loop_index8_load" to="empty" fromId="13" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_94" to="empty" fromId="94" toId="16">
</dataflow>
<dataflow id="96" from="exitcond2915" to="br_ln0" fromId="15" toId="17">
</dataflow>
<dataflow id="97" from="loop_index8_load" to="loop_index8_cast" fromId="13" toId="18">
</dataflow>
<dataflow id="98" from="line_buf_out" to="line_buf_out_addr_1" fromId="42" toId="19">
</dataflow>
<dataflow id="100" from="StgValue_99" to="line_buf_out_addr_1" fromId="99" toId="19">
</dataflow>
<dataflow id="101" from="loop_index8_cast" to="line_buf_out_addr_1" fromId="18" toId="19">
</dataflow>
<dataflow id="102" from="line_buf_out_addr_1" to="line_buf_out_load" fromId="19" toId="20">
</dataflow>
<dataflow id="103" from="empty" to="store_ln0" fromId="16" toId="21">
</dataflow>
<dataflow id="104" from="loop_index8" to="store_ln0" fromId="6" toId="21">
</dataflow>
<dataflow id="105" from="line_buf_out_addr_1" to="line_buf_out_load" fromId="19" toId="22">
</dataflow>
<dataflow id="106" from="gmem1" to="gmem1_addr" fromId="40" toId="23">
</dataflow>
<dataflow id="107" from="sext_ln107_cast" to="gmem1_addr" fromId="9" toId="23">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="108" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="24">
</dataflow>
<dataflow id="111" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="24">
</dataflow>
<dataflow id="114" from="empty_0" to="specpipeline_ln0" fromId="60" toId="24">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_117" to="speclooptripcount_ln0" fromId="117" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_117" to="speclooptripcount_ln0" fromId="117" toId="25">
</dataflow>
<dataflow id="120" from="StgValue_117" to="speclooptripcount_ln0" fromId="117" toId="25">
</dataflow>
<dataflow id="122" from="_ssdm_op_Write.m_axi.p1i128" to="write_ln107" fromId="121" toId="26">
</dataflow>
<dataflow id="123" from="gmem1_addr" to="write_ln107" fromId="23" toId="26">
</dataflow>
<dataflow id="124" from="line_buf_out_load" to="write_ln107" fromId="22" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_125" to="write_ln107" fromId="125" toId="26">
</dataflow>
<dataflow id="127" from="exitcond2915" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="128" from="exitcond2915" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
