
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 1060.223 ; gain = 0.000
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1060.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:53]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/Debouncer.vhd:38' bound to instance 'antirrebote_PD' of component 'Debouncer' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/Debouncer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/Debouncer.vhd:50]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/Debouncer.vhd:38' bound to instance 'antirrebote_AD' of component 'Debouncer' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:158]
INFO: [Synth 8-3491] module 'CLK_DIV' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/CLK_DIV.vhd:34' bound to instance 'C_D_1Hz' of component 'CLK_DIV' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:171]
INFO: [Synth 8-638] synthesizing module 'CLK_DIV' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/CLK_DIV.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'CLK_DIV' (2#1) [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/CLK_DIV.vhd:41]
INFO: [Synth 8-3491] module 'DECODER1' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DECODER1.vhd:34' bound to instance 'Decoder_1' of component 'DECODER1' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:177]
INFO: [Synth 8-638] synthesizing module 'DECODER1' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DECODER1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'DECODER1' (3#1) [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DECODER1.vhd:43]
INFO: [Synth 8-3491] module 'DECODER1' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DECODER1.vhd:34' bound to instance 'Decoder4' of component 'DECODER1' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:186]
INFO: [Synth 8-3491] module 'DECODER2' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DECODER2.vhd:34' bound to instance 'Decoder3' of component 'DECODER2' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:195]
INFO: [Synth 8-638] synthesizing module 'DECODER2' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DECODER2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DECODER2' (4#1) [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DECODER2.vhd:40]
INFO: [Synth 8-3491] module 'MOTOR' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/MOTOR.vhd:36' bound to instance 'Motor1' of component 'MOTOR' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:203]
INFO: [Synth 8-638] synthesizing module 'MOTOR' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/MOTOR.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MOTOR' (5#1) [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/MOTOR.vhd:43]
INFO: [Synth 8-3491] module 'DISPLAY_REFRESH' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DISPLAY_REFRESH.vhd:34' bound to instance 'D_R' of component 'Display_refresh' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:211]
INFO: [Synth 8-638] synthesizing module 'DISPLAY_REFRESH' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DISPLAY_REFRESH.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DISPLAY_REFRESH' (6#1) [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DISPLAY_REFRESH.vhd:42]
INFO: [Synth 8-3491] module 'DECODER2' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/DECODER2.vhd:34' bound to instance 'Decoder_2' of component 'DECODER2' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:220]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/FSM.vhd:36' bound to instance 'Inst_Ascensor' of component 'FSM' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:228]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/FSM.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'FSM' (7#1) [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/FSM.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/sources_1/new/TOP.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:01:09 . Memory (MB): peak = 1060.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:01:13 . Memory (MB): peak = 1060.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:13 . Memory (MB): peak = 1060.223 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1060.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/constrs_1/imports/PRACTICAS_SED/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/constrs_1/imports/PRACTICAS_SED/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.srcs/constrs_1/imports/PRACTICAS_SED/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1170.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1170.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s1 |                              001 |                               00
                      s2 |                              010 |                               01
                      s3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:52 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:02:03 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:02:23 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:02:24 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:02:26 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:02:49 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:02:49 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:02:49 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:02:49 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:02:49 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:02:49 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |    15|
|4     |LUT2   |     9|
|5     |LUT3   |    21|
|6     |LUT4   |     7|
|7     |LUT5   |    11|
|8     |LUT6   |     5|
|9     |FDCE   |    10|
|10    |FDPE   |     5|
|11    |FDRE   |    74|
|12    |IBUF   |    10|
|13    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:02:49 . Memory (MB): peak = 1170.152 ; gain = 109.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:02:32 . Memory (MB): peak = 1170.152 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:02:50 . Memory (MB): peak = 1170.152 ; gain = 109.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1170.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2ea1a7f3
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:03:40 . Memory (MB): peak = 1175.449 ; gain = 115.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ruben/OneDrive/Escritorio/tr/SEDASCENSOR/SEDASCENSOR.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 15 16:10:01 2022...
