{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732288207984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732288207984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 23:10:07 2024 " "Processing started: Fri Nov 22 23:10:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732288207984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732288207984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hc595_caseg -c hc595_caseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off hc595_caseg -c hc595_caseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732288207984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1732288208137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_caseg " "Found entity 1: num_to_caseg" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732288208159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732288208159 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit caseg_to_hc595.v(20) " "Verilog HDL Declaration warning at caseg_to_hc595.v(20): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/num_to_hc595/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" 20 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1732288208160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 caseg_to_hc595 " "Found entity 1: caseg_to_hc595" {  } { { "../rtl/num_to_hc595/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732288208161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732288208161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732288208162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732288208162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/top_caseg_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/top_caseg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_caseg_disp " "Found entity 1: top_caseg_disp" {  } { { "../rtl/top_caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732288208163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732288208163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/datafiles/quartusii/zijituozhan/hc595_caseg/rtl/digit8_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /datafiles/quartusii/zijituozhan/hc595_caseg/rtl/digit8_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit8_num_generator " "Found entity 1: digit8_num_generator" {  } { { "../rtl/digit8_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/digit8_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732288208165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732288208165 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_caseg_disp.v(44) " "Verilog HDL Instantiation warning at top_caseg_disp.v(44): instance has no name" {  } { { "../rtl/top_caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1732288208166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_caseg_disp " "Elaborating entity \"top_caseg_disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732288208183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit8_num_generator digit8_num_generator:digit8_num_generator_inst " "Elaborating entity \"digit8_num_generator\" for hierarchy \"digit8_num_generator:digit8_num_generator_inst\"" {  } { { "../rtl/top_caseg_disp.v" "digit8_num_generator_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732288208185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 digit8_generator.v(15) " "Verilog HDL assignment warning at digit8_generator.v(15): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/digit8_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/digit8_generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208186 "|top_caseg_disp|digit8_num_generator:digit8_num_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 digit8_generator.v(23) " "Verilog HDL assignment warning at digit8_generator.v(23): truncated value with size 32 to match size of target (27)" {  } { { "../rtl/digit8_generator.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/digit8_generator.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208186 "|top_caseg_disp|digit8_num_generator:digit8_num_generator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_caseg num_to_caseg:num_to_caseg_inst " "Elaborating entity \"num_to_caseg\" for hierarchy \"num_to_caseg:num_to_caseg_inst\"" {  } { { "../rtl/top_caseg_disp.v" "num_to_caseg_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732288208187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 num_to_caseg.v(60) " "Verilog HDL assignment warning at num_to_caseg.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208188 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 num_to_caseg.v(77) " "Verilog HDL assignment warning at num_to_caseg.v(77): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208189 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 num_to_caseg:num_to_caseg_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"num_to_caseg:num_to_caseg_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "bcd_8421_inst" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732288208190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bcd_8421.v(32) " "Verilog HDL assignment warning at bcd_8421.v(32): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208191 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(49) " "Verilog HDL assignment warning at bcd_8421.v(49): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208191 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(50) " "Verilog HDL assignment warning at bcd_8421.v(50): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208192 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(51) " "Verilog HDL assignment warning at bcd_8421.v(51): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208192 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(52) " "Verilog HDL assignment warning at bcd_8421.v(52): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208192 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(53) " "Verilog HDL assignment warning at bcd_8421.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208192 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(54) " "Verilog HDL assignment warning at bcd_8421.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208192 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(55) " "Verilog HDL assignment warning at bcd_8421.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208192 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_8421.v(56) " "Verilog HDL assignment warning at bcd_8421.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/bcd_8421.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/bcd_8421.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208192 "|top_caseg_disp|num_to_caseg:num_to_caseg_inst|bcd_8421:bcd_8421_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caseg_to_hc595 caseg_to_hc595:comb_3 " "Elaborating entity \"caseg_to_hc595\" for hierarchy \"caseg_to_hc595:comb_3\"" {  } { { "../rtl/top_caseg_disp.v" "comb_3" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732288208193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 caseg_to_hc595.v(33) " "Verilog HDL assignment warning at caseg_to_hc595.v(33): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/num_to_hc595/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208194 "|top_caseg_disp|caseg_to_hc595:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 caseg_to_hc595.v(40) " "Verilog HDL assignment warning at caseg_to_hc595.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/num_to_hc595/caseg_to_hc595.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/caseg_to_hc595.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732288208194 "|top_caseg_disp|caseg_to_hc595:comb_3"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/num_to_hc595/num_to_caseg.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/num_to_hc595/num_to_caseg.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1732288208479 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1732288208479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oe GND " "Pin \"oe\" is stuck at GND" {  } { { "../rtl/top_caseg_disp.v" "" { Text "D:/DATAFiles/QuartusII/ZiJiTuoZhan/hc595_caseg/rtl/top_caseg_disp.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732288208558 "|top_caseg_disp|oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732288208558 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732288208613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732288208789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732288208789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732288208822 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732288208822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Implemented 396 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732288208822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732288208822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732288208832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 23:10:08 2024 " "Processing ended: Fri Nov 22 23:10:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732288208832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732288208832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732288208832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732288208832 ""}
