case: 
Unidad_Control: 
logic: 
case__14: 
case__8: 
datapath__3: 
logic__2: 
case__15: 
datapath__2: 
Banco_Registros: 
reg__1: 
case__11: 
case__4: 
case__16: 
case__5: 
Mem_Instrucciones: 
rom: 
logic__10: 
case__9: 
muxpart__1: 
ExtendUnit_8to32: 
reg__2: 
datapath__1: 
logic__4: 
case__3: 
Mux_2to1: 
main: 
muxpart: 
muxpart__2: 
case__6: 
ExtendUnit_12to32: 
Register: 
ALU_suma: 
logic__3: 
datapath: 
reg: 
extram: 
case__13: 
case__12: 
ALU_2to1: 
Mem_Datos: 
case__10: 
reg__3: 
logic__7: 
case__7: 
case__1: 
logic__1: 
case__2: 
