While analyzing gated clock network, ambiguities have been found on gates test_0/u100/DSD138/UIN100/UCK0/bckox4_sn_m3:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_6_3_RNO:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_6_3:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_6_0_0_wmux:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_6_0_0_wmux_0:Y, test_0/u100/DSD138/UIN100/UCK0/bckox2_6_3_RNIONB81:Y, test_0/u100/DSD138/UIN100/UCK12_RNO_0:Y, test_0/u100/DSD138/UIN100/UCK0/bckox4_2:Y, test_0/u100/DSD138/UIN100/un1_bckox2_3:Y, test_0/u100/DSD138/UIN100/UCK12_RNO:Y, test_0/u100/obck:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_3_d_1_2:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_3_d:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_5_1_2:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_5:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_5_RNIDH3S1:Y, test_0/u100/DSD138/UIN100/UCK0/bcko_3_d_RNISQKT2:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
