verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/ec67/hdl" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/abef/hdl" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/7698" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/f0b6/hdl/verilog" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/66be/hdl/verilog" \
"../../../bd/kria_eth_top/ip/kria_eth_top_zynq_ultra_ps_e_0_0/sim/kria_eth_top_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2_clk_wiz.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_clk_wiz_2/kria_eth_top_clk_wiz_2.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/common/bd_17e7_mac_0_block_reset_sync.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/common/bd_17e7_mac_0_block_sync_block.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_clk_en_gen.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/physical/bd_17e7_mac_0_rgmii_v2_0_if.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/statistics/bd_17e7_mac_0_vector_decode.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_block.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_support.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0_support_resets.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_1/synth/bd_17e7_mac_0.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_4/sim/bd_17e7_xlconstant_0_0.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_5/sim/bd_17e7_util_vector_logic_0_0.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/sim/bd_17e7.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/sim/kria_eth_top_axi_ethernet_0_2.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/sim/bd_2701.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_0/sim/bd_2701_one_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/ec67/hdl" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/abef/hdl" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/7698" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/f0b6/hdl/verilog" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/66be/hdl/verilog" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_2/sim/bd_2701_arsw_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_3/sim/bd_2701_rsw_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_4/sim/bd_2701_awsw_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_5/sim/bd_2701_wsw_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_6/sim/bd_2701_bsw_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_7/sim/bd_2701_s00mmu_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_8/sim/bd_2701_s00tr_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_9/sim/bd_2701_s00sic_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_10/sim/bd_2701_s00a2s_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_11/sim/bd_2701_sarn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_12/sim/bd_2701_srn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_13/sim/bd_2701_s01mmu_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_14/sim/bd_2701_s01tr_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_15/sim/bd_2701_s01sic_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_16/sim/bd_2701_s01a2s_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_17/sim/bd_2701_sawn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_18/sim/bd_2701_swn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_19/sim/bd_2701_sbn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_20/sim/bd_2701_s02mmu_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_21/sim/bd_2701_s02tr_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_22/sim/bd_2701_s02sic_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_23/sim/bd_2701_s02a2s_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_24/sim/bd_2701_sarn_1.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_25/sim/bd_2701_srn_1.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_26/sim/bd_2701_sawn_1.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_27/sim/bd_2701_swn_1.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_28/sim/bd_2701_sbn_1.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_29/sim/bd_2701_m00s2a_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_30/sim/bd_2701_m00arn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_31/sim/bd_2701_m00rn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_32/sim/bd_2701_m00awn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_33/sim/bd_2701_m00wn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_34/sim/bd_2701_m00bn_0.sv" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/bd_0/ip/ip_35/sim/bd_2701_m00e_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/ec67/hdl" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/abef/hdl" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/7698" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/f0b6/hdl/verilog" --include "../../../../kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/66be/hdl/verilog" \
"../../../bd/kria_eth_top/ip/kria_eth_top_axi_smc_0/sim/kria_eth_top_axi_smc_0.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_xbar_1/sim/kria_eth_top_xbar_1.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_xlconcat_0_0/sim/kria_eth_top_xlconcat_0_0.v" \
"../../../bd/kria_eth_top/sim/kria_eth_top.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_auto_cc_3/sim/kria_eth_top_auto_cc_3.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_auto_pc_0/sim/kria_eth_top_auto_pc_0.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_auto_cc_0/sim/kria_eth_top_auto_cc_0.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_auto_cc_1/sim/kria_eth_top_auto_cc_1.v" \
"../../../bd/kria_eth_top/ip/kria_eth_top_auto_cc_2/sim/kria_eth_top_auto_cc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
