Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot hostif_test_tb_behav xil_defaultlib.hostif_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 10 differs from formal bit length 16 for port 'state_ram_addr' [/drive/sda2/home/rameyn1/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/sim_1/new/hostif_test_tb.sv:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hostif_test
Compiling module xil_defaultlib.hostif_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hostif_test_tb_behav
