
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001277                       # Number of seconds simulated
sim_ticks                                  1277439369                       # Number of ticks simulated
final_tick                                 1277439369                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226837                       # Simulator instruction rate (inst/s)
host_op_rate                                   226837                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              139225826                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697312                       # Number of bytes of host memory used
host_seconds                                     9.18                       # Real time elapsed on the host
sim_insts                                     2081296                       # Number of instructions simulated
sim_ops                                       2081296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        118656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             602432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       118656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148032                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst           1854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9413                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         92885817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        294639424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8917840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4108218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          3106214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3957918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           501002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4258519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           250501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3507016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          1953909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4358720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           250501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4258519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1603207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4158319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           400802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          3456916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           851704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4408820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1102205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4458920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           601203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4308619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           601203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3456916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           350702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4458920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           501002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          3356715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          2004009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4559120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             471593419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     92885817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8917840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      3106214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       501002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       250501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      1953909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       250501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1603207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       400802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       851704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1102205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       601203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       601203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       350702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       501002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      2004009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115881821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        92885817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       294639424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8917840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4108218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         3106214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3957918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          501002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4258519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          250501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3507016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         1953909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4358720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          250501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4258519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1603207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4158319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          400802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         3456916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          851704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4408820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1102205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4458920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          601203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4308619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          601203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3456916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          350702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4458920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          501002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         3356715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         2004009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4559120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471593419                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132831                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73984                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5701                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88809                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66577                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.966501                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26561                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3653                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2897                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            756                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          255                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1159                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182759                       # DTB read hits
system.cpu00.dtb.read_misses                      622                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 183381                       # DTB read accesses
system.cpu00.dtb.write_hits                    127743                       # DTB write hits
system.cpu00.dtb.write_misses                    1106                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128849                       # DTB write accesses
system.cpu00.dtb.data_hits                     310502                       # DTB hits
system.cpu00.dtb.data_misses                     1728                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 312230                       # DTB accesses
system.cpu00.itb.fetch_hits                    149537                       # ITB hits
system.cpu00.itb.fetch_misses                     154                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149691                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1987                       # Number of system calls
system.cpu00.numCycles                        1033008                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            87381                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1191685                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132831                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96035                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      730358                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12778                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                564                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6379                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          703                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149537                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2711                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           831774                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.432703                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.706009                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 613373     73.74%     73.74% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16474      1.98%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17638      2.12%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17115      2.06%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38113      4.58%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15807      1.90%     86.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18806      2.26%     88.64% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11317      1.36%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83131      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             831774                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.128587                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.153607                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  93658                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              570412                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129365                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33681                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4658                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26497                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1768                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1126154                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7323                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4658                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 109636                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 98775                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       220796                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147174                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              250735                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1106730                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2884                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22831                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2089                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               215310                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            758705                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1370190                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1211967                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155936                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668919                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89786                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4032                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1664                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  150690                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179974                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135334                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32336                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12547                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   969654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2748                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  954228                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1953                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        102390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          372                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       831774                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.147220                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.918123                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            531316     63.88%     63.88% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             75243      9.05%     72.92% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             61569      7.40%     80.33% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45484      5.47%     85.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43740      5.26%     91.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28612      3.44%     94.49% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26843      3.23%     97.72% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11419      1.37%     99.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7548      0.91%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        831774                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4945     15.84%     15.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.12%     28.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  87      0.28%     29.23% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.23% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.23% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5846     18.72%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.95% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9965     31.91%     79.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6288     20.14%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551543     57.80%     57.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12789      1.34%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35724      3.74%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37109      3.89%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                15      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.78% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             186619     19.56%     86.33% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130421     13.67%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               954228                       # Type of FU issued
system.cpu00.iq.rate                         0.923737                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31228                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032726                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2529830                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          951770                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       814231                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243581                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123448                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       117014                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               860356                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125100                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21297                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18977                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          437                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15807                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4658                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 23594                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               65514                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1080144                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1388                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179974                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135334                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1578                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  162                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               65256                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          437                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1603                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3113                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4716                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              946726                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              183399                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7502                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107742                       # number of nop insts executed
system.cpu00.iew.exec_refs                     312255                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110497                       # Number of branches executed
system.cpu00.iew.exec_stores                   128856                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.916475                       # Inst execution rate
system.cpu00.iew.wb_sent                       934786                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      931245                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545461                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777172                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.901489                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701854                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        107122                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3970                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       814910                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.188677                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.291930                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       566517     69.52%     69.52% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51677      6.34%     75.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51232      6.29%     82.15% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29979      3.68%     85.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35510      4.36%     90.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8889      1.09%     91.27% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12853      1.58%     92.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5040      0.62%     93.47% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53213      6.53%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       814910                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968665                       # Number of instructions committed
system.cpu00.commit.committedOps               968665                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280524                       # Number of memory references committed
system.cpu00.commit.loads                      160997                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100146                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792139                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22222                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98654     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503322     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162035     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119528     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968665                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53213                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1833493                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2168560                       # The number of ROB writes
system.cpu00.timesIdled                          1405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        201234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      69184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870011                       # Number of Instructions Simulated
system.cpu00.committedOps                      870011                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.187351                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.187351                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.842211                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.842211                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1143116                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613203                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151843                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102904                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4741                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2252                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           14899                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.024935                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            224158                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14963                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.980819                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26832009                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.024935                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.984765                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.984765                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1100324                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1100324                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       139124                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        139124                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        82935                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        82935                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          876                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          876                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1104                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1104                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       222059                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         222059                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       222059                       # number of overall hits
system.cpu00.dcache.overall_hits::total        222059                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        11470                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        11470                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        35469                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        35469                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          314                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          314                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           19                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        46939                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        46939                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        46939                       # number of overall misses
system.cpu00.dcache.overall_misses::total        46939                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    466214704                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    466214704                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5500862760                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5500862760                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3266062                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3266062                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       289750                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       289750                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5967077464                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5967077464                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5967077464                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5967077464                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150594                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150594                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118404                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268998                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268998                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268998                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268998                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.076165                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.076165                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.299559                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.299559                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.263866                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.263866                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.016919                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016919                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.174496                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.174496                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.174496                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.174496                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 40646.443243                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 40646.443243                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 155089.310666                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 155089.310666                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10401.471338                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10401.471338                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        15250                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        15250                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 127124.085814                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 127124.085814                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 127124.085814                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 127124.085814                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       164036                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3439                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    47.698750                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10790                       # number of writebacks
system.cpu00.dcache.writebacks::total           10790                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3630                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3630                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        28328                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        28328                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          141                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        31958                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        31958                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        31958                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        31958                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         7840                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         7840                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7141                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7141                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          173                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          173                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        14981                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        14981                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        14981                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        14981                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    265922119                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    265922119                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1166751262                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1166751262                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1520608                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1520608                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       267729                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       267729                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1432673381                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1432673381                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1432673381                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1432673381                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.052061                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.052061                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.060310                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.060310                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.145378                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.145378                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.016919                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.016919                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.055692                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.055692                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.055692                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.055692                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 33918.637628                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 33918.637628                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 163387.657471                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 163387.657471                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8789.641618                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8789.641618                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        14091                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        14091                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 95632.693478                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 95632.693478                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 95632.693478                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 95632.693478                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7353                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.444527                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140595                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7865                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.876033                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       789586135                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.444527                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.920790                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.920790                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          306923                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         306923                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140595                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140595                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140595                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140595                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140595                       # number of overall hits
system.cpu00.icache.overall_hits::total        140595                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8934                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8934                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8934                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8934                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8934                       # number of overall misses
system.cpu00.icache.overall_misses::total         8934                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    669857942                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    669857942                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    669857942                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    669857942                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    669857942                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    669857942                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149529                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149529                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149529                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149529                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149529                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149529                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059748                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059748                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059748                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059748                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059748                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059748                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 74978.502574                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 74978.502574                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 74978.502574                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 74978.502574                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 74978.502574                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 74978.502574                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1028                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              27                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    38.074074                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7353                       # number of writebacks
system.cpu00.icache.writebacks::total            7353                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1069                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1069                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1069                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1069                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1069                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1069                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7865                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7865                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7865                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7865                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7865                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7865                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    484359992                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    484359992                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    484359992                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    484359992                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    484359992                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    484359992                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052598                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052598                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052598                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052598                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052598                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052598                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 61584.232931                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 61584.232931                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 61584.232931                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 61584.232931                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 61584.232931                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 61584.232931                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 10339                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            8244                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             670                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               7588                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3722                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           49.051133                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   894                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            75                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             74                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                       7084                       # DTB read hits
system.cpu01.dtb.read_misses                      338                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                   7422                       # DTB read accesses
system.cpu01.dtb.write_hits                      3275                       # DTB write hits
system.cpu01.dtb.write_misses                      16                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  3291                       # DTB write accesses
system.cpu01.dtb.data_hits                      10359                       # DTB hits
system.cpu01.dtb.data_misses                      354                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  10713                       # DTB accesses
system.cpu01.itb.fetch_hits                      8009                       # ITB hits
system.cpu01.itb.fetch_misses                      51                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                  8060                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         102654                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             7935                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        69452                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     10339                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             4617                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       24907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  1519                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        42004                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1893                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    8009                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 312                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            77597                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.895035                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.286567                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  65278     84.12%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    878      1.13%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    919      1.18%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   1192      1.54%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   2004      2.58%     90.56% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    357      0.46%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    736      0.95%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    921      1.19%     93.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   5312      6.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              77597                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.100717                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.676564                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   9094                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               16007                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    8746                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1233                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  513                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                871                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                60829                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 935                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  513                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   9850                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  6794                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         6903                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    9149                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2384                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                58691                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 281                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  671                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1056                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  198                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             42477                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups               81371                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          68580                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12787                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               30900                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  11577                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              155                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          138                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    4737                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               7273                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              4009                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             284                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            113                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    52478                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               164                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   50091                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             265                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         12342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         6202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        77597                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.645528                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.685946                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             64705     83.39%     83.39% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              2214      2.85%     86.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              2265      2.92%     89.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              1441      1.86%     91.02% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              1606      2.07%     93.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              1616      2.08%     95.17% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              2378      3.06%     98.23% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7               724      0.93%     99.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               648      0.84%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         77597                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1021     50.57%     50.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     50.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     50.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  79      3.91%     54.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     54.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     54.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                373     18.47%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     72.96% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  429     21.25%     94.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 117      5.79%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               33934     67.74%     67.75% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                215      0.43%     68.18% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     68.18% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2948      5.89%     74.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      3.85%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.92% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               7653     15.28%     93.19% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              3409      6.81%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                50091                       # Type of FU issued
system.cpu01.iq.rate                         0.487960                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      2019                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.040307                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           156267                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           51563                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        37491                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23796                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13442                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10405                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                39832                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12274                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            197                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         1716                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         1090                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  513                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  1956                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 759                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             55741                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             148                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                7273                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               4009                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              132                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 727                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          127                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          380                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                507                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               49247                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                7422                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             844                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                        3099                       # number of nop insts executed
system.cpu01.iew.exec_refs                      10713                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   7841                       # Number of branches executed
system.cpu01.iew.exec_stores                     3291                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.479738                       # Inst execution rate
system.cpu01.iew.wb_sent                        48432                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       47896                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   28684                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   39422                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.466577                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.727614                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         12736                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             424                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        33697                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.270440                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.494917                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        24352     72.27%     72.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         1430      4.24%     76.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1781      5.29%     81.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          700      2.08%     83.87% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1147      3.40%     87.28% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5          536      1.59%     88.87% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          416      1.23%     90.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          726      2.15%     92.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         2609      7.74%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        33697                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              42810                       # Number of instructions committed
system.cpu01.commit.committedOps                42810                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         8476                       # Number of memory references committed
system.cpu01.commit.loads                        5557                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                     6468                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   35616                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                541                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass         2514      5.87%      5.87% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          26845     62.71%     68.58% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           153      0.36%     68.94% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     68.94% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      6.72%     75.66% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.66% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.66% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      4.48%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.14% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          5580     13.03%     93.18% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         2920      6.82%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           42810                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                2609                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      85711                       # The number of ROB reads
system.cpu01.rob.rob_writes                    112979                       # The number of ROB writes
system.cpu01.timesIdled                           221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         25057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     999537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     40300                       # Number of Instructions Simulated
system.cpu01.committedOps                       40300                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.547246                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.547246                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.392581                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.392581                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  60685                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 29093                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8176                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   154                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   79                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             439                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.621799                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              6967                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             496                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           14.046371                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1131685847                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.621799                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.322216                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.322216                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           37126                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          37126                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         4826                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4826                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         2354                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2354                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           34                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           19                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data         7180                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           7180                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         7180                       # number of overall hits
system.cpu01.dcache.overall_hits::total          7180                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1354                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1354                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          532                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           14                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           11                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         1886                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         1886                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         1886                       # number of overall misses
system.cpu01.dcache.overall_misses::total         1886                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     94868786                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     94868786                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     69225840                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     69225840                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       616588                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       616588                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       178486                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       178486                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       380152                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       380152                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    164094626                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    164094626                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    164094626                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    164094626                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         6180                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6180                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         2886                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2886                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         9066                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         9066                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         9066                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         9066                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.219094                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.219094                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.184338                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.184338                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.291667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.291667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.366667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.366667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.208030                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.208030                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.208030                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.208030                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 70065.573117                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 70065.573117                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 130123.759398                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 130123.759398                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data        44042                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total        44042                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        16226                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        16226                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 87006.694592                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 87006.694592                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 87006.694592                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 87006.694592                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2156                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              92                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    23.434783                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          157                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          259                       # number of writebacks
system.cpu01.dcache.writebacks::total             259                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          934                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          934                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          388                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          388                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            7                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1322                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1322                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1322                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1322                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          420                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          144                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           11                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          564                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          564                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          564                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          564                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     28205424                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     28205424                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     18768829                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     18768829                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        45201                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        45201                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       166896                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       166896                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       378993                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       378993                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     46974253                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     46974253                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     46974253                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     46974253                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.067961                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.067961                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.049896                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.049896                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.145833                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.145833                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.366667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.062210                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.062210                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.062210                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.062210                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 67155.771429                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 67155.771429                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 130339.090278                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 130339.090278                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  6457.285714                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6457.285714                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 15172.363636                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 15172.363636                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 83287.682624                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 83287.682624                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 83287.682624                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 83287.682624                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             106                       # number of replacements
system.cpu01.icache.tags.tagsinuse         110.091228                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              7381                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             503                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           14.673956                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   110.091228                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.215022                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.215022                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           16519                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          16519                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         7381                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          7381                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         7381                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           7381                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         7381                       # number of overall hits
system.cpu01.icache.overall_hits::total          7381                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          627                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          627                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          627                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          627                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          627                       # number of overall misses
system.cpu01.icache.overall_misses::total          627                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     75945792                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     75945792                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     75945792                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     75945792                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     75945792                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     75945792                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         8008                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         8008                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         8008                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         8008                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         8008                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         8008                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.078297                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.078297                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.078297                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.078297                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.078297                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.078297                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 121125.665072                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 121125.665072                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 121125.665072                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 121125.665072                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 121125.665072                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 121125.665072                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          106                       # number of writebacks
system.cpu01.icache.writebacks::total             106                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          124                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          124                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          124                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          503                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          503                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          503                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     56041126                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     56041126                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     56041126                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     56041126                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     56041126                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     56041126                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.062812                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.062812                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.062812                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.062812                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.062812                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.062812                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 111413.769384                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 111413.769384                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 111413.769384                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 111413.769384                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 111413.769384                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 111413.769384                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 14665                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           12279                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             891                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              12530                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  6070                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           48.443735                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   936                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      10618                       # DTB read hits
system.cpu02.dtb.read_misses                      317                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  10935                       # DTB read accesses
system.cpu02.dtb.write_hits                      3881                       # DTB write hits
system.cpu02.dtb.write_misses                      27                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  3908                       # DTB write accesses
system.cpu02.dtb.data_hits                      14499                       # DTB hits
system.cpu02.dtb.data_misses                      344                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  14843                       # DTB accesses
system.cpu02.itb.fetch_hits                     12078                       # ITB hits
system.cpu02.itb.fetch_misses                      75                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 12153                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          50890                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             8203                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        90332                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     14665                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             7007                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       26635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1975                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2136                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   12078                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 431                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            38148                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.367935                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.121157                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  21691     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    786      2.06%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    964      2.53%     61.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   2325      6.09%     67.54% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   3110      8.15%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    386      1.01%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2029      5.32%     82.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    757      1.98%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   6100     15.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              38148                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.288171                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.775044                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   9802                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               13658                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   12754                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1265                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  659                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                994                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 339                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                80294                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1288                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  659                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  10607                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  6612                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         5448                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   13147                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1665                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                77623                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 275                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  338                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  598                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  231                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             53956                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              101147                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          88305                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12835                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               40435                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  13521                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          137                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    4224                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              10838                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              4735                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             415                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            170                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    68115                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               189                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   65413                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             272                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         14435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         7031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        38148                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.714716                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.384910                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             21478     56.30%     56.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              2244      5.88%     62.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              3228      8.46%     70.65% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              2696      7.07%     77.71% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              1697      4.45%     82.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              1518      3.98%     86.14% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              3491      9.15%     95.29% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1067      2.80%     98.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               729      1.91%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         38148                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1021     48.71%     48.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     48.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     48.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  74      3.53%     52.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     52.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     52.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                325     15.51%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     67.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  491     23.43%     91.17% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 185      8.83%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               45095     68.94%     68.95% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                175      0.27%     69.21% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.21% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2934      4.49%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      2.95%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.65% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              11231     17.17%     93.81% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              4046      6.19%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                65413                       # Type of FU issued
system.cpu02.iq.rate                         1.285380                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      2096                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.032043                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           147675                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           69241                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        52374                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23667                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13520                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                55338                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12167                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            269                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2333                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1378                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  659                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2035                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1438                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             73998                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             225                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               10838                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               4735                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              127                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1426                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          136                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          530                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                666                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               64407                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               10935                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1006                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        5694                       # number of nop insts executed
system.cpu02.iew.exec_refs                      14843                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  11651                       # Number of branches executed
system.cpu02.iew.exec_stores                     3908                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.265612                       # Inst execution rate
system.cpu02.iew.wb_sent                        63357                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       62766                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   37472                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   48170                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.233366                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.777912                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         14811                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             563                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        35851                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.638727                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.718277                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        22994     64.14%     64.14% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         2668      7.44%     71.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1669      4.66%     76.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          732      2.04%     78.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1015      2.83%     81.11% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         1700      4.74%     85.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          384      1.07%     86.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         1828      5.10%     92.02% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         2861      7.98%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        35851                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              58750                       # Number of instructions committed
system.cpu02.commit.committedOps                58750                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        11862                       # Number of memory references committed
system.cpu02.commit.loads                        8505                       # Number of loads committed
system.cpu02.commit.membars                        43                       # Number of memory barriers committed
system.cpu02.commit.branches                    10021                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   49161                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                478                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         4885      8.31%      8.31% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          37045     63.06%     71.37% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.20%     71.57% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     71.57% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      4.90%     76.46% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     76.46% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      3.27%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          8548     14.55%     94.28% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         3359      5.72%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           58750                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                2861                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     105563                       # The number of ROB reads
system.cpu02.rob.rob_writes                    149399                       # The number of ROB writes
system.cpu02.timesIdled                           165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                         12742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    1008704                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     53869                       # Number of Instructions Simulated
system.cpu02.committedOps                       53869                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.944699                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.944699                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.058538                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.058538                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  78802                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 39598                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11127                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   198                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   98                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             481                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.623616                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             11031                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             539                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           20.465677                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       861791835                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.623616                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.306619                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.306619                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           52388                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          52388                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         8156                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          8156                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         2746                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2746                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           43                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           29                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        10902                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          10902                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        10902                       # number of overall hits
system.cpu02.dcache.overall_hits::total         10902                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1373                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1373                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          566                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          566                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           17                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           16                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         1939                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         1939                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         1939                       # number of overall misses
system.cpu02.dcache.overall_misses::total         1939                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     91233003                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     91233003                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     75885463                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     75885463                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       520391                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       520391                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       141398                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       141398                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       382470                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       382470                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    167118466                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    167118466                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    167118466                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    167118466                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         9529                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         9529                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         3312                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         3312                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           45                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        12841                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        12841                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        12841                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        12841                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.144086                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.144086                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.170894                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.170894                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.283333                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.283333                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.355556                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.355556                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.151001                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.151001                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.151001                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.151001                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 66447.926438                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 66447.926438                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 134073.256184                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 134073.256184                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 30611.235294                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 30611.235294                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  8837.375000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  8837.375000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 86187.965962                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 86187.965962                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 86187.965962                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 86187.965962                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2149                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    20.864078                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          283                       # number of writebacks
system.cpu02.dcache.writebacks::total             283                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          898                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          898                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          416                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          416                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            8                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1314                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1314                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1314                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1314                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          475                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          150                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            9                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           16                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          625                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          625                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          625                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          625                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     25622013                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     25622013                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     18209033                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     18209033                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        89243                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        89243                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       124013                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       124013                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       381311                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       381311                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     43831046                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     43831046                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     43831046                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     43831046                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.049848                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.049848                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.045290                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.045290                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.355556                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.355556                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.048672                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.048672                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.048672                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.048672                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 53941.080000                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 53941.080000                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 121393.553333                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 121393.553333                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  9915.888889                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9915.888889                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  7750.812500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  7750.812500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 70129.673600                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 70129.673600                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 70129.673600                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 70129.673600                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             257                       # number of replacements
system.cpu02.icache.tags.tagsinuse         113.106147                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             11212                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             712                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           15.747191                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   113.106147                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.220910                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.220910                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           24860                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          24860                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        11212                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         11212                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        11212                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          11212                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        11212                       # number of overall hits
system.cpu02.icache.overall_hits::total         11212                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          862                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          862                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          862                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          862                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          862                       # number of overall misses
system.cpu02.icache.overall_misses::total          862                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     53650110                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     53650110                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     53650110                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     53650110                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     53650110                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     53650110                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        12074                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        12074                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        12074                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        12074                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        12074                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        12074                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.071393                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.071393                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.071393                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.071393                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.071393                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.071393                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 62239.106729                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 62239.106729                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 62239.106729                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 62239.106729                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 62239.106729                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 62239.106729                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    69.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          257                       # number of writebacks
system.cpu02.icache.writebacks::total             257                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          150                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          150                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          150                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          712                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          712                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          712                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          712                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          712                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     38403465                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     38403465                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     38403465                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     38403465                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     38403465                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     38403465                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.058970                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.058970                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.058970                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.058970                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.058970                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.058970                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 53937.450843                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 53937.450843                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 53937.450843                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 53937.450843                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 53937.450843                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 53937.450843                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 27303                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           21671                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1164                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              20246                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 13509                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           66.724291                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2466                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      21031                       # DTB read hits
system.cpu03.dtb.read_misses                      406                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  21437                       # DTB read accesses
system.cpu03.dtb.write_hits                      6504                       # DTB write hits
system.cpu03.dtb.write_misses                      30                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  6534                       # DTB write accesses
system.cpu03.dtb.data_hits                      27535                       # DTB hits
system.cpu03.dtb.data_misses                      436                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  27971                       # DTB accesses
system.cpu03.itb.fetch_hits                     24276                       # ITB hits
system.cpu03.itb.fetch_misses                      67                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 24343                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          71167                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             8644                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       157011                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     27303                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            15976                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       51148                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2581                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2127                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   24276                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 487                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            63262                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.481916                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.991451                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  32284     51.03%     51.03% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1597      2.52%     53.56% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   2600      4.11%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   4548      7.19%     64.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   7195     11.37%     76.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    746      1.18%     77.41% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   4275      6.76%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1726      2.73%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   8291     13.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              63262                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.383647                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.206233                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  10786                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               25540                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   24049                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2004                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  873                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               2572                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 435                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               142594                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1763                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  873                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12065                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8752                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        14243                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   24670                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2649                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               138685                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 342                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  568                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  694                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  484                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             93174                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              171002                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         158323                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12673                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               72810                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  20364                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              438                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          416                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    7565                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              21852                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              8042                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            1910                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1968                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   120025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               697                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  115107                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             410                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         23215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        11555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          194                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        63262                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.819528                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.290820                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             32177     50.86%     50.86% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              4162      6.58%     57.44% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              6539     10.34%     67.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              5314      8.40%     76.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3781      5.98%     82.16% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3477      5.50%     87.65% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              6046      9.56%     97.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               988      1.56%     98.77% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               778      1.23%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         63262                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1075     31.77%     31.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    1      0.03%     31.80% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     31.80% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  92      2.72%     34.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     34.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     34.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                342     10.11%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     44.62% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1278     37.77%     82.39% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 596     17.61%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               81289     70.62%     70.62% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                190      0.17%     70.79% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2921      2.54%     73.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.33% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1928      1.67%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.00% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              22019     19.13%     94.13% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              6756      5.87%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               115107                       # Type of FU issued
system.cpu03.iq.rate                         1.617421                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3384                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.029399                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           273303                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          130673                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       101385                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23967                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13294                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10373                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               106136                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12351                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            500                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4081                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         2518                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  873                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3203                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1830                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            134187                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             299                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               21852                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               8042                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              389                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1802                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          235                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          642                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                877                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              113734                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               21437                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1373                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       13465                       # number of nop insts executed
system.cpu03.iew.exec_refs                      27971                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  22527                       # Number of branches executed
system.cpu03.iew.exec_stores                     6534                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.598128                       # Inst execution rate
system.cpu03.iew.wb_sent                       112498                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      111758                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   64135                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   79535                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.570363                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.806375                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         24031                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           503                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             747                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        59697                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.824665                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.750423                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        34333     57.51%     57.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         6401     10.72%     68.23% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3045      5.10%     73.34% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1507      2.52%     75.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2032      3.40%     79.26% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3478      5.83%     85.09% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          620      1.04%     86.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3571      5.98%     92.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         4710      7.89%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        59697                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             108927                       # Number of instructions committed
system.cpu03.commit.committedOps               108927                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        23295                       # Number of memory references committed
system.cpu03.commit.loads                       17771                       # Number of loads committed
system.cpu03.commit.membars                       224                       # Number of memory barriers committed
system.cpu03.commit.branches                    19798                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   92455                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1458                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        11424     10.49%     10.49% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          69066     63.41%     73.89% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.11%     74.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.64%     76.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.76%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.40% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         17995     16.52%     94.92% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5529      5.08%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          108927                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                4710                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     186658                       # The number of ROB reads
system.cpu03.rob.rob_writes                    269461                       # The number of ROB writes
system.cpu03.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     988276                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     97507                       # Number of Instructions Simulated
system.cpu03.committedOps                       97507                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.729866                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.729866                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.370115                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.370115                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 144027                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 76583                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11118                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8129                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   547                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  195                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             703                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.319155                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             22439                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             763                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           29.408912                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1153612968                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.319155                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.286237                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.286237                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          101700                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         101700                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        17445                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         17445                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4533                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4533                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           70                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           47                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        21978                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          21978                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        21978                       # number of overall hits
system.cpu03.dcache.overall_hits::total         21978                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2087                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2087                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          908                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          908                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           40                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           31                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2995                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2995                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2995                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2995                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    108182219                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    108182219                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     90590843                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     90590843                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       968924                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       968924                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       224846                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       224846                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       449692                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       449692                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    198773062                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    198773062                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    198773062                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    198773062                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        19532                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        19532                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         5441                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         5441                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        24973                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        24973                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        24973                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        24973                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.106850                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.106850                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.166881                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.166881                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.363636                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.363636                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.397436                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.397436                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.119930                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.119930                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.119930                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.119930                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 51836.233349                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 51836.233349                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 99769.650881                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 99769.650881                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 24223.100000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 24223.100000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  7253.096774                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  7253.096774                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 66368.301169                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 66368.301169                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 66368.301169                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 66368.301169                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2919                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             128                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    22.804688                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          395                       # number of writebacks
system.cpu03.dcache.writebacks::total             395                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1214                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1214                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          550                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          550                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           12                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1764                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1764                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1764                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1764                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          873                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          358                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          358                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           28                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           25                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1231                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1231                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1231                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1231                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     34634397                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     34634397                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     25832934                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     25832934                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       286273                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       286273                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       200507                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       200507                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       445056                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       445056                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     60467331                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     60467331                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     60467331                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     60467331                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.044696                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.044696                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.065797                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.065797                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.254545                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.254545                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.320513                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.320513                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.049293                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.049293                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.049293                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.049293                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 39672.848797                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 39672.848797                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 72159.033520                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 72159.033520                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 10224.035714                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10224.035714                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  8020.280000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  8020.280000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 49120.496344                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 49120.496344                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 49120.496344                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 49120.496344                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             367                       # number of replacements
system.cpu03.icache.tags.tagsinuse         109.750807                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             23303                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             844                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           27.610190                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   109.750807                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.214357                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.214357                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           49396                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          49396                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        23303                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         23303                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        23303                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          23303                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        23303                       # number of overall hits
system.cpu03.icache.overall_hits::total         23303                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          973                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          973                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          973                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          973                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          973                       # number of overall misses
system.cpu03.icache.overall_misses::total          973                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     35465400                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     35465400                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     35465400                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     35465400                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     35465400                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     35465400                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        24276                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        24276                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        24276                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        24276                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        24276                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        24276                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.040081                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.040081                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.040081                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.040081                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.040081                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.040081                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 36449.537513                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 36449.537513                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 36449.537513                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 36449.537513                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 36449.537513                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 36449.537513                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          367                       # number of writebacks
system.cpu03.icache.writebacks::total             367                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          129                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          129                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          129                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          844                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          844                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          844                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          844                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          844                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          844                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     27449756                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     27449756                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     27449756                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     27449756                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     27449756                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     27449756                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.034767                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.034767                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.034767                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.034767                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.034767                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.034767                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 32523.407583                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 32523.407583                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 32523.407583                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 32523.407583                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 32523.407583                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 32523.407583                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  9118                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            7189                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             706                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               7494                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  2841                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           37.910328                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   748                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6561                       # DTB read hits
system.cpu04.dtb.read_misses                      333                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6894                       # DTB read accesses
system.cpu04.dtb.write_hits                      3366                       # DTB write hits
system.cpu04.dtb.write_misses                      33                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3399                       # DTB write accesses
system.cpu04.dtb.data_hits                       9927                       # DTB hits
system.cpu04.dtb.data_misses                      366                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  10293                       # DTB accesses
system.cpu04.itb.fetch_hits                      6941                       # ITB hits
system.cpu04.itb.fetch_misses                      68                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  7009                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          79914                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             5665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        63780                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      9118                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             3590                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       21538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1585                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        42156                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2231                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    6941                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 305                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            72712                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.877159                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.302049                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  61787     84.97%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    745      1.02%     86.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    888      1.22%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    840      1.16%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1557      2.14%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    345      0.47%     90.99% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    444      0.61%     91.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    726      1.00%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   5380      7.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              72712                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.114098                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.798108                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   7915                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               13403                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    7497                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1193                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  548                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                823                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 251                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                55402                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 997                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  548                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   8618                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6909                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         4612                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    7912                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                1957                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                53247                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 331                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  339                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  814                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  227                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             38913                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               74996                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          62178                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12813                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               26434                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  12479                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              117                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4235                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6704                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              4132                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             312                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            148                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    47750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               124                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   45137                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             288                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         13374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        72712                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.620764                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.679836                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             61457     84.52%     84.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1913      2.63%     87.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1723      2.37%     89.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1139      1.57%     91.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1561      2.15%     93.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              1467      2.02%     95.25% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              2037      2.80%     98.05% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               760      1.05%     99.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               655      0.90%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         72712                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   995     49.95%     49.95% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.95% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.95% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  74      3.71%     53.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.66% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                336     16.87%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     70.53% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  447     22.44%     92.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 140      7.03%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               29429     65.20%     65.21% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                188      0.42%     65.62% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     65.62% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2949      6.53%     72.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     72.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     72.16% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1929      4.27%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.43% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               7133     15.80%     92.23% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3505      7.77%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                45137                       # Type of FU issued
system.cpu04.iq.rate                         0.564820                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1992                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.044132                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           141400                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           47675                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        32379                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23866                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13596                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10425                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                34846                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12279                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            210                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1874                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1192                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  548                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1902                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1205                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             50108                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             169                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6704                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               4132                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               95                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1187                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          119                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          431                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                550                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               44283                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6894                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             854                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        2234                       # number of nop insts executed
system.cpu04.iew.exec_refs                      10293                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   6533                       # Number of branches executed
system.cpu04.iew.exec_stores                     3399                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.554133                       # Inst execution rate
system.cpu04.iew.wb_sent                        43351                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       42804                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   25331                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   35632                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.535626                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.710906                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         13575                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             462                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        28482                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.266976                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.527819                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        20871     73.28%     73.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          978      3.43%     76.71% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1510      5.30%     82.01% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          614      2.16%     84.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          974      3.42%     87.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          257      0.90%     88.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          375      1.32%     89.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          409      1.44%     91.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2494      8.76%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        28482                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              36086                       # Number of instructions committed
system.cpu04.commit.committedOps                36086                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7770                       # Number of memory references committed
system.cpu04.commit.loads                        4830                       # Number of loads committed
system.cpu04.commit.membars                        21                       # Number of memory barriers committed
system.cpu04.commit.branches                     4999                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   29831                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                402                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass         1590      4.41%      4.41% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          21794     60.39%     64.80% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.31%     65.11% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     65.11% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      7.98%     73.09% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     73.09% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     73.09% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      5.32%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4851     13.44%     91.85% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2940      8.15%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           36086                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2494                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      74765                       # The number of ROB reads
system.cpu04.rob.rob_writes                    101382                       # The number of ROB writes
system.cpu04.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1022277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     34500                       # Number of Instructions Simulated
system.cpu04.committedOps                       34500                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.316348                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.316348                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.431714                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.431714                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  53727                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 25045                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11152                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   116                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             391                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.713279                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6816                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             451                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           15.113082                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1129858104                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.713279                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.276770                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.276770                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           34675                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          34675                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         4340                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4340                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2373                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2373                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           32                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           32                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           13                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6713                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6713                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6713                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6713                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1227                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1227                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          541                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          541                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            8                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           12                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1768                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1768                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1768                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1768                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     89169983                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     89169983                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     75720874                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     75720874                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       412604                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       412604                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       165737                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       165737                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       383629                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       383629                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    164890857                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    164890857                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    164890857                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    164890857                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5567                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5567                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         8481                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         8481                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         8481                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         8481                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.220406                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.220406                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.185655                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.185655                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.208466                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.208466                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.208466                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.208466                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 72673.172779                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 72673.172779                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 139964.646950                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 139964.646950                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 51575.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 51575.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 13811.416667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 13811.416667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 93264.059389                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 93264.059389                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 93264.059389                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 93264.059389                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2497                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    24.722772                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets           99                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu04.dcache.writebacks::total             219                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          839                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          839                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          419                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          419                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            6                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1258                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1258                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1258                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1258                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          388                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          122                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           12                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          510                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          510                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          510                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          510                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     26536464                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     26536464                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     17898423                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     17898423                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        10431                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        10431                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       152988                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       152988                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       382470                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       382470                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     44434887                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     44434887                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     44434887                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     44434887                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.069696                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.069696                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041867                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041867                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.060134                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.060134                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.060134                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.060134                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 68392.948454                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 68392.948454                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 146708.385246                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 146708.385246                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  5215.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5215.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data        12749                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total        12749                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 87127.229412                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 87127.229412                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 87127.229412                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 87127.229412                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             110                       # number of replacements
system.cpu04.icache.tags.tagsinuse          97.416026                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              6334                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             516                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           12.275194                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    97.416026                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.190266                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.190266                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           14376                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          14376                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         6334                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          6334                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         6334                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           6334                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         6334                       # number of overall hits
system.cpu04.icache.overall_hits::total          6334                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          596                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          596                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          596                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          596                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          596                       # number of overall misses
system.cpu04.icache.overall_misses::total          596                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     27110167                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     27110167                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     27110167                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     27110167                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     27110167                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     27110167                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         6930                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         6930                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         6930                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         6930                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         6930                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         6930                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.086003                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.086003                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.086003                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.086003                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.086003                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.086003                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 45486.857383                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 45486.857383                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 45486.857383                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 45486.857383                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 45486.857383                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 45486.857383                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          110                       # number of writebacks
system.cpu04.icache.writebacks::total             110                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           80                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           80                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           80                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          516                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          516                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          516                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     21035848                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     21035848                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     21035848                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     21035848                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     21035848                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     21035848                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.074459                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.074459                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.074459                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.074459                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.074459                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.074459                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 40767.147287                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 40767.147287                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 40767.147287                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 40767.147287                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 40767.147287                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 40767.147287                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 15792                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           12546                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             976                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              13199                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  6522                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           49.412834                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  1311                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            127                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      11126                       # DTB read hits
system.cpu05.dtb.read_misses                      371                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  11497                       # DTB read accesses
system.cpu05.dtb.write_hits                      4340                       # DTB write hits
system.cpu05.dtb.write_misses                      32                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  4372                       # DTB write accesses
system.cpu05.dtb.data_hits                      15466                       # DTB hits
system.cpu05.dtb.data_misses                      403                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  15869                       # DTB accesses
system.cpu05.itb.fetch_hits                     12918                       # ITB hits
system.cpu05.itb.fetch_misses                      76                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 12994                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          95177                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             8565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        96584                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     15792                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             7833                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       29239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  2185                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        41853                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2067                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   12918                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 453                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            82983                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.163901                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.487330                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  65247     78.63%     78.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    996      1.20%     79.83% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   1204      1.45%     81.28% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   2215      2.67%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   3411      4.11%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    537      0.65%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   1929      2.32%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    920      1.11%     92.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   6524      7.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              82983                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.165922                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.014783                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  10163                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               15473                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   13300                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1444                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  750                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1415                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 349                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                85457                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1357                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  750                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  11047                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  7309                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         5923                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   13791                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2310                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                82565                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 310                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  315                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1037                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  369                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             57291                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              107157                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          94354                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12797                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               40975                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  16316                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              179                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          153                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4738                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              11530                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              5338                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             509                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            256                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    72214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               209                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   68845                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             308                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         17951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         8215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        82983                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.829628                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.861168                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             65331     78.73%     78.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2492      3.00%     81.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              3359      4.05%     85.78% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              2672      3.22%     89.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1953      2.35%     91.35% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1877      2.26%     93.61% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              3413      4.11%     97.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1144      1.38%     99.11% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               742      0.89%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         82983                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1042     46.77%     46.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     46.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     46.77% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  83      3.73%     50.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     50.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     50.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                322     14.45%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     64.95% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  540     24.24%     89.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 241     10.82%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               47394     68.84%     68.85% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                185      0.27%     69.12% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     69.12% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2932      4.26%     73.37% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.37% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.37% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1932      2.81%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.18% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              11839     17.20%     93.38% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              4559      6.62%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                68845                       # Type of FU issued
system.cpu05.iq.rate                         0.723337                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      2228                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.032363                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           199427                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           76836                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        55483                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23782                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13570                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                58839                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12230                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            353                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2985                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1746                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          842                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  750                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2306                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1242                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             78624                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             228                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               11530                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               5338                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              146                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1232                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          183                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          579                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                762                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               67610                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               11497                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1235                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        6201                       # number of nop insts executed
system.cpu05.iew.exec_refs                      15869                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  12231                       # Number of branches executed
system.cpu05.iew.exec_stores                     4372                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.710361                       # Inst execution rate
system.cpu05.iew.wb_sent                        66552                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       65891                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   39066                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   50964                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.692300                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.766541                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         18169                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           139                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             634                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        38353                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.545903                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.669286                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        25381     66.18%     66.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         2460      6.41%     72.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1973      5.14%     77.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          796      2.08%     79.81% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1177      3.07%     82.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         1419      3.70%     86.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          466      1.22%     87.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         1551      4.04%     91.84% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         3130      8.16%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        38353                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              59290                       # Number of instructions committed
system.cpu05.commit.committedOps                59290                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        12137                       # Number of memory references committed
system.cpu05.commit.loads                        8545                       # Number of loads committed
system.cpu05.commit.membars                        44                       # Number of memory barriers committed
system.cpu05.commit.branches                    10020                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   49758                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                642                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         4822      8.13%      8.13% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          37373     63.03%     71.17% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.19%     71.36% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     71.36% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      4.85%     76.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      3.24%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.45% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          8589     14.49%     93.94% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         3595      6.06%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           59290                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                3130                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     111525                       # The number of ROB reads
system.cpu05.rob.rob_writes                    157684                       # The number of ROB writes
system.cpu05.timesIdled                           174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                         12194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1007014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     54472                       # Number of Instructions Simulated
system.cpu05.committedOps                       54472                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.747265                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.747265                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.572323                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.572323                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  83307                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 42021                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   241                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  124                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             579                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.720864                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             11530                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             638                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           18.072100                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       924766100                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.720864                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.261264                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.261264                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           55202                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          55202                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         8481                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          8481                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2884                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2884                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           54                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           33                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           33                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        11365                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          11365                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        11365                       # number of overall hits
system.cpu05.dcache.overall_hits::total         11365                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1475                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1475                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          654                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          654                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           22                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           19                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2129                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2129                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2129                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2129                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     94531517                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     94531517                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     81171645                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     81171645                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       625860                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       625860                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       158783                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       158783                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       392901                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       392901                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    175703162                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    175703162                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    175703162                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    175703162                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         9956                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         9956                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         3538                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         3538                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        13494                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        13494                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        13494                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        13494                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.148152                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.148152                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.184850                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.184850                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.289474                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.289474                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.365385                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.365385                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.157774                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.157774                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.157774                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.157774                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 64089.164068                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 64089.164068                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 124115.665138                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 124115.665138                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 28448.181818                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 28448.181818                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         8357                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         8357                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 82528.493189                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 82528.493189                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 82528.493189                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 82528.493189                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2339                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    19.491667                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          307                       # number of writebacks
system.cpu05.dcache.writebacks::total             307                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          912                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          912                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          483                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          483                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            8                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1395                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1395                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1395                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1395                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          563                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          171                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           14                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           17                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          734                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          734                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          734                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          734                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     29515094                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     29515094                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     19650826                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     19650826                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       137921                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       137921                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       140239                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       140239                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       391742                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       391742                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     49165920                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     49165920                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     49165920                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     49165920                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.056549                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.056549                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.048332                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.048332                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.184211                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.184211                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.326923                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.326923                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.054395                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.054395                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.054395                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.054395                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 52424.678508                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 52424.678508                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 114917.111111                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 114917.111111                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  9851.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9851.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  8249.352941                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  8249.352941                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 66983.542234                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 66983.542234                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 66983.542234                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 66983.542234                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             314                       # number of replacements
system.cpu05.icache.tags.tagsinuse          97.556476                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             12017                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             763                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           15.749672                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    97.556476                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.190540                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.190540                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           26593                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          26593                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        12017                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         12017                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        12017                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          12017                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        12017                       # number of overall hits
system.cpu05.icache.overall_hits::total         12017                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          898                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          898                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          898                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          898                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          898                       # number of overall misses
system.cpu05.icache.overall_misses::total          898                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     49357173                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     49357173                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     49357173                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     49357173                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     49357173                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     49357173                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        12915                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        12915                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        12915                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        12915                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        12915                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        12915                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.069532                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.069532                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.069532                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.069532                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.069532                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.069532                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 54963.444321                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 54963.444321                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 54963.444321                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 54963.444321                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 54963.444321                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 54963.444321                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          314                       # number of writebacks
system.cpu05.icache.writebacks::total             314                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          135                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          135                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          135                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          763                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          763                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          763                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          763                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          763                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          763                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     36063444                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     36063444                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     36063444                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     36063444                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     36063444                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     36063444                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.059079                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.059079                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.059079                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.059079                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.059079                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.059079                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 47265.326343                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 47265.326343                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 47265.326343                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 47265.326343                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 47265.326343                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 47265.326343                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 35256                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           26274                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1405                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              24914                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 17699                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           71.040379                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  4034                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           116                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      29100                       # DTB read hits
system.cpu06.dtb.read_misses                      405                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  29505                       # DTB read accesses
system.cpu06.dtb.write_hits                     10012                       # DTB write hits
system.cpu06.dtb.write_misses                      32                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 10044                       # DTB write accesses
system.cpu06.dtb.data_hits                      39112                       # DTB hits
system.cpu06.dtb.data_misses                      437                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  39549                       # DTB accesses
system.cpu06.itb.fetch_hits                     31384                       # ITB hits
system.cpu06.itb.fetch_misses                      70                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 31454                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          87037                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10037                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       204193                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     35256                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            21747                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       64908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3087                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2154                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   31384                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 514                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            78840                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.589967                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.988420                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  38066     48.28%     48.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2202      2.79%     51.08% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   3704      4.70%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   5688      7.21%     62.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   9779     12.40%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1382      1.75%     77.14% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   5191      6.58%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   2277      2.89%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  10551     13.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              78840                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.405069                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.346048                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  12521                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               31327                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   31271                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2652                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1059                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               4237                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 501                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               186722                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2132                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1059                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  14249                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8891                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        18996                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   32083                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3552                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               181903                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 348                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  552                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1259                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  433                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            121036                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              219837                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         207023                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12808                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               95629                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  25407                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              618                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          593                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    9645                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              30253                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             11847                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            3433                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2886                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   155940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1075                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  149995                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             434                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         28831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        14067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          233                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        78840                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.902524                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.305672                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             38140     48.38%     48.38% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              5905      7.49%     55.87% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              7962     10.10%     65.97% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              6847      8.68%     74.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              5605      7.11%     81.76% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              4764      6.04%     87.80% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              7054      8.95%     96.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1443      1.83%     98.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1120      1.42%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         78840                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1241     27.18%     27.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     27.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     27.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  83      1.82%     29.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     29.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     29.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                350      7.67%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     36.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1819     39.84%     76.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1073     23.50%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              104232     69.49%     69.49% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                188      0.13%     69.62% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.62% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2926      1.95%     71.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     71.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1927      1.28%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.85% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              30329     20.22%     93.07% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             10389      6.93%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               149995                       # Type of FU issued
system.cpu06.iq.rate                         1.723348                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4566                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.030441                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           359874                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          172400                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       135659                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23956                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13494                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10388                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               142221                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12336                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1202                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         5141                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3296                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          964                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1059                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3846                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1169                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            175836                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             343                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               30253                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              11847                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              562                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1133                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          322                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          786                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1108                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              148231                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               29505                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1764                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       18821                       # number of nop insts executed
system.cpu06.iew.exec_refs                      39549                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  29204                       # Number of branches executed
system.cpu06.iew.exec_stores                    10044                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.703080                       # Inst execution rate
system.cpu06.iew.wb_sent                       146941                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      146047                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   82045                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  102551                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.677988                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.800041                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         30316                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             921                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        74370                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.938053                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.830679                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        41349     55.60%     55.60% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         7989     10.74%     66.34% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         4146      5.57%     71.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2179      2.93%     74.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2856      3.84%     78.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         3812      5.13%     83.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          888      1.19%     85.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         3705      4.98%     89.99% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         7446     10.01%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        74370                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             144133                       # Number of instructions committed
system.cpu06.commit.committedOps               144133                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        33663                       # Number of memory references committed
system.cpu06.commit.loads                       25112                       # Number of loads committed
system.cpu06.commit.membars                       397                       # Number of memory barriers committed
system.cpu06.commit.branches                    25803                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  122864                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2773                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        15953     11.07%     11.07% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          89192     61.88%     72.95% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.08%     73.03% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.03% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.00%     75.03% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.03% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.03% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.33%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.36% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         25509     17.70%     94.06% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         8566      5.94%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          144133                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                7446                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     240125                       # The number of ROB reads
system.cpu06.rob.rob_writes                    353347                       # The number of ROB writes
system.cpu06.timesIdled                           159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          8197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     972707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    128184                       # Number of Instructions Simulated
system.cpu06.committedOps                      128184                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.679000                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.679000                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.472753                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.472753                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 188748                       # number of integer regfile reads
system.cpu06.int_regfile_writes                102319                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11124                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8143                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   928                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  400                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             936                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.823758                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             32398                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             996                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           32.528112                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       944200212                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.823758                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.247246                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.247246                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          143732                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         143732                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        24448                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         24448                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         7331                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         7331                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          157                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          120                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          120                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        31779                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          31779                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        31779                       # number of overall hits
system.cpu06.dcache.overall_hits::total         31779                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2378                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2378                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1038                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1038                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           58                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           58                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3416                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3416                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3416                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3416                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    109181277                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    109181277                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     89280011                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     89280011                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data      1041941                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total      1041941                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       652517                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       652517                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       487939                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       487939                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    198461288                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    198461288                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    198461288                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    198461288                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        26826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        26826                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         8369                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         8369                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        35195                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        35195                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        35195                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        35195                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.088645                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.088645                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.124029                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.124029                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.269767                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.269767                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.325843                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.325843                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.097059                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.097059                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.097059                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.097059                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 45913.068545                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 45913.068545                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 86011.571291                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 86011.571291                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 17964.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 17964.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 11250.293103                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 11250.293103                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 58097.566745                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 58097.566745                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 58097.566745                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 58097.566745                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2565                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             124                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    20.685484                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets   106.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          508                       # number of writebacks
system.cpu06.dcache.writebacks::total             508                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1240                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1240                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          666                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          666                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           12                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1906                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1906                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1906                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1906                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1138                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1138                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          372                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          372                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           46                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           58                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1510                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1510                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1510                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1510                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     36005494                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     36005494                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     24915008                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     24915008                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       428830                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       428830                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       591090                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       591090                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       482144                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       482144                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     60920502                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     60920502                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     60920502                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     60920502                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.042422                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.042422                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.044450                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.044450                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.213953                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.213953                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.325843                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.325843                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.042904                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.042904                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.042904                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.042904                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 31639.274165                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 31639.274165                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 66975.827957                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 66975.827957                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  9322.391304                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9322.391304                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10191.206897                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10191.206897                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 40344.703311                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 40344.703311                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 40344.703311                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 40344.703311                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             494                       # number of replacements
system.cpu06.icache.tags.tagsinuse          94.388916                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             30254                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             976                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           30.997951                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    94.388916                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.184353                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.184353                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           63740                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          63740                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        30254                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         30254                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        30254                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          30254                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        30254                       # number of overall hits
system.cpu06.icache.overall_hits::total         30254                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1128                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1128                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1128                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1128                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1128                       # number of overall misses
system.cpu06.icache.overall_misses::total         1128                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     36149209                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     36149209                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     36149209                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     36149209                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     36149209                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     36149209                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        31382                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        31382                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        31382                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        31382                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        31382                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        31382                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.035944                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.035944                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.035944                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.035944                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.035944                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.035944                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 32047.171099                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 32047.171099                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 32047.171099                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 32047.171099                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 32047.171099                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 32047.171099                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          494                       # number of writebacks
system.cpu06.icache.writebacks::total             494                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          152                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          152                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          152                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          976                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          976                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          976                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          976                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          976                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          976                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     28084887                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     28084887                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     28084887                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     28084887                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     28084887                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     28084887                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.031101                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.031101                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.031101                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.031101                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.031101                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.031101                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 28775.498975                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 28775.498975                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 28775.498975                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 28775.498975                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 28775.498975                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 28775.498975                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 20495                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           16913                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             844                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              15989                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  9953                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           62.249046                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  1587                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      17071                       # DTB read hits
system.cpu07.dtb.read_misses                      352                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  17423                       # DTB read accesses
system.cpu07.dtb.write_hits                      6102                       # DTB write hits
system.cpu07.dtb.write_misses                      30                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  6132                       # DTB write accesses
system.cpu07.dtb.data_hits                      23173                       # DTB hits
system.cpu07.dtb.data_misses                      382                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  23555                       # DTB accesses
system.cpu07.itb.fetch_hits                     17555                       # ITB hits
system.cpu07.itb.fetch_misses                      68                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 17623                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          65517                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             7291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       125112                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     20495                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            11540                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       45471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1877                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1913                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   17555                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 390                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            55821                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.241307                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.985609                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  31814     56.99%     56.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1051      1.88%     58.88% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   1805      3.23%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   3768      6.75%     68.86% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   5292      9.48%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    526      0.94%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   2693      4.82%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1785      3.20%     87.30% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   7087     12.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              55821                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.312820                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.909611                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   9231                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               26202                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   17928                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1833                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  617                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1607                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 330                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               114855                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1279                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  617                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  10311                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  7193                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        16470                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   18598                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2622                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               112349                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  488                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  814                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  198                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             76421                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              143074                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         130287                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12781                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               63051                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  13370                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              419                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          396                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    7159                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              17350                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              6940                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2002                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2115                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    98207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               712                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   96016                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             276                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         14518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         6848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        55821                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.720070                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.301923                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             30711     55.02%     55.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              3389      6.07%     61.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              4224      7.57%     68.66% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              4563      8.17%     76.83% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              3242      5.81%     82.64% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              2803      5.02%     87.66% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              5408      9.69%     97.35% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               789      1.41%     98.76% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               692      1.24%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         55821                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1032     28.04%     28.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     28.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     28.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  80      2.17%     30.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     30.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     30.21% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                361      9.81%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     40.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1515     41.16%     81.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 693     18.83%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               66753     69.52%     69.53% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                189      0.20%     69.72% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.72% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2935      3.06%     72.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1928      2.01%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.79% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              17961     18.71%     93.49% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              6246      6.51%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                96016                       # Type of FU issued
system.cpu07.iq.rate                         1.465513                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3681                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.038337                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           227950                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           99950                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        83119                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23860                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13510                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10407                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                87402                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12291                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            274                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2230                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1375                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          808                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  617                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2077                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1287                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            108954                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             220                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               17350                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               6940                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              386                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1259                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          149                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          485                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                634                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               95069                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               17423                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             947                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       10035                       # number of nop insts executed
system.cpu07.iew.exec_refs                      23555                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  17523                       # Number of branches executed
system.cpu07.iew.exec_stores                     6132                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.451059                       # Inst execution rate
system.cpu07.iew.wb_sent                        94130                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       93526                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   52782                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   66268                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.427507                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.796493                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         15048                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             523                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        53515                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.748220                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.683451                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        31589     59.03%     59.03% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5267      9.84%     68.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2532      4.73%     73.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1348      2.52%     76.12% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2630      4.91%     81.04% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2749      5.14%     86.17% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          617      1.15%     87.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         3050      5.70%     93.02% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         3733      6.98%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        53515                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              93556                       # Number of instructions committed
system.cpu07.commit.committedOps                93556                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        20685                       # Number of memory references committed
system.cpu07.commit.loads                       15120                       # Number of loads committed
system.cpu07.commit.membars                       298                       # Number of memory barriers committed
system.cpu07.commit.branches                    15825                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   79194                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1093                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         9159      9.79%      9.79% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          58499     62.53%     72.32% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.12%     72.44% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     72.44% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      3.08%     75.52% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      2.05%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         15418     16.48%     94.05% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         5567      5.95%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           93556                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                3733                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     157411                       # The number of ROB reads
system.cpu07.rob.rob_writes                    219490                       # The number of ROB writes
system.cpu07.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          9696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     995429                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     84401                       # Number of Instructions Simulated
system.cpu07.committedOps                       84401                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.776259                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.776259                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.288231                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.288231                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 122519                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 62843                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11140                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   249                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   97                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             496                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.805889                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             19567                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             557                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           35.129264                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1159975878                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.805889                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.231342                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.231342                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           87246                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          87246                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        14539                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         14539                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         4557                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         4557                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           41                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           23                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        19096                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          19096                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        19096                       # number of overall hits
system.cpu07.dcache.overall_hits::total         19096                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1488                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1488                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          966                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          966                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           18                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           17                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2454                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2454                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2454                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2454                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     99024960                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     99024960                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     87993522                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     87993522                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       506483                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       506483                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       147193                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       147193                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       398696                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       398696                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    187018482                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    187018482                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    187018482                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    187018482                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        16027                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        16027                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         5523                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         5523                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           59                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           59                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        21550                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        21550                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        21550                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        21550                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.092843                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.092843                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.174905                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.174905                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.305085                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.305085                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.425000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.425000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.113875                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.113875                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.113875                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.113875                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 66549.032258                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 66549.032258                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 91090.602484                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 91090.602484                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 28137.944444                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 28137.944444                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  8658.411765                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  8658.411765                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 76209.650367                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 76209.650367                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 76209.650367                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 76209.650367                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2405                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.064220                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          267                       # number of writebacks
system.cpu07.dcache.writebacks::total             267                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          981                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          981                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          619                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          619                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            8                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1600                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1600                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1600                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1600                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          507                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          507                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          347                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          347                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           10                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           16                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          854                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          854                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          854                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          854                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     28677137                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     28677137                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     24614826                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     24614826                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       100833                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       100833                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       130967                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       130967                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       396378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       396378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     53291963                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     53291963                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     53291963                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     53291963                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.031634                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.031634                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.062828                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.062828                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.169492                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.169492                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.039629                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.039629                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.039629                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.039629                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 56562.400394                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 56562.400394                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 70936.097983                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 70936.097983                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 10083.300000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10083.300000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  8185.437500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  8185.437500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 62402.766979                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 62402.766979                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 62402.766979                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 62402.766979                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             204                       # number of replacements
system.cpu07.icache.tags.tagsinuse          88.587614                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             16775                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             663                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           25.301659                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    88.587614                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.173023                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.173023                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           35765                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          35765                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        16775                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         16775                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        16775                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          16775                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        16775                       # number of overall hits
system.cpu07.icache.overall_hits::total         16775                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          776                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          776                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          776                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          776                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          776                       # number of overall misses
system.cpu07.icache.overall_misses::total          776                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     38595859                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     38595859                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     38595859                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     38595859                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     38595859                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     38595859                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        17551                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        17551                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        17551                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        17551                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        17551                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        17551                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.044214                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.044214                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.044214                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.044214                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.044214                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.044214                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 49736.931701                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 49736.931701                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 49736.931701                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 49736.931701                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 49736.931701                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 49736.931701                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          204                       # number of writebacks
system.cpu07.icache.writebacks::total             204                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          113                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          113                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          113                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          663                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          663                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          663                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          663                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          663                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          663                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     28995862                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     28995862                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     28995862                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     28995862                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     28995862                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     28995862                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.037776                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.037776                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.037776                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.037776                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.037776                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.037776                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 43734.331825                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 43734.331825                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 43734.331825                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 43734.331825                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 43734.331825                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 43734.331825                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  7951                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            6192                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             762                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               6378                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  2100                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           32.925682                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   646                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           134                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            130                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                       6648                       # DTB read hits
system.cpu08.dtb.read_misses                      359                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                   7007                       # DTB read accesses
system.cpu08.dtb.write_hits                      3389                       # DTB write hits
system.cpu08.dtb.write_misses                      33                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  3422                       # DTB write accesses
system.cpu08.dtb.data_hits                      10037                       # DTB hits
system.cpu08.dtb.data_misses                      392                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  10429                       # DTB accesses
system.cpu08.itb.fetch_hits                      6589                       # ITB hits
system.cpu08.itb.fetch_misses                      88                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                  6677                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          80655                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             5646                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        59644                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      7951                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             2750                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       20614                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1713                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        42931                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2645                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    6589                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 329                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            72938                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.817736                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.250175                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  62969     86.33%     86.33% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    632      0.87%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    689      0.94%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    822      1.13%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   1227      1.68%     90.95% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    386      0.53%     91.48% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    492      0.67%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    390      0.53%     92.69% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5331      7.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              72938                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.098580                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.739495                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   8310                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               13379                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    6488                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1239                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  591                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                711                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 275                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                51153                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1097                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  591                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   9035                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7120                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         4757                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    6922                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                1582                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                48892                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 344                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  324                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  610                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                   51                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             36231                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups               69273                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          56266                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12998                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  13082                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              116                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           96                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    4212                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               6879                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              4155                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             315                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            217                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    43812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               123                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   41036                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             249                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         13783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         7010                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        72938                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.562615                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.615435                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             62624     85.86%     85.86% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              1929      2.64%     88.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              1458      2.00%     90.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              1175      1.61%     92.11% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              1446      1.98%     94.10% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              1021      1.40%     95.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              1867      2.56%     98.06% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               769      1.05%     99.11% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               649      0.89%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         72938                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                   961     49.06%     49.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     49.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     49.06% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  68      3.47%     52.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     52.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     52.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                339     17.30%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     69.83% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  458     23.38%     93.21% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 133      6.79%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               25136     61.25%     61.26% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                200      0.49%     61.75% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     61.75% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2955      7.20%     68.95% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 2      0.00%     68.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     68.96% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1930      4.70%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.66% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               7284     17.75%     91.41% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              3525      8.59%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                41036                       # Type of FU issued
system.cpu08.iq.rate                         0.508784                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      1959                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.047739                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           133200                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           43934                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        28017                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24018                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13809                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10441                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                30640                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12351                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            231                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2117                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1188                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  591                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  1884                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1396                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             45476                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             187                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                6879                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               4155                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               91                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1381                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          133                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          461                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                594                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               40080                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                7007                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             956                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        1541                       # number of nop insts executed
system.cpu08.iew.exec_refs                      10429                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   5297                       # Number of branches executed
system.cpu08.iew.exec_stores                     3422                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.496931                       # Inst execution rate
system.cpu08.iew.wb_sent                        39074                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       38458                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   22539                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   31966                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.476821                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.705093                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         13843                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             497                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        27828                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.117184                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.423656                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        21200     76.18%     76.18% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         1031      3.70%     79.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1223      4.39%     84.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          657      2.36%     86.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          663      2.38%     89.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5          251      0.90%     89.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          215      0.77%     90.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          260      0.93%     91.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         2328      8.37%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        27828                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              31089                       # Number of instructions committed
system.cpu08.commit.committedOps                31089                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         7729                       # Number of memory references committed
system.cpu08.commit.loads                        4762                       # Number of loads committed
system.cpu08.commit.membars                        23                       # Number of memory barriers committed
system.cpu08.commit.branches                     3759                       # Number of branches committed
system.cpu08.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                254                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          941      3.03%      3.03% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          17472     56.20%     59.23% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           114      0.37%     59.59% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     59.59% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2887      9.29%     68.88% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            2      0.01%     68.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     68.89% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1921      6.18%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          4785     15.39%     90.46% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2967      9.54%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           31089                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                2328                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      69470                       # The number of ROB reads
system.cpu08.rob.rob_writes                     92035                       # The number of ROB writes
system.cpu08.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          7717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    1021536                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu08.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.674947                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.674947                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.373839                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.373839                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  47296                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 21798                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11169                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8196                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   122                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             399                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.057726                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              6894                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             458                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           15.052402                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1125821307                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.057726                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.219652                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.219652                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           34928                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          34928                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         4375                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          4375                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         2438                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2438                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           26                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           17                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data         6813                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           6813                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         6813                       # number of overall hits
system.cpu08.dcache.overall_hits::total          6813                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1231                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1231                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          502                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            9                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           10                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1733                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1733                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1733                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     91850750                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     91850750                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     71277276                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     71277276                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       469395                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       469395                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       242231                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       242231                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    163128026                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    163128026                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    163128026                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    163128026                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         5606                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5606                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         8546                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         8546                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         8546                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         8546                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.219586                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.219586                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.170748                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.170748                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.370370                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.370370                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.202785                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.202785                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.202785                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.202785                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 74614.744110                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 74614.744110                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 141986.605578                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 141986.605578                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        52155                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        52155                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 24223.100000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 24223.100000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 94130.424697                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 94130.424697                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 94130.424697                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 94130.424697                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2265                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs              95                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    23.842105                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          223                       # number of writebacks
system.cpu08.dcache.writebacks::total             223                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          838                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          838                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          382                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          382                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1220                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1220                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1220                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1220                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          393                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          120                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           10                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          513                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          513                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     27432371                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     27432371                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     16792736                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     16792736                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       230641                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       230641                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     44225107                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     44225107                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     44225107                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     44225107                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.070103                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.070103                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.040816                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.040816                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.370370                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.370370                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.060028                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.060028                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.060028                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.060028                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 69802.470738                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 69802.470738                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 139939.466667                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 139939.466667                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 23064.100000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 23064.100000                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 86208.785575                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 86208.785575                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 86208.785575                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 86208.785575                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             123                       # number of replacements
system.cpu08.icache.tags.tagsinuse          81.691412                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              5938                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             555                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           10.699099                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    81.691412                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.159554                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.159554                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           13721                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          13721                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         5938                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          5938                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         5938                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           5938                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         5938                       # number of overall hits
system.cpu08.icache.overall_hits::total          5938                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          645                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          645                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          645                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          645                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          645                       # number of overall misses
system.cpu08.icache.overall_misses::total          645                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     25944212                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     25944212                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     25944212                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     25944212                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     25944212                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     25944212                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         6583                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         6583                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         6583                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         6583                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         6583                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         6583                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.097980                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.097980                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.097980                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.097980                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.097980                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.097980                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 40223.584496                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 40223.584496                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 40223.584496                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 40223.584496                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 40223.584496                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 40223.584496                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu08.icache.writebacks::total             123                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           90                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           90                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           90                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          555                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          555                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          555                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     20319585                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     20319585                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     20319585                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     20319585                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     20319585                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     20319585                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.084308                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.084308                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.084308                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.084308                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.084308                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.084308                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 36611.864865                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 36611.864865                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 36611.864865                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 36611.864865                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 36611.864865                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 36611.864865                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 31537                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           24853                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1245                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              24476                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 16070                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           65.656153                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  2975                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                7                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      23878                       # DTB read hits
system.cpu09.dtb.read_misses                      378                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  24256                       # DTB read accesses
system.cpu09.dtb.write_hits                      7140                       # DTB write hits
system.cpu09.dtb.write_misses                      32                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  7172                       # DTB write accesses
system.cpu09.dtb.data_hits                      31018                       # DTB hits
system.cpu09.dtb.data_misses                      410                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  31428                       # DTB accesses
system.cpu09.itb.fetch_hits                     28614                       # ITB hits
system.cpu09.itb.fetch_misses                      65                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 28679                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         115264                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             9749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       175790                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     31537                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            19052                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       52270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  2747                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        40952                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2098                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   28614                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 503                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           106662                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.648103                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.659650                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  71188     66.74%     66.74% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   1876      1.76%     68.50% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   2558      2.40%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   5900      5.53%     76.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   8573      8.04%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1081      1.01%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   5506      5.16%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1475      1.38%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   8505      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             106662                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.273607                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.525108                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  11758                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               22183                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   28870                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1972                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  927                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               3108                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 457                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               161320                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1887                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  927                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  13051                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8677                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        10974                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   29462                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2619                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               157339                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 287                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  508                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  751                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  552                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            104728                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              189614                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         176869                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12739                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               84222                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  20506                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              351                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    6685                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              24554                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              8492                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            1658                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           1067                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   135087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               543                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  130705                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             359                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         22692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        10628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       106662                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.225413                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.066817                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             71413     66.95%     66.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              4207      3.94%     70.90% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              8010      7.51%     78.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              6630      6.22%     84.62% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              3667      3.44%     88.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              3615      3.39%     91.45% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              6938      6.50%     97.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1239      1.16%     99.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               943      0.88%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        106662                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1204     38.05%     38.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     38.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     38.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  89      2.81%     40.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     40.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     40.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                335     10.59%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     51.45% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  965     30.50%     81.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 571     18.05%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               93356     71.42%     71.43% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                185      0.14%     71.57% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     71.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2929      2.24%     73.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1928      1.48%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.29% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              24830     19.00%     94.28% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              7473      5.72%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               130705                       # Type of FU issued
system.cpu09.iq.rate                         1.133962                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3164                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.024207                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           347667                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          144956                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       116831                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23928                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13408                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               121544                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12321                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            961                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         3858                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         2400                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  927                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  3085                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1904                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            152128                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             267                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               24554                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               8492                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              290                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1877                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          279                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          669                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                948                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              129141                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               24256                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1564                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       16498                       # number of nop insts executed
system.cpu09.iew.exec_refs                      31428                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  26760                       # Number of branches executed
system.cpu09.iew.exec_stores                     7172                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.120393                       # Inst execution rate
system.cpu09.iew.wb_sent                       127977                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      127223                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   74171                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   90387                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.103753                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.820594                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         23715                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             799                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        62165                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.047808                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.869387                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        33492     53.88%     53.88% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         6865     11.04%     64.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3316      5.33%     70.25% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1486      2.39%     72.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1953      3.14%     75.79% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         4372      7.03%     82.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          735      1.18%     84.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         4303      6.92%     90.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         5643      9.08%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        62165                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             127302                       # Number of instructions committed
system.cpu09.commit.committedOps               127302                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        26788                       # Number of memory references committed
system.cpu09.commit.loads                       20696                       # Number of loads committed
system.cpu09.commit.membars                       188                       # Number of memory barriers committed
system.cpu09.commit.branches                    23968                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  108014                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1990                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        14368     11.29%     11.29% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          81035     63.66%     74.94% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.09%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     75.03% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      2.26%     77.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     77.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.51%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         20884     16.41%     95.21% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         6102      4.79%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          127302                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                5643                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     206356                       # The number of ROB reads
system.cpu09.rob.rob_writes                    305567                       # The number of ROB writes
system.cpu09.timesIdled                           163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          8602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     986927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    112938                       # Number of Instructions Simulated
system.cpu09.committedOps                      112938                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.020595                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.020595                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.979820                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.979820                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 162130                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 87670                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8150                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   601                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  293                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             862                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.063220                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             25382                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             922                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           27.529284                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1141519962                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.063220                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.204113                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.204113                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          113820                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         113820                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        19874                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         19874                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         5153                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         5153                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          103                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           84                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        25027                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          25027                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        25027                       # number of overall hits
system.cpu09.dcache.overall_hits::total         25027                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2050                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2050                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          808                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          808                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           57                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           43                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2858                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2858                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2858                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2858                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    108616844                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    108616844                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     78795701                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     78795701                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data      1082506                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total      1082506                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       485621                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       485621                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       397537                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       397537                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    187412545                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    187412545                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    187412545                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    187412545                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        21924                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        21924                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         5961                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         5961                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        27885                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        27885                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        27885                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        27885                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.093505                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.093505                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.135548                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.135548                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.356250                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.356250                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.338583                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.338583                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.102492                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.102492                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.102492                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.102492                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 52983.826341                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 52983.826341                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 97519.431931                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 97519.431931                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 18991.333333                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 18991.333333                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 11293.511628                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 11293.511628                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 65574.718334                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 65574.718334                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 65574.718334                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 65574.718334                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2562                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             127                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    20.173228                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          105                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          426                       # number of writebacks
system.cpu09.dcache.writebacks::total             426                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1138                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1138                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          551                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          551                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           17                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1689                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1689                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1689                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1689                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          912                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          912                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          257                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          257                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           40                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           42                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           42                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1169                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1169                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1169                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1169                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     34248450                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     34248450                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     20521234                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     20521234                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       423035                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       423035                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       438102                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       438102                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       396378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       396378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     54769684                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     54769684                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     54769684                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     54769684                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.041598                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.041598                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.043114                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.043114                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.330709                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.330709                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.041922                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.041922                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.041922                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.041922                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 37553.125000                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 37553.125000                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 79849.159533                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 79849.159533                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 10575.875000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10575.875000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data        10431                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total        10431                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 46851.739949                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 46851.739949                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 46851.739949                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 46851.739949                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             441                       # number of replacements
system.cpu09.icache.tags.tagsinuse          81.001299                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             27546                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             916                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           30.072052                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    81.001299                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.158206                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.158206                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           58140                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          58140                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        27546                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         27546                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        27546                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          27546                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        27546                       # number of overall hits
system.cpu09.icache.overall_hits::total         27546                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1066                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1066                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1066                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1066                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1066                       # number of overall misses
system.cpu09.icache.overall_misses::total         1066                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     38664239                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     38664239                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     38664239                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     38664239                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     38664239                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     38664239                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        28612                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        28612                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        28612                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        28612                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        28612                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        28612                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.037257                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.037257                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.037257                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.037257                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.037257                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.037257                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 36270.393058                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 36270.393058                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 36270.393058                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 36270.393058                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 36270.393058                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 36270.393058                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs     9.666667                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          441                       # number of writebacks
system.cpu09.icache.writebacks::total             441                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          150                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          150                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          150                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          916                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          916                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          916                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          916                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          916                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     29353992                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     29353992                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     29353992                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     29353992                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     29353992                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     29353992                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.032015                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.032015                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.032015                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.032015                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.032015                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.032015                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 32045.842795                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 32045.842795                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 32045.842795                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 32045.842795                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 32045.842795                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 32045.842795                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 41072                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           30372                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1543                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              27692                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 21072                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           76.094179                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  4831                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            94                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             80                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      32846                       # DTB read hits
system.cpu10.dtb.read_misses                      400                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  33246                       # DTB read accesses
system.cpu10.dtb.write_hits                     11146                       # DTB write hits
system.cpu10.dtb.write_misses                      31                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                 11177                       # DTB write accesses
system.cpu10.dtb.data_hits                      43992                       # DTB hits
system.cpu10.dtb.data_misses                      431                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  44423                       # DTB accesses
system.cpu10.itb.fetch_hits                     37468                       # ITB hits
system.cpu10.itb.fetch_misses                      65                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 37533                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         132702                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11173                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       231208                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     41072                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            25917                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       68078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3391                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        41104                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1983                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   37468                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 568                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           124245                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.860904                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.744273                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  77213     62.15%     62.15% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   2563      2.06%     64.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   3788      3.05%     67.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   7265      5.85%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  11650      9.38%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1898      1.53%     84.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   6920      5.57%     89.58% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1920      1.55%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  11028      8.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             124245                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.309506                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.742310                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  13359                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               28257                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   37733                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2659                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1133                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               5162                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 579                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               213041                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2521                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1133                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  15153                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9306                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        15601                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   38511                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                3437                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               207859                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 321                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  535                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1362                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  386                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            137110                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              246492                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         233727                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12759                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps              111036                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  26074                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              521                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          497                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    8762                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              34015                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             12973                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            3164                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1720                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   177312                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               922                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  171621                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             461                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         29141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        13555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       124245                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.381311                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.142949                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             77709     62.54%     62.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              6081      4.89%     67.44% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              9909      7.98%     75.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              8792      7.08%     82.49% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              5364      4.32%     86.81% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              5004      4.03%     90.84% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              8208      6.61%     97.44% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1802      1.45%     98.89% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1376      1.11%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        124245                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1327     31.11%     31.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     31.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     31.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  83      1.95%     33.05% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     33.05% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     33.05% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                336      7.88%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     40.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1469     34.44%     75.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                1051     24.64%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              120841     70.41%     70.41% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                182      0.11%     70.52% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.52% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2936      1.71%     72.23% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.23% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.23% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1927      1.12%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.35% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              34119     19.88%     93.23% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             11612      6.77%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               171621                       # Type of FU issued
system.cpu10.iq.rate                         1.293281                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      4266                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.024857                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           448448                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          194048                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       157008                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23766                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13388                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               163651                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12232                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           1803                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         5007                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3538                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1133                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3857                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1572                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            200969                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             348                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               34015                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              12973                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              466                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1530                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          334                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          809                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1143                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              169526                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               33246                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2095                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       22735                       # number of nop insts executed
system.cpu10.iew.exec_refs                      44423                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  34856                       # Number of branches executed
system.cpu10.iew.exec_stores                    11177                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.277494                       # Inst execution rate
system.cpu10.iew.wb_sent                       168312                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      167403                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   95366                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  117348                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.261496                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.812677                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         30879                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           736                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             981                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        78588                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.148471                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.924636                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        40735     51.83%     51.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         8960     11.40%     63.23% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         4593      5.84%     69.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2083      2.65%     71.73% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2806      3.57%     75.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         5091      6.48%     81.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         1035      1.32%     83.10% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         4720      6.01%     89.10% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         8565     10.90%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        78588                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             168844                       # Number of instructions committed
system.cpu10.commit.committedOps               168844                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        38443                       # Number of memory references committed
system.cpu10.commit.loads                       29008                       # Number of loads committed
system.cpu10.commit.membars                       363                       # Number of memory barriers committed
system.cpu10.commit.branches                    31365                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  143921                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               3477                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        19755     11.70%     11.70% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         105358     62.40%     74.10% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.07%     74.17% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      1.70%     75.87% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.87% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.87% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.14%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         29371     17.40%     94.40% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         9447      5.60%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          168844                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                8565                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     268472                       # The number of ROB reads
system.cpu10.rob.rob_writes                    403992                       # The number of ROB writes
system.cpu10.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          8457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     969489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    149093                       # Number of Instructions Simulated
system.cpu10.committedOps                      149093                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.890062                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.890062                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.123517                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.123517                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 213930                       # number of integer regfile reads
system.cpu10.int_regfile_writes                117656                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8153                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   984                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  532                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements            1123                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.261467                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             36371                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1183                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           30.744717                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1020455458                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.261467                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.191585                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.191585                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          160251                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         160251                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        27613                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         27613                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         8122                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         8122                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          213                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          213                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          176                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        35735                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          35735                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        35735                       # number of overall hits
system.cpu10.dcache.overall_hits::total         35735                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2357                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2357                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         1064                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1064                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           75                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           75                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           71                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3421                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3421                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3421                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3421                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    108262190                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    108262190                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     87572805                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     87572805                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data      1147410                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total      1147410                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       688446                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       688446                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       490257                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       490257                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    195834995                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    195834995                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    195834995                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    195834995                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        29970                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        29970                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         9186                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         9186                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        39156                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        39156                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        39156                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        39156                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.078645                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.078645                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.115828                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.115828                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.260417                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.260417                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.287449                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.287449                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.087368                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.087368                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.087368                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.087368                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 45932.197709                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 45932.197709                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 82305.267857                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 82305.267857                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 15298.800000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 15298.800000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  9696.422535                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  9696.422535                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 57244.956153                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 57244.956153                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 57244.956153                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 57244.956153                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2264                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             113                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.035398                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          562                       # number of writebacks
system.cpu10.dcache.writebacks::total             562                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1154                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1154                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          732                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          732                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data           20                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1886                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1886                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1886                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1886                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1203                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1203                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          332                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           55                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           71                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           71                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1535                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1535                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1535                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1535                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     35952180                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     35952180                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     22423155                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     22423155                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       436943                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       436943                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       611952                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       611952                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       484462                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       484462                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     58375335                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     58375335                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     58375335                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     58375335                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.040140                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.040140                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.036142                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.036142                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.190972                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.190972                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.287449                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.287449                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.039202                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.039202                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.039202                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.039202                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 29885.436409                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 29885.436409                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 67539.623494                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 67539.623494                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  7944.418182                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7944.418182                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  8619.042254                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  8619.042254                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 38029.534202                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 38029.534202                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 38029.534202                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 38029.534202                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             625                       # number of replacements
system.cpu10.icache.tags.tagsinuse          76.708984                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             36179                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1109                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           32.623084                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    76.708984                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.149822                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.149822                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           76041                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          76041                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        36179                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         36179                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        36179                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          36179                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        36179                       # number of overall hits
system.cpu10.icache.overall_hits::total         36179                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1287                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1287                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1287                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1287                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1287                       # number of overall misses
system.cpu10.icache.overall_misses::total         1287                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     42520232                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     42520232                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     42520232                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     42520232                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     42520232                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     42520232                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        37466                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        37466                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        37466                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        37466                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        37466                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        37466                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.034351                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.034351                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.034351                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.034351                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.034351                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.034351                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 33038.253302                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 33038.253302                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 33038.253302                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 33038.253302                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 33038.253302                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 33038.253302                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          625                       # number of writebacks
system.cpu10.icache.writebacks::total             625                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          178                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          178                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          178                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1109                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1109                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1109                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1109                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1109                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1109                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     31685900                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     31685900                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     31685900                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     31685900                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     31685900                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     31685900                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.029600                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.029600                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.029600                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.029600                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.029600                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.029600                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28571.596032                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28571.596032                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28571.596032                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28571.596032                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28571.596032                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28571.596032                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 35118                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           26523                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1421                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              24500                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 17637                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           71.987755                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3857                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           100                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      27379                       # DTB read hits
system.cpu11.dtb.read_misses                      419                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  27798                       # DTB read accesses
system.cpu11.dtb.write_hits                      9103                       # DTB write hits
system.cpu11.dtb.write_misses                      34                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  9137                       # DTB write accesses
system.cpu11.dtb.data_hits                      36482                       # DTB hits
system.cpu11.dtb.data_misses                      453                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  36935                       # DTB accesses
system.cpu11.itb.fetch_hits                     31574                       # ITB hits
system.cpu11.itb.fetch_misses                      69                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 31643                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         124544                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10236                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       200126                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     35118                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            21509                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       61119                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3117                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        41702                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1902                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   31574                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 520                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           116691                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.715008                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.711892                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  76574     65.62%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2220      1.90%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3349      2.87%     70.39% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   5806      4.98%     75.37% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   9725      8.33%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1424      1.22%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   5493      4.71%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1988      1.70%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10112      8.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             116691                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.281973                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.606870                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12359                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               27828                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   31226                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2495                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1081                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               4040                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 495                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               181891                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2098                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1081                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  13985                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  9772                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        15074                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   31986                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3091                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               176816                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 308                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  590                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  825                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  568                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            117500                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              212777                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         199970                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12801                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               92303                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  25197                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              531                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          507                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8969                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              28774                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             10912                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2868                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2031                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   151345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               909                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  145137                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             427                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         28517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        13803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          248                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       116691                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.243772                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.072335                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             77282     66.23%     66.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5365      4.60%     70.83% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              8295      7.11%     77.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              6928      5.94%     83.87% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4844      4.15%     88.02% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              4419      3.79%     91.81% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              7059      6.05%     97.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1419      1.22%     99.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1080      0.93%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        116691                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1227     31.30%     31.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     31.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     31.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  92      2.35%     33.65% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     33.65% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     33.65% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                339      8.65%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     42.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1406     35.87%     78.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 856     21.84%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              102044     70.31%     70.31% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                193      0.13%     70.44% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.44% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2937      2.02%     72.47% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.47% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.47% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1928      1.33%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.80% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              28532     19.66%     93.46% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              9499      6.54%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               145137                       # Type of FU issued
system.cpu11.iq.rate                         1.165347                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3920                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.027009                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           387729                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          167333                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       130999                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23583                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13482                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               136922                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12131                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1232                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         5116                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3257                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1081                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4402                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1745                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            170790                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             306                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               28774                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              10912                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              479                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1698                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          309                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          811                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1120                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              143350                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               27798                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1787                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       18536                       # number of nop insts executed
system.cpu11.iew.exec_refs                      36935                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  28899                       # Number of branches executed
system.cpu11.iew.exec_stores                     9137                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.150999                       # Inst execution rate
system.cpu11.iew.wb_sent                       142302                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      141396                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   80582                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   99840                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.135310                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.807111                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         30073                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             944                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        70573                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.975331                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.847018                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        38924     55.15%     55.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         7602     10.77%     65.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3822      5.42%     71.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1917      2.72%     74.06% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2501      3.54%     77.60% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         4103      5.81%     83.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          874      1.24%     84.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         3995      5.66%     90.31% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         6835      9.69%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        70573                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             139405                       # Number of instructions committed
system.cpu11.commit.committedOps               139405                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        31313                       # Number of memory references committed
system.cpu11.commit.loads                       23658                       # Number of loads committed
system.cpu11.commit.membars                       316                       # Number of memory barriers committed
system.cpu11.commit.branches                    25528                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  118594                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2560                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        15672     11.24%     11.24% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          87179     62.54%     73.78% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.08%     73.86% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      2.06%     75.93% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.93% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.93% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.38%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.30% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         23974     17.20%     94.50% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         7667      5.50%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          139405                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                6835                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     231942                       # The number of ROB reads
system.cpu11.rob.rob_writes                    343363                       # The number of ROB writes
system.cpu11.timesIdled                           142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          7853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     977647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    123737                       # Number of Instructions Simulated
system.cpu11.committedOps                      123737                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.006522                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.006522                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.993520                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.993520                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 181287                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 98648                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11139                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   858                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  383                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             931                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.286470                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             30062                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             991                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           30.335015                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1146977693                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.286470                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.176351                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.176351                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          133921                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         133921                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        22989                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         22989                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         6564                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         6564                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          149                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          109                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          109                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        29553                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          29553                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        29553                       # number of overall hits
system.cpu11.dcache.overall_hits::total         29553                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2293                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2293                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          918                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           65                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           61                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3211                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3211                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3211                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3211                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    105803951                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    105803951                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     85333618                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     85333618                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       935313                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       935313                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       582977                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       582977                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       617747                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       617747                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    191137569                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    191137569                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    191137569                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    191137569                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        25282                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        25282                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         7482                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         7482                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        32764                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        32764                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        32764                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        32764                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.090697                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.090697                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.122694                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.122694                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.303738                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.303738                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.358824                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.358824                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.098004                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.098004                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.098004                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.098004                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 46142.150458                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 46142.150458                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 92956.010893                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 92956.010893                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 14389.430769                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 14389.430769                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         9557                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         9557                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 59525.870134                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 59525.870134                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 59525.870134                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 59525.870134                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2127                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             110                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    19.336364                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          460                       # number of writebacks
system.cpu11.dcache.writebacks::total             460                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1210                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1210                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          614                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          614                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           18                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1824                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1824                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1824                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1824                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1083                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1083                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          304                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          304                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           47                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           60                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1387                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1387                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1387                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1387                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     34671485                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     34671485                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     22368680                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     22368680                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       417240                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       417240                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       521550                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       521550                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       609634                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       609634                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     57040165                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     57040165                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     57040165                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     57040165                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.042837                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.042837                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.040631                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.040631                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.219626                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.219626                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.042333                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.042333                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.042333                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.042333                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 32014.298246                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 32014.298246                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 73581.184211                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 73581.184211                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8877.446809                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8877.446809                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  8692.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  8692.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 41124.848594                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 41124.848594                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 41124.848594                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 41124.848594                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             486                       # number of replacements
system.cpu11.icache.tags.tagsinuse          72.161425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             30461                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             966                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           31.533126                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    72.161425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.140940                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.140940                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           64112                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          64112                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        30461                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         30461                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        30461                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          30461                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        30461                       # number of overall hits
system.cpu11.icache.overall_hits::total         30461                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1112                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1112                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1112                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1112                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1112                       # number of overall misses
system.cpu11.icache.overall_misses::total         1112                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     38463732                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     38463732                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     38463732                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     38463732                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     38463732                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     38463732                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        31573                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        31573                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        31573                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        31573                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        31573                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        31573                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.035220                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.035220                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.035220                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.035220                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.035220                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.035220                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 34589.687050                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 34589.687050                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 34589.687050                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 34589.687050                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 34589.687050                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 34589.687050                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          486                       # number of writebacks
system.cpu11.icache.writebacks::total             486                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          146                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          146                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          146                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          966                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          966                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          966                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          966                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          966                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          966                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     29111761                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     29111761                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     29111761                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     29111761                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     29111761                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     29111761                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.030596                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.030596                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.030596                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.030596                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.030596                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.030596                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 30136.398551                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 30136.398551                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 30136.398551                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 30136.398551                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 30136.398551                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 30136.398551                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7187                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            5731                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             659                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               5840                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1939                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           33.202055                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   551                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       6004                       # DTB read hits
system.cpu12.dtb.read_misses                      315                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6319                       # DTB read accesses
system.cpu12.dtb.write_hits                      3174                       # DTB write hits
system.cpu12.dtb.write_misses                      26                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3200                       # DTB write accesses
system.cpu12.dtb.data_hits                       9178                       # DTB hits
system.cpu12.dtb.data_misses                      341                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                   9519                       # DTB accesses
system.cpu12.itb.fetch_hits                      6107                       # ITB hits
system.cpu12.itb.fetch_misses                      65                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  6172                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          76387                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             5388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        55136                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7187                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2490                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       19510                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1477                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        40802                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2067                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    6107                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 282                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            68694                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.802632                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.234091                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  59493     86.61%     86.61% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    619      0.90%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    583      0.85%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    759      1.10%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1146      1.67%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    327      0.48%     91.60% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    473      0.69%     92.29% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    335      0.49%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   4959      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              68694                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.094087                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.721798                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   7288                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               12997                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    5944                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1153                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  510                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                595                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 234                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                47148                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 923                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  510                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   7964                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7388                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         4210                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    6350                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                1470                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                45187                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 347                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  504                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  358                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                   83                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             33538                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               64578                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          51858                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12716                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               22187                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  11351                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              103                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4477                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6154                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              3858                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             264                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            278                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    40764                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               103                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   38512                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             234                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         12033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         5910                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        68694                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.560631                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.616839                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             59071     85.99%     85.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1766      2.57%     88.56% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1379      2.01%     90.57% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1091      1.59%     92.16% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1331      1.94%     94.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5               903      1.31%     95.41% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1811      2.64%     98.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               726      1.06%     99.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               616      0.90%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         68694                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   950     49.97%     49.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     49.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     49.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  80      4.21%     54.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     54.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     54.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                362     19.04%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     73.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  402     21.15%     94.37% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 107      5.63%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               23616     61.32%     61.33% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                184      0.48%     61.81% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.81% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2927      7.60%     69.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     69.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     69.41% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1928      5.01%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.42% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               6564     17.04%     91.46% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3289      8.54%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                38512                       # Type of FU issued
system.cpu12.iq.rate                         0.504170                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      1901                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.049361                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           124144                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           39509                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        25930                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23709                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13410                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10379                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                28202                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12207                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            211                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1715                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1043                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          773                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  510                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2049                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1972                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             42256                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             186                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6154                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               3858                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1947                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          117                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          393                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                510                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               37696                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6319                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             816                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        1389                       # number of nop insts executed
system.cpu12.iew.exec_refs                       9519                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   4923                       # Number of branches executed
system.cpu12.iew.exec_stores                     3200                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.493487                       # Inst execution rate
system.cpu12.iew.wb_sent                        36833                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       36309                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   21463                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   30503                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.475330                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.703636                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         12298                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             431                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        25992                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.141582                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.457338                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        19819     76.25%     76.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          862      3.32%     79.57% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1122      4.32%     83.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          614      2.36%     86.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          613      2.36%     88.60% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          252      0.97%     89.57% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          208      0.80%     90.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          252      0.97%     91.34% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2250      8.66%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        25992                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              29672                       # Number of instructions committed
system.cpu12.commit.committedOps                29672                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7254                       # Number of memory references committed
system.cpu12.commit.loads                        4439                       # Number of loads committed
system.cpu12.commit.membars                        16                       # Number of memory barriers committed
system.cpu12.commit.branches                     3522                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   24185                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                219                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          842      2.84%      2.84% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          16649     56.11%     58.95% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           113      0.38%     59.33% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     59.33% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      9.70%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      6.47%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4455     15.01%     90.51% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2815      9.49%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           29672                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2250                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      64880                       # The number of ROB reads
system.cpu12.rob.rob_writes                     85825                       # The number of ROB writes
system.cpu12.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          7693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    1025804                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     28834                       # Number of Instructions Simulated
system.cpu12.committedOps                       28834                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.649199                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.649199                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.377473                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.377473                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  44249                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 20195                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11122                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8136                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                    93                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             396                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.291729                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6071                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             454                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           13.372247                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1129489542                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.291729                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.160808                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.160808                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           32201                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          32201                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3765                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3765                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2290                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2290                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           22                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           12                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6055                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6055                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6055                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6055                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1322                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1322                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          504                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          504                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            4                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            9                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1826                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1826                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1826                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1826                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    100256977                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    100256977                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     72086252                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     72086252                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       326838                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       326838                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       180804                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       180804                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        42883                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        42883                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    172343229                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    172343229                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    172343229                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    172343229                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5087                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5087                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2794                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2794                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         7881                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         7881                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         7881                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         7881                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.259878                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.259878                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.180387                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.180387                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.231696                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.231696                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.231696                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.231696                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 75837.350227                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 75837.350227                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 143028.277778                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 143028.277778                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 81709.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 81709.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 20089.333333                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 20089.333333                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 94382.929354                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 94382.929354                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 94382.929354                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 94382.929354                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2480                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    24.554455                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          285                       # number of writebacks
system.cpu12.dcache.writebacks::total             285                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          934                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          934                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          391                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          391                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1325                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1325                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1325                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1325                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          388                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          113                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            9                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          501                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          501                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          501                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          501                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     28764062                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     28764062                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     17119575                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     17119575                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       171532                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       171532                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        41724                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        41724                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     45883637                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     45883637                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     45883637                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     45883637                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.076273                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.076273                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.040444                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.040444                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.063571                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.063571                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.063571                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.063571                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 74134.180412                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 74134.180412                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 151500.663717                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 151500.663717                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 19059.111111                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 19059.111111                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 91584.105788                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 91584.105788                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 91584.105788                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 91584.105788                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              78                       # number of replacements
system.cpu12.icache.tags.tagsinuse          59.334312                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              5552                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           11.837953                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    59.334312                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.115887                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.115887                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           12675                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          12675                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         5552                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          5552                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         5552                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           5552                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         5552                       # number of overall hits
system.cpu12.icache.overall_hits::total          5552                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          551                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          551                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          551                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          551                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          551                       # number of overall misses
system.cpu12.icache.overall_misses::total          551                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     28383910                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     28383910                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     28383910                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     28383910                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     28383910                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     28383910                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6103                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6103                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6103                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6103                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6103                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6103                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.090283                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.090283                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.090283                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.090283                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.090283                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.090283                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 51513.448276                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 51513.448276                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 51513.448276                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 51513.448276                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 51513.448276                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 51513.448276                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu12.icache.writebacks::total              78                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           82                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           82                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           82                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          469                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          469                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          469                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     20907201                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     20907201                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     20907201                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     20907201                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     20907201                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     20907201                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.076847                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.076847                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.076847                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.076847                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.076847                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.076847                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 44578.253731                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 44578.253731                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 44578.253731                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 44578.253731                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 44578.253731                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 44578.253731                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 29360                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           22814                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1256                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              20844                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 14569                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           69.895414                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  2878                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      23932                       # DTB read hits
system.cpu13.dtb.read_misses                      405                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  24337                       # DTB read accesses
system.cpu13.dtb.write_hits                      7966                       # DTB write hits
system.cpu13.dtb.write_misses                      32                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  7998                       # DTB write accesses
system.cpu13.dtb.data_hits                      31898                       # DTB hits
system.cpu13.dtb.data_misses                      437                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  32335                       # DTB accesses
system.cpu13.itb.fetch_hits                     25939                       # ITB hits
system.cpu13.itb.fetch_misses                      63                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 26002                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          78784                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             9013                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       171239                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     29360                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            17449                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       57350                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  2771                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2308                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   25939                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 524                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            70251                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.437531                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.993042                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  36555     52.03%     52.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   1717      2.44%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3063      4.36%     58.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   4676      6.66%     65.50% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   7793     11.09%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    932      1.33%     77.91% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   4240      6.04%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   2104      2.99%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   9171     13.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              70251                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.372665                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.173525                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  11620                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               29620                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   25742                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2313                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  946                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               3033                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 454                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               156167                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1885                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  946                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  13061                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8497                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        18514                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   26495                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2728                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               152178                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 342                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  476                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  593                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  445                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            102148                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              187018                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         174164                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12848                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               81022                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  21126                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              537                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          513                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8385                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              24773                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              9390                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2619                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2399                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   131216                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               897                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  126624                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             398                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         23534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        11469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        70251                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.802451                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.280708                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             35842     51.02%     51.02% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              5168      7.36%     58.38% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              6658      9.48%     67.85% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              5538      7.88%     75.74% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              4639      6.60%     82.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4244      6.04%     88.38% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6252      8.90%     97.28% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1042      1.48%     98.76% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               868      1.24%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         70251                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1131     27.62%     27.62% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     27.62% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     27.62% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  84      2.05%     29.67% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     29.67% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     29.67% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                336      8.21%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     37.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1680     41.03%     78.90% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 864     21.10%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               88239     69.69%     69.69% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                188      0.15%     69.84% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     69.84% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2923      2.31%     72.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1930      1.52%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.67% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              25051     19.78%     93.45% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              8289      6.55%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               126624                       # Type of FU issued
system.cpu13.iq.rate                         1.607230                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4095                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.032340                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           303984                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          142020                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       112632                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24008                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13662                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               118363                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12352                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            601                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4107                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         2494                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  946                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2935                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1614                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            146977                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             303                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               24773                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               9390                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              482                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1597                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          284                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          709                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                993                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              125054                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               24337                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1570                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       14864                       # number of nop insts executed
system.cpu13.iew.exec_refs                      32335                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  24290                       # Number of branches executed
system.cpu13.iew.exec_stores                     7998                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.587302                       # Inst execution rate
system.cpu13.iew.wb_sent                       123786                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      123025                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   69089                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   86233                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.561548                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.801190                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         24125                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           740                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             817                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        66610                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.821108                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.742045                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        37949     56.97%     56.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         7326     11.00%     67.97% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3626      5.44%     73.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1893      2.84%     76.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2585      3.88%     80.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3416      5.13%     85.26% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          668      1.00%     86.27% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         3557      5.34%     91.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         5590      8.39%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        66610                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             121304                       # Number of instructions committed
system.cpu13.commit.committedOps               121304                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        27562                       # Number of memory references committed
system.cpu13.commit.loads                       20666                       # Number of loads committed
system.cpu13.commit.membars                       344                       # Number of memory barriers committed
system.cpu13.commit.branches                    21491                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  103304                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               1860                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        12729     10.49%     10.49% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          75749     62.45%     72.94% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.09%     73.03% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     73.03% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      2.37%     75.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.58%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.99% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         21010     17.32%     94.31% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         6903      5.69%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          121304                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                5590                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     205149                       # The number of ROB reads
system.cpu13.rob.rob_writes                    294480                       # The number of ROB writes
system.cpu13.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     981111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    108579                       # Number of Instructions Simulated
system.cpu13.committedOps                      108579                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.725592                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.725592                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.378186                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.378186                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 159722                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 84997                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8149                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   719                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  236                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             725                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.368300                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             26416                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             784                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           33.693878                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1156789787                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.368300                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.146380                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.146380                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          118619                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         118619                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        20061                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         20061                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         5791                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         5791                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           95                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           64                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           64                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        25852                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          25852                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        25852                       # number of overall hits
system.cpu13.dcache.overall_hits::total         25852                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2273                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2273                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1002                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1002                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           43                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           36                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3275                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3275                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3275                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3275                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    109109419                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    109109419                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     88620543                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     88620543                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       955016                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       955016                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       267729                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       267729                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       237595                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       237595                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    197729962                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    197729962                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    197729962                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    197729962                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        22334                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        22334                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         6793                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         6793                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        29127                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        29127                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        29127                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        29127                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.101773                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.101773                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.147505                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.147505                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.311594                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.311594                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.112439                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.112439                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.112439                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.112439                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 48002.384074                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 48002.384074                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 88443.655689                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 88443.655689                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 22209.674419                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 22209.674419                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  7436.916667                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  7436.916667                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 60375.560916                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 60375.560916                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 60375.560916                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 60375.560916                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2670                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             128                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    20.859375                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          440                       # number of writebacks
system.cpu13.dcache.writebacks::total             440                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1310                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1310                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          633                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          633                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           11                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1943                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1943                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1943                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1943                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          963                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          963                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          369                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          369                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           32                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           30                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1332                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1332                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1332                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1332                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     35471195                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     35471195                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     25296318                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     25296318                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       589931                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       589931                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       236436                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       236436                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       234118                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       234118                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     60767513                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     60767513                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     60767513                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     60767513                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.043118                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.043118                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.054321                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.054321                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.231884                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.231884                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.300000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.045731                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.045731                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.045731                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.045731                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 36834.055036                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 36834.055036                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 68553.707317                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 68553.707317                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 18435.343750                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18435.343750                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  7881.200000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  7881.200000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 45621.256006                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 45621.256006                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 45621.256006                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 45621.256006                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             396                       # number of replacements
system.cpu13.icache.tags.tagsinuse          62.368496                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             24900                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             876                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           28.424658                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    62.368496                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.121813                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.121813                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           52750                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          52750                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        24900                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         24900                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        24900                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          24900                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        24900                       # number of overall hits
system.cpu13.icache.overall_hits::total         24900                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1037                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1037                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1037                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1037                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1037                       # number of overall misses
system.cpu13.icache.overall_misses::total         1037                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     37781082                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     37781082                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     37781082                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     37781082                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     37781082                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     37781082                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        25937                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        25937                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        25937                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        25937                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        25937                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        25937                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.039981                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.039981                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.039981                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.039981                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.039981                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.039981                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 36433.058824                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 36433.058824                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 36433.058824                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 36433.058824                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 36433.058824                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 36433.058824                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          396                       # number of writebacks
system.cpu13.icache.writebacks::total             396                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          161                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          161                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          161                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          876                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          876                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          876                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          876                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          876                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     28832443                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     28832443                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     28832443                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     28832443                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     28832443                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     28832443                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.033774                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.033774                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.033774                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.033774                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.033774                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.033774                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 32913.747717                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 32913.747717                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 32913.747717                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 32913.747717                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 32913.747717                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 32913.747717                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6939                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5525                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             616                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5607                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1864                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           33.244159                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   539                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            64                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             64                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6112                       # DTB read hits
system.cpu14.dtb.read_misses                      290                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6402                       # DTB read accesses
system.cpu14.dtb.write_hits                      3154                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3179                       # DTB write accesses
system.cpu14.dtb.data_hits                       9266                       # DTB hits
system.cpu14.dtb.data_misses                      315                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9581                       # DTB accesses
system.cpu14.itb.fetch_hits                      5977                       # ITB hits
system.cpu14.itb.fetch_misses                      71                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6048                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          76736                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             5042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        53644                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6939                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2403                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       19723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1389                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        41404                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2221                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    5977                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 260                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            69116                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.776144                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.201012                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  60155     87.03%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    615      0.89%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    557      0.81%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    737      1.07%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1126      1.63%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    308      0.45%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    488      0.71%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    308      0.45%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4822      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              69116                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.090427                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.699072                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   6985                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               13319                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5772                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1157                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  479                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                579                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 219                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                46306                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 867                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  479                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7624                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6867                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         4908                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6216                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                1618                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                44490                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 343                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  428                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  581                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   51                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             33070                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               63741                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          51089                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12648                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10984                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4240                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6085                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3827                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             266                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            309                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    40270                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38265                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             258                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        69116                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.553634                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.611191                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             59623     86.27%     86.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1706      2.47%     88.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1373      1.99%     90.72% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1008      1.46%     92.18% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1337      1.93%     94.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               935      1.35%     95.47% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1790      2.59%     98.06% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               726      1.05%     99.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               618      0.89%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         69116                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   927     49.10%     49.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     49.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     49.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  73      3.87%     52.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                365     19.33%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  418     22.14%     94.44% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 105      5.56%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23306     60.91%     60.92% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                197      0.51%     61.43% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.43% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2924      7.64%     69.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     69.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     69.07% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1929      5.04%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.11% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6629     17.32%     91.44% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3276      8.56%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38265                       # Type of FU issued
system.cpu14.iq.rate                         0.498658                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1888                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.049340                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           123856                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38847                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25572                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23936                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13224                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10374                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27823                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12326                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            210                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1672                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1037                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          928                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  479                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1603                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1843                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41686                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             188                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6085                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3827                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1823                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          106                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          373                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                479                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37455                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6402                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             810                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1317                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9581                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4852                       # Number of branches executed
system.cpu14.iew.exec_stores                     3179                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.488102                       # Inst execution rate
system.cpu14.iew.wb_sent                        36447                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35946                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   21182                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   30070                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.468437                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.704423                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11776                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             401                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        25927                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.137964                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.454394                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        19782     76.30%     76.30% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          870      3.36%     79.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1106      4.27%     83.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          619      2.39%     86.31% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          607      2.34%     88.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          254      0.98%     89.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          203      0.78%     90.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          239      0.92%     91.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2247      8.67%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        25927                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2247                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      64154                       # The number of ROB reads
system.cpu14.rob.rob_writes                     84331                       # The number of ROB writes
system.cpu14.timesIdled                           136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1025455                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.674940                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.674940                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.373840                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.373840                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43906                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19941                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11116                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8133                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    92                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             394                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.323692                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              6126                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             452                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           13.553097                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1125482879                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.323692                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.130058                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.130058                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           31892                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          31892                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3786                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3786                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2287                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2287                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           22                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           14                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         6073                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           6073                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         6073                       # number of overall hits
system.cpu14.dcache.overall_hits::total          6073                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1250                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1250                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          481                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          481                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            8                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1731                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1731                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1731                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1731                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     97061614                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     97061614                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     66243736                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     66243736                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       314089                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       314089                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       205143                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       205143                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    163305350                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    163305350                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    163305350                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    163305350                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5036                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5036                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7804                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7804                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7804                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7804                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.248213                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.248213                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.173772                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.173772                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.221809                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.221809                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.221809                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.221809                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 77649.291200                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 77649.291200                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 137720.864865                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 137720.864865                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 62817.800000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 62817.800000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 25642.875000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 25642.875000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 94341.623339                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 94341.623339                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 94341.623339                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 94341.623339                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2602                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    23.441441                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          275                       # number of writebacks
system.cpu14.dcache.writebacks::total             275                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          867                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          867                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          372                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          372                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1239                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1239                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1239                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1239                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          383                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          109                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          109                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          492                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          492                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     28949502                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     28949502                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     16761443                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     16761443                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       195871                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       195871                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     45710945                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     45710945                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     45710945                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     45710945                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.076052                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.076052                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.039379                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.039379                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.063045                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.063045                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.063045                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.063045                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 75586.167102                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 75586.167102                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 153774.706422                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 153774.706422                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 24483.875000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 24483.875000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 92908.424797                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 92908.424797                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 92908.424797                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 92908.424797                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              54                       # number of replacements
system.cpu14.icache.tags.tagsinuse          47.598284                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5467                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.596774                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    47.598284                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.092965                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.092965                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12388                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12388                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5467                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5467                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5467                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5467                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5467                       # number of overall hits
system.cpu14.icache.overall_hits::total          5467                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          510                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          510                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          510                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          510                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          510                       # number of overall misses
system.cpu14.icache.overall_misses::total          510                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     25858449                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     25858449                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     25858449                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     25858449                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     25858449                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     25858449                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5977                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5977                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5977                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5977                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5977                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5977                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.085327                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.085327                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.085327                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.085327                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.085327                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.085327                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 50702.841176                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 50702.841176                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 50702.841176                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 50702.841176                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 50702.841176                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 50702.841176                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu14.icache.writebacks::total              54                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           76                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           76                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           76                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          434                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          434                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     19305463                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     19305463                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     19305463                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     19305463                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     19305463                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     19305463                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072612                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072612                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072612                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072612                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072612                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072612                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 44482.633641                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 44482.633641                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 44482.633641                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 44482.633641                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 44482.633641                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 44482.633641                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 36878                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           25536                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1445                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              25903                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 18222                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           70.347064                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  5156                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               18                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      30663                       # DTB read hits
system.cpu15.dtb.read_misses                      386                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  31049                       # DTB read accesses
system.cpu15.dtb.write_hits                     11786                       # DTB write hits
system.cpu15.dtb.write_misses                      31                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 11817                       # DTB write accesses
system.cpu15.dtb.data_hits                      42449                       # DTB hits
system.cpu15.dtb.data_misses                      417                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  42866                       # DTB accesses
system.cpu15.itb.fetch_hits                     33602                       # ITB hits
system.cpu15.itb.fetch_misses                      65                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 33667                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         135534                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       214029                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     36878                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            23396                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       63850                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3199                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        41554                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         1871                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   33602                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 506                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           121003                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.768791                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.741438                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  77823     64.31%     64.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2873      2.37%     66.69% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   3807      3.15%     69.84% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   5646      4.67%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  10414      8.61%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   2040      1.69%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5301      4.38%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1850      1.53%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  11249      9.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             121003                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.272094                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.579154                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13629                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               28279                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   33859                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2594                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1088                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               5455                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 526                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               195943                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2241                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1088                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  15413                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8911                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        16115                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   34575                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3347                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               190888                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 320                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  601                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1195                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  382                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            126828                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              227810                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         215038                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12767                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              101741                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  25087                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              531                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          510                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    9015                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              31645                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             13430                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3357                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1790                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   162953                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               953                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  157754                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             415                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         27874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        12635                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       121003                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.303720                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.115090                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             78192     64.62%     64.62% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6326      5.23%     69.85% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8486      7.01%     76.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              7279      6.02%     82.88% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              5669      4.69%     87.56% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5204      4.30%     91.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              6492      5.37%     97.23% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1869      1.54%     98.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1486      1.23%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        121003                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1352     30.99%     30.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     30.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     30.99% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  89      2.04%     33.04% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     33.04% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     33.04% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                341      7.82%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     40.85% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1457     33.40%     74.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1123     25.75%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              108576     68.83%     68.83% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                184      0.12%     68.95% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     68.95% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2939      1.86%     70.81% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     70.81% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     70.81% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1928      1.22%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.03% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              31868     20.20%     92.23% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             12255      7.77%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               157754                       # Type of FU issued
system.cpu15.iq.rate                         1.163944                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4362                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.027651                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           417550                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          178470                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       143372                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23738                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13374                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               149895                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12217                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2033                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4601                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3433                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          836                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1088                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3640                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1390                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            184037                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             365                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               31645                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              13430                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              484                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   38                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1337                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          326                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          773                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1099                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              155785                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               31049                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1969                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       20131                       # number of nop insts executed
system.cpu15.iew.exec_refs                      42866                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  30826                       # Number of branches executed
system.cpu15.iew.exec_stores                    11817                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.149416                       # Inst execution rate
system.cpu15.iew.wb_sent                       154647                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      153773                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   86434                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  109415                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.134571                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.789965                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         29401                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           778                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             934                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        75176                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.039188                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.929302                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        41496     55.20%     55.20% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7202      9.58%     64.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4728      6.29%     71.07% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2178      2.90%     73.97% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2870      3.82%     77.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3286      4.37%     82.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         1118      1.49%     83.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         2896      3.85%     87.49% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         9402     12.51%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        75176                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             153298                       # Number of instructions committed
system.cpu15.commit.committedOps               153298                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        37041                       # Number of memory references committed
system.cpu15.commit.loads                       27044                       # Number of loads committed
system.cpu15.commit.membars                       386                       # Number of memory barriers committed
system.cpu15.commit.branches                    27425                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  130852                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3845                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        17270     11.27%     11.27% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          93676     61.11%     72.37% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.07%     72.45% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     72.45% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.88%     74.32% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.25%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         27430     17.89%     93.47% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite        10011      6.53%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          153298                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                9402                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     247199                       # The number of ROB reads
system.cpu15.rob.rob_writes                    369668                       # The number of ROB writes
system.cpu15.timesIdled                           169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                         14531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     966657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    136032                       # Number of Instructions Simulated
system.cpu15.committedOps                      136032                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.996339                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.996339                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.003674                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.003674                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 196164                       # number of integer regfile reads
system.cpu15.int_regfile_writes                107739                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8158                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1066                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  588                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1146                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.556968                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             34653                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1206                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           28.733831                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1123422177                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.556968                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.118078                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.118078                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          153077                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         153077                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        25258                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         25258                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         8673                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8673                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          235                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          235                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          206                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        33931                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          33931                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        33931                       # number of overall hits
system.cpu15.dcache.overall_hits::total         33931                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2329                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2329                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1044                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1044                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           78                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           72                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3373                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3373                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3373                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3373                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    108782581                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    108782581                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     86040607                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     86040607                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data      1160159                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total      1160159                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       623542                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       623542                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       398696                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       398696                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    194823188                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    194823188                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    194823188                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    194823188                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        27587                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        27587                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         9717                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9717                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        37304                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        37304                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        37304                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        37304                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.084424                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.084424                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.107441                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.107441                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.249201                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.249201                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.258993                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.258993                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.090419                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.090419                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.090419                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.090419                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 46707.849292                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 46707.849292                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 82414.374521                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 82414.374521                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 14873.833333                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 14873.833333                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  8660.305556                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8660.305556                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 57759.616958                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 57759.616958                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 57759.616958                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 57759.616958                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2404                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             124                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    19.387097                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          629                       # number of writebacks
system.cpu15.dcache.writebacks::total             629                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1113                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1113                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          707                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          707                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           18                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1820                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1820                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1820                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1820                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1216                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1216                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          337                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          337                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           60                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           69                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1553                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1553                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1553                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1553                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     36469094                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     36469094                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     23170708                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     23170708                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       465918                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       465918                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       545889                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       545889                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       396378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       396378                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     59639802                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     59639802                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     59639802                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     59639802                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.044079                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.044079                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.034681                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.034681                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.191693                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.191693                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.248201                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.248201                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.041631                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.041631                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.041631                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.041631                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 29991.031250                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 29991.031250                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 68755.810089                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 68755.810089                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  7765.300000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7765.300000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  7911.434783                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  7911.434783                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 38402.963297                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 38402.963297                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 38402.963297                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 38402.963297                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             589                       # number of replacements
system.cpu15.icache.tags.tagsinuse          51.948057                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             32367                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1043                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           31.032598                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    51.948057                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.101461                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.101461                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           68235                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          68235                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        32367                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         32367                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        32367                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          32367                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        32367                       # number of overall hits
system.cpu15.icache.overall_hits::total         32367                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1229                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1229                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1229                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1229                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1229                       # number of overall misses
system.cpu15.icache.overall_misses::total         1229                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     56566154                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     56566154                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     56566154                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     56566154                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     56566154                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     56566154                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        33596                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        33596                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        33596                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        33596                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        33596                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        33596                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.036582                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.036582                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.036582                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.036582                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.036582                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.036582                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 46026.162734                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 46026.162734                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 46026.162734                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 46026.162734                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 46026.162734                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 46026.162734                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          589                       # number of writebacks
system.cpu15.icache.writebacks::total             589                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          186                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          186                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          186                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1043                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1043                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1043                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1043                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1043                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     40517481                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     40517481                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     40517481                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     40517481                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     40517481                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     40517481                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.031045                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.031045                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.031045                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.031045                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.031045                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.031045                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 38847.057526                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 38847.057526                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 38847.057526                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 38847.057526                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 38847.057526                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 38847.057526                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4292.755607                       # Cycle average of tags in use
system.l2.tags.total_refs                       50118                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.585423                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2438.626742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1249.024423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      465.023854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.712217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.236053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        7.826509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.220004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.960783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.129914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.754130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.101026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        3.603415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.314487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.340155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        3.329755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        3.098634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.644718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.574971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.436903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.603194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.496839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        1.956889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.040953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.136705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        2.928039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.090571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        2.886005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.550069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.690664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.737805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.597367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        3.890566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.191250                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.074421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.038117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.014191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.131005                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5953                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2177                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.273834                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2305698                       # Number of tag accesses
system.l2.tags.data_accesses                  2305698                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16328                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16328                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6709                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6709                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   90                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1981                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               81                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3195                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          1047                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           899                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16110                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         6955                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13024                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5972                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                8936                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 303                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 315                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 586                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 365                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 791                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 534                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 460                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 269                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 654                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 418                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 917                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 686                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 575                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 297                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 843                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 599                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1047                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 775                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 899                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 637                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 418                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 335                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 819                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 576                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 376                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 325                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 942                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 808                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32329                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5972                       # number of overall hits
system.l2.overall_hits::cpu00.data               8936                       # number of overall hits
system.l2.overall_hits::cpu01.inst                303                       # number of overall hits
system.l2.overall_hits::cpu01.data                315                       # number of overall hits
system.l2.overall_hits::cpu02.inst                586                       # number of overall hits
system.l2.overall_hits::cpu02.data                365                       # number of overall hits
system.l2.overall_hits::cpu03.inst                791                       # number of overall hits
system.l2.overall_hits::cpu03.data                534                       # number of overall hits
system.l2.overall_hits::cpu04.inst                460                       # number of overall hits
system.l2.overall_hits::cpu04.data                269                       # number of overall hits
system.l2.overall_hits::cpu05.inst                654                       # number of overall hits
system.l2.overall_hits::cpu05.data                418                       # number of overall hits
system.l2.overall_hits::cpu06.inst                917                       # number of overall hits
system.l2.overall_hits::cpu06.data                686                       # number of overall hits
system.l2.overall_hits::cpu07.inst                575                       # number of overall hits
system.l2.overall_hits::cpu07.data                344                       # number of overall hits
system.l2.overall_hits::cpu08.inst                508                       # number of overall hits
system.l2.overall_hits::cpu08.data                297                       # number of overall hits
system.l2.overall_hits::cpu09.inst                843                       # number of overall hits
system.l2.overall_hits::cpu09.data                599                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1047                       # number of overall hits
system.l2.overall_hits::cpu10.data                775                       # number of overall hits
system.l2.overall_hits::cpu11.inst                899                       # number of overall hits
system.l2.overall_hits::cpu11.data                637                       # number of overall hits
system.l2.overall_hits::cpu12.inst                418                       # number of overall hits
system.l2.overall_hits::cpu12.data                335                       # number of overall hits
system.l2.overall_hits::cpu13.inst                819                       # number of overall hits
system.l2.overall_hits::cpu13.data                576                       # number of overall hits
system.l2.overall_hits::cpu14.inst                376                       # number of overall hits
system.l2.overall_hits::cpu14.data                325                       # number of overall hits
system.l2.overall_hits::cpu15.inst                942                       # number of overall hits
system.l2.overall_hits::cpu15.data                808                       # number of overall hits
system.l2.overall_hits::total                   32329                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data           163                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                822                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               52                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5823                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst          109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           88                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst          101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3100                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1343                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1893                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5883                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               200                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                84                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                84                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                51                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                57                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10266                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1893                       # number of overall misses
system.l2.overall_misses::cpu00.data             5883                       # number of overall misses
system.l2.overall_misses::cpu01.inst              200                       # number of overall misses
system.l2.overall_misses::cpu01.data               84                       # number of overall misses
system.l2.overall_misses::cpu02.inst              126                       # number of overall misses
system.l2.overall_misses::cpu02.data               84                       # number of overall misses
system.l2.overall_misses::cpu03.inst               53                       # number of overall misses
system.l2.overall_misses::cpu03.data               86                       # number of overall misses
system.l2.overall_misses::cpu04.inst               56                       # number of overall misses
system.l2.overall_misses::cpu04.data               78                       # number of overall misses
system.l2.overall_misses::cpu05.inst              109                       # number of overall misses
system.l2.overall_misses::cpu05.data               93                       # number of overall misses
system.l2.overall_misses::cpu06.inst               59                       # number of overall misses
system.l2.overall_misses::cpu06.data               88                       # number of overall misses
system.l2.overall_misses::cpu07.inst               88                       # number of overall misses
system.l2.overall_misses::cpu07.data               88                       # number of overall misses
system.l2.overall_misses::cpu08.inst               47                       # number of overall misses
system.l2.overall_misses::cpu08.data               78                       # number of overall misses
system.l2.overall_misses::cpu09.inst               73                       # number of overall misses
system.l2.overall_misses::cpu09.data               93                       # number of overall misses
system.l2.overall_misses::cpu10.inst               62                       # number of overall misses
system.l2.overall_misses::cpu10.data               89                       # number of overall misses
system.l2.overall_misses::cpu11.inst               67                       # number of overall misses
system.l2.overall_misses::cpu11.data               93                       # number of overall misses
system.l2.overall_misses::cpu12.inst               51                       # number of overall misses
system.l2.overall_misses::cpu12.data               73                       # number of overall misses
system.l2.overall_misses::cpu13.inst               57                       # number of overall misses
system.l2.overall_misses::cpu13.data               90                       # number of overall misses
system.l2.overall_misses::cpu14.inst               58                       # number of overall misses
system.l2.overall_misses::cpu14.data               71                       # number of overall misses
system.l2.overall_misses::cpu15.inst              101                       # number of overall misses
system.l2.overall_misses::cpu15.data               95                       # number of overall misses
system.l2.overall_misses::total                 10266                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        19703                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        40565                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        78812                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        19703                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        19703                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        39406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        38247                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        19703                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        98515                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        37088                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        77653                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        39406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       602680                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        18544                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        40565                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        20862                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       158783                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1124092079                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data      9992076                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10880692                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11509454                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      9178121                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11134513                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11519301                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10882498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      9188981                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11123235                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11074783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11186018                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9093392                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11943495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      8646140                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11972470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1283417248                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    415719392                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     43112141                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     26355660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      9886270                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     10078664                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     22081268                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     10140091                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     17054830                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      8663592                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     14261495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     12277647                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     12370007                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      9225640                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     10592101                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     10934006                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     20239617                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    652992421                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    176730115                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      8300758                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      7257658                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      7509161                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      7038607                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8653094                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      7718940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      8145452                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      6845054                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      9015861                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8616006                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8518650                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      6872870                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      7962330                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      6911117                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      8731906                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    294827579                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    415719392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1300822194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     43112141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     18292834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     26355660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     18138350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      9886270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     19018615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     10078664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     16216728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     22081268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     19787607                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     10140091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     19238241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     17054830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     19027950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      8663592                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     16034035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     14261495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     20139096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     12277647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19690789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     12370007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     19704668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      9225640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     15966262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     10592101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     19905825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     10934006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     15557257                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     20239617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     20704376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2231237248                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    415719392                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1300822194                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     43112141                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     18292834                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     26355660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     18138350                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      9886270                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     19018615                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     10078664                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     16216728                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     22081268                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     19787607                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     10140091                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     19238241                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     17054830                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     19027950                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      8663592                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     16034035                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     14261495                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     20139096                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     12277647                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19690789                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     12370007                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     19704668                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      9225640                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     15966262                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     10592101                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     19905825                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     10934006                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     15557257                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     20239617                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     20704376                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2231237248                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16328                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6709                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6709                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          133                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              912                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         7754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          622                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          541                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7865                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           14819                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             503                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             712                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             844                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             620                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             516                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             347                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             763                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             511                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             976                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             774                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             663                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             432                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             375                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             916                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             692                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1109                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             864                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             966                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             730                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             408                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             876                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             666                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             396                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1043                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             903                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42595                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7865                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          14819                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            503                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            712                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            844                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            620                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            516                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            347                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            763                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            511                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            976                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            774                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            663                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            432                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            375                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            916                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            692                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1109                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            864                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            966                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            730                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            408                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            876                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            666                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            396                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1043                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            903                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42595                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.050000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.959538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.947368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.994975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.924528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.918367                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.970238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.901316                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.719604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.403509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.454545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.390977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.463918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.412698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.348684                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.403226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.469388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.344371                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.273224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.343949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.422680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.394161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.414894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.305556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.645709                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.240687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.397614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.176966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.062796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.108527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.142857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.060451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.132730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.084685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.079694                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.055906                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.069358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.108742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.065068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.133641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.096836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161374                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.103044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.133333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.100295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.069815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.132000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.106494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.056270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.123377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.115523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.075786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.057269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.068063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.102894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.068053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.105960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.055325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.093478                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.240687                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.396990                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.397614                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.210526                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.176966                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.187082                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.062796                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.138710                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.108527                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.224784                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.181996                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.060451                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.113695                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.132730                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.084685                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.208000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.079694                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.134393                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.055906                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.103009                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.069358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.127397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.108742                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.178922                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.065068                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.135135                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.133641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.179293                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.096836                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.105205                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.241014                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.240687                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.396990                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.397614                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.210526                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.176966                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.187082                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.062796                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.138710                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.108527                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.224784                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.181996                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.060451                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.113695                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.132730                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.084685                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.208000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.079694                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.134393                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.055906                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.103009                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.069358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.127397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.108742                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.178922                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.065068                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.135135                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.133641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.179293                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.096836                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.105205                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.241014                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data        19703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data 13521.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   474.771084                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        19703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        19703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   312.746032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   193.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data         9272                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data  1094.611111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  2010.510204                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   412.088889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   476.398773                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   875.688889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   733.187348                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data        19703                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data         9272                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data        19703                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data  5070.625000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data  2189.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data  3283.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data        20862                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3053.519231                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221103.870771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 217219.043478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 217613.840000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 221335.653846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 203958.244444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 214125.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 217345.301887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 217649.960000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 199760.456522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 213908.365385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 221495.660000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 207148.481481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 221790.048780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 221175.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 221695.897436                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 217681.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220404.816761                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 219608.764923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 215560.705000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 209171.904762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 186533.396226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 179976.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 202580.440367                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 171865.949153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 193804.886364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 184331.744681                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 195362.945205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 198026.564516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 184626.970149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 180894.901961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 185826.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 188517.344828                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 200392.247525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 210642.716452                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221189.130163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data       218441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 213460.529412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 220857.676471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 213291.121212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 211051.073171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 220541.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data       214354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 213907.937500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 219899.048780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 220923.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 218426.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 214777.187500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 221175.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 215972.406250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218297.650000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219529.098287                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 219608.764923                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221115.450280                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 215560.705000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 217771.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 209171.904762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 215932.738095                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 186533.396226                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 221146.686047                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 179976.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 207906.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 202580.440367                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 212769.967742                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 171865.949153                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 218616.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 193804.886364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 216226.704545                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 184331.744681                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 205564.551282                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 195362.945205                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 216549.419355                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 198026.564516                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 221244.820225                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 184626.970149                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 211878.150538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 180894.901961                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 218715.917808                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 185826.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 221175.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 188517.344828                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 219116.295775                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 200392.247525                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 217940.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 217342.416521                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 219608.764923                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221115.450280                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 215560.705000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 217771.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 209171.904762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 215932.738095                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 186533.396226                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 221146.686047                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 179976.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 207906.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 202580.440367                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 212769.967742                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 171865.949153                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 218616.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 193804.886364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 216226.704545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 184331.744681                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 205564.551282                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 195362.945205                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 216549.419355                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 198026.564516                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 221244.820225                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 184626.970149                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 211878.150538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 180894.901961                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 218715.917808                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 185826.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 221175.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 188517.344828                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 219116.295775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 200392.247525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 217940.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 217342.416521                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                177                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5557                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        18                       # number of cycles access was blocked
system.l2.blocked::no_targets                      44                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.833333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   126.295455                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           70                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           787                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           44                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 831                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                831                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          166                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data          163                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           822                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           52                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5823                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           62                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1299                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9435                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        12801                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        13935                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        44128                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2488647                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        14533                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        14159                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      1886741                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      2948533                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        28409                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data       269376                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       729059                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       678578                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        26632                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data      2443513                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        13839                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data       665255                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12278138                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        29516                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        14230                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        29029                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        15586                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        31140                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        13975                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       165084                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        14609                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        14550                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data       118583                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       136832                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        90088                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        15098                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        91562                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       779882                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1098032328                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      9754153                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10624238                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11241563                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8943837                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10863573                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11243728                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10627331                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      8951925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     10851100                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10814223                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10901602                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      8878391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11663454                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8444983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11685783                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1253522212                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    399713319                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     38357666                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     13359574                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2157962                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1075871                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      8438609                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1076510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      6905346                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      1723074                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      3674562                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      4738928                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      2588313                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      2586163                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      1511432                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      2153850                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      8655513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    498716692                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    172223758                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8001974                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      6473534                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7120905                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      6263114                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      7974554                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      7123449                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7337432                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      6055779                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      8195623                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      8413723                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7762747                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      6060163                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7566631                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      6059847                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7975876                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    280609109                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    399713319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1270256086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     38357666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     17756127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     13359574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     17097772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2157962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     18362468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1075871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     15206951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      8438609                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     18838127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1076510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     18367177                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      6905346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     17964763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1723074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     15007704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      3674562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     19046723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      4738928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     19227946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      2588313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     18664349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      2586163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     14938554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1511432                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     19230085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      2153850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     14504830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      8655513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     19661659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2032848013                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    399713319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1270256086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     38357666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     17756127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     13359574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     17097772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2157962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     18362468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1075871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     15206951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      8438609                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     18838127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1076510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     18367177                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      6905346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     17964763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1723074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     15007704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      3674562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     19046723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      4738928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     19227946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      2588313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     18664349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      2586163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     14938554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1511432                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     19230085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      2153850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     14504830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      8655513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     19661659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2032848013                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.050000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.959538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.947368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.994975                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.924528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.918367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.970238                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.901316                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.719604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.403509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.454545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.390977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.463918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.412698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.348684                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.403226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.469388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.344371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.273224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.343949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.422680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.394161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.414894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.305556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.645709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.235728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.353877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.087079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.011848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.009690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.051114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.005123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.048265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.014414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.018559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.019838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.012422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.025586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.007991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.023041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.038351                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.120406                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.102786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.129825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.088496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.067762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.116000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.096104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.053055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.110390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.101083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.070240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.057269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.062827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.090032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.066163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.092715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.051176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090416                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.235728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.396855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.353877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.208020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.087079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.178174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.011848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.137097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.009690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.213256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.051114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.174168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.005123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.048265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.194444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.014414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.197333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.018559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.130058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.019838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.103009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.012422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.123288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.025586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.169118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.007991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.133634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.023041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.169192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.038351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.101883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.235728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.396855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.353877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.208020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.087079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.178174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.011848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.137097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.009690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.213256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.051114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.174168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.005123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.048265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.194444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.014414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.197333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.018559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.130058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.019838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.103009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.012422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.123288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.025586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.169118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.007991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.133634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.023041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.169192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.038351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.101883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221505                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12801                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data        13935                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14709.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14991.849398                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        14533                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        14159                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14974.134921                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14891.580808                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 14204.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14965.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14878.755102                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 15079.511111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        13316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14990.877301                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13839                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 14783.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14936.907543                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14758                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        14230                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 14514.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        15586                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        15570                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        13975                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 15007.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        14609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        14550                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 14822.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 15203.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 15014.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        15098                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 15260.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14997.730769                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215978.034618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 212046.804348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 212484.760000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 216183.903846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 198751.933333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 208914.865385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 212145.811321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 212546.620000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 194607.065217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       208675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 216284.460000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 201881.518519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 216546.121951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 215989.888889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 216538.025641                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 212468.781818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215270.859007                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215595.101942                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215492.505618                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst       215477                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215796.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215174.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 216374.589744                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst       215302                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215792.062500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215384.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 216150.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 215405.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 215692.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215513.583333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215918.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       215385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 216387.825000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215614.652832                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216090.035132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216269.567568                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215784.466667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data       215785                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215969.448276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215528.486486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215862.090909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215806.823529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216277.821429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215674.289474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215736.487179                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215631.861111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216434.392857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216189.457143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216423.107143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215564.216216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216019.329484                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215595.101942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215993.213059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215492.505618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213929.240964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       215477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213722.150000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215796.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 216029.035294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215174.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 205499.337838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 216374.589744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 211664.348315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst       215302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 213571.825581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215792.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 213866.226190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215384.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 202806.810811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 216150.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 211630.255556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 215405.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 216044.337079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 215692.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 207381.655556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215513.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216500.782609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215918.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 216068.370787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       215385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data       216490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 216387.825000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213713.684783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215458.188977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215595.101942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215993.213059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215492.505618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213929.240964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       215477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213722.150000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215796.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 216029.035294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215174.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 205499.337838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 216374.589744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 211664.348315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst       215302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 213571.825581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215792.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 213866.226190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215384.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 202806.810811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 216150.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 211630.255556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 215405.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 216044.337079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 215692.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 207381.655556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215513.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216500.782609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215918.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 216068.370787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       215385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data       216490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 216387.825000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213713.684783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215458.188977                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3612                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1414                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            413                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5837                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5801                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3612                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  602432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              971                       # Total snoops (count)
system.membus.snoop_fanout::samples             12987                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12987    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12987                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17243266                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47065000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        86680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        25239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             38477                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11997                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8572                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1482                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           439                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1921                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           34                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           34                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9292                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19210                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19268                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        44917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         3477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         2011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         2841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         3714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         2959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                130207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       973952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1638976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        38976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        42112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        62016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        46848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        77504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        64960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        40064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        36224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        68928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        52352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        94080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        82048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        55488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        44736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        38272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        86848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        71552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       110976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        91264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        92928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        76160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        35008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        44352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        81408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        70784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        42944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       104448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        98048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4538880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6140                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            49769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.105146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.752133                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29119     58.51%     58.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6886     13.84%     72.34% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2038      4.09%     76.44% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1349      2.71%     79.15% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1241      2.49%     81.64% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1169      2.35%     83.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1090      2.19%     86.18% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1025      2.06%     88.24% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    850      1.71%     89.95% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    834      1.68%     91.63% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   801      1.61%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   833      1.67%     94.91% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   737      1.48%     96.39% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   676      1.36%     97.75% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   688      1.38%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   433      0.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              49769                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          166217498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27722850                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52818741                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1782118                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           2005138                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2572703                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2210132                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2995575                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4061712                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1862212                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1791214                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2757025                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          2604803                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3467610                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5193294                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          2387944                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          2643547                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1991061                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1802184                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          3266402                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          4160720                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3920687                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          5465208                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3434345                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4919842                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1682273                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1773208                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3118716                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          4422472                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1570151                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1737286                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3733012                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5537961                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
