`begin_keywords "1800-2012"
module ixc_assign ( L, R );
parameter W = 1 ;
output logic [(W - 1) : 0] L ;
input wire logic [(W - 1) : 0] R ;
endmodule
`end_keywords
/**portGenericDumpBegin W L R portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
