<?xml version="1.0" encoding="ASCII" standalone="no" ?>
<command>
   <export_platform>
      <grouped/>
      <cc_file_name>/net/user/r1/unix/mep_04/tasks/t7e/vp/export/CwrModule_HARDWARE_BLFramework_BackBone_tlm2ftbus_genMS.cpp</cc_file_name>
      <h_file_name>/net/user/r1/unix/mep_04/tasks/t7e/vp/export/CwrModule_HARDWARE_BLFramework_BackBone_tlm2ftbus_genMS.h</h_file_name>
      <module_name>CwrModule_HARDWARE_BLFramework_BackBone_tlm2ftbus_genMS</module_name>
      <module_namespace/>
      <language>TLM2</language>
      <nodes>
         <node>
            <bus_node>MPC_node</bus_node>
            <node_name>CWR_MPC_C_Clock</node_name>
            <slave_ports>
               <port>
                  <name>CWR_MPC_m_Bus_IPStage_BB_C_11_s_clk</name>
                  <direction>in</direction>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>CWR_MPC_IPStage_BB_C_11_s_clk</name>
                  <direction>out</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_IPStage_BB_C_12_s_clk</name>
                  <direction>out</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_C_13_m_clk</name>
                  <direction>out</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_C_14_m_clk</name>
                  <direction>out</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_C_15_m_clk</name>
                  <direction>out</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_i_counter_targetSocket_clk</name>
                  <direction>out</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_i_display_targetSocket_clk</name>
                  <direction>out</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </master_ports>
            <decoder_addresswidth>0</decoder_addresswidth>
         </node>
         <node>
            <bus_node>MPC_node</bus_node>
            <node_name>CWR_MPC_C_Reset</node_name>
            <slave_ports>
               <port>
                  <name>CWR_MPC_m_Bus_IPStage_BB_C_11_s_reset</name>
                  <direction>in</direction>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>CWR_MPC_IPStage_BB_C_11_s_reset</name>
                  <direction>out</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_IPStage_BB_C_12_s_reset</name>
                  <direction>out</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_C_13_m_reset</name>
                  <direction>out</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_C_14_m_reset</name>
                  <direction>out</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_C_15_m_reset</name>
                  <direction>out</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_i_counter_targetSocket_reset</name>
                  <direction>out</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>CWR_MPC_OPStage_BB_i_display_targetSocket_reset</name>
                  <direction>out</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </master_ports>
            <decoder_addresswidth>0</decoder_addresswidth>
         </node>
         <node>
            <bus_node>FTBusInputStage</bus_node>
            <node_name>IPStage_BB_C_11_s</node_name>
            <slave_ports>
               <port>
                  <name>IPStage_BB_C_11_s_C_BB_C_11_s_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>IPStage_BB_C_11_s_C_BB_C_11_s_BB_C_13_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
               <port>
                  <name>IPStage_BB_C_11_s_C_BB_C_11_s_BB_C_14_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
               <port>
                  <name>IPStage_BB_C_11_s_C_BB_C_11_s_BB_C_15_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>4</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
               <port>
                  <name>IPStage_BB_C_11_s_C_BB_C_11_s_BB_i_counter_targetSocket_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>10</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
               <port>
                  <name>IPStage_BB_C_11_s_C_BB_C_11_s_BB_i_display_targetSocket_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>20</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
            </master_ports>
            <slave_control_ports>
               <port>
                  <name>IPStage_BB_C_11_s_clk</name>
                  <direction>in</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>IPStage_BB_C_11_s_reset</name>
                  <direction>in</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_control_ports>
            <memory_maps>
               <memory_map>
                  <remap_values>
                     <value>0</value>
                  </remap_values>
                  <mm_entries>
                     <mm_entry>
                        <mm_port_name>IPStage_BB_C_11_s_C_BB_C_11_s_BB_C_13_m_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>0</mm_start>
                              <mm_size>65536</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                  </mm_entries>
               </memory_map>
            </memory_maps>
            <decoder_addresswidth>32</decoder_addresswidth>
            <addressing_mode>1</addressing_mode>
            <memory_map_calculation_mechanism>MemoryMapTableBased</memory_map_calculation_mechanism>
            <node_params>
               <param>
                  <name>/basic/BUSWIDTH</name>
                  <value>32</value>
               </param>
               <param>
                  <name>/basic/arbitration_scheme</name>
                  <value>fixed</value>
               </param>
               <param>
                  <name>/basic/protocol</name>
                  <value>TLM2_GP</value>
               </param>
               <param>
                  <name>/timing_parameters/arbitration_delay</name>
                  <value>1.000000e+00</value>
               </param>
               <param>
                  <name>/advanced/num_resources_per_target</name>
                  <value>1</value>
               </param>
               <param>
                  <name>/advanced/default_slave_behaviour</name>
                  <value>RETURN_ERROR_RESPONSE</value>
               </param>
               <param>
                  <name>/advanced/CDAS_scheme</name>
                  <value>single_slave</value>
               </param>
               <param>
                  <name>/advanced/reverse_chnl_arbitration</name>
                  <value>false</value>
               </param>
               <param>
                  <name>/advanced/disable_appending_master_id</name>
                  <value>false</value>
               </param>
               <param>
                  <name>BLFPortName</name>
                  <value>/HARDWARE/BLFramework/C_11_s|TLM2AMBAToFT|1of1/tlm_m</value>
               </param>
            </node_params>
         </node>
         <node>
            <bus_node>FTBusInputStage</bus_node>
            <node_name>IPStage_BB_C_12_s</node_name>
            <slave_ports>
               <port>
                  <name>IPStage_BB_C_12_s_C_BB_C_12_s_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_13_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
               <port>
                  <name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_14_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
               <port>
                  <name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_15_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>4</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
               <port>
                  <name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_i_counter_targetSocket_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>10</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
               <port>
                  <name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_i_display_targetSocket_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>20</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
            </master_ports>
            <slave_control_ports>
               <port>
                  <name>IPStage_BB_C_12_s_clk</name>
                  <direction>in</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>IPStage_BB_C_12_s_reset</name>
                  <direction>in</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_control_ports>
            <memory_maps>
               <memory_map>
                  <remap_values>
                     <value>0</value>
                  </remap_values>
                  <mm_entries>
                     <mm_entry>
                        <mm_port_name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_13_m_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>0</mm_start>
                              <mm_size>65536</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                     <mm_entry>
                        <mm_port_name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_14_m_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>67108864</mm_start>
                              <mm_size>65536</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                     <mm_entry>
                        <mm_port_name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_15_m_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>134217728</mm_start>
                              <mm_size>12</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                     <mm_entry>
                        <mm_port_name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_i_counter_targetSocket_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>150994944</mm_start>
                              <mm_size>1024</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                     <mm_entry>
                        <mm_port_name>IPStage_BB_C_12_s_C_BB_C_12_s_BB_i_display_targetSocket_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>167772160</mm_start>
                              <mm_size>1048576</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                  </mm_entries>
               </memory_map>
            </memory_maps>
            <decoder_addresswidth>32</decoder_addresswidth>
            <addressing_mode>1</addressing_mode>
            <memory_map_calculation_mechanism>MemoryMapTableBased</memory_map_calculation_mechanism>
            <node_params>
               <param>
                  <name>/basic/BUSWIDTH</name>
                  <value>32</value>
               </param>
               <param>
                  <name>/basic/arbitration_scheme</name>
                  <value>fixed</value>
               </param>
               <param>
                  <name>/basic/protocol</name>
                  <value>TLM2_GP</value>
               </param>
               <param>
                  <name>/timing_parameters/arbitration_delay</name>
                  <value>1.000000e+00</value>
               </param>
               <param>
                  <name>/advanced/num_resources_per_target</name>
                  <value>1</value>
               </param>
               <param>
                  <name>/advanced/default_slave_behaviour</name>
                  <value>RETURN_ERROR_RESPONSE</value>
               </param>
               <param>
                  <name>/advanced/CDAS_scheme</name>
                  <value>single_slave</value>
               </param>
               <param>
                  <name>/advanced/reverse_chnl_arbitration</name>
                  <value>false</value>
               </param>
               <param>
                  <name>/advanced/disable_appending_master_id</name>
                  <value>false</value>
               </param>
               <param>
                  <name>BLFPortName</name>
                  <value>/HARDWARE/BLFramework/C_12_s|TLM2AMBAToFT|1of1/tlm_m</value>
               </param>
            </node_params>
         </node>
         <node>
            <bus_node>FTBusOutputStage</bus_node>
            <node_name>OPStage_BB_C_13_m</node_name>
            <slave_ports>
               <port>
                  <name>OPStage_BB_C_13_m_C_BB_C_11_s_BB_C_13_m_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
               <port>
                  <name>OPStage_BB_C_13_m_C_BB_C_12_s_BB_C_13_m_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>OPStage_BB_C_13_m_C_BB_C_13_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
            </master_ports>
            <slave_control_ports>
               <port>
                  <name>OPStage_BB_C_13_m_clk</name>
                  <direction>in</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>OPStage_BB_C_13_m_reset</name>
                  <direction>in</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_control_ports>
            <memory_maps>
               <memory_map>
                  <remap_values>
                     <value>0</value>
                  </remap_values>
                  <mm_entries>
                     <mm_entry>
                        <mm_port_name>OPStage_BB_C_13_m_C_BB_C_13_m_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>0</mm_start>
                              <mm_size>65536</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                  </mm_entries>
               </memory_map>
            </memory_maps>
            <decoder_addresswidth>32</decoder_addresswidth>
            <addressing_mode>1</addressing_mode>
            <memory_map_calculation_mechanism>MemoryMapTableBased</memory_map_calculation_mechanism>
            <node_params>
               <param>
                  <name>/basic/BUSWIDTH</name>
                  <value>32</value>
               </param>
               <param>
                  <name>/basic/arbitration_scheme</name>
                  <value>fixed</value>
               </param>
               <param>
                  <name>/basic/protocol</name>
                  <value>TLM2_GP</value>
               </param>
               <param>
                  <name>/timing_parameters/arbitration_delay</name>
                  <value>1.000000e+00</value>
               </param>
               <param>
                  <name>/advanced/num_resources_per_target</name>
                  <value>1</value>
               </param>
               <param>
                  <name>/advanced/default_slave_behaviour</name>
                  <value>RETURN_ERROR_RESPONSE</value>
               </param>
               <param>
                  <name>/advanced/CDAS_scheme</name>
                  <value>single_slave</value>
               </param>
               <param>
                  <name>/advanced/reverse_chnl_arbitration</name>
                  <value>false</value>
               </param>
               <param>
                  <name>/advanced/disable_appending_master_id</name>
                  <value>false</value>
               </param>
            </node_params>
         </node>
         <node>
            <bus_node>FTBusOutputStage</bus_node>
            <node_name>OPStage_BB_C_14_m</node_name>
            <slave_ports>
               <port>
                  <name>OPStage_BB_C_14_m_C_BB_C_11_s_BB_C_14_m_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
               <port>
                  <name>OPStage_BB_C_14_m_C_BB_C_12_s_BB_C_14_m_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>OPStage_BB_C_14_m_C_BB_C_14_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>16</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
            </master_ports>
            <slave_control_ports>
               <port>
                  <name>OPStage_BB_C_14_m_clk</name>
                  <direction>in</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>OPStage_BB_C_14_m_reset</name>
                  <direction>in</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_control_ports>
            <memory_maps>
               <memory_map>
                  <remap_values>
                     <value>0</value>
                  </remap_values>
                  <mm_entries>
                     <mm_entry>
                        <mm_port_name>OPStage_BB_C_14_m_C_BB_C_14_m_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>0</mm_start>
                              <mm_size>65536</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                  </mm_entries>
               </memory_map>
            </memory_maps>
            <decoder_addresswidth>32</decoder_addresswidth>
            <addressing_mode>1</addressing_mode>
            <memory_map_calculation_mechanism>MemoryMapTableBased</memory_map_calculation_mechanism>
            <node_params>
               <param>
                  <name>/basic/BUSWIDTH</name>
                  <value>32</value>
               </param>
               <param>
                  <name>/basic/arbitration_scheme</name>
                  <value>fixed</value>
               </param>
               <param>
                  <name>/basic/protocol</name>
                  <value>TLM2_GP</value>
               </param>
               <param>
                  <name>/timing_parameters/arbitration_delay</name>
                  <value>1.000000e+00</value>
               </param>
               <param>
                  <name>/advanced/num_resources_per_target</name>
                  <value>1</value>
               </param>
               <param>
                  <name>/advanced/default_slave_behaviour</name>
                  <value>RETURN_ERROR_RESPONSE</value>
               </param>
               <param>
                  <name>/advanced/CDAS_scheme</name>
                  <value>single_slave</value>
               </param>
               <param>
                  <name>/advanced/reverse_chnl_arbitration</name>
                  <value>false</value>
               </param>
               <param>
                  <name>/advanced/disable_appending_master_id</name>
                  <value>false</value>
               </param>
            </node_params>
         </node>
         <node>
            <bus_node>FTBusOutputStage</bus_node>
            <node_name>OPStage_BB_C_15_m</node_name>
            <slave_ports>
               <port>
                  <name>OPStage_BB_C_15_m_C_BB_C_11_s_BB_C_15_m_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>4</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
               <port>
                  <name>OPStage_BB_C_15_m_C_BB_C_12_s_BB_C_15_m_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>4</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>OPStage_BB_C_15_m_C_BB_C_15_m_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>4</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>3</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
            </master_ports>
            <slave_control_ports>
               <port>
                  <name>OPStage_BB_C_15_m_clk</name>
                  <direction>in</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>OPStage_BB_C_15_m_reset</name>
                  <direction>in</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_control_ports>
            <memory_maps>
               <memory_map>
                  <remap_values>
                     <value>0</value>
                  </remap_values>
                  <mm_entries>
                     <mm_entry>
                        <mm_port_name>OPStage_BB_C_15_m_C_BB_C_15_m_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>0</mm_start>
                              <mm_size>12</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                  </mm_entries>
               </memory_map>
            </memory_maps>
            <decoder_addresswidth>32</decoder_addresswidth>
            <addressing_mode>1</addressing_mode>
            <memory_map_calculation_mechanism>MemoryMapTableBased</memory_map_calculation_mechanism>
            <node_params>
               <param>
                  <name>/basic/BUSWIDTH</name>
                  <value>32</value>
               </param>
               <param>
                  <name>/basic/arbitration_scheme</name>
                  <value>fixed</value>
               </param>
               <param>
                  <name>/basic/protocol</name>
                  <value>TLM2_GP</value>
               </param>
               <param>
                  <name>/timing_parameters/arbitration_delay</name>
                  <value>1.000000e+00</value>
               </param>
               <param>
                  <name>/advanced/num_resources_per_target</name>
                  <value>1</value>
               </param>
               <param>
                  <name>/advanced/default_slave_behaviour</name>
                  <value>RETURN_ERROR_RESPONSE</value>
               </param>
               <param>
                  <name>/advanced/CDAS_scheme</name>
                  <value>single_slave</value>
               </param>
               <param>
                  <name>/advanced/reverse_chnl_arbitration</name>
                  <value>false</value>
               </param>
               <param>
                  <name>/advanced/disable_appending_master_id</name>
                  <value>false</value>
               </param>
            </node_params>
         </node>
         <node>
            <bus_node>FTBusOutputStage</bus_node>
            <node_name>OPStage_BB_i_counter_targetSocket</node_name>
            <slave_ports>
               <port>
                  <name>OPStage_BB_i_counter_targetSocket_C_BB_C_11_s_BB_i_counter_targetSocket_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>10</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
               <port>
                  <name>OPStage_BB_i_counter_targetSocket_C_BB_C_12_s_BB_i_counter_targetSocket_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>10</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>OPStage_BB_i_counter_targetSocket_C_BB_i_counter_targetSocket_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>10</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>4</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
            </master_ports>
            <slave_control_ports>
               <port>
                  <name>OPStage_BB_i_counter_targetSocket_clk</name>
                  <direction>in</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>OPStage_BB_i_counter_targetSocket_reset</name>
                  <direction>in</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_control_ports>
            <memory_maps>
               <memory_map>
                  <remap_values>
                     <value>0</value>
                  </remap_values>
                  <mm_entries>
                     <mm_entry>
                        <mm_port_name>OPStage_BB_i_counter_targetSocket_C_BB_i_counter_targetSocket_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>0</mm_start>
                              <mm_size>1024</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                  </mm_entries>
               </memory_map>
            </memory_maps>
            <decoder_addresswidth>32</decoder_addresswidth>
            <addressing_mode>1</addressing_mode>
            <memory_map_calculation_mechanism>MemoryMapTableBased</memory_map_calculation_mechanism>
            <node_params>
               <param>
                  <name>/basic/BUSWIDTH</name>
                  <value>32</value>
               </param>
               <param>
                  <name>/basic/arbitration_scheme</name>
                  <value>fixed</value>
               </param>
               <param>
                  <name>/basic/protocol</name>
                  <value>TLM2_GP</value>
               </param>
               <param>
                  <name>/timing_parameters/arbitration_delay</name>
                  <value>1.000000e+00</value>
               </param>
               <param>
                  <name>/advanced/num_resources_per_target</name>
                  <value>1</value>
               </param>
               <param>
                  <name>/advanced/default_slave_behaviour</name>
                  <value>RETURN_ERROR_RESPONSE</value>
               </param>
               <param>
                  <name>/advanced/CDAS_scheme</name>
                  <value>single_slave</value>
               </param>
               <param>
                  <name>/advanced/reverse_chnl_arbitration</name>
                  <value>false</value>
               </param>
               <param>
                  <name>/advanced/disable_appending_master_id</name>
                  <value>false</value>
               </param>
            </node_params>
         </node>
         <node>
            <bus_node>FTBusOutputStage</bus_node>
            <node_name>OPStage_BB_i_display_targetSocket</node_name>
            <slave_ports>
               <port>
                  <name>OPStage_BB_i_display_targetSocket_C_BB_C_11_s_BB_i_display_targetSocket_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>20</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
               <port>
                  <name>OPStage_BB_i_display_targetSocket_C_BB_C_12_s_BB_i_display_targetSocket_s</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>20</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>targetsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_target_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_target_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>target_socket</kind>
               </port>
            </slave_ports>
            <master_ports>
               <port>
                  <name>OPStage_BB_i_display_targetSocket_C_BB_i_display_targetSocket_m</name>
                  <direction>inout</direction>
                  <lsb_address>0</lsb_address>
                  <bus_protocol>tlm2_gp</bus_protocol>
                  <protocol_templates>
                     <template>
                        <name>address_width</name>
                        <value>20</value>
                     </template>
                     <template>
                        <name>data_width</name>
                        <value>32</value>
                     </template>
                     <template>
                        <name>N</name>
                        <value>1</value>
                     </template>
                     <template>
                        <name>pol</name>
                        <value>sc_core::SC_ONE_OR_MORE_BOUND</value>
                     </template>
                     <template>
                        <name>ft_protocol_tag</name>
                        <value>TLM2_GP</value>
                     </template>
                     <template>
                        <name>Port type</name>
                        <value>initiatorsocket</value>
                     </template>
                  </protocol_templates>
                  <port_cpp_type>tlm::tlm_base_initiator_socket&lt;32, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_cpp_type>
                  <port_stub_cpp_type>conf::tlm_initiator_socket_stub&lt;32, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></port_stub_cpp_type>
                  <params>
                     <param>
                        <name>socket_name</name>
                        <value/>
                     </param>
                     <param>
                        <name>target_id</name>
                        <value>5</value>
                     </param>
                     <param>
                        <name>is_default</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>priority</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>outstanding_reads</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_writes</name>
                        <value>1</value>
                     </param>
                     <param>
                        <name>outstanding_trans</name>
                        <value>2</value>
                     </param>
                     <param>
                        <name>clk_domain</name>
                        <value>Clk</value>
                     </param>
                     <param>
                        <name>read_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>write_access_latency</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/enable</name>
                        <value>false</value>
                     </param>
                     <param>
                        <name>/Topology/DWC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/FC_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Topology/Buffer_Position</name>
                        <value>-1</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_response_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_address_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/depth</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/fw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Read_data_channel/bw_delay</name>
                        <value>0</value>
                     </param>
                     <param>
                        <name>/Buffer/Write_data_channel/tide_mark</name>
                        <value>0</value>
                     </param>
                  </params>
                  <kind>initiator_socket</kind>
               </port>
            </master_ports>
            <slave_control_ports>
               <port>
                  <name>OPStage_BB_i_display_targetSocket_clk</name>
                  <direction>in</direction>
                  <type>clk</type>
                  <bus_protocol>CLOCK</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
               <port>
                  <name>OPStage_BB_i_display_targetSocket_reset</name>
                  <direction>in</direction>
                  <type>reset</type>
                  <bus_protocol>RESET</bus_protocol>
                  <bca_terminals>
                     <terminal>
                        <name>pin</name>
                        <width>1</width>
                        <port_stub_cpp_type>bool</port_stub_cpp_type>
                     </terminal>
                  </bca_terminals>
               </port>
            </slave_control_ports>
            <memory_maps>
               <memory_map>
                  <remap_values>
                     <value>0</value>
                  </remap_values>
                  <mm_entries>
                     <mm_entry>
                        <mm_port_name>OPStage_BB_i_display_targetSocket_C_BB_i_display_targetSocket_m</mm_port_name>
                        <mm_regions>
                           <mm_region>
                              <mm_start>0</mm_start>
                              <mm_size>1048576</mm_size>
                              <mm_subtract_value>0</mm_subtract_value>
                           </mm_region>
                        </mm_regions>
                     </mm_entry>
                  </mm_entries>
               </memory_map>
            </memory_maps>
            <decoder_addresswidth>32</decoder_addresswidth>
            <addressing_mode>1</addressing_mode>
            <memory_map_calculation_mechanism>MemoryMapTableBased</memory_map_calculation_mechanism>
            <node_params>
               <param>
                  <name>/basic/BUSWIDTH</name>
                  <value>32</value>
               </param>
               <param>
                  <name>/basic/arbitration_scheme</name>
                  <value>fixed</value>
               </param>
               <param>
                  <name>/basic/protocol</name>
                  <value>TLM2_GP</value>
               </param>
               <param>
                  <name>/timing_parameters/arbitration_delay</name>
                  <value>1.000000e+00</value>
               </param>
               <param>
                  <name>/advanced/num_resources_per_target</name>
                  <value>1</value>
               </param>
               <param>
                  <name>/advanced/default_slave_behaviour</name>
                  <value>RETURN_ERROR_RESPONSE</value>
               </param>
               <param>
                  <name>/advanced/CDAS_scheme</name>
                  <value>single_slave</value>
               </param>
               <param>
                  <name>/advanced/reverse_chnl_arbitration</name>
                  <value>false</value>
               </param>
               <param>
                  <name>/advanced/disable_appending_master_id</name>
                  <value>false</value>
               </param>
            </node_params>
         </node>
      </nodes>
      <connections>
         <connection>
            <name>CWR_MPC_C_Clock_IPStage_BB_C_11_s_clk</name>
            <begin_port>CWR_MPC_IPStage_BB_C_11_s_clk</begin_port>
            <end_port>IPStage_BB_C_11_s_clk</end_port>
            <begin_block>CWR_MPC_C_Clock</begin_block>
            <end_block>IPStage_BB_C_11_s</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Clock_Bus_IPStage_BB_C_11_s_clk</name>
            <begin_port>m_Bus_IPStage_BB_C_11_s_clk</begin_port>
            <end_port>CWR_MPC_m_Bus_IPStage_BB_C_11_s_clk</end_port>
            <end_block>CWR_MPC_C_Clock</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Clock_IPStage_BB_C_12_s_clk</name>
            <begin_port>CWR_MPC_IPStage_BB_C_12_s_clk</begin_port>
            <end_port>IPStage_BB_C_12_s_clk</end_port>
            <begin_block>CWR_MPC_C_Clock</begin_block>
            <end_block>IPStage_BB_C_12_s</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Clock_OPStage_BB_C_13_m_clk</name>
            <begin_port>CWR_MPC_OPStage_BB_C_13_m_clk</begin_port>
            <end_port>OPStage_BB_C_13_m_clk</end_port>
            <begin_block>CWR_MPC_C_Clock</begin_block>
            <end_block>OPStage_BB_C_13_m</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Clock_OPStage_BB_C_14_m_clk</name>
            <begin_port>CWR_MPC_OPStage_BB_C_14_m_clk</begin_port>
            <end_port>OPStage_BB_C_14_m_clk</end_port>
            <begin_block>CWR_MPC_C_Clock</begin_block>
            <end_block>OPStage_BB_C_14_m</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Clock_OPStage_BB_C_15_m_clk</name>
            <begin_port>CWR_MPC_OPStage_BB_C_15_m_clk</begin_port>
            <end_port>OPStage_BB_C_15_m_clk</end_port>
            <begin_block>CWR_MPC_C_Clock</begin_block>
            <end_block>OPStage_BB_C_15_m</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Clock_OPStage_BB_i_counter_targetSocket_clk</name>
            <begin_port>CWR_MPC_OPStage_BB_i_counter_targetSocket_clk</begin_port>
            <end_port>OPStage_BB_i_counter_targetSocket_clk</end_port>
            <begin_block>CWR_MPC_C_Clock</begin_block>
            <end_block>OPStage_BB_i_counter_targetSocket</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Clock_OPStage_BB_i_display_targetSocket_clk</name>
            <begin_port>CWR_MPC_OPStage_BB_i_display_targetSocket_clk</begin_port>
            <end_port>OPStage_BB_i_display_targetSocket_clk</end_port>
            <begin_block>CWR_MPC_C_Clock</begin_block>
            <end_block>OPStage_BB_i_display_targetSocket</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Reset_IPStage_BB_C_11_s_reset</name>
            <begin_port>CWR_MPC_IPStage_BB_C_11_s_reset</begin_port>
            <end_port>IPStage_BB_C_11_s_reset</end_port>
            <begin_block>CWR_MPC_C_Reset</begin_block>
            <end_block>IPStage_BB_C_11_s</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Reset_Bus_IPStage_BB_C_11_s_reset</name>
            <begin_port>m_Bus_IPStage_BB_C_11_s_reset</begin_port>
            <end_port>CWR_MPC_m_Bus_IPStage_BB_C_11_s_reset</end_port>
            <end_block>CWR_MPC_C_Reset</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Reset_IPStage_BB_C_12_s_reset</name>
            <begin_port>CWR_MPC_IPStage_BB_C_12_s_reset</begin_port>
            <end_port>IPStage_BB_C_12_s_reset</end_port>
            <begin_block>CWR_MPC_C_Reset</begin_block>
            <end_block>IPStage_BB_C_12_s</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Reset_OPStage_BB_C_13_m_reset</name>
            <begin_port>CWR_MPC_OPStage_BB_C_13_m_reset</begin_port>
            <end_port>OPStage_BB_C_13_m_reset</end_port>
            <begin_block>CWR_MPC_C_Reset</begin_block>
            <end_block>OPStage_BB_C_13_m</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Reset_OPStage_BB_C_14_m_reset</name>
            <begin_port>CWR_MPC_OPStage_BB_C_14_m_reset</begin_port>
            <end_port>OPStage_BB_C_14_m_reset</end_port>
            <begin_block>CWR_MPC_C_Reset</begin_block>
            <end_block>OPStage_BB_C_14_m</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Reset_OPStage_BB_C_15_m_reset</name>
            <begin_port>CWR_MPC_OPStage_BB_C_15_m_reset</begin_port>
            <end_port>OPStage_BB_C_15_m_reset</end_port>
            <begin_block>CWR_MPC_C_Reset</begin_block>
            <end_block>OPStage_BB_C_15_m</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Reset_OPStage_BB_i_counter_targetSocket_reset</name>
            <begin_port>CWR_MPC_OPStage_BB_i_counter_targetSocket_reset</begin_port>
            <end_port>OPStage_BB_i_counter_targetSocket_reset</end_port>
            <begin_block>CWR_MPC_C_Reset</begin_block>
            <end_block>OPStage_BB_i_counter_targetSocket</end_block>
         </connection>
         <connection>
            <name>CWR_MPC_C_Reset_OPStage_BB_i_display_targetSocket_reset</name>
            <begin_port>CWR_MPC_OPStage_BB_i_display_targetSocket_reset</begin_port>
            <end_port>OPStage_BB_i_display_targetSocket_reset</end_port>
            <begin_block>CWR_MPC_C_Reset</begin_block>
            <end_block>OPStage_BB_i_display_targetSocket</end_block>
         </connection>
         <connection>
            <name>C_BB_C_11_s</name>
            <begin_port>m_Bus_IPStage_BB_C_11_s_C_BB_C_11_s_s</begin_port>
            <end_port>IPStage_BB_C_11_s_C_BB_C_11_s_s</end_port>
            <end_block>IPStage_BB_C_11_s</end_block>
         </connection>
         <connection>
            <name>C_BB_C_11_s_BB_C_13_m</name>
            <begin_port>IPStage_BB_C_11_s_C_BB_C_11_s_BB_C_13_m_m</begin_port>
            <end_port>OPStage_BB_C_13_m_C_BB_C_11_s_BB_C_13_m_s</end_port>
            <begin_block>IPStage_BB_C_11_s</begin_block>
            <end_block>OPStage_BB_C_13_m</end_block>
         </connection>
         <connection>
            <name>C_BB_C_11_s_BB_C_14_m</name>
            <begin_port>IPStage_BB_C_11_s_C_BB_C_11_s_BB_C_14_m_m</begin_port>
            <end_port>OPStage_BB_C_14_m_C_BB_C_11_s_BB_C_14_m_s</end_port>
            <begin_block>IPStage_BB_C_11_s</begin_block>
            <end_block>OPStage_BB_C_14_m</end_block>
         </connection>
         <connection>
            <name>C_BB_C_11_s_BB_C_15_m</name>
            <begin_port>IPStage_BB_C_11_s_C_BB_C_11_s_BB_C_15_m_m</begin_port>
            <end_port>OPStage_BB_C_15_m_C_BB_C_11_s_BB_C_15_m_s</end_port>
            <begin_block>IPStage_BB_C_11_s</begin_block>
            <end_block>OPStage_BB_C_15_m</end_block>
         </connection>
         <connection>
            <name>C_BB_C_11_s_BB_i_counter_targetSocket</name>
            <begin_port>IPStage_BB_C_11_s_C_BB_C_11_s_BB_i_counter_targetSocket_m</begin_port>
            <end_port>OPStage_BB_i_counter_targetSocket_C_BB_C_11_s_BB_i_counter_targetSocket_s</end_port>
            <begin_block>IPStage_BB_C_11_s</begin_block>
            <end_block>OPStage_BB_i_counter_targetSocket</end_block>
         </connection>
         <connection>
            <name>C_BB_C_11_s_BB_i_display_targetSocket</name>
            <begin_port>IPStage_BB_C_11_s_C_BB_C_11_s_BB_i_display_targetSocket_m</begin_port>
            <end_port>OPStage_BB_i_display_targetSocket_C_BB_C_11_s_BB_i_display_targetSocket_s</end_port>
            <begin_block>IPStage_BB_C_11_s</begin_block>
            <end_block>OPStage_BB_i_display_targetSocket</end_block>
         </connection>
         <connection>
            <name>C_BB_C_12_s</name>
            <begin_port>m_Bus_IPStage_BB_C_12_s_C_BB_C_12_s_s</begin_port>
            <end_port>IPStage_BB_C_12_s_C_BB_C_12_s_s</end_port>
            <end_block>IPStage_BB_C_12_s</end_block>
         </connection>
         <connection>
            <name>C_BB_C_12_s_BB_C_13_m</name>
            <begin_port>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_13_m_m</begin_port>
            <end_port>OPStage_BB_C_13_m_C_BB_C_12_s_BB_C_13_m_s</end_port>
            <begin_block>IPStage_BB_C_12_s</begin_block>
            <end_block>OPStage_BB_C_13_m</end_block>
         </connection>
         <connection>
            <name>C_BB_C_12_s_BB_C_14_m</name>
            <begin_port>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_14_m_m</begin_port>
            <end_port>OPStage_BB_C_14_m_C_BB_C_12_s_BB_C_14_m_s</end_port>
            <begin_block>IPStage_BB_C_12_s</begin_block>
            <end_block>OPStage_BB_C_14_m</end_block>
         </connection>
         <connection>
            <name>C_BB_C_12_s_BB_C_15_m</name>
            <begin_port>IPStage_BB_C_12_s_C_BB_C_12_s_BB_C_15_m_m</begin_port>
            <end_port>OPStage_BB_C_15_m_C_BB_C_12_s_BB_C_15_m_s</end_port>
            <begin_block>IPStage_BB_C_12_s</begin_block>
            <end_block>OPStage_BB_C_15_m</end_block>
         </connection>
         <connection>
            <name>C_BB_C_12_s_BB_i_counter_targetSocket</name>
            <begin_port>IPStage_BB_C_12_s_C_BB_C_12_s_BB_i_counter_targetSocket_m</begin_port>
            <end_port>OPStage_BB_i_counter_targetSocket_C_BB_C_12_s_BB_i_counter_targetSocket_s</end_port>
            <begin_block>IPStage_BB_C_12_s</begin_block>
            <end_block>OPStage_BB_i_counter_targetSocket</end_block>
         </connection>
         <connection>
            <name>C_BB_C_12_s_BB_i_display_targetSocket</name>
            <begin_port>IPStage_BB_C_12_s_C_BB_C_12_s_BB_i_display_targetSocket_m</begin_port>
            <end_port>OPStage_BB_i_display_targetSocket_C_BB_C_12_s_BB_i_display_targetSocket_s</end_port>
            <begin_block>IPStage_BB_C_12_s</begin_block>
            <end_block>OPStage_BB_i_display_targetSocket</end_block>
         </connection>
         <connection>
            <name>C_BB_C_13_m</name>
            <begin_port>OPStage_BB_C_13_m_C_BB_C_13_m_m</begin_port>
            <end_port>m_Bus_OPStage_BB_C_13_m_C_BB_C_13_m_m</end_port>
            <begin_block>OPStage_BB_C_13_m</begin_block>
         </connection>
         <connection>
            <name>C_BB_C_14_m</name>
            <begin_port>OPStage_BB_C_14_m_C_BB_C_14_m_m</begin_port>
            <end_port>m_Bus_OPStage_BB_C_14_m_C_BB_C_14_m_m</end_port>
            <begin_block>OPStage_BB_C_14_m</begin_block>
         </connection>
         <connection>
            <name>C_BB_C_15_m</name>
            <begin_port>OPStage_BB_C_15_m_C_BB_C_15_m_m</begin_port>
            <end_port>m_Bus_OPStage_BB_C_15_m_C_BB_C_15_m_m</end_port>
            <begin_block>OPStage_BB_C_15_m</begin_block>
         </connection>
         <connection>
            <name>C_BB_i_counter_targetSocket</name>
            <begin_port>OPStage_BB_i_counter_targetSocket_C_BB_i_counter_targetSocket_m</begin_port>
            <end_port>m_Bus_OPStage_BB_i_counter_targetSocket_C_BB_i_counter_targetSocket_m</end_port>
            <begin_block>OPStage_BB_i_counter_targetSocket</begin_block>
         </connection>
         <connection>
            <name>C_BB_i_display_targetSocket</name>
            <begin_port>OPStage_BB_i_display_targetSocket_C_BB_i_display_targetSocket_m</begin_port>
            <end_port>m_Bus_OPStage_BB_i_display_targetSocket_C_BB_i_display_targetSocket_m</end_port>
            <begin_block>OPStage_BB_i_display_targetSocket</begin_block>
         </connection>
      </connections>
      <dump_timescale_info>true</dump_timescale_info>
   </export_platform>
</command>
