// Seed: 1374557888
module module_0;
  reg id_1;
  reg id_4 = id_4;
  reg id_5;
  assign id_1 = {1 == 1 & (id_4) != id_3, 1, id_3 | {1{1}}, id_5};
  reg id_6;
  reg id_7;
  always @(posedge 1'b0 | 1'b0 or 1) begin
    id_3 <= 1 == id_1;
    id_7 <= id_4;
  end
  initial begin
    id_6 <= id_5;
    if (1) begin
      id_5 <= 1'b0;
      id_4 <= 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54
);
  input wire id_54;
  inout wire id_53;
  output wire id_52;
  inout wire id_51;
  inout wire id_50;
  output wire id_49;
  output wire id_48;
  output wire id_47;
  inout wire id_46;
  input wire id_45;
  inout wire id_44;
  inout wire id_43;
  output wire id_42;
  output wire id_41;
  output wire id_40;
  output wire id_39;
  output wire id_38;
  input wire id_37;
  output wire id_36;
  input wire id_35;
  output wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_0();
endmodule
