// Seed: 3881126302
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input  tri  id_2
);
  always
  `define pp_4 0
  logic id_5;
  assign `pp_4.id_5 = "";
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input supply0 id_2
);
  wire id_4;
  logic [7:0] id_5;
  assign id_5[""] = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output uwire id_0,
    input  wor   id_1,
    input  wor   id_2,
    output logic id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  uwire id_8
);
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always id_3 = id_7.id_1;
endmodule
