
---------- Begin Simulation Statistics ----------
final_tick                                19277087500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85246                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698076                       # Number of bytes of host memory used
host_op_rate                                    85487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   117.31                       # Real time elapsed on the host
host_tick_rate                              164329621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019277                       # Number of seconds simulated
sim_ticks                                 19277087500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.883748                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300305                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               303695                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7162                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603748                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                128                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             382                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              254                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716554                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6935                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.855418                       # CPI: cycles per instruction
system.cpu.discardedOps                         15337                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2168688                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5800757                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454242                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23828559                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.259375                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         38554175                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14725616                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       182015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381031                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       197726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          648                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       397254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            648                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              89296                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       105174                       # Transaction distribution
system.membus.trans_dist::CleanEvict            76835                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109726                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109726                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89296                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       580053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 580053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9734272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9734272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              199022                       # Request fanout histogram
system.membus.respLayer1.occupancy          657616250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           654468000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             89798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       214530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          165809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           109740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          109740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           832                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        88966                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       595094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                596792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9857984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9885696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          182657                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3365568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           382195                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001839                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042849                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 381492     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    703      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             382195                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          253322000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         198707497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            832000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  491                       # number of demand (read+write) hits
system.l2.demand_hits::total                      513                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data                 491                       # number of overall hits
system.l2.overall_hits::total                     513                       # number of overall hits
system.l2.demand_misses::.cpu.inst                810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             198215                       # number of demand (read+write) misses
system.l2.demand_misses::total                 199025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               810                       # number of overall misses
system.l2.overall_misses::.cpu.data            198215                       # number of overall misses
system.l2.overall_misses::total                199025                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61757500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15453000000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15514757500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61757500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15453000000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15514757500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           198706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          198706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973558                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997429                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973558                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997429                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76243.827160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77960.800141                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77953.812335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76243.827160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77960.800141                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77953.812335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              105174                       # number of writebacks
system.l2.writebacks::total                    105174                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        198212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       198212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           199022                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13470683000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13524340500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13470683000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13524340500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997414                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997414                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66243.827160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67960.986217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67953.997548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66243.827160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67960.986217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67953.997548                       # average overall mshr miss latency
system.l2.replacements                         182657                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       109356                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           109356                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       109356                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       109356                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109726                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109726                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8682166500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8682166500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        109740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            109740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79125.881742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79125.881742                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109726                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7584906500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7584906500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69125.881742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69125.881742                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61757500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973558                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973558                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76243.827160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76243.827160                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53657500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53657500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66243.827160                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66243.827160                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        88489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           88489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6770833500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6770833500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        88966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         88966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.994638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76516.103697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76516.103697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        88486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        88486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5885776500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5885776500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.994605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66516.471532                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66516.471532                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14720.892514                       # Cycle average of tags in use
system.l2.tags.total_refs                      397206                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    199041                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.995599                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.520962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       129.130960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14586.240591                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.890273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.898492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15671                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1787877                       # Number of tag accesses
system.l2.tags.data_accesses                  1787877                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6342784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6368704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3365568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3365568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          198212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              199022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       105174                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             105174                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1344601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         329032277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             330376879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1344601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1344601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174589030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174589030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174589030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1344601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        329032277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            504965908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     71328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    198212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000711148250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4445                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4445                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              500946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66901                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      199022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105174                       # Number of write requests accepted
system.mem_ctrls.readBursts                    199022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33846                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4439                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1573966250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  995110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5305628750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7908.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26658.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   180831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62425                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                199022                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               105174                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    638.964730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   514.039996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.138447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1503      5.55%      5.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2862     10.57%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1449      5.35%     21.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          862      3.18%     24.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8778     32.42%     57.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          559      2.06%     59.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          488      1.80%     60.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1237      4.57%     65.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9339     34.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.773453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.254441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.497281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2272     51.11%     51.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         2134     48.01%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.07%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.02%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            4      0.09%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.07%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.02%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.02%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           25      0.56%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4445                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.040500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.308048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4354     97.95%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               87      1.96%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4445                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12737408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4563968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6368704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3365568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       660.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       236.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    330.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19275403000                       # Total gap between requests
system.mem_ctrls.avgGap                      63365.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6342784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2281984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1344601.460153148044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 329032277.308488607407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118378048.551162093878                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       198212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105174                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20510250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5285118500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 463795574750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25321.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26663.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4409793.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             93998100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             49961175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           704975040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          184140720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1521234000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5977102650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2369052000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        10900463685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.462168                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6057769750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    643500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12575817750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             99338820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             52796040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           716042040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          188107920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1521234000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6970901070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1532169120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11080589010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.806179                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3873943500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    643500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14759644000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     19277087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1526601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1526601                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1526601                       # number of overall hits
system.cpu.icache.overall_hits::total         1526601                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          832                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            832                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          832                       # number of overall misses
system.cpu.icache.overall_misses::total           832                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64090500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64090500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64090500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64090500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1527433                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1527433                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1527433                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1527433                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000545                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000545                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000545                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000545                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77031.850962                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77031.850962                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77031.850962                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77031.850962                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           34                       # number of writebacks
system.cpu.icache.writebacks::total                34                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          832                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          832                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          832                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63258500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63258500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63258500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63258500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000545                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000545                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000545                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76031.850962                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76031.850962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76031.850962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76031.850962                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1526601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1526601                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          832                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           832                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64090500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64090500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1527433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1527433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000545                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000545                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77031.850962                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77031.850962                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          832                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          832                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63258500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63258500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76031.850962                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76031.850962                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           683.352557                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1527433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1835.856971                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   683.352557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.333668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.333668                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          614                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.389648                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6110564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6110564                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6869234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6869234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6869324                       # number of overall hits
system.cpu.dcache.overall_hits::total         6869324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       274585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         274585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       276107                       # number of overall misses
system.cpu.dcache.overall_misses::total        276107                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18948360500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18948360500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18948360500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18948360500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7143819                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7143819                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7145431                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7145431                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038437                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038437                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038641                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038641                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69007.267331                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69007.267331                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68626.874726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68626.874726                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1047                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.785714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109356                       # number of writebacks
system.cpu.dcache.writebacks::total            109356                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        77402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        77402                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77402                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       197183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       197183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       198705                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       198705                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15640478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15640478500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15756173499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15756173499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027602                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027602                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027809                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79319.609196                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79319.609196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79294.298075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79294.298075                       # average overall mshr miss latency
system.cpu.dcache.replacements                 197682                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5600062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5600062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        88233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6944866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6944866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5688295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5688295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78710.527807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78710.527807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        87443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        87443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6793554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6793554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77691.227428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77691.227428                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1269172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1269172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       186352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       186352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12003494500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12003494500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.128031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.128031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64413.016764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64413.016764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        76612                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        76612                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       109740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       109740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8846924500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8846924500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.075396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80617.135958                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80617.135958                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           90                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            90                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1522                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1522                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1612                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944169                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944169                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1522                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1522                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    115694999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    115694999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.944169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.944169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76015.111038                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76015.111038                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           958.848206                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7068105                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            198706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.570667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   958.848206                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.936375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.936375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28780734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28780734                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19277087500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
