/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[73] | in_data[9]) & (in_data[82] | in_data[86]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[128]) & (celloutsig_1_0z | in_data[154]));
  assign celloutsig_1_5z = ~((celloutsig_1_4z[3] | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_3z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_0z) & (celloutsig_1_6z[4] | celloutsig_1_6z[6]));
  assign celloutsig_1_17z = ~((celloutsig_1_8z | celloutsig_1_9z) & (in_data[175] | celloutsig_1_16z[8]));
  assign celloutsig_0_16z = ~((celloutsig_0_15z | in_data[81]) & (celloutsig_0_14z | in_data[30]));
  assign celloutsig_0_25z = ~((celloutsig_0_22z | celloutsig_0_9z) & (celloutsig_0_13z | celloutsig_0_5z));
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[9];
  assign celloutsig_0_41z = _00_ ^ celloutsig_0_4z;
  assign celloutsig_1_8z = celloutsig_1_3z ^ in_data[147];
  assign celloutsig_0_5z = celloutsig_0_2z[8] ^ celloutsig_0_2z[5];
  assign celloutsig_1_18z = in_data[159] ^ celloutsig_1_11z;
  assign celloutsig_0_11z = celloutsig_0_3z ^ celloutsig_0_2z[3];
  assign celloutsig_0_14z = celloutsig_0_11z ^ celloutsig_0_4z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[41];
  assign celloutsig_0_27z = celloutsig_0_0z ^ celloutsig_0_25z;
  reg [3:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 4'h0;
    else _19_ <= { celloutsig_0_21z[1:0], celloutsig_0_15z, celloutsig_0_9z };
  assign { _01_[3:1], _00_ } = _19_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 12'h000;
    else _02_ <= in_data[22:11];
  assign celloutsig_1_16z = in_data[128:113] & { in_data[173:159], celloutsig_1_8z };
  assign celloutsig_0_2z = { in_data[75:65], celloutsig_0_0z } & in_data[72:61];
  assign celloutsig_0_32z = { celloutsig_0_2z[6:1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_31z } <= { in_data[45:33], celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_38z = { celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_0z } <= { celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } <= { celloutsig_0_2z[9:7], celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[112:97], celloutsig_1_0z } <= { in_data[148:136], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[151:122] <= { in_data[150:124], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[14:4], celloutsig_1_8z } <= { celloutsig_1_6z[3], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_6z = { in_data[13:0], celloutsig_0_3z, celloutsig_0_3z } <= { in_data[89:76], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z } <= { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_9z = in_data[65:57] <= { in_data[23:18], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_7z } <= { celloutsig_0_12z[4:3], celloutsig_0_14z };
  assign celloutsig_1_6z = { in_data[183:177], celloutsig_1_0z } | { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } | in_data[66:60];
  assign celloutsig_0_21z = { in_data[45:43], celloutsig_0_0z } | { _02_[7:6], celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_31z = celloutsig_0_6z & celloutsig_0_9z;
  assign celloutsig_0_42z = celloutsig_0_22z & celloutsig_0_38z;
  assign celloutsig_1_0z = in_data[181] & in_data[117];
  assign celloutsig_1_19z = celloutsig_1_17z & celloutsig_1_18z;
  assign celloutsig_0_7z = celloutsig_0_0z & celloutsig_0_3z;
  assign celloutsig_0_13z = celloutsig_0_2z[8] & in_data[83];
  assign celloutsig_0_22z = celloutsig_0_8z & celloutsig_0_0z;
  assign celloutsig_0_24z = celloutsig_0_21z[1] & celloutsig_0_6z;
  assign { celloutsig_1_4z[1], celloutsig_1_4z[4], celloutsig_1_4z[14], celloutsig_1_4z[11], celloutsig_1_4z[6], celloutsig_1_4z[3], celloutsig_1_4z[13:12], celloutsig_1_4z[7], celloutsig_1_4z[5], celloutsig_1_4z[0], celloutsig_1_4z[10:8] } = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } | { celloutsig_1_3z, celloutsig_1_2z, in_data[113], in_data[110], in_data[105], celloutsig_1_2z, in_data[112:111], in_data[106], celloutsig_1_3z, celloutsig_1_2z, in_data[109:107] };
  assign _01_[0] = _00_;
  assign celloutsig_1_4z[2] = celloutsig_1_4z[4];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
