
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _309_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _309_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.02    0.05    0.32    0.32 v _309_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         x6.B (net)
                  0.05    0.00    0.32 v _133_/A (sky130_fd_sc_hd__xnor2_2)
     5    0.02    0.10    0.18    0.50 v _133_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _084_ (net)
                  0.10    0.00    0.50 v _136_/B (sky130_fd_sc_hd__or4_2)
     6    0.02    0.15    0.74    1.23 v _136_/X (sky130_fd_sc_hd__or4_2)
                                         _087_ (net)
                  0.15    0.00    1.23 v _137_/C (sky130_fd_sc_hd__or3_2)
     2    0.01    0.09    0.46    1.69 v _137_/X (sky130_fd_sc_hd__or3_2)
                                         _088_ (net)
                  0.09    0.00    1.69 v _147_/A (sky130_fd_sc_hd__and3_2)
     3    0.02    0.07    0.23    1.92 v _147_/X (sky130_fd_sc_hd__and3_2)
                                         _098_ (net)
                  0.07    0.00    1.92 v _161_/A (sky130_fd_sc_hd__or3_2)
     1    0.01    0.10    0.51    2.43 v _161_/X (sky130_fd_sc_hd__or3_2)
                                         _112_ (net)
                  0.10    0.00    2.43 v _177_/A (sky130_fd_sc_hd__xnor2_2)
     1    0.00    0.04    0.14    2.57 v _177_/Y (sky130_fd_sc_hd__xnor2_2)
                                         x83.Si (net)
                  0.04    0.00    2.57 v _287_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.57   data arrival time

                  0.00    4.93    4.93   clock core_clock (rise edge)
                          0.00    4.93   clock network delay (ideal)
                          0.00    4.93   clock reconvergence pessimism
                                  4.93 ^ _287_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12    4.81   library setup time
                                  4.81   data required time
-----------------------------------------------------------------------------
                                  4.81   data required time
                                 -2.57   data arrival time
-----------------------------------------------------------------------------
                                  2.23   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 CLK
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 input ports missing set_input_delay.
  A[0]
  A[10]
  A[11]
  A[12]
  A[13]
  A[14]
  A[15]
  A[1]
  A[2]
  A[3]
  A[4]
  A[5]
  A[6]
  A[7]
  A[8]
  A[9]
  B[0]
  B[10]
  B[11]
  B[12]
  B[13]
  B[14]
  B[15]
  B[1]
  B[2]
  B[3]
  B[4]
  B[5]
  B[6]
  B[7]
  B[8]
  B[9]
  Cin
Warning: There are 50 unconstrained endpoints.
  Cout
  S[0]
  S[10]
  S[11]
  S[12]
  S[13]
  S[14]
  S[15]
  S[1]
  S[2]
  S[3]
  S[4]
  S[5]
  S[6]
  S[7]
  S[8]
  S[9]
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
  _309_/D
  _310_/D
  _311_/D
  _312_/D
  _313_/D
  _314_/D
  _315_/D
  _316_/D
  _317_/D
  _318_/D
  _319_/D
  _320_/D
  _321_/D
  _322_/D
