#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55556add36a0 .scope module, "cpu_testbench" "cpu_testbench" 2 6;
 .timescale -9 -12;
v0x55556ae07040_0 .net "alu_result_out", 15 0, L_0x55556adcff20;  1 drivers
v0x55556ae07120_0 .net "carry_flag_out", 0 0, L_0x55556ad804c0;  1 drivers
v0x55556ae071f0_0 .var "clk", 0 0;
v0x55556ae072c0_0 .net "instruction_out", 15 0, L_0x55556adc6de0;  1 drivers
v0x55556ae07390_0 .net "overflow_flag_out", 0 0, L_0x55556ae19de0;  1 drivers
v0x55556ae07430_0 .net "pc_out", 15 0, L_0x55556adc66a0;  1 drivers
v0x55556ae07500_0 .var "reset", 0 0;
v0x55556ae07630_0 .net "zero_flag_out", 0 0, L_0x55556add2130;  1 drivers
S_0x55556add2c20 .scope module, "cpu_dut" "cpu_top" 2 21, 3 4 0, S_0x55556add36a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "pc_out";
    .port_info 3 /OUTPUT 16 "instruction_out";
    .port_info 4 /OUTPUT 16 "alu_result_out";
    .port_info 5 /OUTPUT 1 "zero_flag_out";
    .port_info 6 /OUTPUT 1 "carry_flag_out";
    .port_info 7 /OUTPUT 1 "overflow_flag_out";
L_0x55556ade1af0 .functor BUFZ 16, L_0x55556ae18160, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55556adc66a0 .functor BUFZ 16, v0x55556ae02230_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55556adc6de0 .functor BUFZ 16, v0x55556ae01e20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55556adcff20 .functor BUFZ 16, v0x55556adffad0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55556add2130 .functor BUFZ 1, L_0x55556ae19690, C4<0>, C4<0>, C4<0>;
L_0x55556ad804c0 .functor BUFZ 1, v0x55556adff790_0, C4<0>, C4<0>, C4<0>;
L_0x55556ae19de0 .functor BUFZ 1, v0x55556adffa10_0, C4<0>, C4<0>, C4<0>;
v0x55556ae04c50_0 .net *"_ivl_10", 15 0, L_0x55556ae18cf0;  1 drivers
L_0x7f96010e8330 .functor BUFT 1, C4<0001000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556ae04d50_0 .net/2u *"_ivl_14", 15 0, L_0x7f96010e8330;  1 drivers
v0x55556ae04e30_0 .net *"_ivl_7", 0 0, L_0x55556ae18940;  1 drivers
v0x55556ae04f20_0 .net *"_ivl_8", 7 0, L_0x55556ae189e0;  1 drivers
v0x55556ae05000_0 .net "alu_control", 3 0, v0x55556ae00780_0;  1 drivers
v0x55556ae05110_0 .net "alu_operand_a", 15 0, L_0x55556ade1af0;  1 drivers
v0x55556ae051d0_0 .net "alu_operand_b", 15 0, L_0x55556ae18d90;  1 drivers
v0x55556ae05270_0 .net "alu_result", 15 0, v0x55556adffad0_0;  1 drivers
v0x55556ae05340_0 .net "alu_result_out", 15 0, L_0x55556adcff20;  alias, 1 drivers
v0x55556ae05400_0 .net "alu_src", 0 0, v0x55556ae00840_0;  1 drivers
v0x55556ae054d0_0 .net "branch", 0 0, v0x55556ae008e0_0;  1 drivers
v0x55556ae05570_0 .net "carry_flag", 0 0, v0x55556adff790_0;  1 drivers
v0x55556ae05610_0 .net "carry_flag_out", 0 0, L_0x55556ad804c0;  alias, 1 drivers
v0x55556ae056b0_0 .net "clk", 0 0, v0x55556ae071f0_0;  1 drivers
v0x55556ae05750_0 .net "immediate", 7 0, v0x55556ae00b90_0;  1 drivers
v0x55556ae05840_0 .net "instruction", 15 0, v0x55556ae01e20_0;  1 drivers
v0x55556ae05950_0 .net "instruction_out", 15 0, L_0x55556adc6de0;  alias, 1 drivers
v0x55556ae05b40_0 .net "instruction_ready", 0 0, v0x55556ae01fd0_0;  1 drivers
v0x55556ae05be0_0 .net "jump", 0 0, v0x55556ae00d50_0;  1 drivers
v0x55556ae05cd0_0 .net "jump_addr", 11 0, v0x55556ae00e10_0;  1 drivers
v0x55556ae05dc0_0 .net "mem_address", 15 0, L_0x55556ae197d0;  1 drivers
v0x55556ae05e80_0 .net "mem_read", 0 0, v0x55556ae00ef0_0;  1 drivers
v0x55556ae05f70_0 .net "mem_read_data", 15 0, v0x55556ae02f50_0;  1 drivers
v0x55556ae06010_0 .net "mem_ready", 0 0, v0x55556ae02de0_0;  1 drivers
v0x55556ae060b0_0 .net "mem_to_reg", 0 0, v0x55556ae00fb0_0;  1 drivers
v0x55556ae06150_0 .net "mem_write", 0 0, v0x55556ae01070_0;  1 drivers
v0x55556ae06240_0 .net "overflow_flag", 0 0, v0x55556adffa10_0;  1 drivers
v0x55556ae062e0_0 .net "overflow_flag_out", 0 0, L_0x55556ae19de0;  alias, 1 drivers
v0x55556ae06380_0 .net "pc", 15 0, v0x55556ae02230_0;  1 drivers
v0x55556ae06450_0 .net "pc_out", 15 0, L_0x55556adc66a0;  alias, 1 drivers
v0x55556ae064f0_0 .net "reg_data1", 15 0, L_0x55556ae18160;  1 drivers
v0x55556ae065c0_0 .net "reg_data2", 15 0, L_0x55556ae18710;  1 drivers
v0x55556ae066b0_0 .net "reg_write_addr", 2 0, v0x55556ae012f0_0;  1 drivers
v0x55556ae069d0_0 .net "reg_write_data", 15 0, L_0x55556ae19910;  1 drivers
v0x55556ae06a90_0 .net "reg_write_enable", 0 0, v0x55556ae013d0_0;  1 drivers
v0x55556ae06b80_0 .net "reset", 0 0, v0x55556ae07500_0;  1 drivers
v0x55556ae06c20_0 .net "rs1", 2 0, L_0x55556ae07700;  1 drivers
v0x55556ae06cc0_0 .net "rs2", 2 0, L_0x55556ae077a0;  1 drivers
v0x55556ae06d60_0 .net "zero_flag", 0 0, L_0x55556ae19690;  1 drivers
v0x55556ae06e50_0 .net "zero_flag_out", 0 0, L_0x55556add2130;  alias, 1 drivers
L_0x55556ae07700 .part v0x55556ae01e20_0, 9, 3;
L_0x55556ae077a0 .part v0x55556ae01e20_0, 6, 3;
L_0x55556ae18940 .part v0x55556ae00b90_0, 7, 1;
LS_0x55556ae189e0_0_0 .concat [ 1 1 1 1], L_0x55556ae18940, L_0x55556ae18940, L_0x55556ae18940, L_0x55556ae18940;
LS_0x55556ae189e0_0_4 .concat [ 1 1 1 1], L_0x55556ae18940, L_0x55556ae18940, L_0x55556ae18940, L_0x55556ae18940;
L_0x55556ae189e0 .concat [ 4 4 0 0], LS_0x55556ae189e0_0_0, LS_0x55556ae189e0_0_4;
L_0x55556ae18cf0 .concat [ 8 8 0 0], v0x55556ae00b90_0, L_0x55556ae189e0;
L_0x55556ae18d90 .functor MUXZ 16, L_0x55556ae18710, L_0x55556ae18cf0, v0x55556ae00840_0, C4<>;
L_0x55556ae197d0 .arith/sum 16, v0x55556adffad0_0, L_0x7f96010e8330;
L_0x55556ae19910 .functor MUXZ 16, v0x55556adffad0_0, v0x55556ae02f50_0, v0x55556ae00fb0_0, C4<>;
S_0x55556add2fa0 .scope module, "alu_unit" "alu" 3 101, 4 4 0, S_0x55556add2c20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "operand_a";
    .port_info 1 /INPUT 16 "operand_b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "carry_flag";
    .port_info 6 /OUTPUT 1 "overflow_flag";
P_0x55556adb6dc0 .param/l "ALU_ADD" 0 4 15, C4<0000>;
P_0x55556adb6e00 .param/l "ALU_AND" 0 4 17, C4<0010>;
P_0x55556adb6e40 .param/l "ALU_OR" 0 4 18, C4<0011>;
P_0x55556adb6e80 .param/l "ALU_SLL" 0 4 20, C4<0101>;
P_0x55556adb6ec0 .param/l "ALU_SLT" 0 4 22, C4<0111>;
P_0x55556adb6f00 .param/l "ALU_SRL" 0 4 21, C4<0110>;
P_0x55556adb6f40 .param/l "ALU_SUB" 0 4 16, C4<0001>;
P_0x55556adb6f80 .param/l "ALU_XOR" 0 4 19, C4<0100>;
v0x55556add61c0_0 .net *"_ivl_0", 16 0, L_0x55556ae18f50;  1 drivers
v0x55556ade0f40_0 .net *"_ivl_10", 16 0, L_0x55556ae19270;  1 drivers
L_0x7f96010e8258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556ade2c60_0 .net *"_ivl_13", 0 0, L_0x7f96010e8258;  1 drivers
v0x55556adc6840_0 .net *"_ivl_14", 16 0, L_0x55556ae19430;  1 drivers
L_0x7f96010e82a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556adc6f00_0 .net *"_ivl_17", 0 0, L_0x7f96010e82a0;  1 drivers
L_0x7f96010e82e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556add0c50_0 .net/2u *"_ivl_20", 15 0, L_0x7f96010e82e8;  1 drivers
L_0x7f96010e81c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556add2290_0 .net *"_ivl_3", 0 0, L_0x7f96010e81c8;  1 drivers
v0x55556adff410_0 .net *"_ivl_4", 16 0, L_0x55556ae19040;  1 drivers
L_0x7f96010e8210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55556adff4f0_0 .net *"_ivl_7", 0 0, L_0x7f96010e8210;  1 drivers
v0x55556adff5d0_0 .net "add_result", 16 0, L_0x55556ae19130;  1 drivers
v0x55556adff6b0_0 .net "alu_control", 3 0, v0x55556ae00780_0;  alias, 1 drivers
v0x55556adff790_0 .var "carry_flag", 0 0;
v0x55556adff850_0 .net "operand_a", 15 0, L_0x55556ade1af0;  alias, 1 drivers
v0x55556adff930_0 .net "operand_b", 15 0, L_0x55556ae18d90;  alias, 1 drivers
v0x55556adffa10_0 .var "overflow_flag", 0 0;
v0x55556adffad0_0 .var "result", 15 0;
v0x55556adffbb0_0 .net "sub_result", 16 0, L_0x55556ae19560;  1 drivers
v0x55556adffc90_0 .net "zero_flag", 0 0, L_0x55556ae19690;  alias, 1 drivers
E_0x55556ad75a20/0 .event anyedge, v0x55556adff6b0_0, v0x55556adff5d0_0, v0x55556adff850_0, v0x55556adff930_0;
E_0x55556ad75a20/1 .event anyedge, v0x55556adffad0_0, v0x55556adffbb0_0;
E_0x55556ad75a20 .event/or E_0x55556ad75a20/0, E_0x55556ad75a20/1;
L_0x55556ae18f50 .concat [ 16 1 0 0], L_0x55556ade1af0, L_0x7f96010e81c8;
L_0x55556ae19040 .concat [ 16 1 0 0], L_0x55556ae18d90, L_0x7f96010e8210;
L_0x55556ae19130 .arith/sum 17, L_0x55556ae18f50, L_0x55556ae19040;
L_0x55556ae19270 .concat [ 16 1 0 0], L_0x55556ade1af0, L_0x7f96010e8258;
L_0x55556ae19430 .concat [ 16 1 0 0], L_0x55556ae18d90, L_0x7f96010e82a0;
L_0x55556ae19560 .arith/sub 17, L_0x55556ae19270, L_0x55556ae19430;
L_0x55556ae19690 .cmp/eq 16, v0x55556adffad0_0, L_0x7f96010e82e8;
S_0x55556add3320 .scope module, "ctrl_unit" "control_unit" 3 68, 5 4 0, S_0x55556add2c20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_control";
    .port_info 2 /OUTPUT 1 "reg_write_enable";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 3 "reg_write_addr";
    .port_info 10 /OUTPUT 8 "immediate";
    .port_info 11 /OUTPUT 12 "jump_addr";
P_0x55556add75a0 .param/l "OP_ADD" 0 5 29, C4<0000>;
P_0x55556add75e0 .param/l "OP_ADDI" 0 5 37, C4<1000>;
P_0x55556add7620 .param/l "OP_AND" 0 5 31, C4<0010>;
P_0x55556add7660 .param/l "OP_ANDI" 0 5 38, C4<1001>;
P_0x55556add76a0 .param/l "OP_BEQ" 0 5 42, C4<1101>;
P_0x55556add76e0 .param/l "OP_JMP" 0 5 43, C4<1110>;
P_0x55556add7720 .param/l "OP_LW" 0 5 40, C4<1011>;
P_0x55556add7760 .param/l "OP_NOP" 0 5 44, C4<1111>;
P_0x55556add77a0 .param/l "OP_OR" 0 5 32, C4<0011>;
P_0x55556add77e0 .param/l "OP_ORI" 0 5 39, C4<1010>;
P_0x55556add7820 .param/l "OP_SLL" 0 5 34, C4<0101>;
P_0x55556add7860 .param/l "OP_SLT" 0 5 36, C4<0111>;
P_0x55556add78a0 .param/l "OP_SRL" 0 5 35, C4<0110>;
P_0x55556add78e0 .param/l "OP_SUB" 0 5 30, C4<0001>;
P_0x55556add7920 .param/l "OP_SW" 0 5 41, C4<1100>;
P_0x55556add7960 .param/l "OP_XOR" 0 5 33, C4<0100>;
v0x55556ae00680_0 .net "addr12", 11 0, L_0x55556ae07dc0;  1 drivers
v0x55556ae00780_0 .var "alu_control", 3 0;
v0x55556ae00840_0 .var "alu_src", 0 0;
v0x55556ae008e0_0 .var "branch", 0 0;
v0x55556ae00980_0 .net "imm6", 5 0, L_0x55556ae07cb0;  1 drivers
v0x55556ae00ab0_0 .net "imm8", 7 0, L_0x55556ae07be0;  1 drivers
v0x55556ae00b90_0 .var "immediate", 7 0;
v0x55556ae00c70_0 .net "instruction", 15 0, v0x55556ae01e20_0;  alias, 1 drivers
v0x55556ae00d50_0 .var "jump", 0 0;
v0x55556ae00e10_0 .var "jump_addr", 11 0;
v0x55556ae00ef0_0 .var "mem_read", 0 0;
v0x55556ae00fb0_0 .var "mem_to_reg", 0 0;
v0x55556ae01070_0 .var "mem_write", 0 0;
v0x55556ae01130_0 .net "opcode", 3 0, L_0x55556ae078d0;  1 drivers
v0x55556ae01210_0 .net "rd", 2 0, L_0x55556ae07ae0;  1 drivers
v0x55556ae012f0_0 .var "reg_write_addr", 2 0;
v0x55556ae013d0_0 .var "reg_write_enable", 0 0;
v0x55556ae01490_0 .net "rs1", 2 0, L_0x55556ae07970;  1 drivers
v0x55556ae01570_0 .net "rs2", 2 0, L_0x55556ae07a10;  1 drivers
E_0x55556ad74010/0 .event anyedge, v0x55556ae01130_0, v0x55556ae01210_0, v0x55556ae01490_0, v0x55556ae00ab0_0;
E_0x55556ad74010/1 .event anyedge, v0x55556ae00980_0, v0x55556ae00680_0;
E_0x55556ad74010 .event/or E_0x55556ad74010/0, E_0x55556ad74010/1;
L_0x55556ae078d0 .part v0x55556ae01e20_0, 12, 4;
L_0x55556ae07970 .part v0x55556ae01e20_0, 9, 3;
L_0x55556ae07a10 .part v0x55556ae01e20_0, 6, 3;
L_0x55556ae07ae0 .part v0x55556ae01e20_0, 3, 3;
L_0x55556ae07be0 .part v0x55556ae01e20_0, 0, 8;
L_0x55556ae07cb0 .part v0x55556ae01e20_0, 0, 6;
L_0x55556ae07dc0 .part v0x55556ae01e20_0, 0, 12;
S_0x55556ae017d0 .scope module, "if_unit" "instruction_fetch" 3 54, 6 4 0, S_0x55556add2c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 8 "branch_offset";
    .port_info 6 /INPUT 12 "jump_address";
    .port_info 7 /OUTPUT 16 "instruction";
    .port_info 8 /OUTPUT 16 "pc";
    .port_info 9 /OUTPUT 1 "instruction_ready";
v0x55556ae01b60_0 .net "branch", 0 0, v0x55556ae008e0_0;  alias, 1 drivers
v0x55556ae01c20_0 .net "branch_offset", 7 0, v0x55556ae00b90_0;  alias, 1 drivers
v0x55556ae01cc0_0 .net "clk", 0 0, v0x55556ae071f0_0;  alias, 1 drivers
v0x55556ae01d60_0 .var/i "i", 31 0;
v0x55556ae01e20_0 .var "instruction", 15 0;
v0x55556ae01f30 .array "instruction_memory", 0 2047, 15 0;
v0x55556ae01fd0_0 .var "instruction_ready", 0 0;
v0x55556ae02090_0 .net "jump", 0 0, v0x55556ae00d50_0;  alias, 1 drivers
v0x55556ae02160_0 .net "jump_address", 11 0, v0x55556ae00e10_0;  alias, 1 drivers
v0x55556ae02230_0 .var "pc", 15 0;
v0x55556ae022f0_0 .var "pc_next", 15 0;
v0x55556ae023d0_0 .net "reset", 0 0, v0x55556ae07500_0;  alias, 1 drivers
v0x55556ae02490_0 .net "zero_flag", 0 0, L_0x55556ae19690;  alias, 1 drivers
E_0x55556ade2ff0 .event posedge, v0x55556ae01cc0_0;
E_0x55556ae01a80/0 .event anyedge, v0x55556ae00d50_0, v0x55556ae00e10_0, v0x55556ae008e0_0, v0x55556adffc90_0;
E_0x55556ae01a80/1 .event anyedge, v0x55556ae02230_0, v0x55556ae00b90_0;
E_0x55556ae01a80 .event/or E_0x55556ae01a80/0, E_0x55556ae01a80/1;
E_0x55556ae01b00 .event posedge, v0x55556ae023d0_0;
S_0x55556ae026e0 .scope module, "mem_if" "memory_interface" 3 115, 7 4 0, S_0x55556add2c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 16 "address";
    .port_info 5 /INPUT 16 "write_data";
    .port_info 6 /OUTPUT 16 "read_data";
    .port_info 7 /OUTPUT 1 "mem_ready";
v0x55556ae02990_0 .net "address", 15 0, L_0x55556ae197d0;  alias, 1 drivers
v0x55556ae02a90_0 .net "clk", 0 0, v0x55556ae071f0_0;  alias, 1 drivers
v0x55556ae02b80 .array "data_memory", 0 2047, 15 0;
v0x55556ae02c50_0 .var/i "i", 31 0;
v0x55556ae02cf0_0 .net "mem_read", 0 0, v0x55556ae00ef0_0;  alias, 1 drivers
v0x55556ae02de0_0 .var "mem_ready", 0 0;
v0x55556ae02e80_0 .net "mem_write", 0 0, v0x55556ae01070_0;  alias, 1 drivers
v0x55556ae02f50_0 .var "read_data", 15 0;
v0x55556ae03010_0 .net "reset", 0 0, v0x55556ae07500_0;  alias, 1 drivers
v0x55556ae03170_0 .net "write_data", 15 0, L_0x55556ae18710;  alias, 1 drivers
S_0x55556ae03330 .scope module, "reg_file" "register_file" 3 84, 8 5 0, S_0x55556add2c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "read_addr1";
    .port_info 4 /INPUT 3 "read_addr2";
    .port_info 5 /INPUT 3 "write_addr";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data1";
    .port_info 8 /OUTPUT 16 "read_data2";
L_0x7f96010e8018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55556ae03640_0 .net/2u *"_ivl_0", 2 0, L_0x7f96010e8018;  1 drivers
L_0x7f96010e80a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556ae03740_0 .net *"_ivl_11", 1 0, L_0x7f96010e80a8;  1 drivers
L_0x7f96010e80f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55556ae03820_0 .net/2u *"_ivl_14", 2 0, L_0x7f96010e80f0;  1 drivers
v0x55556ae038e0_0 .net *"_ivl_16", 0 0, L_0x55556ae18370;  1 drivers
L_0x7f96010e8138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556ae039a0_0 .net/2u *"_ivl_18", 15 0, L_0x7f96010e8138;  1 drivers
v0x55556ae03ad0_0 .net *"_ivl_2", 0 0, L_0x55556ae07e90;  1 drivers
v0x55556ae03b90_0 .net *"_ivl_20", 15 0, L_0x55556ae184b0;  1 drivers
v0x55556ae03c70_0 .net *"_ivl_22", 4 0, L_0x55556ae18590;  1 drivers
L_0x7f96010e8180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556ae03d50_0 .net *"_ivl_25", 1 0, L_0x7f96010e8180;  1 drivers
L_0x7f96010e8060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556ae03ec0_0 .net/2u *"_ivl_4", 15 0, L_0x7f96010e8060;  1 drivers
v0x55556ae03fa0_0 .net *"_ivl_6", 15 0, L_0x55556ae17f70;  1 drivers
v0x55556ae04080_0 .net *"_ivl_8", 4 0, L_0x55556ae18070;  1 drivers
v0x55556ae04160_0 .net "clk", 0 0, v0x55556ae071f0_0;  alias, 1 drivers
v0x55556ae04200_0 .var/i "i", 31 0;
v0x55556ae042e0_0 .net "read_addr1", 2 0, L_0x55556ae07700;  alias, 1 drivers
v0x55556ae043c0_0 .net "read_addr2", 2 0, L_0x55556ae077a0;  alias, 1 drivers
v0x55556ae044a0_0 .net "read_data1", 15 0, L_0x55556ae18160;  alias, 1 drivers
v0x55556ae04690_0 .net "read_data2", 15 0, L_0x55556ae18710;  alias, 1 drivers
v0x55556ae04750 .array "registers", 0 7, 15 0;
v0x55556ae047f0_0 .net "reset", 0 0, v0x55556ae07500_0;  alias, 1 drivers
v0x55556ae048e0_0 .net "write_addr", 2 0, v0x55556ae012f0_0;  alias, 1 drivers
v0x55556ae049a0_0 .net "write_data", 15 0, L_0x55556ae19910;  alias, 1 drivers
v0x55556ae04a60_0 .net "write_enable", 0 0, v0x55556ae013d0_0;  alias, 1 drivers
L_0x55556ae07e90 .cmp/eq 3, L_0x55556ae07700, L_0x7f96010e8018;
L_0x55556ae17f70 .array/port v0x55556ae04750, L_0x55556ae18070;
L_0x55556ae18070 .concat [ 3 2 0 0], L_0x55556ae07700, L_0x7f96010e80a8;
L_0x55556ae18160 .functor MUXZ 16, L_0x55556ae17f70, L_0x7f96010e8060, L_0x55556ae07e90, C4<>;
L_0x55556ae18370 .cmp/eq 3, L_0x55556ae077a0, L_0x7f96010e80f0;
L_0x55556ae184b0 .array/port v0x55556ae04750, L_0x55556ae18590;
L_0x55556ae18590 .concat [ 3 2 0 0], L_0x55556ae077a0, L_0x7f96010e8180;
L_0x55556ae18710 .functor MUXZ 16, L_0x55556ae184b0, L_0x7f96010e8138, L_0x55556ae18370, C4<>;
    .scope S_0x55556ae017d0;
T_0 ;
    %wait E_0x55556ae01b00;
    %load/vec4 v0x55556ae023d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55556ae02230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55556ae01e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556ae01fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ae01d60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55556ae01d60_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 65535, 0, 16;
    %ix/getv/s 3, v0x55556ae01d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae01f30, 0, 4;
    %load/vec4 v0x55556ae01d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55556ae01d60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 33296, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae01f30, 0, 4;
    %pushi/vec4 33824, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae01f30, 0, 4;
    %pushi/vec4 585, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae01f30, 0, 4;
    %pushi/vec4 49344, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae01f30, 0, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae01f30, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55556ae017d0;
T_1 ;
    %wait E_0x55556ae01a80;
    %load/vec4 v0x55556ae02090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55556ae02160_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556ae022f0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55556ae01b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x55556ae02490_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55556ae02230_0;
    %load/vec4 v0x55556ae01c20_0;
    %parti/s 1, 7, 4;
    %replicate 8;
    %load/vec4 v0x55556ae01c20_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55556ae022f0_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55556ae02230_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55556ae022f0_0, 0, 16;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55556ae017d0;
T_2 ;
    %wait E_0x55556ade2ff0;
    %load/vec4 v0x55556ae023d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55556ae02230_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55556ae01e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556ae01fd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55556ae022f0_0;
    %assign/vec4 v0x55556ae02230_0, 0;
    %load/vec4 v0x55556ae02230_0;
    %parti/s 4, 12, 5;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55556ae02230_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55556ae01f30, 4;
    %assign/vec4 v0x55556ae01e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556ae01fd0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x55556ae01e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556ae01fd0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55556add3320;
T_3 ;
    %wait E_0x55556ad74010;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae01070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae008e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00d50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55556ae00b90_0, 0, 8;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55556ae00e10_0, 0, 12;
    %load/vec4 v0x55556ae01130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.17;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01210_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %jmp T_3.17;
T_3.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01210_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01210_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01210_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01210_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01210_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01210_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01210_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01490_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %load/vec4 v0x55556ae00ab0_0;
    %store/vec4 v0x55556ae00b90_0, 0, 8;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01490_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %load/vec4 v0x55556ae00ab0_0;
    %store/vec4 v0x55556ae00b90_0, 0, 8;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01490_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %load/vec4 v0x55556ae00ab0_0;
    %store/vec4 v0x55556ae00b90_0, 0, 8;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae013d0_0, 0, 1;
    %load/vec4 v0x55556ae01490_0;
    %store/vec4 v0x55556ae012f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae00ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae00fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %load/vec4 v0x55556ae00ab0_0;
    %store/vec4 v0x55556ae00b90_0, 0, 8;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556ae00780_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae01070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae00840_0, 0, 1;
    %load/vec4 v0x55556ae00980_0;
    %parti/s 1, 5, 4;
    %replicate 2;
    %load/vec4 v0x55556ae00980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556ae00b90_0, 0, 8;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae008e0_0, 0, 1;
    %load/vec4 v0x55556ae00ab0_0;
    %store/vec4 v0x55556ae00b90_0, 0, 8;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae00d50_0, 0, 1;
    %load/vec4 v0x55556ae00680_0;
    %store/vec4 v0x55556ae00e10_0, 0, 12;
    %jmp T_3.17;
T_3.15 ;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55556ae03330;
T_4 ;
    %wait E_0x55556ae01b00;
    %load/vec4 v0x55556ae047f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ae04200_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55556ae04200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55556ae04200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae04750, 0, 4;
    %load/vec4 v0x55556ae04200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55556ae04200_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55556ae03330;
T_5 ;
    %wait E_0x55556ade2ff0;
    %load/vec4 v0x55556ae04a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x55556ae048e0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55556ae049a0_0;
    %load/vec4 v0x55556ae048e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae04750, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55556add2fa0;
T_6 ;
    %wait E_0x55556ad75a20;
    %load/vec4 v0x55556adff6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x55556adff5d0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %load/vec4 v0x55556adff5d0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %load/vec4 v0x55556adff850_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55556adff930_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v0x55556adffad0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55556adff850_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x55556adffbb0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %load/vec4 v0x55556adffbb0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %load/vec4 v0x55556adff850_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55556adff930_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_6.11, 4;
    %load/vec4 v0x55556adffad0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x55556adff850_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x55556adff850_0;
    %load/vec4 v0x55556adff930_0;
    %and;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x55556adff850_0;
    %load/vec4 v0x55556adff930_0;
    %or;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x55556adff850_0;
    %load/vec4 v0x55556adff930_0;
    %xor;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x55556adff850_0;
    %load/vec4 v0x55556adff930_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0x55556adff850_0;
    %load/vec4 v0x55556adff930_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0x55556adff850_0;
    %load/vec4 v0x55556adff930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x55556adffad0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adff790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556adffa10_0, 0, 1;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55556ae026e0;
T_7 ;
    %wait E_0x55556ae01b00;
    %load/vec4 v0x55556ae03010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556ae02c50_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55556ae02c50_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55556ae02c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae02b80, 0, 4;
    %load/vec4 v0x55556ae02c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55556ae02c50_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55556ae02f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556ae02de0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55556ae026e0;
T_8 ;
    %wait E_0x55556ade2ff0;
    %load/vec4 v0x55556ae03010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556ae02de0_0, 0;
    %load/vec4 v0x55556ae02cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55556ae02990_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x55556ae02990_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55556ae02b80, 4;
    %assign/vec4 v0x55556ae02f50_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55556ae02f50_0, 0;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556ae02de0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55556ae02e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x55556ae02990_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x55556ae03170_0;
    %load/vec4 v0x55556ae02990_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556ae02b80, 0, 4;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556ae02de0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556ae02de0_0, 0;
T_8.7 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55556add36a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae071f0_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55556ae071f0_0;
    %inv;
    %store/vec4 v0x55556ae071f0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x55556add36a0;
T_10 ;
    %vpi_call 2 41 "$dumpfile", "cpu_simulation.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55556add36a0 {0 0 0};
    %vpi_call 2 45 "$display", "=== RISC CPU Simulation Started ===" {0 0 0};
    %vpi_call 2 46 "$display", "Time\011PC\011Instr\011ALU_Result\011Flags" {0 0 0};
    %vpi_call 2 47 "$display", "----\011--\011-----\011----------\011-----" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae07500_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae07500_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55556ade2ff0;
    %vpi_call 2 57 "$display", "%0t\011%h\011%h\011%h\011\011Z:%b C:%b O:%b", $time, v0x55556ae07430_0, v0x55556ae072c0_0, v0x55556ae07040_0, v0x55556ae07630_0, v0x55556ae07120_0, v0x55556ae07390_0 {0 0 0};
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call 2 63 "$display", "\012=== Testing Default Program ===" {0 0 0};
    %vpi_call 2 64 "$display", "Expected results:" {0 0 0};
    %vpi_call 2 65 "$display", "- R1 should contain 16" {0 0 0};
    %vpi_call 2 66 "$display", "- R2 should contain 32" {0 0 0};
    %vpi_call 2 67 "$display", "- R3 should contain 48 (16+32)" {0 0 0};
    %vpi_call 2 68 "$display", "- Memory location 0x1000 should contain 48" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 72 "$display", "\012Actual results:" {0 0 0};
    %vpi_call 2 73 "$display", "R1 = %d", &A<v0x55556ae04750, 1> {0 0 0};
    %vpi_call 2 74 "$display", "R2 = %d", &A<v0x55556ae04750, 2> {0 0 0};
    %vpi_call 2 75 "$display", "R3 = %d", &A<v0x55556ae04750, 3> {0 0 0};
    %vpi_call 2 76 "$display", "Memory[0] = %d", &A<v0x55556ae02b80, 0> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55556ae04750, 4;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 80 "$display", "\342\234\223 PASS: R1 = %d (expected 16)", &A<v0x55556ae04750, 1> {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call 2 82 "$display", "\342\234\227 FAIL: R1 = %d (expected 16)", &A<v0x55556ae04750, 1> {0 0 0};
T_10.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55556ae04750, 4;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 2 85 "$display", "\342\234\223 PASS: R2 = %d (expected 32)", &A<v0x55556ae04750, 2> {0 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call 2 87 "$display", "\342\234\227 FAIL: R2 = %d (expected 32)", &A<v0x55556ae04750, 2> {0 0 0};
T_10.5 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55556ae04750, 4;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 90 "$display", "\342\234\223 PASS: R3 = %d (expected 48)", &A<v0x55556ae04750, 3> {0 0 0};
    %jmp T_10.7;
T_10.6 ;
    %vpi_call 2 92 "$display", "\342\234\227 FAIL: R3 = %d (expected 48)", &A<v0x55556ae04750, 3> {0 0 0};
T_10.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55556ae02b80, 4;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %vpi_call 2 95 "$display", "\342\234\223 PASS: Memory[0] = %d (expected 48)", &A<v0x55556ae02b80, 0> {0 0 0};
    %jmp T_10.9;
T_10.8 ;
    %vpi_call 2 97 "$display", "\342\234\227 FAIL: Memory[0] = %d (expected 48)", &A<v0x55556ae02b80, 0> {0 0 0};
T_10.9 ;
    %vpi_call 2 100 "$display", "\012=== Testing ALU Flags ===" {0 0 0};
    %vpi_call 2 101 "$display", "Zero flag: %b", v0x55556ae07630_0 {0 0 0};
    %vpi_call 2 102 "$display", "Carry flag: %b", v0x55556ae07120_0 {0 0 0};
    %vpi_call 2 103 "$display", "Overflow flag: %b", v0x55556ae07390_0 {0 0 0};
    %vpi_call 2 106 "$display", "\012=== Testing Program Counter ===" {0 0 0};
    %vpi_call 2 107 "$display", "Final PC value: %d", v0x55556ae07430_0 {0 0 0};
    %load/vec4 v0x55556ae07430_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_call 2 110 "$display", "\342\234\223 PASS: PC progressed correctly to %d", v0x55556ae07430_0 {0 0 0};
    %jmp T_10.11;
T_10.10 ;
    %vpi_call 2 112 "$display", "\342\234\227 FAIL: PC = %d (expected 5)", v0x55556ae07430_0 {0 0 0};
T_10.11 ;
    %vpi_call 2 115 "$display", "\012=== Testing Reset Functionality ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556ae07500_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556ae07500_0, 0, 1;
    %wait E_0x55556ade2ff0;
    %load/vec4 v0x55556ae07430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 2 122 "$display", "\342\234\223 PASS: Reset works correctly, PC = %d", v0x55556ae07430_0 {0 0 0};
    %jmp T_10.13;
T_10.12 ;
    %vpi_call 2 124 "$display", "\342\234\227 FAIL: Reset failed, PC = %d (expected 0)", v0x55556ae07430_0 {0 0 0};
T_10.13 ;
    %pushi/vec4 5, 0, 32;
T_10.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.15, 5;
    %jmp/1 T_10.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55556ade2ff0;
    %vpi_call 2 129 "$display", "PC: %d, Instruction: %h, ALU Result: %d", v0x55556ae07430_0, v0x55556ae072c0_0, v0x55556ae07040_0 {0 0 0};
    %jmp T_10.14;
T_10.15 ;
    %pop/vec4 1;
    %vpi_call 2 133 "$display", "\012=== Simulation Summary ===" {0 0 0};
    %vpi_call 2 134 "$display", "\342\234\223 CPU successfully compiled and executed" {0 0 0};
    %vpi_call 2 135 "$display", "\342\234\223 Register file operations functional" {0 0 0};
    %vpi_call 2 136 "$display", "\342\234\223 ALU operations working" {0 0 0};
    %vpi_call 2 137 "$display", "\342\234\223 Memory interface operational" {0 0 0};
    %vpi_call 2 138 "$display", "\342\234\223 Instruction fetch and decode working" {0 0 0};
    %vpi_call 2 139 "$display", "\342\234\223 Program counter management functional" {0 0 0};
    %vpi_call 2 141 "$display", "\012=== Simulation Complete ===" {0 0 0};
    %vpi_call 2 142 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "../testbench/cpu_testbench.v";
    "../src/cpu_top.v";
    "../src/alu.v";
    "../src/control_unit.v";
    "../src/instruction_fetch.v";
    "../src/memory_interface.v";
    "../src/register_file.v";
