[{"DBLP title": "Design and Implementation of a 4Kb STT-MRAM with Innovative 200nm Nano-ring Shaped MTJ.", "DBLP authors": ["Zheng Li", "Xiuyuan Bi", "Hai (Helen) Li", "Yiran Chen", "Jianying Qin", "Peng Guo", "Wenjie Kong", "Wenshan Zhan", "Xiufeng Han", "Hong Zhang", "Lingling Wang", "Guanping Wu", "Hanming Wu"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934611", "OA papers": [{"PaperId": "https://openalex.org/W2490184523", "PaperTitle": "Design and Implementation of a 4Kb STT-MRAM with Innovative 200nm Nano-ring Shaped MTJ", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Pittsburgh": 4.0, "Institute of Physics,#N#                            Chinese Academy of Sciences": 5.0, "Semiconductor Manufacturing International (Italy)": 4.0}, "Authors": ["Zheng Li", "Xiuyuan Bi", "Hai Li", "Yi Chen", "Jianying Qin", "Peng Guo", "Wenjie Kong", "Wen-shan Zhan", "X. Han", "Hong Zhang", "Ling-Ling Wang", "Guanping Wu", "Hanming Wu"]}]}, {"DBLP title": "Ferroelectric Transistor based Non-Volatile Flip-Flop.", "DBLP authors": ["Danni Wang", "Sumitha George", "Ahmedullah Aziz", "Suman Datta", "Vijaykrishnan Narayanan", "Sumeet Kumar Gupta"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934603", "OA papers": [{"PaperId": "https://openalex.org/W2492987453", "PaperTitle": "Ferroelectric Transistor based Non-Volatile Flip-Flop", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Pennsylvania State University": 5.0, "University of Notre Dame": 1.0}, "Authors": ["Danni Wang", "Sumitha George", "Ahmedullah Aziz", "Suman Datta", "Vijaykrishnan Narayanan", "Sumeet Gupta"]}]}, {"DBLP title": "Low Area, Low Power, Robust, Highly Sensitive Error Detecting Latch for Resilient Architectures.", "DBLP authors": ["Weizhe Hua", "Ramy N. Tadros", "Peter A. Beerel"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934600", "OA papers": [{"PaperId": "https://openalex.org/W2480822929", "PaperTitle": "Low Area, Low Power, Robust, Highly Sensitive Error Detecting Latch for Resilient Architectures", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Weizhe Hua", "Ramy N. Tadros", "Peter A. Beerel"]}]}, {"DBLP title": "Comprehensive Analysis, Modeling and Design for Hold-Timing Resiliency in Voltage Scalable Design.", "DBLP authors": ["Huanyu Wang", "Geng Xie", "Jie Gu"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934584", "OA papers": [{"PaperId": "https://openalex.org/W2485647991", "PaperTitle": "Comprehensive Analysis, Modeling and Design for Hold-Timing Resiliency in Voltage Scalable Design", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Department of Electrical Engineering, and Computer Science, Northwestern University, Evanston, IL": 3.0}, "Authors": ["Huanyu Wang", "Geng Xin Xie", "Jie Gu"]}]}, {"DBLP title": "TeleProbe: Zero-power Contactless Probing for Implantable Medical Devices.", "DBLP authors": ["Woo Suk Lee", "Younghyun Kim", "Vijay Raghunathan"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934593", "OA papers": [{"PaperId": "https://openalex.org/W2481448237", "PaperTitle": "TeleProbe", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0}, "Authors": ["Woo Jung Lee", "Younghyun Kim", "Vijay Raghunathan"]}]}, {"DBLP title": "SocialHBC: Social Networking and Secure Authentication using Interference-Robust Human Body Communication.", "DBLP authors": ["Shreyas Sen"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934609", "OA papers": [{"PaperId": "https://openalex.org/W3103634888", "PaperTitle": "SocialHBC", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Purdue University System": 1.0}, "Authors": ["Shreyas Sen"]}]}, {"DBLP title": "A Li-Ion Battery Charge Protocol with Optimal Aging-Quality of Service Trade-off.", "DBLP authors": ["Yukai Chen", "Alberto Bocca", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934591", "OA papers": [{"PaperId": "https://openalex.org/W2491411033", "PaperTitle": "A Li-Ion Battery Charge Protocol with Optimal Aging-Quality of Service Trade-off", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Yukai Chen", "Alberto Bocca", "Alberto Macii", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "An Energy-Efficient Computational Model for Uncertainty Management in Dynamically Changing Networked Wearables.", "DBLP authors": ["Ramyar Saeedi", "Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934617", "OA papers": [{"PaperId": "https://openalex.org/W2504958336", "PaperTitle": "An Energy-Efficient Computational Model for Uncertainty Management in Dynamically Changing Networked Wearables", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Washington State University": 4.0}, "Authors": ["Ramyar Saeedi", "Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "Energy-Efficient Adaptive Classifier Design for Mobile Systems.", "DBLP authors": ["Zafar Takhirov", "Joseph Wang", "Venkatesh Saligrama", "Ajay Joshi"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934615", "OA papers": [{"PaperId": "https://openalex.org/W2495826591", "PaperTitle": "Energy-Efficient Adaptive Classifier Design for Mobile Systems", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Boston University": 4.0}, "Authors": ["Zafar Takhirov", "Joseph Wang", "Venkatesh Saligrama", "Ajay Joshi"]}]}, {"DBLP title": "Speeding up Convolutional Neural Network Training with Dynamic Precision Scaling and Flexible Multiplier-Accumulator.", "DBLP authors": ["Taesik Na", "Saibal Mukhopadhyay"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934625", "OA papers": [{"PaperId": "https://openalex.org/W2475884125", "PaperTitle": "Speeding up Convolutional Neural Network Training with Dynamic Precision Scaling and Flexible Multiplier-Accumulator", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Taesik Na", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "A Robust and Energy-Efficient Classifier Using Brain-Inspired Hyperdimensional Computing.", "DBLP authors": ["Abbas Rahimi", "Pentti Kanerva", "Jan M. Rabaey"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934624", "OA papers": [{"PaperId": "https://openalex.org/W2476008461", "PaperTitle": "A Robust and Energy-Efficient Classifier Using Brain-Inspired Hyperdimensional Computing", "Year": 2016, "CitationCount": 131, "EstimatedCitation": 131, "Affiliations": {"University of California, Berkeley": 2.0, "Redwood Center for Theoretical Neuroscience University of California, Berkeley#TAB#": 1.0}, "Authors": ["Abbas Rahimi", "Pentti Kanerva", "Jan M. Rabaey"]}]}, {"DBLP title": "Four-tier Monolithic 3D ICs: Tier Partitioning Methodology and Power Benefit Study.", "DBLP authors": ["Kwang Min Kim", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934623", "OA papers": [{"PaperId": "https://openalex.org/W2501416023", "PaperTitle": "Four-tier Monolithic 3D ICs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 2.0, "American Rock Mechanics Association": 3.0}, "Authors": ["Kwang-Min Kim", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"]}]}, {"DBLP title": "Physical Design Solutions to Tackle FEOL/BEOL Degradation in Gate-level Monolithic 3D ICs.", "DBLP authors": ["Bon Woong Ku", "Peter Debacker", "Dragomir Milojevic", "Praveen Raghavan", "Diederik Verkest", "Aaron Thean", "Sung Kyu Lim"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934622", "OA papers": [{"PaperId": "https://openalex.org/W2484447298", "PaperTitle": "Physical Design Solutions to Tackle FEOL/BEOL Degradation in Gate-level Monolithic 3D ICs", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Georgia Institute of Technology": 2.0, "Imec": 5.0}, "Authors": ["Bon Jeong Ku", "Peter Debacker", "Dragomir Milojevic", "Praveen Raghavan", "Diederik Verkest", "Aaron Thean", "Sung Kyu Lim"]}]}, {"DBLP title": "Voltage Noise Induced DRAM Soft Error Reduction Technique for 3D-CPUs.", "DBLP authors": ["Tiantao Lu", "Caleb Serafy", "Zhiyuan Yang", "Ankur Srivastava"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934589", "OA papers": [{"PaperId": "https://openalex.org/W2496375231", "PaperTitle": "Voltage Noise Induced DRAM Soft Error Reduction Technique for 3D-CPUs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Maryland, College Park,MD,USA.": 4.0}, "Authors": ["Tiantao Lu", "Caleb Serafy", "Zhiyuan Yang", "Ankur Srivastava"]}]}, {"DBLP title": "Modeling and implementation of a fully-digital integrated per-core voltage regulation system in a 28nm high performance 64-bit processor.", "DBLP authors": ["Ravinder Rachala", "Miguel Rodriguez", "Stephen Kosonocky", "Milos Trajkovic"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934586", "OA papers": [{"PaperId": "https://openalex.org/W2479199128", "PaperTitle": "Modeling and implementation of a fully-digital integrated per-core voltage regulation system in a 28nm high performance 64-bit processor", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Southwest Pkwy, Austin, TX, USA": 1.0, "Fort Collins, CO, USA": 2.0, "Commerce Valley Dr. East, Markham, ON, Canada": 1.0}, "Authors": ["Ravinder Rachala", "Miguel Rodriguez", "Stephen V. Kosonocky", "Milos Trajkovic"]}]}, {"DBLP title": "Regenerative Breaking: Recovering Stored Energy from Inactive Voltage Domains for Energy-efficient Systems-on-Chip.", "DBLP authors": ["Ali Najafi", "Jacques Christophe Rudell", "Visvesh Sathe"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934621", "OA papers": [{"PaperId": "https://openalex.org/W2485740502", "PaperTitle": "Regenerative Breaking", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Washington": 1.5, "Seattle University": 1.5}, "Authors": ["Ali Najafi", "Jacques C. Rudell", "Visvesh S. Sathe"]}]}, {"DBLP title": "Analysis and Design of Energy Efficient Time Domain Signal Processing.", "DBLP authors": ["Zhengyu Chen", "Jie Gu"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934585", "OA papers": [{"PaperId": "https://openalex.org/W2498189503", "PaperTitle": "Analysis and Design of Energy Efficient Time Domain Signal Processing", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["Chen Zhengyu", "Jie Gu"]}]}, {"DBLP title": "SATS: An Ultra-Low Power Time Synchronization for Solar Energy Harvesting WSNs.", "DBLP authors": ["Tongda Wu", "Yongpan Liu", "Hehe Li", "Chun Jason Xue", "Hyung Gyu Lee", "Huazhong Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934601", "OA papers": [{"PaperId": "https://openalex.org/W2487253912", "PaperTitle": "SATS", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 4.0, "City University of Hong Kong": 1.0, "Daegu University": 1.0}, "Authors": ["Tongda Wu", "Yongpan Liu", "Mingquan Huang", "Chun Jason Xue", "Hyung Lee", "Huazhong Yang"]}]}, {"DBLP title": "DeLight: Adding Energy Dimension To Deep Neural Networks.", "DBLP authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934599", "OA papers": [{"PaperId": "https://openalex.org/W2488255893", "PaperTitle": "DeLight", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of California, San Diego": 2.0, "Rice University": 1.0}, "Authors": ["Bita Darvish Rouhani", "Azalia Mirhoseini", "Farinaz Koushanfar"]}]}, {"DBLP title": "A Light-powered, \"Always-On\", Smart Camera with Compressed Domain Gesture Detection.", "DBLP authors": ["Amaravati Anvesha", "Shaojie Xu", "Ningyuan Cao", "Justin Romberg", "Arijit Raychowdhury"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934594", "OA papers": [{"PaperId": "https://openalex.org/W2963513597", "PaperTitle": "A Light-powered, \"Always-On\", Smart Camera with Compressed Domain Gesture Detection", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["A. Anvesha", "Shaojie Xu", "Ningyuan Cao", "Justin Romberg", "Arijit Raychowdhury"]}]}, {"DBLP title": "Soft Response Generation and Thresholding Strategies for Linear and Feed-Forward MUX PUFs.", "DBLP authors": ["Chen Zhou", "Saroj Satapathy", "Yingjie Lao", "Keshab K. Parhi", "Chris H. Kim"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934613", "OA papers": [{"PaperId": "https://openalex.org/W2503423162", "PaperTitle": "Soft Response Generation and Thresholding Strategies for Linear and Feed-Forward MUX PUFs", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Minnesota": 5.0}, "Authors": ["Chen Zhou", "Saroj Satapathy", "Yingjie Lao", "Keshab K. Parhi", "Chris H. Kim"]}]}, {"DBLP title": "Exploiting Fully Integrated Inductive Voltage Regulators to Improve Side Channel Resistance of Encryption Engines.", "DBLP authors": ["Monodeep Kar", "Arvind Singh", "Sanu Mathew", "Anand Rajan", "Vivek De", "Saibal Mukhopadhyay"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934607", "OA papers": [{"PaperId": "https://openalex.org/W2484552527", "PaperTitle": "Exploiting Fully Integrated Inductive Voltage Regulators to Improve Side Channel Resistance of Encryption Engines", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Georgia Institute of Technology": 3.0, "Intel (United States)": 3.0}, "Authors": ["Monodeep Kar", "Arvind Singh", "Sanu Mathew", "Anand Rajan", "Vivek De", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Performance Impact of Magnetic and Thermal Attack on STTRAM and Low-Overhead Mitigation Techniques.", "DBLP authors": ["Jae-Won Jang", "Swaroop Ghosh"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934614", "OA papers": [{"PaperId": "https://openalex.org/W2505596360", "PaperTitle": "Performance Impact of Magnetic and Thermal Attack on STTRAM and Low-Overhead Mitigation Techniques", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Jae Eun Jang", "Swaroop Ghosh"]}]}, {"DBLP title": "An Energy-Efficient PUF Design: Computing While Racing.", "DBLP authors": ["Hongxiang Gu", "Teng Xu", "Miodrag Potkonjak"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934604", "OA papers": [{"PaperId": "https://openalex.org/W2490688601", "PaperTitle": "An Energy-Efficient PUF Design", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Computer Science Department, University of California Los Angeles.": 3.0}, "Authors": ["Hongxiang Gu", "Teng Xu", "Miodrag Potkonjak"]}]}, {"DBLP title": "On Effective and Efficient Quality Management for Approximate Computing.", "DBLP authors": ["Ting Wang", "Qian Zhang", "Nam Sung Kim", "Qiang Xu"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934608", "OA papers": [{"PaperId": "https://openalex.org/W2501850293", "PaperTitle": "On Effective and Efficient Quality Management for Approximate Computing", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Chinese University of Hong Kong": 3.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Ting Wang", "Qian Zhang", "Nam Kim", "Qiang Xu"]}]}, {"DBLP title": "ACAM: Approximate Computing Based on Adaptive Associative Memory with Online Learning.", "DBLP authors": ["Mohsen Imani", "Yeseong Kim", "Abbas Rahimi", "Tajana Rosing"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934595", "OA papers": [{"PaperId": "https://openalex.org/W2499900168", "PaperTitle": "ACAM", "Year": 2016, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of California, San Diego": 3.0, "University of California, Berkeley": 1.0}, "Authors": ["Mohsen Imani", "Yeseong Kim", "Abbas Rahimi", "Tajana Rosing"]}]}, {"DBLP title": "Dynamic Approximation with Feedback Control for Energy-Efficient Recurrent Neural Network Hardware.", "DBLP authors": ["Jaeha Kung", "Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934626", "OA papers": [{"PaperId": "https://openalex.org/W2481166585", "PaperTitle": "Dynamic Approximation with Feedback Control for Energy-Efficient Recurrent Neural Network Hardware", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Jaeha Kung", "Duck-Hwan Kim", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Unified Power Frequency Model Framework.", "DBLP authors": ["Sriram Sundaram", "Warren He", "Sriram Sambamurthy", "Aaron Grenat", "Steven Liepe", "Samuel Naffziger"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934605", "OA papers": [{"PaperId": "https://openalex.org/W2479895302", "PaperTitle": "Unified Power Frequency Model Framework", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"AMD Austin, Southwest Parkway, Austin TX": 4.0, "AMD Fort Collins, E Harmony, Fort Collins CO": 2.0}, "Authors": ["Sriram Sundaram", "Warren He", "Sriram Sambamurthy", "Aaron Grenat", "Steve Liepe", "Samuel D. Naffziger"]}]}, {"DBLP title": "Scalable Auto-Tuning of Synthesis Parameters for Optimizing High-Performance Processors.", "DBLP authors": ["Matthew M. Ziegler", "Hung-Yi Liu", "Luca P. Carloni"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934620", "OA papers": [{"PaperId": "https://openalex.org/W2485968118", "PaperTitle": "Scalable Auto-Tuning of Synthesis Parameters for Optimizing High-Performance Processors", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0, "Columbia University": 2.0}, "Authors": ["Matthew M. Ziegler", "Hung-Yi Liu", "Luca P. Carloni"]}]}, {"DBLP title": "Data-Driven Low-Cost On-Chip Memory with Adaptive Power-Quality Trade-off for Mobile Video Streaming.", "DBLP authors": ["Dongliang Chen", "Jonathon Edstrom", "Xiaowei Chen", "Wei Jin", "Jinhui Wang", "Na Gong"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934619", "OA papers": [{"PaperId": "https://openalex.org/W2493507645", "PaperTitle": "Data-Driven Low-Cost On-Chip Memory with Adaptive Power-Quality Trade-off for Mobile Video Streaming", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"North Dakota State University": 6.0}, "Authors": ["Dongliang Chen", "Jonathon Edstrom", "Xiaowei Chen", "Wei Jin", "Jin-Hui Wang", "Na Gong"]}]}, {"DBLP title": "An Energy-Aware Approach to Noise-Robust Moving Object Detection for Low-Power Wireless Image Sensor Platforms.", "DBLP authors": ["Jong Hwan Ko", "Saibal Mukhopadhyay"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934618", "OA papers": [{"PaperId": "https://openalex.org/W2496887605", "PaperTitle": "An Energy-Aware Approach to Noise-Robust Moving Object Detection for Low-Power Wireless Image Sensor Platforms", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Jong Min Ko", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Bit Serializing a Microprocessor for Ultra-low-power.", "DBLP authors": ["Matthew Tomei", "Henry Duwe", "Nam Sung Kim", "Rakesh Kumar"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934597", "OA papers": [{"PaperId": "https://openalex.org/W2494318014", "PaperTitle": "Bit Serializing a Microprocessor for Ultra-low-power", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois System": 4.0}, "Authors": ["Matthew Tomei", "Henry Duwe", "Nam Kim", "Rakesh Kumar"]}]}, {"DBLP title": "A Programmable Analog-to-Information Converter for Agile Biosensing.", "DBLP authors": ["Aosen Wang", "Zhanpeng Jin", "Wenyao Xu"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934596", "OA papers": [{"PaperId": "https://openalex.org/W2496066283", "PaperTitle": "A Programmable Analog-to-Information Converter for Agile Biosensing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University at Buffalo, State University of New York": 2.0, "Binghamton University": 1.0}, "Authors": ["Aosen Wang", "Zhanpeng Jin", "Wenyao Xu"]}]}, {"DBLP title": "DynSleep: Fine-grained Power Management for a Latency-Critical Data Center Application.", "DBLP authors": ["Chih-Hsun Chou", "Daniel Wong", "Laxmi N. Bhuyan"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934616", "OA papers": [{"PaperId": "https://openalex.org/W2488753447", "PaperTitle": "DynSleep", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Chih-Hsun Chou", "Daniel Fu Keung Wong", "Laxmi N. Bhuyan"]}]}, {"DBLP title": "HiCAP: Hierarchical FSM-based Dynamic Integrated CPU-GPU Frequency Capping Governor for Energy-Efficient Mobile Gaming.", "DBLP authors": ["Jurn-Gyu Park", "Nikil D. Dutt", "Hoyeonjiki Kim", "Sung-Soo Lim"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934588", "OA papers": [{"PaperId": "https://openalex.org/W2482017438", "PaperTitle": "HiCAP", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Irvine": 2.0, "Kookmin University": 2.0}, "Authors": ["Jurn-Gyu Park", "Nikil Dutt", "Hoyeonjiki Kim", "Sung-Soo Lim"]}]}, {"DBLP title": "Prediction-Guided Performance-Energy Trade-off with Continuous Run-Time Adaptation.", "DBLP authors": ["Taejoon Song", "Daniel Lo", "G. Edward Suh"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934598", "OA papers": [{"PaperId": "https://openalex.org/W2494332138", "PaperTitle": "Prediction-Guided Performance-Energy Trade-off with Continuous Run-Time Adaptation", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Cornell University": 2.0, "Microsoft (United States)": 1.0}, "Authors": ["Taejoon Song", "Daniel Lo", "G. Edward Suh"]}]}, {"DBLP title": "Therma: Thermal-aware Run-time Thread Migration for Nanophotonic Interconnects.", "DBLP authors": ["Majed Valad Beigi", "Gokhan Memik"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934592", "OA papers": [{"PaperId": "https://openalex.org/W2497360813", "PaperTitle": "Therma", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["Majed Valad Beigi", "Gokhan Memik"]}]}, {"DBLP title": "Normally-OFF STT-MRAM Cache with Zero-Byte Compression for Energy Efficient Last-Level Caches.", "DBLP authors": ["Fabian Oboril", "Fazal Hameed", "Rajendra Bishnoi", "Ali Ahari", "Helia Naeimi", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934629", "OA papers": [{"PaperId": "https://openalex.org/W2494774881", "PaperTitle": "Normally-OFF STT-MRAM Cache with Zero-Byte Compression for Energy Efficient Last-Level Caches", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 5.0, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Fabian Oboril", "Fazal Hameed", "Rajendra Bishnoi", "Ali Ahari", "Helia Naeimi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells.", "DBLP authors": ["Chang-Hung Yu", "Pin Su", "Ching-Te Chuang"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934630", "OA papers": [{"PaperId": "https://openalex.org/W2479248329", "PaperTitle": "Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits and 6T SRAM Cells", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Chang-Hung Yu", "Pin Su", "Ching-Te Chuang"]}]}, {"DBLP title": "T-DVS: Temperature-aware DVS based on Temperature Inversion Phenomenon.", "DBLP authors": ["Jinsoo Park", "Hojung Cha"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934631", "OA papers": [{"PaperId": "https://openalex.org/W2489707270", "PaperTitle": "T-DVS", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yonsei University": 2.0}, "Authors": ["Jin-Soo Park", "Hojung Cha"]}]}, {"DBLP title": "Enhancing DRAM Self-Refresh for Idle Power Reduction.", "DBLP authors": ["Byoungchan Oh", "Nilmini Abeyratne", "Jeongseob Ahn", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934632", "OA papers": [{"PaperId": "https://openalex.org/W2501173683", "PaperTitle": "Enhancing DRAM Self-Refresh for Idle Power Reduction", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Byoungchan Oh", "Nilmini Abeyratne", "Jeongseob Ahn", "Ronald G. Dreslinski", "Trevor Mudge"]}]}, {"DBLP title": "FVCAG: A framework for formal verification driven power modeling and verification.", "DBLP authors": ["Arun Joseph", "Spandana Rachamalla", "Rahul M. Rao", "Anand Haridass", "Pradeep Kumar Nalla"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934633", "OA papers": [{"PaperId": "https://openalex.org/W2496696154", "PaperTitle": "FVCAG", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Systems Group, Bangalore, India": 5.0}, "Authors": ["Arun A. Joseph", "Spandana Rachamalla", "Rahul Rao", "Anand Haridass", "Pradeep K. Nalla"]}]}, {"DBLP title": "STOCK: Stochastic Checkers for Low-overhead Approximate Error Detection.", "DBLP authors": ["Neel Gala", "Swagath Venkataramani", "Anand Raghunathan", "V. Kamakoti"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934634", "OA papers": [{"PaperId": "https://openalex.org/W2480795097", "PaperTitle": "STOCK", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "School of Electrical & Computer Engineering, Purdue University": 2.0}, "Authors": ["Neel Gala", "Swagath Venkataramani", "Anand Raghunathan", "V. Kamakotit"]}]}, {"DBLP title": "Maximizing Energy Efficiency in NTC by Variation-Aware Microprocessor Pipeline Optimization.", "DBLP authors": ["Anteneh Gebregiorgis", "Mohammad Saber Golanbari", "Saman Kiamehr", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934635", "OA papers": [{"PaperId": "https://openalex.org/W2490957679", "PaperTitle": "Maximizing Energy Efficiency in NTC by Variation-Aware Microprocessor Pipeline Optimization", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Anteneh Gebregiorgis", "Mohammad Saber Golanbari", "Saman Kiamehr", "Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A 386-\u03bcW, 15.2-bit Programmable-Gain Embedded Delta-Sigma ADC for Sensor Applications.", "DBLP authors": ["Jaehoon Jun", "Cyuyeol Rhee", "Suhwan Kim"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934636", "OA papers": [{"PaperId": "https://openalex.org/W2493330223", "PaperTitle": "A 386-\u03bcW, 15.2-bit Programmable-Gain Embedded Delta-Sigma ADC for Sensor Applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Jae-Hoon Jun", "Cyuyeol Rhee", "Suhwan Kim"]}]}, {"DBLP title": "Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency.", "DBLP authors": ["William J. Song", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934637", "OA papers": [{"PaperId": "https://openalex.org/W2506905538", "PaperTitle": "Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 1.0, "IBM Research - Thomas J. Watson Research Center": 3.0}, "Authors": ["William J. Song", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose"]}]}, {"DBLP title": "A Thermal-Aware Physical Space Allocation Strategy for 3D Flash Memory Storage Systems.", "DBLP authors": ["Yi Wang", "Mingxu Zhang", "Lisha Dong", "Xuan Yang"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934638", "OA papers": [{"PaperId": "https://openalex.org/W2493127070", "PaperTitle": "A Thermal-Aware Physical Space Allocation Strategy for 3D Flash Memory Storage Systems", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Shenzhen University": 2.0, "Software (Spain)": 2.0}, "Authors": ["Yi Wang", "Mingxu Zhang", "Lisha Dong", "Xuan Yang"]}]}, {"DBLP title": "OS-based Resource Accounting for Asynchronous Resource Use in Mobile Systems.", "DBLP authors": ["Farshad Ghanei", "Pranav Tipnis", "Kyle Marcus", "Karthik Dantu", "Steven Y. Ko", "Lukasz Ziarek"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934639", "OA papers": [{"PaperId": "https://openalex.org/W2485746204", "PaperTitle": "OS-based Resource Accounting for Asynchronous Resource Use in Mobile Systems", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University at Buffalo, State University of New York": 6.0}, "Authors": ["Farshad Ghanei", "Pranav Tipnis", "Kyle Marcus", "Karthik Dantu", "Steven Y. Ko", "Lukasz Ziarek"]}]}, {"DBLP title": "Dynamic Voltage Scaling Using Scene Change Detection for Video Playback on Mobile AMOLED Displays.", "DBLP authors": ["Byung-Hoon Lee", "Young-Jin Kim"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934640", "OA papers": [{"PaperId": "https://openalex.org/W2480828171", "PaperTitle": "Dynamic Voltage Scaling Using Scene Change Detection for Video Playback on Mobile AMOLED Displays", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ajou University": 2.0}, "Authors": ["Byung Mu Lee", "Young Ho Kim"]}]}, {"DBLP title": "Can We Guarantee Performance Requirements under Workload and Process Variations?", "DBLP authors": ["Dimitrios Stamoulis", "Diana Marculescu"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934641", "OA papers": [{"PaperId": "https://openalex.org/W2486475928", "PaperTitle": "Can We Guarantee Performance Requirements under Workload and Process Variations?", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Dimitrios Stamoulis", "Diana Marculescu"]}]}, {"DBLP title": "A Low Power Current-Mode Flash ADC with Spin Hall Effect based Multi-Threshold Comparator.", "DBLP authors": ["Zhezhi He", "Deliang Fan"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934642", "OA papers": [{"PaperId": "https://openalex.org/W2505622901", "PaperTitle": "A Low Power Current-Mode Flash ADC with Spin Hall Effect based Multi-Threshold Comparator", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Central Florida": 2.0}, "Authors": ["Zhezhi He", "Deliang Fan"]}]}, {"DBLP title": "How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs: Design Studies and CAD Solutions.", "DBLP authors": ["Sandeep Kumar Samal", "Deepak Nayak", "Motoi Ichihashi", "Srinivasa Banna", "Sung Kyu Lim"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934643", "OA papers": [{"PaperId": "https://openalex.org/W2487973819", "PaperTitle": "How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 2.0, "GlobalFoundries (United States)": 3.0}, "Authors": ["Sandeep Kumar Samal", "Deepak Ranjan Nayak", "Motoi lchihashi", "Srinivasa Banna", "Sung Kyu Lim"]}]}, {"DBLP title": "Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster.", "DBLP authors": ["Chen Zhang", "Di Wu", "Jiayu Sun", "Guangyu Sun", "Guojie Luo", "Jason Cong"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934644", "OA papers": [{"PaperId": "https://openalex.org/W2475840367", "PaperTitle": "Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster", "Year": 2016, "CitationCount": 137, "EstimatedCitation": 137, "Affiliations": {"Peking University": 2.0, "University of California, Los Angeles": 1.0, "Center for Energy-Efficient Computing and Applications, Peking University, Beijing, China and PKU/UCLA Joint Research Institute in Science and Engineering#TAB#": 2.0, "Center for Energy-Efficient Computing and Applications, Peking University, Beijing, China and Computer Science Department, University of California, Los Angeles, USA and PKU/UCLA Joint Research Institute in Science and Engineering": 1.0}, "Authors": ["Chen Zhang", "Di Wu", "Jiayu Sun", "Guangyu Sun", "Guojie Luo", "Jason Cong"]}]}, {"DBLP title": "Domain Wall Memory based Convolutional Neural Networks for Bit-width Extendability and Energy-Efficiency.", "DBLP authors": ["Jinil Chung", "Jongsun Park", "Swaroop Ghosh"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934602", "OA papers": [{"PaperId": "https://openalex.org/W2490216016", "PaperTitle": "Domain Wall Memory based Convolutional Neural Networks for Bit-width Extendability and Energy-Efficiency", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Korea University": 2.0, "University of South Florida": 1.0}, "Authors": ["Jinil Chung", "Jongsun Park", "Swaroop Ghosh"]}]}, {"DBLP title": "Design and implementation of nonvolatile power-gating SRAM using SOTB technology.", "DBLP authors": ["Yusuke Shuto", "Shuu'ichirou Yamamoto", "Satoshi Sugahara"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934628", "OA papers": [{"PaperId": "https://openalex.org/W2480382655", "PaperTitle": "Design and implementation of nonvolatile power-gating SRAM using SOTB technology", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tokyo Institute of Technology": 3.0}, "Authors": ["Yusuke Shuto", "Shuu'ichirou Yamamoto", "Satoshi Sugahara"]}]}, {"DBLP title": "An Efficient Parallel Scheduling Scheme on Multi-partition PCM Architecture.", "DBLP authors": ["Wen Zhou", "Dan Feng", "Yu Hua", "Jingning Liu", "Fangting Huang", "Yu Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934610", "OA papers": [{"PaperId": "https://openalex.org/W2485260130", "PaperTitle": "An Efficient Parallel Scheduling Scheme on Multi-partition PCM Architecture", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Wuhan National Laboratory for Optoelectronics": 3.0, "Huazhong University of Science and Technology": 3.0}, "Authors": ["Wen Zhou", "Dan Feng", "Yu Hua", "Jingning Liu", "Fangting Huang", "Yu Chen"]}]}, {"DBLP title": "In-place Repair for Resistive Memories Utilizing Complementary Resistive Switches.", "DBLP authors": ["Amirali Ghofrani", "Miguel Angel Lastras-Monta\u00f1o", "Yuyang Wang", "Kwang-Ting Cheng"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934590", "OA papers": [{"PaperId": "https://openalex.org/W2491616039", "PaperTitle": "In-place Repair for Resistive Memories Utilizing Complementary Resistive Switches", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Yuyang Wang", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Reducing Power Consumption of GPGPUs Through Instruction Reordering.", "DBLP authors": ["Homa Aghilinasab", "Mohammad Sadrosadati", "Mohammad Hossein Samavatian", "Hamid Sarbazi-Azad"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934606", "OA papers": [{"PaperId": "https://openalex.org/W2492295191", "PaperTitle": "Reducing Power Consumption of GPGPUs Through Instruction Reordering", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Sharif University of Technology": 3.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Homa Aghilinasab", "Mohammad Sadrosadati", "Mohammad Hossein Samavatian", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques.", "DBLP authors": ["Ivan Ratkovic", "Oscar Palomar", "Milan Stanic", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934587", "OA papers": [{"PaperId": "https://openalex.org/W2497255926", "PaperTitle": "A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Barcelona Supercomputing Center": 3.5, "Universitat Polit\u00e8cnica de Catalunya": 2.5}, "Authors": ["Igor Ratkovi\u0107", "Oscar Palomar", "Marija P. Stani\u0107", "Osman Unsal", "Adrian Cristal", "Mateo Valero"]}]}, {"DBLP title": "Power-Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems.", "DBLP authors": ["Ali Aalsaud", "Rishad A. Shafik", "Ashur Rafiev", "Fei Xia", "Sheng Yang", "Alex Yakovlev"], "year": 2016, "doi": "https://doi.org/10.1145/2934583.2934612", "OA papers": [{"PaperId": "https://openalex.org/W2492251521", "PaperTitle": "Power--Aware Performance Adaptation of Concurrent Applications in Heterogeneous Many-Core Systems", "Year": 2016, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Newcastle University": 5.0, "University of Southampton": 1.0}, "Authors": ["Ali Aalsaud", "Rishad Shafik", "Ashur Rafiev", "Fie Xia", "Sheng Yang", "Alex Yakovlev"]}]}]