#!/usr/bin/python
# -----------------------------------------------------------------------------
# Name:        VHDL instantiation script
# Purpose:  Using with VIM
#
# Author:      BooZe
#
# Created:     25.03.2013
# Copyright:   (c) BooZe 2013
# Licence:     BSD
# -----------------------------------------------------------------------------

import re
import sys


TB = "  " #type of tab to use

class port(object):
    def __init__(self, portName, portType):
        self.portName = portName
        self.portType = portType

    def getName(self):
        return self.portName

    def getType(self):
        return self.portType

    def setName(self, portName):
        self.portName = portName

    def setType(self, portType):
        self.portType = portType


class genericPort(port):
    def __init__(self, portName, portType, defaultValue):
        port.__init__(self, portName, portType)
        self.defaultValue = defaultValue

    def getDefault(self):
        return self.defaultValue

    def setDefault(self, defaultValue):
        self.defaultValue = defaultValue


class genericPortVHDL(genericPort):
    def __init__(self, portName, portType, defaultValue):
        genericPort.__init__(self, portName, portType, defaultValue)
        self.defaultValue = defaultValue

    def getStrAligned(self, nameMax):
        nameLen = len(self.getName())
        strDefault = self.getDefault()
        if strDefault != "":
            strDefault = " := "+strDefault
        return [self.getName()+" "*(nameMax-nameLen)+" : "+self.getType() +
                strDefault+";"]

    def getStrList(self):
        return [self.getName()+" : "+self.getType()+";"]


class inoutPort(port):
    def __init__(self, portName, portType, inoutType):
        port.__init__(self, portName, portType)
        self.inoutType = inoutType

    def getInout(self):
        return self.inoutType

    def setInout(self, inoutType):
        self.inoutType = inoutType


class inoutPortVHDL(inoutPort):
    def __init__(self, portName, portType, inoutType):
        inoutPort.__init__(self, portName, portType, inoutType)
        self.inoutType = inoutType

    def getStrAligned(self, nameMax, inoutMax):
        nameLen = len(self.getName())
        inoutLen = len(self.getInout())
        return [self.getName()+" "*(nameMax-nameLen)+" : "+self.getInout() +
                " "*(inoutMax-inoutLen)+' '+self.getType()+";"]

    def getStrList(self):
        return [self.getName()+" : "+self.getType()+";"]


class component(object):

    def __init__(self, name):
        self.name = name
        self.lib = "Default_lib"
        self.genericList = []
        self.inoutList = []
        self.portMaxLen = 0
        self.inoutMaxLen = 0

    def getName(self):
        return self.name

    def setName(self, name):
        self.name = name

    def getLib(self):
        return self.lib

    def setLib(self, lib):
        self.lib = lib

    def addGeneric(self, genericPort):
        strLen = len(genericPort.getName())
        if strLen > self.portMaxLen:
            self.portMaxLen = strLen
        self.genericList.append(genericPort)

    def addGenericStr(self, portName, portType, defaultValue):
        tmp = genericPort(portName, portType, defaultValue)
        strLen = len(portName)
        if strLen > self.portMaxLen:
            self.portMaxLen = strLen
        self.genericList.append(tmp)

    def setGeneric(self, genericList):
        for inout in genericList:
            strNameLen = len(genericList.getName())
            if strNameLen > self.portMaxLen:
                self.portMaxLen = strNameLen
        self.genericList = genericList

    def getGeneric(self):
        return self.genericList

    def addInoutStr(self, portName, portType, inoutType):
        strNameLen = len(portName)
        if strNameLen > self.portMaxLen:
            self.portMaxLen = strNameLen
        strInoutLen = len(inoutType)
        if strInoutLen > self.inoutMaxLen:
            self.inoutMaxLen = strInoutLen
        tmp = inoutPortVHDL(portName, portType, inoutType)
        self.inoutList.append(tmp)


class componentVHDL(component):

    def addGenericStr(self, portName, portType, defaultValue):
        tmp = genericPortVHDL(portName, portType, defaultValue)
        strLen = len(portName)
        if strLen > self.portMaxLen:
            self.portMaxLen = strLen
        self.genericList.append(tmp)

    def getStrGeneric(self):
        listOut = []
        if (self.genericList != []):
            listOut.append(TB+"generic (\n")
            for gen in self.getGeneric():
                for strAl in gen.getStrAligned(self.portMaxLen):
                    listOut.append(2*TB+strAl+"\n")
            listOut[-1] = listOut[-1][:-2]+"\n"
            listOut.append(TB+");\n")
        return listOut

    def getStrEntity(self):
        listOut = [TB+"port (\n"]
        for port in self.inoutList:
            for strAl in port.getStrAligned(self.portMaxLen, self.inoutMaxLen):
                listOut.append(2*TB+strAl+"\n")
        listOut[-1] = listOut[-1][:-2]+"\n"
        listOut.append(TB+");\n")
        return listOut

    def getStrUse(self):
        return [TB+"FOR ALL : "+self.getName()+" USE ENTITY "+self.getLib() +
                "."+self.getName()+";\n"]

    def getStrMap(self):
        td = 1 #tab depth
        strOut = [td*TB+"i_"+self.getName()+" : entity work."+self.getName()+"\n"]
        if self.genericList != []:
            strOut += [td*TB+"generic map (\n"]
            for gen in self.genericList:
                genNameLen = len(gen.getName())
                strOut += [(td+1)*TB+gen.getName() +
                           " "*(self.portMaxLen-genNameLen) +
                           " => ,\n"]
            strOut[-1] = strOut[-1][:-2]+"\n"
            strOut += [td*TB+") "]
        else:
          strOut += [td*TB]
        strOut += ["port map(\n"]
        for inout in self.inoutList:
            inoutNameLen = len(inout.getName())
            strOut += [(td+1)*TB+inout.getName() +
                       " "*(self.portMaxLen-inoutNameLen) +
                       " => ,\n"]
        strOut[-1] = strOut[-1][:-2]+"\n"
        strOut += [td*TB+");\n"]
        return strOut

    def getStrLib(self):
        return ["LIBRARY "+self.getLib()+";\n"]

    def getStrComponent(self):
        strOut = ["component "+self.getName()+"\n"]
        strOut += self.getStrGeneric()
        strOut += self.getStrEntity()
        strOut += ["end component;\n"]
        for ind in range(len(strOut)):
            strOut[ind] = TB+strOut[ind]
        return strOut

    def parseLib(self, fileName):
        import os
        separator = os.path.sep
        if separator == '\\':
            separator = r'\\'
        libRe = separator + r"[\w]+_lib" + separator
        libName = re.compile(libRe, re.I)
        resLib = libName.search(fileName)
        if resLib is not None:
            self.setLib(resLib.group()[1:-1])
        else:
            self.setLib("SomeLib")

    def parseGenerics(self, genericStr):
        openParPlace = genericStr.find("(")
        closeParPlace = genericStr.rfind(")")
        # Checking for empty generics list
        if (openParPlace == -1 or closeParPlace == -1):
            return
        genericContent = genericStr[openParPlace+1:closeParPlace]
        # Generic list creation
        genericList = genericContent.split(";")
        for gen in genericList:
            partLst = gen.split(":")
            # First - parameter name, second - type, last - default value
            if len(partLst) > 1:
                parName = partLst[0].strip(" ")
                parType = partLst[1].strip(" ")
                if len(partLst) == 3:
                    parDefVal = partLst[2]
                    # Removing = sign
                    parDefVal = parDefVal.strip("=")
                    parDefVal = parDefVal.strip(" ")
                else:
                    parDefVal = ""
                self.addGenericStr(parName, parType, parDefVal)

    def parsePorts(self, portString):
        openParPlace = portString.find("(")
        closeParPlace = portString.rfind(")")
        # Checking for empty port list
        if (openParPlace == -1 or closeParPlace == -1):
            return
        genericContent = portString[openParPlace+1:closeParPlace]
        # Generic list creation
        genericList = genericContent.split(";")
        for gen in genericList:
            partLst = gen.split(":")
            # First - port name, second - type with inout type
            if len(partLst) > 1:
                portName = partLst[0].strip()
                typeWords = partLst[1].split()
                portInout = typeWords[0]
                portType = " ".join(typeWords[1:])
                self.addInoutStr(portName, portType, portInout)

    def parseEntity(self, entityFile):
        entityStr = ""
        with open(entityFile, "r") as f:
            # Entity begining searching
            entNameRE = re.compile(r"(?<=entity)[ \t]+[\w]+[ \t]+(?=is)", re.I)
            entName = None
            line = None
            while (entName is None and line != ""):
                line = f.readline()
                entName = entNameRE.search(line)
            if entName is None:
                self.name = "someEnt"
            else:
                self.name = entName.group().strip()
            # Entity end searching
            entEndER = re.compile(r"\bend\b", re.I)
            entEnd = None
            while(entEnd is None and line != ""):
                line = f.readline()
                # Comment removing
                commentBeg = line.find("--")
                lineSearch = line[:commentBeg]
                entEnd = entEndER.search(lineSearch)
                if (entEnd is None):
                    # Adding to entity string
                    entityStr += lineSearch

        portRE = re.compile(r"\bport\b", re.I)
        entSplit = portRE.split(entityStr)
        # Parsing of generic and port list
        if (len(entSplit) == 2):
            self.parseGenerics(entSplit[0])
            self.parsePorts(entSplit[1])
        elif (len(entSplit) == 1):
            self.parsePorts(entSplit[0])

    def parseFile(self, fileName):
        # Getting library
        self.parseLib(fileName)
        # Getting entity content
        self.parseEntity(fileName)


class EntityInstantiator():
    def __init__(self):
        self.libRe = re.compile(r"(?<=library)[\w \t]+", re.I)
        self.compRe = re.compile(r"end[\t ]+component", re.I)
        self.useRe = re.compile(r"USE[ \t]+ENTITY", re.I)
        self.archRe = re.compile(r"begin", re.I)
        self.libExist = False
        self.libLine = -1
        self.archLine = -1
        self.compLine = -1
        self.useLine = -1

        self._currBuffer = []

    def parseSourceFile(self, sourceFileName):
        self.sourceInst = componentVHDL("")
        self.sourceInst.parseFile(sourceFileName)

    def parseTargetFile(self, destinationFileName):
        with open(destinationFileName, "r+") as buffFile:
            self._currBuffer = buffFile.readlines()

        for i in range(len(self._currBuffer)):
            line = self._currBuffer[i]
            resLib = self.libRe.search(line)
            if resLib is not None:
                self.libLine = i
                lib = resLib.group()
                lib = lib.strip()
                if lib.lower() == self.sourceInst.getLib().lower():
                    self.libExist = True
            resComp = self.compRe.search(line)
            if resComp is not None:
                self.compLine = i
            useComp = self.useRe.search(line)
            if useComp is not None:
                self.useLine = i
            resArch = self.archRe.match(line)
            if resArch is not None:
                self.archLine = i
                break

    def _mergeLibraryDeclaration(self, insert):
        if (self.libLine >= 0) and not(self.libExist):
            self._mergeBuff += self._currBuffer[:self.libLine+1]
            if insert:
              self._mergeBuff += self.sourceInst.getStrLib()
            self.strPtr = self.libLine+1

    def _mergeComponentDeclaration(self, insert):
        if self.compLine >= 0:
            self._mergeBuff += self._currBuffer[self.strPtr:self.compLine+1]
            if insert:
              self._mergeBuff += self.sourceInst.getStrComponent()
            self.strPtr = self.compLine+1
        elif self.archLine >= 0:
            self._mergeBuff += self._currBuffer[self.strPtr:self.archLine]
            if insert:
              self._mergeBuff += self.sourceInst.getStrComponent()
            self.strPtr = self.archLine

    def _mergeComponentMap(self, insert):
        if self.useLine >= 0:
            self._mergeBuff += self._currBuffer[self.strPtr:self.useLine+1]
            if insert:
              self._mergeBuff += self.sourceInst.getStrUse()
            self.strPtr = self.useLine+1
        elif self.archLine >= 0:
            self._mergeBuff += self._currBuffer[self.strPtr:self.archLine]
            if insert:
              self._mergeBuff += self.sourceInst.getStrUse()
            self.strPtr = self.archLine

    def _mergeBlockInstance(self, currLine):
        if currLine >= 0:
            self._mergeBuff += self._currBuffer[self.strPtr:currLine-1]
            self._mergeBuff += self.sourceInst.getStrMap()
            self.strPtr = currLine-1

    def _mergeTargetTail(self):
        self._mergeBuff += self._currBuffer[self.strPtr:]

    def mergeSourceTarget(self, currLine):
        self._mergeBuff = []
        self.strPtr = 0
        self._mergeLibraryDeclaration(False)
        self._mergeComponentDeclaration(False)
        self._mergeComponentMap(False)
        self._mergeBlockInstance(currLine)
        self._mergeTargetTail()

        strOut = ''.join(self._mergeBuff)

        return strOut

    def instantiate(self, entityFileName, bufferFileName, currLine):
        self.parseSourceFile(entityFileName)
        self.parseTargetFile(bufferFileName)

        strOut = self.mergeSourceTarget(currLine)

        with open(bufferFileName, "rb+") as fid:
            fid.write(bytearray(strOut.encode('UTF-8')))


def instantiateEntityVHDL(entityFileName, bufferFileName, currLine):
    instantiator = EntityInstantiator()
    instantiator.instantiate(entityFileName, bufferFileName, currLine)


def instantiateEntity(entityFileName, bufferFileName, currLine):
    if entityFileName[-4:] == '.vhd':
        instantiateEntityVHDL(entityFileName, bufferFileName, currLine)


def command_line_interface(cmd_args):
    strUsing = """Usage of script:
    python instVHDL.py input_file output_file str_num
    """

    if len(cmd_args) != 4:
        print(strUsing)
        sys.exit(2)
    instantiateEntity(cmd_args[1], cmd_args[2], int(cmd_args[3]))


if __name__ == "__main__":
    command_line_interface(sys.argv)
