Warning (10268): Verilog HDL information at shift_reg.v(14): always construct contains both blocking and non-blocking assignments File: C:/Users/axa9763/Desktop/current/lab11/part1/shift_reg.v Line: 14
