// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/29/2020 15:46:55"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ConsoleFPGA (
	done_instruction,
	clk_FPGA,
	clk_en,
	reset,
	out_hsync,
	out_vsync,
	B,
	G,
	R);
output 	done_instruction;
input 	clk_FPGA;
input 	clk_en;
input 	reset;
output 	out_hsync;
output 	out_vsync;
output 	[2:0] B;
output 	[2:0] G;
output 	[2:0] R;

// Design Ports Information
// done_instruction	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_hsync	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_vsync	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_FPGA	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_en	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ConsoleFPGA_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_FPGA~input_o ;
wire \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~feeder_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~q ;
wire \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst1|VGA_sync_inst|Add0~0_combout ;
wire \inst1|VGA_sync_inst|Add0~1 ;
wire \inst1|VGA_sync_inst|Add0~2_combout ;
wire \inst1|VGA_sync_inst|Add0~3 ;
wire \inst1|VGA_sync_inst|Add0~4_combout ;
wire \inst1|VGA_sync_inst|Add0~5 ;
wire \inst1|VGA_sync_inst|Add0~6_combout ;
wire \inst1|VGA_sync_inst|Add0~7 ;
wire \inst1|VGA_sync_inst|Add0~8_combout ;
wire \inst1|VGA_sync_inst|Add0~9 ;
wire \inst1|VGA_sync_inst|Add0~10_combout ;
wire \inst1|VGA_sync_inst|pixel_x~2_combout ;
wire \inst1|VGA_sync_inst|Add0~11 ;
wire \inst1|VGA_sync_inst|Add0~12_combout ;
wire \inst1|VGA_sync_inst|Add0~13 ;
wire \inst1|VGA_sync_inst|Add0~14_combout ;
wire \inst1|VGA_sync_inst|Add0~15 ;
wire \inst1|VGA_sync_inst|Add0~16_combout ;
wire \inst1|VGA_sync_inst|pixel_x~0_combout ;
wire \inst1|VGA_sync_inst|Equal5~0_combout ;
wire \inst1|VGA_sync_inst|Add0~17 ;
wire \inst1|VGA_sync_inst|Add0~18_combout ;
wire \inst1|VGA_sync_inst|pixel_x~1_combout ;
wire \inst1|VGA_sync_inst|Equal1~0_combout ;
wire \inst1|VGA_sync_inst|Equal5~1_combout ;
wire \inst1|VGA_sync_inst|always1~2_combout ;
wire \inst1|VGA_sync_inst|always1~0_combout ;
wire \inst1|VGA_sync_inst|Add1~13 ;
wire \inst1|VGA_sync_inst|Add1~14_combout ;
wire \inst1|VGA_sync_inst|pixel_y[7]~3_combout ;
wire \inst1|VGA_sync_inst|Add1~15 ;
wire \inst1|VGA_sync_inst|Add1~16_combout ;
wire \inst1|VGA_sync_inst|pixel_y[8]~2_combout ;
wire \inst1|VGA_sync_inst|Add1~17 ;
wire \inst1|VGA_sync_inst|Add1~18_combout ;
wire \inst1|VGA_sync_inst|pixel_y[9]~1_combout ;
wire \inst1|VGA_sync_inst|always1~1_combout ;
wire \inst1|VGA_sync_inst|pixel_y[9]~0_combout ;
wire \inst1|VGA_sync_inst|Add1~0_combout ;
wire \inst1|VGA_sync_inst|pixel_y[0]~9_combout ;
wire \inst1|VGA_sync_inst|Add1~1 ;
wire \inst1|VGA_sync_inst|Add1~2_combout ;
wire \inst1|VGA_sync_inst|pixel_y[1]~6_combout ;
wire \inst1|VGA_sync_inst|Add1~3 ;
wire \inst1|VGA_sync_inst|Add1~4_combout ;
wire \inst1|VGA_sync_inst|pixel_y[2]~10_combout ;
wire \inst1|VGA_sync_inst|Add1~5 ;
wire \inst1|VGA_sync_inst|Add1~6_combout ;
wire \inst1|VGA_sync_inst|pixel_y[3]~7_combout ;
wire \inst1|VGA_sync_inst|Add1~7 ;
wire \inst1|VGA_sync_inst|Add1~8_combout ;
wire \inst1|VGA_sync_inst|pixel_y[4]~8_combout ;
wire \inst1|VGA_sync_inst|Add1~9 ;
wire \inst1|VGA_sync_inst|Add1~10_combout ;
wire \inst1|VGA_sync_inst|pixel_y[5]~5_combout ;
wire \inst1|VGA_sync_inst|Add1~11 ;
wire \inst1|VGA_sync_inst|Add1~12_combout ;
wire \inst1|VGA_sync_inst|pixel_y[6]~4_combout ;
wire \inst1|VGA_sync_inst|LessThan1~0_combout ;
wire \inst1|VGA_sync_inst|video_enable~0_combout ;
wire \inst1|VGA_sync_inst|video_enable~1_combout ;
wire \inst1|full_print_module_inst|printModule_inst|out_printtingScreen~q ;
wire \inst1|full_print_module_inst|printtingScreen~feeder_combout ;
wire \inst1|full_print_module_inst|printtingScreen~q ;
wire \inst1|controlUnit_inst|Selector2~0_combout ;
wire \inst1|controlUnit_inst|state.HABILITAR_IMPRESSAO~q ;
wire \inst1|controlUnit_inst|Selector0~0_combout ;
wire \inst1|out_printtingScreen~q ;
wire \clk_en~input_o ;
wire \inst~combout ;
wire \inst~clkctrl_outclk ;
wire \inst1|controlUnit_inst|new_instruction~q ;
wire \inst1|decorderInstruction_inst|out_opcode[0]~feeder_combout ;
wire \inst1|controlUnit_inst|Selector0~1_combout ;
wire \inst1|controlUnit_inst|state.PRONTO~feeder_combout ;
wire \inst1|controlUnit_inst|state.PRONTO~q ;
wire \inst1|controlUnit_inst|Selector1~0_combout ;
wire \inst1|controlUnit_inst|Selector1~1_combout ;
wire \inst1|controlUnit_inst|register_wr~feeder_combout ;
wire \inst1|controlUnit_inst|register_wr~q ;
wire \inst1|full_register_file_inst|registerFile_inst|success~feeder_combout ;
wire \inst1|full_register_file_inst|registerFile_inst|success~q ;
wire \inst1|VGA_sync_inst|Equal1~1_combout ;
wire \inst1|VGA_sync_inst|Equal1~2_combout ;
wire \inst1|VGA_sync_inst|hsync~0_combout ;
wire \inst1|VGA_sync_inst|hsync~q ;
wire \inst1|VGA_sync_inst|always3~0_combout ;
wire \inst1|VGA_sync_inst|always3~1_combout ;
wire \inst1|VGA_sync_inst|vsync~0_combout ;
wire \inst1|VGA_sync_inst|vsync~q ;
wire \inst1|full_print_module_inst|printModule_inst|out_check_value[17]~feeder_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[0]~5_combout ;
wire \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ;
wire \inst1|full_print_module_inst|printModule_inst|Selector1~0_combout ;
wire \inst1|full_print_module_inst|printModule_inst|out_check_value[14]~feeder_combout ;
wire \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ;
wire \inst1|decorderInstruction_inst|out_data[11]~0_combout ;
wire \inst1|decorderInstruction_inst|out_data[11]~feeder_combout ;
wire \inst1|full_register_file_inst|registerFile_inst|reg5[11]~0_combout ;
wire \inst1|full_print_module_inst|printModule_inst|out_check_value[6]~feeder_combout ;
wire \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout ;
wire \inst1|full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ;
wire \inst1|full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ;
wire \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout ;
wire \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout ;
wire \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ;
wire \inst1|full_print_module_inst|printModule_inst|Selector1~1_combout ;
wire \inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ;
wire \inst1|full_print_module_inst|printModule_inst|Selector68~0_combout ;
wire \inst1|full_print_module_inst|printModule_inst|Selector68~1_combout ;
wire \inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[0]~6 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[1]~7_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[1]~8 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[2]~9_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[2]~10 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[3]~11_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[3]~12 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|counter[4]~13_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q ;
wire \inst1|full_print_module_inst|printModule_inst|Selector0~0_combout ;
wire \inst1|full_print_module_inst|printModule_inst|Selector0~1_combout ;
wire \inst1|full_print_module_inst|printModule_inst|state.RECEBE~q ;
wire \inst1|full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ;
wire \inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q ;
wire \inst1|full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ;
wire \inst1|full_print_module_inst|printModule_inst|state.AGUARDO~q ;
wire \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder_combout ;
wire \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ;
wire \inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ;
wire \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout ;
wire \inst1|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~1 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~3 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~5 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~7 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~9 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~11 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~13 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~15 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~14_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~12_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~8_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~6_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~4_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~1 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~3 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~5 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~7 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~9 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~11 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~13 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~1 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~3 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~5 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~7 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~9 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~11 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~13 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~15 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~1 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~3 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~5 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~7 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~9 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~11 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~13 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~15 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~17 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~18_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~16_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~12_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~12_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~10_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~8_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~8_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~6_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~4_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~4_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~2_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add4~0_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add3~0_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|Add2~0_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33 ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[13]~0_combout ;
wire \~GND~combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~42_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[0]~1_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~43_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[1]~2_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[2]~3_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[3]~4_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[4]~5_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[5]~6_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[6]~7_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[7]~8_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[8]~9_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[9]~10_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[10]~11_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[11]~12_combout ;
wire \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32_combout ;
wire \inst1|full_print_module_inst|multiplexador_inst|out[12]~13_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0_combout ;
wire \inst1|multiplexador_inst_color|out[8]~0_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ;
wire \inst1|multiplexador_inst_color|out[7]~1_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2_combout ;
wire \inst1|multiplexador_inst_color|out[6]~2_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \inst1|multiplexador_inst_color|out[5]~3_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ;
wire \inst1|multiplexador_inst_color|out[4]~4_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ;
wire \inst1|multiplexador_inst_color|out[3]~5_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6_combout ;
wire \inst1|multiplexador_inst_color|out[2]~6_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7_combout ;
wire \inst1|multiplexador_inst_color|out[1]~7_combout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \inst1|multiplexador_inst_color|out[0]~8_combout ;
wire [31:0] \inst1|decorderInstruction_inst|out_data ;
wire [31:0] \inst1|full_register_file_inst|registerFile_inst|reg5 ;
wire [13:0] \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address ;
wire [3:0] \inst1|decorderInstruction_inst|out_opcode ;
wire [4:0] \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \inst1|full_print_module_inst|calculoAddress_inst|counter ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [9:0] \inst1|VGA_sync_inst|pixel_x ;
wire [19:0] \inst1|full_print_module_inst|printModule_inst|out_check_value ;
wire [9:0] \inst1|VGA_sync_inst|pixel_y ;
wire [13:0] \inst1|full_print_module_inst|memory_address ;
wire [31:0] \inst1|full_print_module_inst|printModule_inst|out_sprite_datas ;
wire [8:0] \inst1|sprite_memory_inst|out_data ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [4:0] \inst1|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst1|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst1|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst1|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst1|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst1|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \done_instruction~output (
	.i(\inst1|full_register_file_inst|registerFile_inst|success~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done_instruction),
	.obar());
// synopsys translate_off
defparam \done_instruction~output .bus_hold = "false";
defparam \done_instruction~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \out_hsync~output (
	.i(\inst1|VGA_sync_inst|hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_hsync),
	.obar());
// synopsys translate_off
defparam \out_hsync~output .bus_hold = "false";
defparam \out_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \out_vsync~output (
	.i(\inst1|VGA_sync_inst|vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_vsync),
	.obar());
// synopsys translate_off
defparam \out_vsync~output .bus_hold = "false";
defparam \out_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \B[2]~output (
	.i(\inst1|multiplexador_inst_color|out[8]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \B[1]~output (
	.i(\inst1|multiplexador_inst_color|out[7]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \B[0]~output (
	.i(\inst1|multiplexador_inst_color|out[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \G[2]~output (
	.i(\inst1|multiplexador_inst_color|out[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \G[1]~output (
	.i(\inst1|multiplexador_inst_color|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \G[0]~output (
	.i(\inst1|multiplexador_inst_color|out[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \R[2]~output (
	.i(\inst1|multiplexador_inst_color|out[2]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \R[1]~output (
	.i(\inst1|multiplexador_inst_color|out[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \R[0]~output (
	.i(\inst1|multiplexador_inst_color|out[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk_FPGA~input (
	.i(clk_FPGA),
	.ibar(gnd),
	.o(\clk_FPGA~input_o ));
// synopsys translate_off
defparam \clk_FPGA~input .bus_hold = "false";
defparam \clk_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_FPGA~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneive_lcell_comb \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~feeder (
// Equation(s):
// \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~feeder_combout  = \inst1|controlUnit_inst|Selector1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|controlUnit_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~feeder .lut_mask = 16'hFF00;
defparam \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X40_Y20_N19
dffeas \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO .is_wysiwyg = "true";
defparam \inst1|controlUnit_inst|state.ESCREVER_NO_BANCO .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~0 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~0_combout  = \inst1|VGA_sync_inst|pixel_x [0] $ (VCC)
// \inst1|VGA_sync_inst|Add0~1  = CARRY(\inst1|VGA_sync_inst|pixel_x [0])

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|Add0~0_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~1 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \inst1|VGA_sync_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N9
dffeas \inst1|VGA_sync_inst|pixel_x[0] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[0] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~2 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~2_combout  = (\inst1|VGA_sync_inst|pixel_x [1] & (!\inst1|VGA_sync_inst|Add0~1 )) # (!\inst1|VGA_sync_inst|pixel_x [1] & ((\inst1|VGA_sync_inst|Add0~1 ) # (GND)))
// \inst1|VGA_sync_inst|Add0~3  = CARRY((!\inst1|VGA_sync_inst|Add0~1 ) # (!\inst1|VGA_sync_inst|pixel_x [1]))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add0~1 ),
	.combout(\inst1|VGA_sync_inst|Add0~2_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~3 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst1|VGA_sync_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \inst1|VGA_sync_inst|pixel_x[1] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[1] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~4 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~4_combout  = (\inst1|VGA_sync_inst|pixel_x [2] & (\inst1|VGA_sync_inst|Add0~3  $ (GND))) # (!\inst1|VGA_sync_inst|pixel_x [2] & (!\inst1|VGA_sync_inst|Add0~3  & VCC))
// \inst1|VGA_sync_inst|Add0~5  = CARRY((\inst1|VGA_sync_inst|pixel_x [2] & !\inst1|VGA_sync_inst|Add0~3 ))

	.dataa(\inst1|VGA_sync_inst|pixel_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add0~3 ),
	.combout(\inst1|VGA_sync_inst|Add0~4_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~5 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \inst1|VGA_sync_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N13
dffeas \inst1|VGA_sync_inst|pixel_x[2] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[2] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~6 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~6_combout  = (\inst1|VGA_sync_inst|pixel_x [3] & (!\inst1|VGA_sync_inst|Add0~5 )) # (!\inst1|VGA_sync_inst|pixel_x [3] & ((\inst1|VGA_sync_inst|Add0~5 ) # (GND)))
// \inst1|VGA_sync_inst|Add0~7  = CARRY((!\inst1|VGA_sync_inst|Add0~5 ) # (!\inst1|VGA_sync_inst|pixel_x [3]))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add0~5 ),
	.combout(\inst1|VGA_sync_inst|Add0~6_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~7 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst1|VGA_sync_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N15
dffeas \inst1|VGA_sync_inst|pixel_x[3] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[3] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~8 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~8_combout  = (\inst1|VGA_sync_inst|pixel_x [4] & (\inst1|VGA_sync_inst|Add0~7  $ (GND))) # (!\inst1|VGA_sync_inst|pixel_x [4] & (!\inst1|VGA_sync_inst|Add0~7  & VCC))
// \inst1|VGA_sync_inst|Add0~9  = CARRY((\inst1|VGA_sync_inst|pixel_x [4] & !\inst1|VGA_sync_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add0~7 ),
	.combout(\inst1|VGA_sync_inst|Add0~8_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~9 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \inst1|VGA_sync_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N17
dffeas \inst1|VGA_sync_inst|pixel_x[4] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[4] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~10 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~10_combout  = (\inst1|VGA_sync_inst|pixel_x [5] & (!\inst1|VGA_sync_inst|Add0~9 )) # (!\inst1|VGA_sync_inst|pixel_x [5] & ((\inst1|VGA_sync_inst|Add0~9 ) # (GND)))
// \inst1|VGA_sync_inst|Add0~11  = CARRY((!\inst1|VGA_sync_inst|Add0~9 ) # (!\inst1|VGA_sync_inst|pixel_x [5]))

	.dataa(\inst1|VGA_sync_inst|pixel_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add0~9 ),
	.combout(\inst1|VGA_sync_inst|Add0~10_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~11 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst1|VGA_sync_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_x~2 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_x~2_combout  = (\inst1|VGA_sync_inst|Add0~10_combout  & !\inst1|VGA_sync_inst|Equal5~1_combout )

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|Add0~10_combout ),
	.datac(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_x~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x~2 .lut_mask = 16'h0C0C;
defparam \inst1|VGA_sync_inst|pixel_x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N3
dffeas \inst1|VGA_sync_inst|pixel_x[5] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_x~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[5] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~12 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~12_combout  = (\inst1|VGA_sync_inst|pixel_x [6] & (\inst1|VGA_sync_inst|Add0~11  $ (GND))) # (!\inst1|VGA_sync_inst|pixel_x [6] & (!\inst1|VGA_sync_inst|Add0~11  & VCC))
// \inst1|VGA_sync_inst|Add0~13  = CARRY((\inst1|VGA_sync_inst|pixel_x [6] & !\inst1|VGA_sync_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add0~11 ),
	.combout(\inst1|VGA_sync_inst|Add0~12_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~13 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \inst1|VGA_sync_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N21
dffeas \inst1|VGA_sync_inst|pixel_x[6] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[6] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~14 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~14_combout  = (\inst1|VGA_sync_inst|pixel_x [7] & (!\inst1|VGA_sync_inst|Add0~13 )) # (!\inst1|VGA_sync_inst|pixel_x [7] & ((\inst1|VGA_sync_inst|Add0~13 ) # (GND)))
// \inst1|VGA_sync_inst|Add0~15  = CARRY((!\inst1|VGA_sync_inst|Add0~13 ) # (!\inst1|VGA_sync_inst|pixel_x [7]))

	.dataa(\inst1|VGA_sync_inst|pixel_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add0~13 ),
	.combout(\inst1|VGA_sync_inst|Add0~14_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~15 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst1|VGA_sync_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y23_N23
dffeas \inst1|VGA_sync_inst|pixel_x[7] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[7] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~16 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~16_combout  = (\inst1|VGA_sync_inst|pixel_x [8] & (\inst1|VGA_sync_inst|Add0~15  $ (GND))) # (!\inst1|VGA_sync_inst|pixel_x [8] & (!\inst1|VGA_sync_inst|Add0~15  & VCC))
// \inst1|VGA_sync_inst|Add0~17  = CARRY((\inst1|VGA_sync_inst|pixel_x [8] & !\inst1|VGA_sync_inst|Add0~15 ))

	.dataa(\inst1|VGA_sync_inst|pixel_x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add0~15 ),
	.combout(\inst1|VGA_sync_inst|Add0~16_combout ),
	.cout(\inst1|VGA_sync_inst|Add0~17 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \inst1|VGA_sync_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_x~0 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_x~0_combout  = (\inst1|VGA_sync_inst|Add0~16_combout  & !\inst1|VGA_sync_inst|Equal5~1_combout )

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|Add0~16_combout ),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_x~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x~0 .lut_mask = 16'h00CC;
defparam \inst1|VGA_sync_inst|pixel_x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N15
dffeas \inst1|VGA_sync_inst|pixel_x[8] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_x~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[8] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cycloneive_lcell_comb \inst1|VGA_sync_inst|Equal5~0 (
// Equation(s):
// \inst1|VGA_sync_inst|Equal5~0_combout  = (!\inst1|VGA_sync_inst|pixel_x [5] & (!\inst1|VGA_sync_inst|pixel_x [6] & (!\inst1|VGA_sync_inst|pixel_x [7] & \inst1|VGA_sync_inst|pixel_x [8])))

	.dataa(\inst1|VGA_sync_inst|pixel_x [5]),
	.datab(\inst1|VGA_sync_inst|pixel_x [6]),
	.datac(\inst1|VGA_sync_inst|pixel_x [7]),
	.datad(\inst1|VGA_sync_inst|pixel_x [8]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Equal5~0 .lut_mask = 16'h0100;
defparam \inst1|VGA_sync_inst|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add0~18 (
// Equation(s):
// \inst1|VGA_sync_inst|Add0~18_combout  = \inst1|VGA_sync_inst|Add0~17  $ (\inst1|VGA_sync_inst|pixel_x [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|pixel_x [9]),
	.cin(\inst1|VGA_sync_inst|Add0~17 ),
	.combout(\inst1|VGA_sync_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add0~18 .lut_mask = 16'h0FF0;
defparam \inst1|VGA_sync_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_x~1 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_x~1_combout  = (\inst1|VGA_sync_inst|Add0~18_combout  & !\inst1|VGA_sync_inst|Equal5~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|VGA_sync_inst|Add0~18_combout ),
	.datad(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_x~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x~1 .lut_mask = 16'h00F0;
defparam \inst1|VGA_sync_inst|pixel_x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \inst1|VGA_sync_inst|pixel_x[9] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_x~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_x[9] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneive_lcell_comb \inst1|VGA_sync_inst|Equal1~0 (
// Equation(s):
// \inst1|VGA_sync_inst|Equal1~0_combout  = (\inst1|VGA_sync_inst|pixel_x [2] & (\inst1|VGA_sync_inst|pixel_x [1] & (\inst1|VGA_sync_inst|pixel_x [3] & \inst1|VGA_sync_inst|pixel_x [9])))

	.dataa(\inst1|VGA_sync_inst|pixel_x [2]),
	.datab(\inst1|VGA_sync_inst|pixel_x [1]),
	.datac(\inst1|VGA_sync_inst|pixel_x [3]),
	.datad(\inst1|VGA_sync_inst|pixel_x [9]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Equal1~0 .lut_mask = 16'h8000;
defparam \inst1|VGA_sync_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneive_lcell_comb \inst1|VGA_sync_inst|Equal5~1 (
// Equation(s):
// \inst1|VGA_sync_inst|Equal5~1_combout  = (\inst1|VGA_sync_inst|Equal5~0_combout  & (\inst1|VGA_sync_inst|Equal1~0_combout  & (\inst1|VGA_sync_inst|pixel_x [0] & \inst1|VGA_sync_inst|pixel_x [4])))

	.dataa(\inst1|VGA_sync_inst|Equal5~0_combout ),
	.datab(\inst1|VGA_sync_inst|Equal1~0_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_x [0]),
	.datad(\inst1|VGA_sync_inst|pixel_x [4]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Equal5~1 .lut_mask = 16'h8000;
defparam \inst1|VGA_sync_inst|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneive_lcell_comb \inst1|VGA_sync_inst|always1~2 (
// Equation(s):
// \inst1|VGA_sync_inst|always1~2_combout  = (\inst1|VGA_sync_inst|pixel_y [0] & !\inst1|VGA_sync_inst|pixel_y [5])

	.dataa(\inst1|VGA_sync_inst|pixel_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|pixel_y [5]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|always1~2 .lut_mask = 16'h00AA;
defparam \inst1|VGA_sync_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \inst1|VGA_sync_inst|always1~0 (
// Equation(s):
// \inst1|VGA_sync_inst|always1~0_combout  = (!\inst1|VGA_sync_inst|pixel_y [2] & (\inst1|VGA_sync_inst|pixel_y [1] & (!\inst1|VGA_sync_inst|pixel_y [4] & \inst1|VGA_sync_inst|pixel_y [3])))

	.dataa(\inst1|VGA_sync_inst|pixel_y [2]),
	.datab(\inst1|VGA_sync_inst|pixel_y [1]),
	.datac(\inst1|VGA_sync_inst|pixel_y [4]),
	.datad(\inst1|VGA_sync_inst|pixel_y [3]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|always1~0 .lut_mask = 16'h0400;
defparam \inst1|VGA_sync_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~12 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~12_combout  = (\inst1|VGA_sync_inst|pixel_y [6] & (\inst1|VGA_sync_inst|Add1~11  $ (GND))) # (!\inst1|VGA_sync_inst|pixel_y [6] & (!\inst1|VGA_sync_inst|Add1~11  & VCC))
// \inst1|VGA_sync_inst|Add1~13  = CARRY((\inst1|VGA_sync_inst|pixel_y [6] & !\inst1|VGA_sync_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add1~11 ),
	.combout(\inst1|VGA_sync_inst|Add1~12_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~13 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \inst1|VGA_sync_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~14 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~14_combout  = (\inst1|VGA_sync_inst|pixel_y [7] & (!\inst1|VGA_sync_inst|Add1~13 )) # (!\inst1|VGA_sync_inst|pixel_y [7] & ((\inst1|VGA_sync_inst|Add1~13 ) # (GND)))
// \inst1|VGA_sync_inst|Add1~15  = CARRY((!\inst1|VGA_sync_inst|Add1~13 ) # (!\inst1|VGA_sync_inst|pixel_y [7]))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add1~13 ),
	.combout(\inst1|VGA_sync_inst|Add1~14_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~15 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst1|VGA_sync_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[7]~3 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[7]~3_combout  = (\inst1|VGA_sync_inst|pixel_y[9]~0_combout  & (((\inst1|VGA_sync_inst|pixel_y [7] & !\inst1|VGA_sync_inst|Equal5~1_combout )))) # (!\inst1|VGA_sync_inst|pixel_y[9]~0_combout  & 
// ((\inst1|VGA_sync_inst|Add1~14_combout ) # ((\inst1|VGA_sync_inst|pixel_y [7] & !\inst1|VGA_sync_inst|Equal5~1_combout ))))

	.dataa(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.datab(\inst1|VGA_sync_inst|Add1~14_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [7]),
	.datad(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[7]~3 .lut_mask = 16'h44F4;
defparam \inst1|VGA_sync_inst|pixel_y[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N9
dffeas \inst1|VGA_sync_inst|pixel_y[7] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[7]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[7] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~16 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~16_combout  = (\inst1|VGA_sync_inst|pixel_y [8] & (\inst1|VGA_sync_inst|Add1~15  $ (GND))) # (!\inst1|VGA_sync_inst|pixel_y [8] & (!\inst1|VGA_sync_inst|Add1~15  & VCC))
// \inst1|VGA_sync_inst|Add1~17  = CARRY((\inst1|VGA_sync_inst|pixel_y [8] & !\inst1|VGA_sync_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add1~15 ),
	.combout(\inst1|VGA_sync_inst|Add1~16_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~17 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \inst1|VGA_sync_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[8]~2 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[8]~2_combout  = (\inst1|VGA_sync_inst|pixel_y[9]~0_combout  & (((\inst1|VGA_sync_inst|pixel_y [8] & !\inst1|VGA_sync_inst|Equal5~1_combout )))) # (!\inst1|VGA_sync_inst|pixel_y[9]~0_combout  & 
// ((\inst1|VGA_sync_inst|Add1~16_combout ) # ((\inst1|VGA_sync_inst|pixel_y [8] & !\inst1|VGA_sync_inst|Equal5~1_combout ))))

	.dataa(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.datab(\inst1|VGA_sync_inst|Add1~16_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [8]),
	.datad(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[8]~2 .lut_mask = 16'h44F4;
defparam \inst1|VGA_sync_inst|pixel_y[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N19
dffeas \inst1|VGA_sync_inst|pixel_y[8] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[8]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[8] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~18 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~18_combout  = \inst1|VGA_sync_inst|Add1~17  $ (\inst1|VGA_sync_inst|pixel_y [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|pixel_y [9]),
	.cin(\inst1|VGA_sync_inst|Add1~17 ),
	.combout(\inst1|VGA_sync_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \inst1|VGA_sync_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[9]~1 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[9]~1_combout  = (\inst1|VGA_sync_inst|pixel_y[9]~0_combout  & (((\inst1|VGA_sync_inst|pixel_y [9] & !\inst1|VGA_sync_inst|Equal5~1_combout )))) # (!\inst1|VGA_sync_inst|pixel_y[9]~0_combout  & 
// ((\inst1|VGA_sync_inst|Add1~18_combout ) # ((\inst1|VGA_sync_inst|pixel_y [9] & !\inst1|VGA_sync_inst|Equal5~1_combout ))))

	.dataa(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.datab(\inst1|VGA_sync_inst|Add1~18_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [9]),
	.datad(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[9]~1 .lut_mask = 16'h44F4;
defparam \inst1|VGA_sync_inst|pixel_y[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N27
dffeas \inst1|VGA_sync_inst|pixel_y[9] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[9]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[9] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N2
cycloneive_lcell_comb \inst1|VGA_sync_inst|always1~1 (
// Equation(s):
// \inst1|VGA_sync_inst|always1~1_combout  = (!\inst1|VGA_sync_inst|pixel_y [6] & (!\inst1|VGA_sync_inst|pixel_y [7] & (\inst1|VGA_sync_inst|pixel_y [9] & !\inst1|VGA_sync_inst|pixel_y [8])))

	.dataa(\inst1|VGA_sync_inst|pixel_y [6]),
	.datab(\inst1|VGA_sync_inst|pixel_y [7]),
	.datac(\inst1|VGA_sync_inst|pixel_y [9]),
	.datad(\inst1|VGA_sync_inst|pixel_y [8]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|always1~1 .lut_mask = 16'h0010;
defparam \inst1|VGA_sync_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[9]~0 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[9]~0_combout  = ((\inst1|VGA_sync_inst|always1~2_combout  & (\inst1|VGA_sync_inst|always1~0_combout  & \inst1|VGA_sync_inst|always1~1_combout ))) # (!\inst1|VGA_sync_inst|Equal5~1_combout )

	.dataa(\inst1|VGA_sync_inst|always1~2_combout ),
	.datab(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datac(\inst1|VGA_sync_inst|always1~0_combout ),
	.datad(\inst1|VGA_sync_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[9]~0 .lut_mask = 16'hB333;
defparam \inst1|VGA_sync_inst|pixel_y[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~0 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~0_combout  = \inst1|VGA_sync_inst|pixel_y [0] $ (VCC)
// \inst1|VGA_sync_inst|Add1~1  = CARRY(\inst1|VGA_sync_inst|pixel_y [0])

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|Add1~0_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~1 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~0 .lut_mask = 16'h33CC;
defparam \inst1|VGA_sync_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[0]~9 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[0]~9_combout  = (\inst1|VGA_sync_inst|pixel_y[9]~0_combout  & (((\inst1|VGA_sync_inst|pixel_y [0] & !\inst1|VGA_sync_inst|Equal5~1_combout )))) # (!\inst1|VGA_sync_inst|pixel_y[9]~0_combout  & 
// ((\inst1|VGA_sync_inst|Add1~0_combout ) # ((\inst1|VGA_sync_inst|pixel_y [0] & !\inst1|VGA_sync_inst|Equal5~1_combout ))))

	.dataa(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.datab(\inst1|VGA_sync_inst|Add1~0_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [0]),
	.datad(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[0]~9 .lut_mask = 16'h44F4;
defparam \inst1|VGA_sync_inst|pixel_y[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N11
dffeas \inst1|VGA_sync_inst|pixel_y[0] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[0]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[0] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~2 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~2_combout  = (\inst1|VGA_sync_inst|pixel_y [1] & (!\inst1|VGA_sync_inst|Add1~1 )) # (!\inst1|VGA_sync_inst|pixel_y [1] & ((\inst1|VGA_sync_inst|Add1~1 ) # (GND)))
// \inst1|VGA_sync_inst|Add1~3  = CARRY((!\inst1|VGA_sync_inst|Add1~1 ) # (!\inst1|VGA_sync_inst|pixel_y [1]))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add1~1 ),
	.combout(\inst1|VGA_sync_inst|Add1~2_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~3 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst1|VGA_sync_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[1]~6 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[1]~6_combout  = (\inst1|VGA_sync_inst|Equal5~1_combout  & (\inst1|VGA_sync_inst|Add1~2_combout  & ((!\inst1|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst1|VGA_sync_inst|Equal5~1_combout  & ((\inst1|VGA_sync_inst|pixel_y 
// [1]) # ((\inst1|VGA_sync_inst|Add1~2_combout  & !\inst1|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst1|VGA_sync_inst|Add1~2_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [1]),
	.datad(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[1]~6 .lut_mask = 16'h50DC;
defparam \inst1|VGA_sync_inst|pixel_y[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N3
dffeas \inst1|VGA_sync_inst|pixel_y[1] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[1]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[1] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~4 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~4_combout  = (\inst1|VGA_sync_inst|pixel_y [2] & (\inst1|VGA_sync_inst|Add1~3  $ (GND))) # (!\inst1|VGA_sync_inst|pixel_y [2] & (!\inst1|VGA_sync_inst|Add1~3  & VCC))
// \inst1|VGA_sync_inst|Add1~5  = CARRY((\inst1|VGA_sync_inst|pixel_y [2] & !\inst1|VGA_sync_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add1~3 ),
	.combout(\inst1|VGA_sync_inst|Add1~4_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~5 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \inst1|VGA_sync_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[2]~10 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[2]~10_combout  = (\inst1|VGA_sync_inst|Equal5~1_combout  & (\inst1|VGA_sync_inst|Add1~4_combout  & ((!\inst1|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst1|VGA_sync_inst|Equal5~1_combout  & ((\inst1|VGA_sync_inst|pixel_y 
// [2]) # ((\inst1|VGA_sync_inst|Add1~4_combout  & !\inst1|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst1|VGA_sync_inst|Add1~4_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [2]),
	.datad(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[2]~10 .lut_mask = 16'h50DC;
defparam \inst1|VGA_sync_inst|pixel_y[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \inst1|VGA_sync_inst|pixel_y[2] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[2]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[2] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~6 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~6_combout  = (\inst1|VGA_sync_inst|pixel_y [3] & (!\inst1|VGA_sync_inst|Add1~5 )) # (!\inst1|VGA_sync_inst|pixel_y [3] & ((\inst1|VGA_sync_inst|Add1~5 ) # (GND)))
// \inst1|VGA_sync_inst|Add1~7  = CARRY((!\inst1|VGA_sync_inst|Add1~5 ) # (!\inst1|VGA_sync_inst|pixel_y [3]))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add1~5 ),
	.combout(\inst1|VGA_sync_inst|Add1~6_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~7 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst1|VGA_sync_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[3]~7 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[3]~7_combout  = (\inst1|VGA_sync_inst|Add1~6_combout  & (((!\inst1|VGA_sync_inst|Equal5~1_combout  & \inst1|VGA_sync_inst|pixel_y [3])) # (!\inst1|VGA_sync_inst|pixel_y[9]~0_combout ))) # (!\inst1|VGA_sync_inst|Add1~6_combout  
// & (!\inst1|VGA_sync_inst|Equal5~1_combout  & (\inst1|VGA_sync_inst|pixel_y [3])))

	.dataa(\inst1|VGA_sync_inst|Add1~6_combout ),
	.datab(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [3]),
	.datad(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[3]~7 .lut_mask = 16'h30BA;
defparam \inst1|VGA_sync_inst|pixel_y[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N25
dffeas \inst1|VGA_sync_inst|pixel_y[3] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[3]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[3] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~8 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~8_combout  = (\inst1|VGA_sync_inst|pixel_y [4] & (\inst1|VGA_sync_inst|Add1~7  $ (GND))) # (!\inst1|VGA_sync_inst|pixel_y [4] & (!\inst1|VGA_sync_inst|Add1~7  & VCC))
// \inst1|VGA_sync_inst|Add1~9  = CARRY((\inst1|VGA_sync_inst|pixel_y [4] & !\inst1|VGA_sync_inst|Add1~7 ))

	.dataa(\inst1|VGA_sync_inst|pixel_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add1~7 ),
	.combout(\inst1|VGA_sync_inst|Add1~8_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~9 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \inst1|VGA_sync_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[4]~8 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[4]~8_combout  = (\inst1|VGA_sync_inst|Equal5~1_combout  & (\inst1|VGA_sync_inst|Add1~8_combout  & ((!\inst1|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst1|VGA_sync_inst|Equal5~1_combout  & ((\inst1|VGA_sync_inst|pixel_y 
// [4]) # ((\inst1|VGA_sync_inst|Add1~8_combout  & !\inst1|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst1|VGA_sync_inst|Add1~8_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [4]),
	.datad(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[4]~8 .lut_mask = 16'h50DC;
defparam \inst1|VGA_sync_inst|pixel_y[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \inst1|VGA_sync_inst|pixel_y[4] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[4]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[4] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \inst1|VGA_sync_inst|Add1~10 (
// Equation(s):
// \inst1|VGA_sync_inst|Add1~10_combout  = (\inst1|VGA_sync_inst|pixel_y [5] & (!\inst1|VGA_sync_inst|Add1~9 )) # (!\inst1|VGA_sync_inst|pixel_y [5] & ((\inst1|VGA_sync_inst|Add1~9 ) # (GND)))
// \inst1|VGA_sync_inst|Add1~11  = CARRY((!\inst1|VGA_sync_inst|Add1~9 ) # (!\inst1|VGA_sync_inst|pixel_y [5]))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|VGA_sync_inst|Add1~9 ),
	.combout(\inst1|VGA_sync_inst|Add1~10_combout ),
	.cout(\inst1|VGA_sync_inst|Add1~11 ));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \inst1|VGA_sync_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[5]~5 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[5]~5_combout  = (\inst1|VGA_sync_inst|Add1~10_combout  & (((!\inst1|VGA_sync_inst|Equal5~1_combout  & \inst1|VGA_sync_inst|pixel_y [5])) # (!\inst1|VGA_sync_inst|pixel_y[9]~0_combout ))) # 
// (!\inst1|VGA_sync_inst|Add1~10_combout  & (!\inst1|VGA_sync_inst|Equal5~1_combout  & (\inst1|VGA_sync_inst|pixel_y [5])))

	.dataa(\inst1|VGA_sync_inst|Add1~10_combout ),
	.datab(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [5]),
	.datad(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[5]~5 .lut_mask = 16'h30BA;
defparam \inst1|VGA_sync_inst|pixel_y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N17
dffeas \inst1|VGA_sync_inst|pixel_y[5] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[5]~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[5] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneive_lcell_comb \inst1|VGA_sync_inst|pixel_y[6]~4 (
// Equation(s):
// \inst1|VGA_sync_inst|pixel_y[6]~4_combout  = (\inst1|VGA_sync_inst|Add1~12_combout  & (((!\inst1|VGA_sync_inst|Equal5~1_combout  & \inst1|VGA_sync_inst|pixel_y [6])) # (!\inst1|VGA_sync_inst|pixel_y[9]~0_combout ))) # 
// (!\inst1|VGA_sync_inst|Add1~12_combout  & (!\inst1|VGA_sync_inst|Equal5~1_combout  & (\inst1|VGA_sync_inst|pixel_y [6])))

	.dataa(\inst1|VGA_sync_inst|Add1~12_combout ),
	.datab(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_y [6]),
	.datad(\inst1|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|pixel_y[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[6]~4 .lut_mask = 16'h30BA;
defparam \inst1|VGA_sync_inst|pixel_y[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N23
dffeas \inst1|VGA_sync_inst|pixel_y[6] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|pixel_y[6]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|pixel_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|pixel_y[6] .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|pixel_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cycloneive_lcell_comb \inst1|VGA_sync_inst|LessThan1~0 (
// Equation(s):
// \inst1|VGA_sync_inst|LessThan1~0_combout  = (\inst1|VGA_sync_inst|pixel_y [6] & (\inst1|VGA_sync_inst|pixel_y [8] & (\inst1|VGA_sync_inst|pixel_y [7] & \inst1|VGA_sync_inst|pixel_y [5])))

	.dataa(\inst1|VGA_sync_inst|pixel_y [6]),
	.datab(\inst1|VGA_sync_inst|pixel_y [8]),
	.datac(\inst1|VGA_sync_inst|pixel_y [7]),
	.datad(\inst1|VGA_sync_inst|pixel_y [5]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|LessThan1~0 .lut_mask = 16'h8000;
defparam \inst1|VGA_sync_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneive_lcell_comb \inst1|VGA_sync_inst|video_enable~0 (
// Equation(s):
// \inst1|VGA_sync_inst|video_enable~0_combout  = (!\inst1|VGA_sync_inst|pixel_y [9] & (((!\inst1|VGA_sync_inst|pixel_x [8] & !\inst1|VGA_sync_inst|pixel_x [7])) # (!\inst1|VGA_sync_inst|pixel_x [9])))

	.dataa(\inst1|VGA_sync_inst|pixel_y [9]),
	.datab(\inst1|VGA_sync_inst|pixel_x [9]),
	.datac(\inst1|VGA_sync_inst|pixel_x [8]),
	.datad(\inst1|VGA_sync_inst|pixel_x [7]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|video_enable~0 .lut_mask = 16'h1115;
defparam \inst1|VGA_sync_inst|video_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneive_lcell_comb \inst1|VGA_sync_inst|video_enable~1 (
// Equation(s):
// \inst1|VGA_sync_inst|video_enable~1_combout  = (!\inst1|VGA_sync_inst|LessThan1~0_combout  & \inst1|VGA_sync_inst|video_enable~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|video_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|video_enable~1 .lut_mask = 16'h0F00;
defparam \inst1|VGA_sync_inst|video_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \inst1|full_print_module_inst|printModule_inst|out_printtingScreen (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|video_enable~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_printtingScreen .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_printtingScreen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneive_lcell_comb \inst1|full_print_module_inst|printtingScreen~feeder (
// Equation(s):
// \inst1|full_print_module_inst|printtingScreen~feeder_combout  = \inst1|full_print_module_inst|printModule_inst|out_printtingScreen~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_printtingScreen~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printtingScreen~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printtingScreen~feeder .lut_mask = 16'hFF00;
defparam \inst1|full_print_module_inst|printtingScreen~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N27
dffeas \inst1|full_print_module_inst|printtingScreen (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printtingScreen~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printtingScreen .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printtingScreen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneive_lcell_comb \inst1|controlUnit_inst|Selector2~0 (
// Equation(s):
// \inst1|controlUnit_inst|Selector2~0_combout  = (\inst1|full_print_module_inst|printtingScreen~q  & ((!\inst1|controlUnit_inst|Selector0~0_combout ) # (!\inst1|controlUnit_inst|state.PRONTO~q )))

	.dataa(\inst1|full_print_module_inst|printtingScreen~q ),
	.datab(gnd),
	.datac(\inst1|controlUnit_inst|state.PRONTO~q ),
	.datad(\inst1|controlUnit_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst1|controlUnit_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controlUnit_inst|Selector2~0 .lut_mask = 16'h0AAA;
defparam \inst1|controlUnit_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N9
dffeas \inst1|controlUnit_inst|state.HABILITAR_IMPRESSAO (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|controlUnit_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|controlUnit_inst|state.HABILITAR_IMPRESSAO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|controlUnit_inst|state.HABILITAR_IMPRESSAO .is_wysiwyg = "true";
defparam \inst1|controlUnit_inst|state.HABILITAR_IMPRESSAO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneive_lcell_comb \inst1|controlUnit_inst|Selector0~0 (
// Equation(s):
// \inst1|controlUnit_inst|Selector0~0_combout  = (!\inst1|controlUnit_inst|state.HABILITAR_IMPRESSAO~q  & ((!\inst1|full_register_file_inst|registerFile_inst|success~q ) # (!\inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~q )))

	.dataa(gnd),
	.datab(\inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.datac(\inst1|controlUnit_inst|state.HABILITAR_IMPRESSAO~q ),
	.datad(\inst1|full_register_file_inst|registerFile_inst|success~q ),
	.cin(gnd),
	.combout(\inst1|controlUnit_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controlUnit_inst|Selector0~0 .lut_mask = 16'h030F;
defparam \inst1|controlUnit_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y17_N7
dffeas \inst1|out_printtingScreen (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|full_print_module_inst|printtingScreen~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|out_printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|out_printtingScreen .is_wysiwyg = "true";
defparam \inst1|out_printtingScreen .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \clk_en~input (
	.i(clk_en),
	.ibar(gnd),
	.o(\clk_en~input_o ));
// synopsys translate_off
defparam \clk_en~input .bus_hold = "false";
defparam \clk_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N6
cycloneive_lcell_comb inst(
// Equation(s):
// \inst~combout  = LCELL((!\inst1|out_printtingScreen~q  & !\clk_en~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|out_printtingScreen~q ),
	.datad(\clk_en~input_o ),
	.cin(gnd),
	.combout(\inst~combout ),
	.cout());
// synopsys translate_off
defparam inst.lut_mask = 16'h000F;
defparam inst.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \inst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst~clkctrl_outclk ));
// synopsys translate_off
defparam \inst~clkctrl .clock_type = "global clock";
defparam \inst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \inst1|controlUnit_inst|new_instruction (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|controlUnit_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|controlUnit_inst|new_instruction~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|controlUnit_inst|new_instruction .is_wysiwyg = "true";
defparam \inst1|controlUnit_inst|new_instruction .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \inst1|decorderInstruction_inst|out_opcode[0]~feeder (
// Equation(s):
// \inst1|decorderInstruction_inst|out_opcode[0]~feeder_combout  = \inst1|controlUnit_inst|new_instruction~q 

	.dataa(\inst1|controlUnit_inst|new_instruction~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|decorderInstruction_inst|out_opcode[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|decorderInstruction_inst|out_opcode[0]~feeder .lut_mask = 16'hAAAA;
defparam \inst1|decorderInstruction_inst|out_opcode[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N19
dffeas \inst1|decorderInstruction_inst|out_opcode[0] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst1|decorderInstruction_inst|out_opcode[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|decorderInstruction_inst|out_opcode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|decorderInstruction_inst|out_opcode[0] .is_wysiwyg = "true";
defparam \inst1|decorderInstruction_inst|out_opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneive_lcell_comb \inst1|controlUnit_inst|Selector0~1 (
// Equation(s):
// \inst1|controlUnit_inst|Selector0~1_combout  = (\inst1|full_print_module_inst|printtingScreen~q ) # ((\inst1|controlUnit_inst|Selector0~0_combout  & ((\inst1|controlUnit_inst|state.PRONTO~q ) # (!\inst1|decorderInstruction_inst|out_opcode [0]))))

	.dataa(\inst1|controlUnit_inst|state.PRONTO~q ),
	.datab(\inst1|controlUnit_inst|Selector0~0_combout ),
	.datac(\inst1|full_print_module_inst|printtingScreen~q ),
	.datad(\inst1|decorderInstruction_inst|out_opcode [0]),
	.cin(gnd),
	.combout(\inst1|controlUnit_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controlUnit_inst|Selector0~1 .lut_mask = 16'hF8FC;
defparam \inst1|controlUnit_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneive_lcell_comb \inst1|controlUnit_inst|state.PRONTO~feeder (
// Equation(s):
// \inst1|controlUnit_inst|state.PRONTO~feeder_combout  = \inst1|controlUnit_inst|Selector0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|controlUnit_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst1|controlUnit_inst|state.PRONTO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controlUnit_inst|state.PRONTO~feeder .lut_mask = 16'hFF00;
defparam \inst1|controlUnit_inst|state.PRONTO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N15
dffeas \inst1|controlUnit_inst|state.PRONTO (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|controlUnit_inst|state.PRONTO~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|controlUnit_inst|state.PRONTO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|controlUnit_inst|state.PRONTO .is_wysiwyg = "true";
defparam \inst1|controlUnit_inst|state.PRONTO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneive_lcell_comb \inst1|controlUnit_inst|Selector1~0 (
// Equation(s):
// \inst1|controlUnit_inst|Selector1~0_combout  = (\inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~q  & !\inst1|full_register_file_inst|registerFile_inst|success~q )

	.dataa(gnd),
	.datab(\inst1|controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.datac(gnd),
	.datad(\inst1|full_register_file_inst|registerFile_inst|success~q ),
	.cin(gnd),
	.combout(\inst1|controlUnit_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controlUnit_inst|Selector1~0 .lut_mask = 16'h00CC;
defparam \inst1|controlUnit_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneive_lcell_comb \inst1|controlUnit_inst|Selector1~1 (
// Equation(s):
// \inst1|controlUnit_inst|Selector1~1_combout  = (\inst1|controlUnit_inst|Selector1~0_combout ) # ((!\inst1|controlUnit_inst|state.PRONTO~q  & (!\inst1|full_print_module_inst|printtingScreen~q  & !\inst1|decorderInstruction_inst|out_opcode [0])))

	.dataa(\inst1|controlUnit_inst|state.PRONTO~q ),
	.datab(\inst1|controlUnit_inst|Selector1~0_combout ),
	.datac(\inst1|full_print_module_inst|printtingScreen~q ),
	.datad(\inst1|decorderInstruction_inst|out_opcode [0]),
	.cin(gnd),
	.combout(\inst1|controlUnit_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controlUnit_inst|Selector1~1 .lut_mask = 16'hCCCD;
defparam \inst1|controlUnit_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneive_lcell_comb \inst1|controlUnit_inst|register_wr~feeder (
// Equation(s):
// \inst1|controlUnit_inst|register_wr~feeder_combout  = \inst1|controlUnit_inst|Selector1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|controlUnit_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst1|controlUnit_inst|register_wr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|controlUnit_inst|register_wr~feeder .lut_mask = 16'hFF00;
defparam \inst1|controlUnit_inst|register_wr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \inst1|controlUnit_inst|register_wr (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|controlUnit_inst|register_wr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|controlUnit_inst|register_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|controlUnit_inst|register_wr .is_wysiwyg = "true";
defparam \inst1|controlUnit_inst|register_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneive_lcell_comb \inst1|full_register_file_inst|registerFile_inst|success~feeder (
// Equation(s):
// \inst1|full_register_file_inst|registerFile_inst|success~feeder_combout  = \inst1|controlUnit_inst|register_wr~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|controlUnit_inst|register_wr~q ),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|registerFile_inst|success~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|registerFile_inst|success~feeder .lut_mask = 16'hFF00;
defparam \inst1|full_register_file_inst|registerFile_inst|success~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N1
dffeas \inst1|full_register_file_inst|registerFile_inst|success (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_register_file_inst|registerFile_inst|success~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_register_file_inst|registerFile_inst|success~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_register_file_inst|registerFile_inst|success .is_wysiwyg = "true";
defparam \inst1|full_register_file_inst|registerFile_inst|success .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cycloneive_lcell_comb \inst1|VGA_sync_inst|Equal1~1 (
// Equation(s):
// \inst1|VGA_sync_inst|Equal1~1_combout  = (!\inst1|VGA_sync_inst|pixel_x [4] & (\inst1|VGA_sync_inst|pixel_x [7] & !\inst1|VGA_sync_inst|pixel_x [8]))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [4]),
	.datac(\inst1|VGA_sync_inst|pixel_x [7]),
	.datad(\inst1|VGA_sync_inst|pixel_x [8]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Equal1~1 .lut_mask = 16'h0030;
defparam \inst1|VGA_sync_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cycloneive_lcell_comb \inst1|VGA_sync_inst|Equal1~2 (
// Equation(s):
// \inst1|VGA_sync_inst|Equal1~2_combout  = (\inst1|VGA_sync_inst|Equal1~0_combout  & (\inst1|VGA_sync_inst|pixel_x [0] & \inst1|VGA_sync_inst|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|Equal1~0_combout ),
	.datac(\inst1|VGA_sync_inst|pixel_x [0]),
	.datad(\inst1|VGA_sync_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|Equal1~2 .lut_mask = 16'hC000;
defparam \inst1|VGA_sync_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneive_lcell_comb \inst1|VGA_sync_inst|hsync~0 (
// Equation(s):
// \inst1|VGA_sync_inst|hsync~0_combout  = (\inst1|VGA_sync_inst|Equal1~2_combout  & ((\inst1|VGA_sync_inst|pixel_x [5] & (\inst1|VGA_sync_inst|hsync~q  & !\inst1|VGA_sync_inst|pixel_x [6])) # (!\inst1|VGA_sync_inst|pixel_x [5] & 
// ((\inst1|VGA_sync_inst|hsync~q ) # (!\inst1|VGA_sync_inst|pixel_x [6]))))) # (!\inst1|VGA_sync_inst|Equal1~2_combout  & (((\inst1|VGA_sync_inst|hsync~q ))))

	.dataa(\inst1|VGA_sync_inst|Equal1~2_combout ),
	.datab(\inst1|VGA_sync_inst|pixel_x [5]),
	.datac(\inst1|VGA_sync_inst|hsync~q ),
	.datad(\inst1|VGA_sync_inst|pixel_x [6]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|hsync~0 .lut_mask = 16'h70F2;
defparam \inst1|VGA_sync_inst|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N5
dffeas \inst1|VGA_sync_inst|hsync (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|hsync~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|hsync .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \inst1|VGA_sync_inst|always3~0 (
// Equation(s):
// \inst1|VGA_sync_inst|always3~0_combout  = (!\inst1|VGA_sync_inst|pixel_y [4] & (!\inst1|VGA_sync_inst|pixel_y [9] & (!\inst1|VGA_sync_inst|pixel_y [0] & \inst1|VGA_sync_inst|pixel_y [3])))

	.dataa(\inst1|VGA_sync_inst|pixel_y [4]),
	.datab(\inst1|VGA_sync_inst|pixel_y [9]),
	.datac(\inst1|VGA_sync_inst|pixel_y [0]),
	.datad(\inst1|VGA_sync_inst|pixel_y [3]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|always3~0 .lut_mask = 16'h0100;
defparam \inst1|VGA_sync_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cycloneive_lcell_comb \inst1|VGA_sync_inst|always3~1 (
// Equation(s):
// \inst1|VGA_sync_inst|always3~1_combout  = (\inst1|VGA_sync_inst|LessThan1~0_combout  & (\inst1|VGA_sync_inst|Equal5~1_combout  & \inst1|VGA_sync_inst|always3~0_combout ))

	.dataa(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datab(\inst1|VGA_sync_inst|Equal5~1_combout ),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|always3~1 .lut_mask = 16'h8800;
defparam \inst1|VGA_sync_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \inst1|VGA_sync_inst|vsync~0 (
// Equation(s):
// \inst1|VGA_sync_inst|vsync~0_combout  = (\inst1|VGA_sync_inst|always3~1_combout  & ((\inst1|VGA_sync_inst|pixel_y [1] & ((\inst1|VGA_sync_inst|vsync~q ) # (!\inst1|VGA_sync_inst|pixel_y [2]))) # (!\inst1|VGA_sync_inst|pixel_y [1] & 
// (\inst1|VGA_sync_inst|vsync~q  & !\inst1|VGA_sync_inst|pixel_y [2])))) # (!\inst1|VGA_sync_inst|always3~1_combout  & (((\inst1|VGA_sync_inst|vsync~q ))))

	.dataa(\inst1|VGA_sync_inst|always3~1_combout ),
	.datab(\inst1|VGA_sync_inst|pixel_y [1]),
	.datac(\inst1|VGA_sync_inst|vsync~q ),
	.datad(\inst1|VGA_sync_inst|pixel_y [2]),
	.cin(gnd),
	.combout(\inst1|VGA_sync_inst|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|VGA_sync_inst|vsync~0 .lut_mask = 16'hD0F8;
defparam \inst1|VGA_sync_inst|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \inst1|VGA_sync_inst|vsync (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|VGA_sync_inst|vsync~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|VGA_sync_inst|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|VGA_sync_inst|vsync .is_wysiwyg = "true";
defparam \inst1|VGA_sync_inst|vsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|out_check_value[17]~feeder (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|out_check_value[17]~feeder_combout  = \inst1|VGA_sync_inst|pixel_x [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|pixel_x [7]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|out_check_value[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[17]~feeder .lut_mask = 16'hFF00;
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|counter[0]~5 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|counter[0]~5_combout  = \inst1|full_print_module_inst|calculoAddress_inst|counter [0] $ (VCC)
// \inst1|full_print_module_inst|calculoAddress_inst|counter[0]~6  = CARRY(\inst1|full_print_module_inst|calculoAddress_inst|counter [0])

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|counter[0]~5_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|counter[0]~6 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[0]~5 .lut_mask = 16'h33CC;
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[16] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[16] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N31
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[18] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[18] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneive_lcell_comb \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0 (
// Equation(s):
// \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout  = (!\inst1|full_print_module_inst|printModule_inst|out_check_value [17] & (!\inst1|full_print_module_inst|printModule_inst|out_check_value [16] & 
// \inst1|full_print_module_inst|printModule_inst|out_check_value [18]))

	.dataa(\inst1|full_print_module_inst|printModule_inst|out_check_value [17]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_check_value [16]),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_check_value [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0 .lut_mask = 16'h1010;
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|Selector1~0 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|Selector1~0_combout  = (\inst1|full_print_module_inst|printModule_inst|state.SPRITE~q  & !\inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q )

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|Selector1~0 .lut_mask = 16'h0C0C;
defparam \inst1|full_print_module_inst|printModule_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|out_check_value[14]~feeder (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|out_check_value[14]~feeder_combout  = \inst1|VGA_sync_inst|pixel_x [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|pixel_x [4]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|out_check_value[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[14]~feeder .lut_mask = 16'hFF00;
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N27
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[14] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|out_check_value[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[14] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N15
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[13] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[13] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N21
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[15] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[15] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N25
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[12] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[12] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneive_lcell_comb \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4 (
// Equation(s):
// \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout  = (!\inst1|full_print_module_inst|printModule_inst|out_check_value [14] & (\inst1|full_print_module_inst|printModule_inst|out_check_value [13] & 
// (\inst1|full_print_module_inst|printModule_inst|out_check_value [15] & \inst1|full_print_module_inst|printModule_inst|out_check_value [12])))

	.dataa(\inst1|full_print_module_inst|printModule_inst|out_check_value [14]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_check_value [13]),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_check_value [15]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_check_value [12]),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4 .lut_mask = 16'h4000;
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneive_lcell_comb \inst1|decorderInstruction_inst|out_data[11]~0 (
// Equation(s):
// \inst1|decorderInstruction_inst|out_data[11]~0_combout  = !\inst1|controlUnit_inst|new_instruction~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|controlUnit_inst|new_instruction~q ),
	.cin(gnd),
	.combout(\inst1|decorderInstruction_inst|out_data[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|decorderInstruction_inst|out_data[11]~0 .lut_mask = 16'h00FF;
defparam \inst1|decorderInstruction_inst|out_data[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneive_lcell_comb \inst1|decorderInstruction_inst|out_data[11]~feeder (
// Equation(s):
// \inst1|decorderInstruction_inst|out_data[11]~feeder_combout  = \inst1|decorderInstruction_inst|out_data[11]~0_combout 

	.dataa(gnd),
	.datab(\inst1|decorderInstruction_inst|out_data[11]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|decorderInstruction_inst|out_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|decorderInstruction_inst|out_data[11]~feeder .lut_mask = 16'hCCCC;
defparam \inst1|decorderInstruction_inst|out_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N7
dffeas \inst1|decorderInstruction_inst|out_data[11] (
	.clk(\inst~clkctrl_outclk ),
	.d(\inst1|decorderInstruction_inst|out_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|decorderInstruction_inst|out_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|decorderInstruction_inst|out_data[11] .is_wysiwyg = "true";
defparam \inst1|decorderInstruction_inst|out_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \inst1|full_register_file_inst|registerFile_inst|reg5[11]~0 (
// Equation(s):
// \inst1|full_register_file_inst|registerFile_inst|reg5[11]~0_combout  = (\inst1|full_register_file_inst|registerFile_inst|reg5 [11]) # ((\inst1|controlUnit_inst|register_wr~q  & \inst1|decorderInstruction_inst|out_data [11]))

	.dataa(gnd),
	.datab(\inst1|controlUnit_inst|register_wr~q ),
	.datac(\inst1|full_register_file_inst|registerFile_inst|reg5 [11]),
	.datad(\inst1|decorderInstruction_inst|out_data [11]),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|registerFile_inst|reg5[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|registerFile_inst|reg5[11]~0 .lut_mask = 16'hFCF0;
defparam \inst1|full_register_file_inst|registerFile_inst|reg5[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N25
dffeas \inst1|full_register_file_inst|registerFile_inst|reg5[11] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_register_file_inst|registerFile_inst|reg5[11]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_register_file_inst|registerFile_inst|reg5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_register_file_inst|registerFile_inst|reg5[11] .is_wysiwyg = "true";
defparam \inst1|full_register_file_inst|registerFile_inst|reg5[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N1
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[5] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[5] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N31
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[7] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[7] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|out_check_value[6]~feeder (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|out_check_value[6]~feeder_combout  = \inst1|VGA_sync_inst|pixel_y [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|pixel_y [6]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|out_check_value[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[6]~feeder .lut_mask = 16'hFF00;
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[6] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|out_check_value[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[6] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneive_lcell_comb \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2 (
// Equation(s):
// \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout  = (\inst1|full_register_file_inst|registerFile_inst|reg5 [11] & (\inst1|full_print_module_inst|printModule_inst|out_check_value [5] & 
// (!\inst1|full_print_module_inst|printModule_inst|out_check_value [7] & !\inst1|full_print_module_inst|printModule_inst|out_check_value [6])))

	.dataa(\inst1|full_register_file_inst|registerFile_inst|reg5 [11]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_check_value [5]),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_check_value [7]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_check_value [6]),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2 .lut_mask = 16'h0008;
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|out_check_value[11]~feeder (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout  = \inst1|VGA_sync_inst|pixel_x [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|pixel_x [1]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[11]~feeder .lut_mask = 16'hFF00;
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[11] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[11] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|out_check_value[10]~feeder (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout  = \inst1|VGA_sync_inst|pixel_x [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|VGA_sync_inst|pixel_x [0]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[10]~feeder .lut_mask = 16'hFF00;
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[10] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[10] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N27
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[9] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[9] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[8] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[8] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cycloneive_lcell_comb \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3 (
// Equation(s):
// \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout  = (!\inst1|full_print_module_inst|printModule_inst|out_check_value [11] & (!\inst1|full_print_module_inst|printModule_inst|out_check_value [10] & 
// (!\inst1|full_print_module_inst|printModule_inst|out_check_value [9] & \inst1|full_print_module_inst|printModule_inst|out_check_value [8])))

	.dataa(\inst1|full_print_module_inst|printModule_inst|out_check_value [11]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_check_value [10]),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_check_value [9]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_check_value [8]),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3 .lut_mask = 16'h0100;
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[4] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[4] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N5
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[2] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[2] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N3
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[3] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|VGA_sync_inst|pixel_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[3] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cycloneive_lcell_comb \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1 (
// Equation(s):
// \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout  = (!\inst1|controlUnit_inst|register_wr~q  & ((\inst1|full_print_module_inst|printModule_inst|out_check_value [4]) # 
// ((\inst1|full_print_module_inst|printModule_inst|out_check_value [2] & \inst1|full_print_module_inst|printModule_inst|out_check_value [3]))))

	.dataa(\inst1|full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_check_value [2]),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_check_value [3]),
	.datad(\inst1|controlUnit_inst|register_wr~q ),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1 .lut_mask = 16'h00EA;
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneive_lcell_comb \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5 (
// Equation(s):
// \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout  = (\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout  & 
// (\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout  & (\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout  & 
// \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout )))

	.dataa(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ),
	.datab(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout ),
	.datac(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout ),
	.datad(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout ),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5 .lut_mask = 16'h8000;
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|Selector1~1 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|Selector1~1_combout  = (\inst1|full_print_module_inst|printModule_inst|Selector1~0_combout ) # ((\inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q  & 
// (\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout  & \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout )))

	.dataa(\inst1|full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.datab(\inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datac(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ),
	.datad(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|Selector1~1 .lut_mask = 16'hEAAA;
defparam \inst1|full_print_module_inst|printModule_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \inst1|full_print_module_inst|printModule_inst|state.SPRITE (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|state.SPRITE .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|state.SPRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|Selector68~0 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|Selector68~0_combout  = (\inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ) # ((\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q  & 
// ((\inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q ) # (!\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ))))

	.dataa(\inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datab(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.datac(\inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|Selector68~0 .lut_mask = 16'hFBF0;
defparam \inst1|full_print_module_inst|printModule_inst|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|Selector68~1 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|Selector68~1_combout  = (\inst1|full_print_module_inst|printModule_inst|Selector68~0_combout ) # ((\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout  & 
// (\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout  & \inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q )))

	.dataa(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ),
	.datab(\inst1|full_print_module_inst|printModule_inst|Selector68~0_combout ),
	.datac(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ),
	.datad(\inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|Selector68~1 .lut_mask = 16'hECCC;
defparam \inst1|full_print_module_inst|printModule_inst|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N19
dffeas \inst1|full_print_module_inst|printModule_inst|out_sprite_on (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|Selector68~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_sprite_on .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_sprite_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|counter [4] & ((\inst1|full_print_module_inst|calculoAddress_inst|counter [3]) # 
// (\inst1|full_print_module_inst|calculoAddress_inst|counter [2])))) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|counter [3]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|counter [2]),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|counter [4]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39 .lut_mask = 16'hFB33;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \inst1|full_print_module_inst|calculoAddress_inst|counter[0] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[0] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|counter[1]~7 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|counter[1]~7_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|counter [1] & (!\inst1|full_print_module_inst|calculoAddress_inst|counter[0]~6 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|counter [1] & ((\inst1|full_print_module_inst|calculoAddress_inst|counter[0]~6 ) # (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|counter[1]~8  = CARRY((!\inst1|full_print_module_inst|calculoAddress_inst|counter[0]~6 ) # (!\inst1|full_print_module_inst|calculoAddress_inst|counter [1]))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|counter[0]~6 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|counter[1]~7_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|counter[1]~8 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[1]~7 .lut_mask = 16'h5A5F;
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y25_N7
dffeas \inst1|full_print_module_inst|calculoAddress_inst|counter[1] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[1] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|counter[2]~9 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|counter[2]~9_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|counter [2] & (\inst1|full_print_module_inst|calculoAddress_inst|counter[1]~8  $ (GND))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|counter [2] & (!\inst1|full_print_module_inst|calculoAddress_inst|counter[1]~8  & VCC))
// \inst1|full_print_module_inst|calculoAddress_inst|counter[2]~10  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|counter [2] & !\inst1|full_print_module_inst|calculoAddress_inst|counter[1]~8 ))

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|counter[1]~8 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|counter[2]~9_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|counter[2]~10 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[2]~9 .lut_mask = 16'hC30C;
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y25_N9
dffeas \inst1|full_print_module_inst|calculoAddress_inst|counter[2] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[2] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|counter[3]~11 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|counter[3]~11_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|counter [3] & (!\inst1|full_print_module_inst|calculoAddress_inst|counter[2]~10 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|counter [3] & ((\inst1|full_print_module_inst|calculoAddress_inst|counter[2]~10 ) # (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|counter[3]~12  = CARRY((!\inst1|full_print_module_inst|calculoAddress_inst|counter[2]~10 ) # (!\inst1|full_print_module_inst|calculoAddress_inst|counter [3]))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|counter[2]~10 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|counter[3]~11_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|counter[3]~12 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[3]~11 .lut_mask = 16'h5A5F;
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \inst1|full_print_module_inst|calculoAddress_inst|counter[3] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|counter[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[3] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|counter[4]~13 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|counter[4]~13_combout  = \inst1|full_print_module_inst|calculoAddress_inst|counter[3]~12  $ (!\inst1|full_print_module_inst|calculoAddress_inst|counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|counter [4]),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|counter[3]~12 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[4]~13 .lut_mask = 16'hF00F;
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \inst1|full_print_module_inst|calculoAddress_inst|counter[4] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|counter[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[4] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|counter [4] & (\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q  & 
// ((\inst1|full_print_module_inst|calculoAddress_inst|counter [2]) # (\inst1|full_print_module_inst|calculoAddress_inst|counter [3]))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|counter [4]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|counter [2]),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|counter [3]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0 .lut_mask = 16'h8880;
defparam \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N15
dffeas \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|Selector0~0 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|Selector0~0_combout  = (\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ) # ((\inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q  & 
// \inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q ),
	.datab(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|Selector0~0 .lut_mask = 16'hEECC;
defparam \inst1|full_print_module_inst|printModule_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|Selector0~1 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|Selector0~1_combout  = (!\inst1|full_print_module_inst|printModule_inst|Selector0~0_combout  & ((\inst1|full_print_module_inst|printModule_inst|state.RECEBE~q ) # ((!\inst1|VGA_sync_inst|LessThan1~0_combout  
// & \inst1|VGA_sync_inst|video_enable~0_combout ))))

	.dataa(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datab(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.datac(\inst1|full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.datad(\inst1|full_print_module_inst|printModule_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|Selector0~1 .lut_mask = 16'h00F4;
defparam \inst1|full_print_module_inst|printModule_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \inst1|full_print_module_inst|printModule_inst|state.RECEBE (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|state.RECEBE .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|state.RECEBE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N6
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|next.PROCESSA~0 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|next.PROCESSA~0_combout  = (\inst1|VGA_sync_inst|video_enable~0_combout  & (!\inst1|VGA_sync_inst|LessThan1~0_combout  & !\inst1|full_print_module_inst|printModule_inst|state.RECEBE~q ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.datac(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst1|full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|next.PROCESSA~0 .lut_mask = 16'h000C;
defparam \inst1|full_print_module_inst|printModule_inst|next.PROCESSA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N7
dffeas \inst1|full_print_module_inst|printModule_inst|state.PROCESSA (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|state.PROCESSA .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|state.PROCESSA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|next.AGUARDO~0 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|next.AGUARDO~0_combout  = (\inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q  & ((!\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ) # 
// (!\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout )))

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datac(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ),
	.datad(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|next.AGUARDO~0 .lut_mask = 16'h0CCC;
defparam \inst1|full_print_module_inst|printModule_inst|next.AGUARDO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \inst1|full_print_module_inst|printModule_inst|state.AGUARDO (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|state.AGUARDO .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|state.AGUARDO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder_combout  = \inst1|full_print_module_inst|printModule_inst|state.AGUARDO~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder .lut_mask = 16'hFF00;
defparam \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N9
dffeas \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2 (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2 .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|WideNor0~0 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout  = (!\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~q  & !\inst1|full_print_module_inst|printModule_inst|state.AGUARDO~q )

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|WideNor0~0 .lut_mask = 16'h0033;
defparam \inst1|full_print_module_inst|printModule_inst|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \inst1|full_print_module_inst|printModule_inst|out_check_value[17] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|printModule_inst|out_check_value[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_check_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[17] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_check_value[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneive_lcell_comb \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6 (
// Equation(s):
// \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout  = (!\inst1|full_print_module_inst|printModule_inst|out_check_value [17] & (!\inst1|full_print_module_inst|printModule_inst|out_check_value [16] & 
// (\inst1|full_print_module_inst|printModule_inst|out_check_value [18] & \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout )))

	.dataa(\inst1|full_print_module_inst|printModule_inst|out_check_value [17]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_check_value [16]),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_check_value [18]),
	.datad(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ),
	.cin(gnd),
	.combout(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6 .lut_mask = 16'h1000;
defparam \inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneive_lcell_comb \inst1|full_print_module_inst|printModule_inst|out_sprite_datas~0 (
// Equation(s):
// \inst1|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout  = (!\inst1|full_print_module_inst|printModule_inst|state.AGUARDO~q  & (!\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~q  & 
// !\inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ))

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.datac(\inst1|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datad(\inst1|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_sprite_datas~0 .lut_mask = 16'h0003;
defparam \inst1|full_print_module_inst|printModule_inst|out_sprite_datas~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \inst1|full_print_module_inst|printModule_inst|out_sprite_datas[11] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|printModule_inst|out_sprite_datas[11] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|printModule_inst|out_sprite_datas[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~0 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~0_combout  = (\inst1|VGA_sync_inst|pixel_x [2] & ((GND) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]))) # (!\inst1|VGA_sync_inst|pixel_x [2] & 
// (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] $ (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~1  = CARRY((\inst1|VGA_sync_inst|pixel_x [2]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]))

	.dataa(\inst1|VGA_sync_inst|pixel_x [2]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~0_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~1 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~0 .lut_mask = 16'h66BB;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~2 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout  = (\inst1|VGA_sync_inst|pixel_x [3] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~1 )) # 
// (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (\inst1|full_print_module_inst|calculoAddress_inst|Add2~1  & VCC)))) # (!\inst1|VGA_sync_inst|pixel_x [3] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & 
// ((\inst1|full_print_module_inst|calculoAddress_inst|Add2~1 ) # (GND))) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~1 ))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~3  = CARRY((\inst1|VGA_sync_inst|pixel_x [3] & (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & !\inst1|full_print_module_inst|calculoAddress_inst|Add2~1 )) # 
// (!\inst1|VGA_sync_inst|pixel_x [3] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~1 ))))

	.dataa(\inst1|VGA_sync_inst|pixel_x [3]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add2~1 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~3 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~2 .lut_mask = 16'h694D;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~4 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~4_combout  = (\inst1|VGA_sync_inst|pixel_x [4] & ((GND) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~3 ))) # (!\inst1|VGA_sync_inst|pixel_x [4] & 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add2~3  $ (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~5  = CARRY((\inst1|VGA_sync_inst|pixel_x [4]) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add2~3 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~4_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~5 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~4 .lut_mask = 16'h3CCF;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~6 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~6_combout  = (\inst1|VGA_sync_inst|pixel_x [5] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~5 )) # 
// (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (\inst1|full_print_module_inst|calculoAddress_inst|Add2~5  & VCC)))) # (!\inst1|VGA_sync_inst|pixel_x [5] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & 
// ((\inst1|full_print_module_inst|calculoAddress_inst|Add2~5 ) # (GND))) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~5 ))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~7  = CARRY((\inst1|VGA_sync_inst|pixel_x [5] & (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & !\inst1|full_print_module_inst|calculoAddress_inst|Add2~5 )) # 
// (!\inst1|VGA_sync_inst|pixel_x [5] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~5 ))))

	.dataa(\inst1|VGA_sync_inst|pixel_x [5]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add2~5 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~6_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~7 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~6 .lut_mask = 16'h694D;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~8 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~8_combout  = (\inst1|VGA_sync_inst|pixel_x [6] & ((GND) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~7 ))) # (!\inst1|VGA_sync_inst|pixel_x [6] & 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add2~7  $ (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~9  = CARRY((\inst1|VGA_sync_inst|pixel_x [6]) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add2~7 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~8_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~9 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~8 .lut_mask = 16'h3CCF;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~10 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout  = (\inst1|VGA_sync_inst|pixel_x [7] & (\inst1|full_print_module_inst|calculoAddress_inst|Add2~9  & VCC)) # (!\inst1|VGA_sync_inst|pixel_x [7] & 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~9 ))
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~11  = CARRY((!\inst1|VGA_sync_inst|pixel_x [7] & !\inst1|full_print_module_inst|calculoAddress_inst|Add2~9 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add2~9 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~11 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~10 .lut_mask = 16'hC303;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~12 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~12_combout  = ((\inst1|VGA_sync_inst|pixel_x [8] $ (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] $ (\inst1|full_print_module_inst|calculoAddress_inst|Add2~11 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~13  = CARRY((\inst1|VGA_sync_inst|pixel_x [8] & ((!\inst1|full_print_module_inst|calculoAddress_inst|Add2~11 ) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]))) # 
// (!\inst1|VGA_sync_inst|pixel_x [8] & (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & !\inst1|full_print_module_inst|calculoAddress_inst|Add2~11 )))

	.dataa(\inst1|VGA_sync_inst|pixel_x [8]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add2~11 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~12_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~13 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~12 .lut_mask = 16'h962B;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~14 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~14_combout  = (\inst1|VGA_sync_inst|pixel_x [9] & (\inst1|full_print_module_inst|calculoAddress_inst|Add2~13  & VCC)) # (!\inst1|VGA_sync_inst|pixel_x [9] & 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~13 ))
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~15  = CARRY((!\inst1|VGA_sync_inst|pixel_x [9] & !\inst1|full_print_module_inst|calculoAddress_inst|Add2~13 ))

	.dataa(\inst1|VGA_sync_inst|pixel_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add2~13 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~14_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~15 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~14 .lut_mask = 16'hA505;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add2~16 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout  = \inst1|full_print_module_inst|calculoAddress_inst|Add2~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add2~15 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~16 .lut_mask = 16'hF0F0;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add4~0 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~0_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add2~4_combout  & (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] $ (GND))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~4_combout  & (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & VCC))
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~1  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add2~4_combout  & !\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add2~4_combout ),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~0_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~1 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~0 .lut_mask = 16'h9922;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add4~2 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~2_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add2~6_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~1 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~6_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~1 ) # (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~3  = CARRY((!\inst1|full_print_module_inst|calculoAddress_inst|Add4~1 ) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~6_combout ))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add4~1 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~2_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~3 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~2 .lut_mask = 16'h5A5F;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add4~4 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~4_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add2~8_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add4~3  $ (GND))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~8_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~3  & VCC))
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~5  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add2~8_combout  & !\inst1|full_print_module_inst|calculoAddress_inst|Add4~3 ))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add4~3 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~4_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~5 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~4 .lut_mask = 16'hA50A;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add4~6 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout  = (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & ((\inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout  & 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~5 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~5 ) # (GND))))) # 
// (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & ((\inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add4~5  & VCC)) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~5 ))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~7  = CARRY((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & ((!\inst1|full_print_module_inst|calculoAddress_inst|Add4~5 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout ))) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add4~5 )))

	.dataa(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add4~5 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~7 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~6 .lut_mask = 16'h692B;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add4~8 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~8_combout  = ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] $ (\inst1|full_print_module_inst|calculoAddress_inst|Add2~12_combout  $ 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add4~7 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~9  = CARRY((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (\inst1|full_print_module_inst|calculoAddress_inst|Add2~12_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add4~7 )) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & ((\inst1|full_print_module_inst|calculoAddress_inst|Add2~12_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~7 ))))

	.dataa(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add4~7 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~8_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~9 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~8 .lut_mask = 16'h964D;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add4~10 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~10_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add2~14_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~9 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~14_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~9 ) # (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~11  = CARRY((!\inst1|full_print_module_inst|calculoAddress_inst|Add4~9 ) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~14_combout ))

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add4~9 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~10_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~11 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~10 .lut_mask = 16'h3C3F;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add4~12 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~12_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add4~11  $ (GND))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~11  & VCC))
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~13  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout  & !\inst1|full_print_module_inst|calculoAddress_inst|Add4~11 ))

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add4~11 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~12_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~13 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~12 .lut_mask = 16'hC30C;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add4~14 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  = \inst1|full_print_module_inst|calculoAddress_inst|Add4~13  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|Add2~16_combout ),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add4~13 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~14 .lut_mask = 16'h0FF0;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~0 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout  = (\inst1|VGA_sync_inst|pixel_y [2] & ((GND) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]))) # (!\inst1|VGA_sync_inst|pixel_y [2] & 
// (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] $ (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~1  = CARRY((\inst1|VGA_sync_inst|pixel_y [2]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]))

	.dataa(\inst1|VGA_sync_inst|pixel_y [2]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~1 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~0 .lut_mask = 16'h66BB;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~2 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  = (\inst1|VGA_sync_inst|pixel_y [3] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~1 )) # 
// (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (\inst1|full_print_module_inst|calculoAddress_inst|Add1~1  & VCC)))) # (!\inst1|VGA_sync_inst|pixel_y [3] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & 
// ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~1 ) # (GND))) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~1 ))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~3  = CARRY((\inst1|VGA_sync_inst|pixel_y [3] & (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & !\inst1|full_print_module_inst|calculoAddress_inst|Add1~1 )) # 
// (!\inst1|VGA_sync_inst|pixel_y [3] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~1 ))))

	.dataa(\inst1|VGA_sync_inst|pixel_y [3]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add1~1 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~3 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~2 .lut_mask = 16'h694D;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~4 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout  = (\inst1|VGA_sync_inst|pixel_y [4] & ((GND) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~3 ))) # (!\inst1|VGA_sync_inst|pixel_y [4] & 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add1~3  $ (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~5  = CARRY((\inst1|VGA_sync_inst|pixel_y [4]) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~3 ))

	.dataa(\inst1|VGA_sync_inst|pixel_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add1~3 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~5 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~4 .lut_mask = 16'h5AAF;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~6 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  = (\inst1|VGA_sync_inst|pixel_y [5] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~5 )) # 
// (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (\inst1|full_print_module_inst|calculoAddress_inst|Add1~5  & VCC)))) # (!\inst1|VGA_sync_inst|pixel_y [5] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & 
// ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~5 ) # (GND))) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~5 ))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~7  = CARRY((\inst1|VGA_sync_inst|pixel_y [5] & (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & !\inst1|full_print_module_inst|calculoAddress_inst|Add1~5 )) # 
// (!\inst1|VGA_sync_inst|pixel_y [5] & ((\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~5 ))))

	.dataa(\inst1|VGA_sync_inst|pixel_y [5]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add1~5 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~7 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~6 .lut_mask = 16'h694D;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~8 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout  = (\inst1|VGA_sync_inst|pixel_y [6] & ((GND) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~7 ))) # (!\inst1|VGA_sync_inst|pixel_y [6] & 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add1~7  $ (GND)))
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~9  = CARRY((\inst1|VGA_sync_inst|pixel_y [6]) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add1~7 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~9 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~8 .lut_mask = 16'h3CCF;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~10 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  = (\inst1|VGA_sync_inst|pixel_y [7] & (\inst1|full_print_module_inst|calculoAddress_inst|Add1~9  & VCC)) # (!\inst1|VGA_sync_inst|pixel_y [7] & 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~9 ))
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~11  = CARRY((!\inst1|VGA_sync_inst|pixel_y [7] & !\inst1|full_print_module_inst|calculoAddress_inst|Add1~9 ))

	.dataa(\inst1|VGA_sync_inst|pixel_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add1~9 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~11 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~10 .lut_mask = 16'hA505;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~12 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout  = ((\inst1|VGA_sync_inst|pixel_y [8] $ (\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] $ (\inst1|full_print_module_inst|calculoAddress_inst|Add1~11 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~13  = CARRY((\inst1|VGA_sync_inst|pixel_y [8] & ((!\inst1|full_print_module_inst|calculoAddress_inst|Add1~11 ) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]))) # 
// (!\inst1|VGA_sync_inst|pixel_y [8] & (!\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11] & !\inst1|full_print_module_inst|calculoAddress_inst|Add1~11 )))

	.dataa(\inst1|VGA_sync_inst|pixel_y [8]),
	.datab(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add1~11 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~13 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~12 .lut_mask = 16'h962B;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~14 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout  = (\inst1|VGA_sync_inst|pixel_y [9] & (\inst1|full_print_module_inst|calculoAddress_inst|Add1~13  & VCC)) # (!\inst1|VGA_sync_inst|pixel_y [9] & 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~13 ))
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~15  = CARRY((!\inst1|VGA_sync_inst|pixel_y [9] & !\inst1|full_print_module_inst|calculoAddress_inst|Add1~13 ))

	.dataa(\inst1|VGA_sync_inst|pixel_y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add1~13 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~15 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~14 .lut_mask = 16'hA505;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N18
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add1~16 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout  = \inst1|full_print_module_inst|calculoAddress_inst|Add1~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add1~15 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~16 .lut_mask = 16'hF0F0;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~0 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~0_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout  & (\inst1|VGA_sync_inst|pixel_y [0] $ (VCC))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout  & 
// (\inst1|VGA_sync_inst|pixel_y [0] & VCC))
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~1  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout  & \inst1|VGA_sync_inst|pixel_y [0]))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout ),
	.datab(\inst1|VGA_sync_inst|pixel_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~0_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~1 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~0 .lut_mask = 16'h6688;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~2 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  & ((\inst1|VGA_sync_inst|pixel_y [1] & (\inst1|full_print_module_inst|calculoAddress_inst|Add3~1  & VCC)) # 
// (!\inst1|VGA_sync_inst|pixel_y [1] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~1 )))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  & ((\inst1|VGA_sync_inst|pixel_y [1] & 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~1 )) # (!\inst1|VGA_sync_inst|pixel_y [1] & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~1 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~3  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  & (!\inst1|VGA_sync_inst|pixel_y [1] & !\inst1|full_print_module_inst|calculoAddress_inst|Add3~1 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  & ((!\inst1|full_print_module_inst|calculoAddress_inst|Add3~1 ) # (!\inst1|VGA_sync_inst|pixel_y [1]))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout ),
	.datab(\inst1|VGA_sync_inst|pixel_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~1 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~3 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~2 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~4 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~4_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~3 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~5  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~3 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add3~3 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~3 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~4_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~5 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~4 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~6 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~6_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add3~5  & VCC)) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~5 )))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~5 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~5 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~7  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add3~5 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout  & ((!\inst1|full_print_module_inst|calculoAddress_inst|Add3~5 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout ))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~2_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~5 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~6_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~7 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~6 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~8 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~8_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~7 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~9  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~7 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add3~7 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~4_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~7 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~8_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~9 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~8 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~10 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add3~9  & VCC)) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~9 )))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~9 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~9 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~11  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add3~9 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout  & ((!\inst1|full_print_module_inst|calculoAddress_inst|Add3~9 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout ))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~6_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~9 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~11 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~10 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~12 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~12_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~11 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~13  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~11 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add3~11 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~11 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~12_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~13 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~12 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~14 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout  & 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add3~13  & VCC)) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~13 )))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~13 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~13 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~15  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add3~13 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout  & ((!\inst1|full_print_module_inst|calculoAddress_inst|Add3~13 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout ))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~10_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~13 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~15 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~14 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~16 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~16_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~15 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~17  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~15 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|Add3~15 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add1~12_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~15 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~16_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~17 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~16 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|Add3~18 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|Add3~18_combout  = \inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add3~17  $ 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout ))

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add1~14_combout ),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|Add1~16_combout ),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|Add3~17 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~18 .lut_mask = 16'hC33C;
defparam \inst1|full_print_module_inst|calculoAddress_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add2~0_combout  & (\inst1|VGA_sync_inst|pixel_y [0] $ (VCC))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~0_combout  & (\inst1|VGA_sync_inst|pixel_y [0] & VCC))
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add2~0_combout  & \inst1|VGA_sync_inst|pixel_y [0]))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add2~0_combout ),
	.datab(\inst1|VGA_sync_inst|pixel_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12 .lut_mask = 16'h6688;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14_combout  = (\inst1|VGA_sync_inst|pixel_y [1] & ((\inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout  & 
// (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13  & VCC)) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 )))) # 
// (!\inst1|VGA_sync_inst|pixel_y [1] & ((\inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout 
//  & ((\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15  = CARRY((\inst1|VGA_sync_inst|pixel_y [1] & (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 )) # (!\inst1|VGA_sync_inst|pixel_y [1] & ((!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout ))))

	.dataa(\inst1|VGA_sync_inst|pixel_y [1]),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~0_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add3~0_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add4~0_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~0_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~0_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add3~0_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add4~0_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & 
// (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17  & VCC)) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 )))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & ((!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout ))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add4~2_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~4_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add4~4_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add3~4_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~4_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~4_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add4~4_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add3~4_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add3~6_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & 
// (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21  & VCC)) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 )))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~6_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add3~6_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~6_combout  & ((!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout ))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add3~6_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~8_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add3~8_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add4~8_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~8_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~8_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add3~8_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add4~8_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & 
// (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25  & VCC)) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 )))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & ((!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout ))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add4~10_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~12_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add3~12_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add4~12_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~12_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~12_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add3~12_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add4~12_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & 
// (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29  & VCC)) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 )))) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 )) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ) # (GND)))))
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 )) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & ((!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout ))))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add3~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30 .lut_mask = 16'h9617;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|Add3~16_combout  $ 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 )))) # (GND)
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33  = CARRY((\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & ((\inst1|full_print_module_inst|calculoAddress_inst|Add3~16_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 ))) # (!\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & (\inst1|full_print_module_inst|calculoAddress_inst|Add3~16_combout  & 
// !\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout ),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32_combout ),
	.cout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33 ));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32 .lut_mask = 16'h698E;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34_combout  = \inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout  $ (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33  $ 
// (\inst1|full_print_module_inst|calculoAddress_inst|Add3~18_combout ))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|Add4~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|Add3~18_combout ),
	.cin(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33 ),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34 .lut_mask = 16'hA55A;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout  = (!\inst1|VGA_sync_inst|pixel_x [6] & (!\inst1|VGA_sync_inst|pixel_x [9] & !\inst1|VGA_sync_inst|pixel_x [7]))

	.dataa(gnd),
	.datab(\inst1|VGA_sync_inst|pixel_x [6]),
	.datac(\inst1|VGA_sync_inst|pixel_x [9]),
	.datad(\inst1|VGA_sync_inst|pixel_x [7]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38 .lut_mask = 16'h0003;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout  = (\inst1|VGA_sync_inst|pixel_x [3] & ((\inst1|VGA_sync_inst|pixel_x [4]) # ((\inst1|VGA_sync_inst|pixel_x [2] & \inst1|VGA_sync_inst|pixel_x [8])))) # 
// (!\inst1|VGA_sync_inst|pixel_x [3] & (\inst1|VGA_sync_inst|pixel_x [4] & ((\inst1|VGA_sync_inst|pixel_x [2]) # (\inst1|VGA_sync_inst|pixel_x [8]))))

	.dataa(\inst1|VGA_sync_inst|pixel_x [3]),
	.datab(\inst1|VGA_sync_inst|pixel_x [2]),
	.datac(\inst1|VGA_sync_inst|pixel_x [8]),
	.datad(\inst1|VGA_sync_inst|pixel_x [4]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36 .lut_mask = 16'hFE80;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout  & (\inst1|VGA_sync_inst|pixel_x [5] & (\inst1|VGA_sync_inst|pixel_x [8] & 
// \inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]))) # (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout  & (!\inst1|VGA_sync_inst|pixel_x [5] & (!\inst1|VGA_sync_inst|pixel_x [8] & 
// !\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11])))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.datab(\inst1|VGA_sync_inst|pixel_x [5]),
	.datac(\inst1|VGA_sync_inst|pixel_x [8]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37 .lut_mask = 16'h8001;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout  = (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout  & 
// ((!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ) # (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout ),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40 .lut_mask = 16'h050F;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout  = ((\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ) # 
// (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout )) # (!\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout )

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout ),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41 .lut_mask = 16'hF5FF;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N29
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[13]~0 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[13]~0_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [13]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [13]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[13]~0 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \inst1|full_print_module_inst|memory_address[13] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[13] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~42 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~42_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ) # 
// ((\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout  & (\inst1|VGA_sync_inst|pixel_x [0] & \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout ),
	.datab(\inst1|VGA_sync_inst|pixel_x [0]),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~42 .lut_mask = 16'hF8F0;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[0] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[0] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[0]~1 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[0]~1_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [0]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [0]),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[0]~1 .lut_mask = 16'hCCFF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \inst1|full_print_module_inst|memory_address[0] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[0] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~43 (
// Equation(s):
// \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~43_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ) # 
// ((\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout  & (\inst1|VGA_sync_inst|pixel_x [1] & \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout )))

	.dataa(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~38_combout ),
	.datab(\inst1|VGA_sync_inst|pixel_x [1]),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~39_combout ),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~43 .lut_mask = 16'hF8F0;
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[1] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[1] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[1]~2 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[1]~2_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [1]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [1]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[1]~2 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \inst1|full_print_module_inst|memory_address[1] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[1] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[2]~3 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[2]~3_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [2]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [2]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[2]~3 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \inst1|full_print_module_inst|memory_address[2] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[2] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N9
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[3]~4 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[3]~4_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [3]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [3]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[3]~4 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \inst1|full_print_module_inst|memory_address[3] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[3] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N11
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[4]~5 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[4]~5_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [4]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [4]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[4]~5 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \inst1|full_print_module_inst|memory_address[4] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[4] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[5]~6 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[5]~6_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [5]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [5]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[5]~6 .lut_mask = 16'hFF0F;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N5
dffeas \inst1|full_print_module_inst|memory_address[5] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[5] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N15
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[6]~7 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[6]~7_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [6]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [6]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[6]~7 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \inst1|full_print_module_inst|memory_address[6] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[6] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[7]~8 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[7]~8_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [7]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [7]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[7]~8 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \inst1|full_print_module_inst|memory_address[7] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[7] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N19
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[8]~9 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[8]~9_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [8]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [8]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[8]~9 .lut_mask = 16'hFF0F;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N31
dffeas \inst1|full_print_module_inst|memory_address[8] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[8] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N21
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[9]~10 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[9]~10_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [9]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [9]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[9]~10 .lut_mask = 16'hFF0F;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N1
dffeas \inst1|full_print_module_inst|memory_address[9] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[9] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N23
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[10]~11 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[10]~11_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [10]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [10]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[10]~11 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \inst1|full_print_module_inst|memory_address[10] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[10] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[11]~12 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[11]~12_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [11]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [11]),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[11]~12 .lut_mask = 16'hFF0F;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N3
dffeas \inst1|full_print_module_inst|memory_address[11] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[11] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address~40_combout ),
	.sload(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~41_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|calculoAddress_inst|out_memory_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \inst1|full_print_module_inst|multiplexador_inst|out[12]~13 (
// Equation(s):
// \inst1|full_print_module_inst|multiplexador_inst|out[12]~13_combout  = (\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [12]) # (!\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|full_print_module_inst|calculoAddress_inst|out_memory_address [12]),
	.datad(\inst1|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst1|full_print_module_inst|multiplexador_inst|out[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|full_print_module_inst|multiplexador_inst|out[12]~13 .lut_mask = 16'hF0FF;
defparam \inst1|full_print_module_inst|multiplexador_inst|out[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \inst1|full_print_module_inst|memory_address[12] (
	.clk(!\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|full_print_module_inst|multiplexador_inst|out[12]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|full_print_module_inst|memory_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|full_print_module_inst|memory_address[12] .is_wysiwyg = "true";
defparam \inst1|full_print_module_inst|memory_address[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \inst1|full_print_module_inst|memory_address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|full_print_module_inst|memory_address [13]),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0003DFFF93FFFC7FFFE7FFFE7FFFE7FFFE7FFFE7FFFE7CF3E7CF3E7CF3E7CF3E7DFBE7FFFE7FFFE7FFFE3FFFC9FFF9C0003;
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))

	.dataa(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0 .lut_mask = 16'hAFA0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N29
dffeas \inst1|sprite_memory_inst|out_data[8] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[8] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[8]~0 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[8]~0_combout  = (\inst1|sprite_memory_inst|out_data [8] & (!\inst1|VGA_sync_inst|LessThan1~0_combout  & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(gnd),
	.datab(\inst1|sprite_memory_inst|out_data [8]),
	.datac(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[8]~0 .lut_mask = 16'h0C00;
defparam \inst1|multiplexador_inst_color|out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0007A0007DFFFB3FFFC3FFFC3FFFC3FFFC3FFFC3FFFC3FFBC3DFBC3FFBC3DFBC3EF7C3FFFC3FFFC3FFFCDFFFBE0007E0007;
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 .lut_mask = 16'hF5A0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N11
dffeas \inst1|sprite_memory_inst|out_data[7] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[7] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[7]~1 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[7]~1_combout  = (!\inst1|VGA_sync_inst|LessThan1~0_combout  & (\inst1|sprite_memory_inst|out_data [7] & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|out_data [7]),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[7]~1 .lut_mask = 16'h5000;
defparam \inst1|multiplexador_inst_color|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0007A0007FFFFF2000627FFE2FFFE2FFFE2FFFE2CF3E2DFFE2FFFE2DFFE2FFFE2EF7E2FFFE2FFFE2FFFEFFFFFFDF7FE0007;
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2 .lut_mask = 16'hACAC;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \inst1|sprite_memory_inst|out_data[6] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[6] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[6]~2 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[6]~2_combout  = (\inst1|sprite_memory_inst|out_data [6] & (!\inst1|VGA_sync_inst|LessThan1~0_combout  & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(gnd),
	.datab(\inst1|sprite_memory_inst|out_data [6]),
	.datac(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[6]~2 .lut_mask = 16'h0C00;
defparam \inst1|multiplexador_inst_color|out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0003C00011FFF83FFFC3FFFC3FFFC3FFFC3FFFC3FFFC3CF3C3CF3C3CF3E3CF3E3CFBE3FFFE3FFFE3FFFE1FFFC80079C0003;
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(gnd),
	.datab(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 16'hCCF0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \inst1|sprite_memory_inst|out_data[5] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[5] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[5]~3 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[5]~3_combout  = (!\inst1|VGA_sync_inst|LessThan1~0_combout  & (\inst1|sprite_memory_inst|out_data [5] & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|out_data [5]),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[5]~3 .lut_mask = 16'h5000;
defparam \inst1|multiplexador_inst_color|out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0007BFFFFE00074000247FF24FFFA4FFFE4FFFE4CF3E4DFBE4DFBE4DFBC4DFBC4FF7C4FFFC4FFFC47FFCE3FFBFFF87E0007;
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))

	.dataa(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 .lut_mask = 16'hE4E4;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \inst1|sprite_memory_inst|out_data[4] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[4] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[4]~4 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[4]~4_combout  = (\inst1|sprite_memory_inst|out_data [4] & (!\inst1|VGA_sync_inst|LessThan1~0_combout  & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(\inst1|sprite_memory_inst|out_data [4]),
	.datab(gnd),
	.datac(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[4]~4 .lut_mask = 16'h0A00;
defparam \inst1|multiplexador_inst_color|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00079FFFBBFFFD67FF66800E700067000270002730C2739C2739C2739C67294071000700067000668006BC03FDFFBFE0007;
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))

	.dataa(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5 .lut_mask = 16'hFA50;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \inst1|sprite_memory_inst|out_data[3] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[3] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[3]~5 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[3]~5_combout  = (\inst1|sprite_memory_inst|out_data [3] & (!\inst1|VGA_sync_inst|LessThan1~0_combout  & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(gnd),
	.datab(\inst1|sprite_memory_inst|out_data [3]),
	.datac(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[3]~5 .lut_mask = 16'h0C00;
defparam \inst1|multiplexador_inst_color|out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0003C000100000000000000000000000000000000000000000000000002000000000000006000060000E0003C80039C0003;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))

	.dataa(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6 .lut_mask = 16'hFA0A;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \inst1|sprite_memory_inst|out_data[2] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[2] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[2]~6 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[2]~6_combout  = (!\inst1|VGA_sync_inst|LessThan1~0_combout  & (\inst1|sprite_memory_inst|out_data [2] & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|out_data [2]),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[2]~6 .lut_mask = 16'h5000;
defparam \inst1|multiplexador_inst_color|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0007800038000100000000000000000000000000000000000000000000400006000060000000002000068004FC005FE0007;
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))

	.dataa(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7 .lut_mask = 16'hFA50;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \inst1|sprite_memory_inst|out_data[1] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[1] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[1]~7 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[1]~7_combout  = (!\inst1|VGA_sync_inst|LessThan1~0_combout  & (\inst1|sprite_memory_inst|out_data [1] & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\inst1|sprite_memory_inst|out_data [1]),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[1]~7 .lut_mask = 16'h5000;
defparam \inst1|multiplexador_inst_color|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0007BFFFFDFFFB7FFFE7FFFE7800E780067B0C678006789167891678914789167891078032780707C004DFF8BFFFA7E0007;
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst1|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst1|full_print_module_inst|memory_address [12],\inst1|full_print_module_inst|memory_address [11],\inst1|full_print_module_inst|memory_address [10],\inst1|full_print_module_inst|memory_address [9],\inst1|full_print_module_inst|memory_address [8],
\inst1|full_print_module_inst|memory_address [7],\inst1|full_print_module_inst|memory_address [6],\inst1|full_print_module_inst|memory_address [5],\inst1|full_print_module_inst|memory_address [4],\inst1|full_print_module_inst|memory_address [3],
\inst1|full_print_module_inst|memory_address [2],\inst1|full_print_module_inst|memory_address [1],\inst1|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "video_processor:inst1|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_jmm1:auto_generated|ALTSYNCRAM";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (!\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))

	.dataa(gnd),
	.datab(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'hF0CC;
defparam \inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \inst1|sprite_memory_inst|out_data[0] (
	.clk(\inst1|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|sprite_memory_inst|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|sprite_memory_inst|out_data[0] .is_wysiwyg = "true";
defparam \inst1|sprite_memory_inst|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneive_lcell_comb \inst1|multiplexador_inst_color|out[0]~8 (
// Equation(s):
// \inst1|multiplexador_inst_color|out[0]~8_combout  = (\inst1|sprite_memory_inst|out_data [0] & (!\inst1|VGA_sync_inst|LessThan1~0_combout  & \inst1|VGA_sync_inst|video_enable~0_combout ))

	.dataa(\inst1|sprite_memory_inst|out_data [0]),
	.datab(gnd),
	.datac(\inst1|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst1|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst1|multiplexador_inst_color|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|multiplexador_inst_color|out[0]~8 .lut_mask = 16'h0A00;
defparam \inst1|multiplexador_inst_color|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
