ISim log file
Running: C:\CZ3001\part1_without_pipeline_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/CZ3001/part1_without_pipeline_isim_beh.wdb 
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/CZ3001/part1_without_pipeline.v" Line 47.  For instance part1_without_pipeline/RF0/, width 16 of formal port wdata is not equal to width 1 of actual signal wdata.
WARNING: File "C:/CZ3001/part1_without_pipeline.v" Line 16.  For instance part1_without_pipeline/DM/, width 4 of formal port addr is not equal to width 16 of actual signal aluout.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
