"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[4116],{5791:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>c,contentTitle:()=>s,default:()=>l,frontMatter:()=>i,metadata:()=>o,toc:()=>u});const o=JSON.parse('{"id":"layout/route","title":"Route (add tracks)","description":"","source":"@site/docs/04_layout/05_route.md","sourceDirName":"04_layout","slug":"/layout/route","permalink":"/PCB-Design-with-KiCad/docs/layout/route","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/04_layout/05_route.md","tags":[],"version":"current","sidebarPosition":5,"frontMatter":{},"sidebar":"layoutSidebar","previous":{"title":"Component placement","permalink":"/PCB-Design-with-KiCad/docs/layout/component-placement"},"next":{"title":"Refine the outline","permalink":"/PCB-Design-with-KiCad/docs/layout/refine-outline"}}');var r=n(4848),a=n(8453);const i={},s="Route (add tracks)",c={},u=[];function d(e){const t={h1:"h1",header:"header",...(0,a.R)(),...e.components};return(0,r.jsx)(t.header,{children:(0,r.jsx)(t.h1,{id:"route-add-tracks",children:"Route (add tracks)"})})}function l(e={}){const{wrapper:t}={...(0,a.R)(),...e.components};return t?(0,r.jsx)(t,{...e,children:(0,r.jsx)(d,{...e})}):d(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>i,x:()=>s});var o=n(6540);const r={},a=o.createContext(r);function i(e){const t=o.useContext(a);return o.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function s(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:i(e.components),o.createElement(a.Provider,{value:t},e.children)}}}]);