ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB44:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** /* USER CODE END Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PD */
  33:Core/Src/main.c **** #define MAX_ITER 100
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  43:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** //TODO: Define variables you think you might need
  47:Core/Src/main.c **** //Mandelbrot Variables
  48:Core/Src/main.c **** //********************************************************************
  49:Core/Src/main.c ****   uint32_t start_time = 0;
  50:Core/Src/main.c ****   uint32_t end_time = 0;
  51:Core/Src/main.c ****   uint16_t pin_mask = 0;
  52:Core/Src/main.c ****   uint64_t start_cnt, end_cnt; //For cycle counting
  53:Core/Src/main.c **** 
  54:Core/Src/main.c ****   int sizes[] = {128, 160, 192, 224, 256};
  55:Core/Src/main.c ****   int num_sizes = 5;
  56:Core/Src/main.c ****   int rows = 8; //for striping
  57:Core/Src/main.c **** 
  58:Core/Src/main.c ****    // Arrays to store results
  59:Core/Src/main.c ****   uint64_t checksums[8];
  60:Core/Src/main.c ****   uint32_t execution_times[8];
  61:Core/Src/main.c ****   uint64_t cycle_cnt[8];
  62:Core/Src/main.c ****   double throughput[8];
  63:Core/Src/main.c **** 
  64:Core/Src/main.c ****   //*******************************************************************
  65:Core/Src/main.c ****   //End Mandelbrot variables
  66:Core/Src/main.c **** /* USER CODE END PV */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  69:Core/Src/main.c **** void SystemClock_Config(void);
  70:Core/Src/main.c **** static void MX_GPIO_Init(void);
  71:Core/Src/main.c **** static void MX_TIM2_Init(void);
  72:Core/Src/main.c **** static void MX_TIM1_Init(void);
  73:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  74:Core/Src/main.c **** //TODO: Define any function prototypes you might need such as the calculate Mandelbrot function amo
  75:Core/Src/main.c **** 	uint64_t calculate_mandelbrot_fixed_point_arithmetic(int width, int height, int max_iterations);
  76:Core/Src/main.c **** 	uint64_t calculate_mandelbrot_double(int width, int height, int max_iterations);
  77:Core/Src/main.c **** 	uint64_t calculate_mandelbrot_float(int width, int height, int max_iterations);
  78:Core/Src/main.c **** 	uint64_t mandelbrot_sum_stripe(int width, int height, int y_start, int rows, int max_iterations);
  79:Core/Src/main.c **** 	uint64_t calculate_mandelbrot_striped_total(int width, int height, int max_iterations, int stripe_
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END PFP */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  84:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* USER CODE END 0 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /**
  89:Core/Src/main.c ****   * @brief  The application entry point.
  90:Core/Src/main.c ****   * @retval int
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 3


  91:Core/Src/main.c ****   */
  92:Core/Src/main.c **** int main(void)
  93:Core/Src/main.c **** {
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END 1 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 102:Core/Src/main.c ****   HAL_Init();
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE END Init */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* Configure the system clock */
 111:Core/Src/main.c ****   SystemClock_Config();
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE END SysInit */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* Initialize all configured peripherals */
 118:Core/Src/main.c ****   MX_GPIO_Init();
 119:Core/Src/main.c ****   MX_TIM2_Init();
 120:Core/Src/main.c ****   MX_TIM1_Init();
 121:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   //Start timer 2 (used to measure cycles)
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****     	 //TIM2 is initialised to be at the same frequency as the CPU
 126:Core/Src/main.c ****     	 HAL_TIM_Base_Start(&htim2);
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   		  //TODO: Visual indicator: Turn on LED0 to signal processing start
 130:Core/Src/main.c ****   		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   		  //TODO: Benchmark and Profile Performance
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   		  //Automatically step through all image sizes
 135:Core/Src/main.c ****   		  for (int i = 0; i < num_sizes; i++)
 136:Core/Src/main.c ****   		    {
 137:Core/Src/main.c ****   		        int current_size = sizes[i];
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   				  //Start time and cycle count
 140:Core/Src/main.c ****   				  start_time = HAL_GetTick();
 141:Core/Src/main.c ****   				  start_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   				  //Call mandelbrot function
 145:Core/Src/main.c ****   				  //checksums[i] = calculate_mandelbrot_fixed_point_arithmetic(current_size, 1080, MAX_ITER);
 146:Core/Src/main.c ****   				  //checksums[i] = calculate_mandelbrot_striped_total(current_size, 1080, MAX_ITER, rows);
 147:Core/Src/main.c ****   				  checksums[i] = calculate_mandelbrot_double(current_size, current_size, MAX_ITER);
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 4


 148:Core/Src/main.c ****   				  //checksum = calculate_mandelbrot_double(256, 256, MAX_ITER);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   				  //End time and cycle count
 151:Core/Src/main.c ****   				  end_time = HAL_GetTick();
 152:Core/Src/main.c ****   				  end_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   				  execution_times[i] = end_time - start_time;
 156:Core/Src/main.c ****   				  throughput[i] = (current_size*current_size)/(execution_times[i]/1000.0); //Throughput in pi
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   				  //Cycle count (accounting for overflow of TIM2)
 159:Core/Src/main.c ****   				  if (end_cnt >= start_cnt)
 160:Core/Src/main.c ****   				      cycle_cnt[i] = end_cnt - start_cnt;
 161:Core/Src/main.c ****   				  else
 162:Core/Src/main.c ****   				      cycle_cnt[i] = (0xFFFFFFFF - start_cnt) + end_cnt + 1;
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   				  //TODO: Visual indicator: Turn on LED1 to signal processing start
 166:Core/Src/main.c ****   					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   				  //TODO: Keep the LEDs ON for 2s
 169:Core/Src/main.c ****   					HAL_Delay(2000);
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   				  //TODO: Turn OFF LEDs
 172:Core/Src/main.c ****   					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 173:Core/Src/main.c ****   					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 174:Core/Src/main.c ****   		    }
 175:Core/Src/main.c ****   /* USER CODE END 2 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* Infinite loop */
 178:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 179:Core/Src/main.c **** 	  while (1)
 180:Core/Src/main.c **** 	  {
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** 	  }
 183:Core/Src/main.c ****     /* USER CODE END WHILE */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE END 3 */
 190:Core/Src/main.c **** }
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /**
 193:Core/Src/main.c ****   * @brief System Clock Configuration
 194:Core/Src/main.c ****   * @retval None
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c **** void SystemClock_Config(void)
 197:Core/Src/main.c **** {
 198:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 199:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 202:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 5


 205:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 206:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 211:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 212:Core/Src/main.c ****   {
 213:Core/Src/main.c ****     Error_Handler();
 214:Core/Src/main.c ****   }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 219:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 220:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 221:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 222:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 225:Core/Src/main.c ****   {
 226:Core/Src/main.c ****     Error_Handler();
 227:Core/Src/main.c ****   }
 228:Core/Src/main.c **** }
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** /**
 231:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 232:Core/Src/main.c ****   * @param None
 233:Core/Src/main.c ****   * @retval None
 234:Core/Src/main.c ****   */
 235:Core/Src/main.c **** static void MX_TIM1_Init(void)
 236:Core/Src/main.c **** {
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 243:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 248:Core/Src/main.c ****   htim1.Instance = TIM1;
 249:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 250:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 251:Core/Src/main.c ****   htim1.Init.Period = 65535;
 252:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 253:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 254:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 255:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 256:Core/Src/main.c ****   {
 257:Core/Src/main.c ****     Error_Handler();
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 260:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 261:Core/Src/main.c ****   {
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 6


 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 265:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 266:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** /**
 277:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 278:Core/Src/main.c ****   * @param None
 279:Core/Src/main.c ****   * @retval None
 280:Core/Src/main.c ****   */
 281:Core/Src/main.c **** static void MX_TIM2_Init(void)
 282:Core/Src/main.c **** {
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 289:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 294:Core/Src/main.c ****   htim2.Instance = TIM2;
 295:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 296:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 297:Core/Src/main.c ****   htim2.Init.Period = 4294967294;
 298:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 299:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 300:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 305:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     Error_Handler();
 308:Core/Src/main.c ****   }
 309:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 310:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 311:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 312:Core/Src/main.c ****   {
 313:Core/Src/main.c ****     Error_Handler();
 314:Core/Src/main.c ****   }
 315:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 318:Core/Src/main.c **** 
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 7


 319:Core/Src/main.c **** }
 320:Core/Src/main.c **** 
 321:Core/Src/main.c **** /**
 322:Core/Src/main.c ****   * @brief GPIO Initialization Function
 323:Core/Src/main.c ****   * @param None
 324:Core/Src/main.c ****   * @retval None
 325:Core/Src/main.c ****   */
 326:Core/Src/main.c **** static void MX_GPIO_Init(void)
 327:Core/Src/main.c **** {
  26              		.loc 1 327 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 10B5     		push	{r4, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  35 0002 88B0     		sub	sp, sp, #32
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 40
 328:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 328 3 view .LVU1
  39              		.loc 1 328 20 is_stmt 0 view .LVU2
  40 0004 1422     		movs	r2, #20
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
 329:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 334:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  45              		.loc 1 334 3 is_stmt 1 view .LVU3
  46              	.LBB4:
  47              		.loc 1 334 3 view .LVU4
  48              		.loc 1 334 3 view .LVU5
  49 000e 174B     		ldr	r3, .L2
  50 0010 5A69     		ldr	r2, [r3, #20]
  51 0012 8021     		movs	r1, #128
  52 0014 C903     		lsls	r1, r1, #15
  53 0016 0A43     		orrs	r2, r1
  54 0018 5A61     		str	r2, [r3, #20]
  55              		.loc 1 334 3 view .LVU6
  56 001a 5A69     		ldr	r2, [r3, #20]
  57 001c 0A40     		ands	r2, r1
  58 001e 0092     		str	r2, [sp]
  59              		.loc 1 334 3 view .LVU7
  60 0020 009A     		ldr	r2, [sp]
  61              	.LBE4:
  62              		.loc 1 334 3 view .LVU8
 335:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  63              		.loc 1 335 3 view .LVU9
  64              	.LBB5:
  65              		.loc 1 335 3 view .LVU10
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 8


  66              		.loc 1 335 3 view .LVU11
  67 0022 5A69     		ldr	r2, [r3, #20]
  68 0024 8021     		movs	r1, #128
  69 0026 C902     		lsls	r1, r1, #11
  70 0028 0A43     		orrs	r2, r1
  71 002a 5A61     		str	r2, [r3, #20]
  72              		.loc 1 335 3 view .LVU12
  73 002c 5A69     		ldr	r2, [r3, #20]
  74 002e 0A40     		ands	r2, r1
  75 0030 0192     		str	r2, [sp, #4]
  76              		.loc 1 335 3 view .LVU13
  77 0032 019A     		ldr	r2, [sp, #4]
  78              	.LBE5:
  79              		.loc 1 335 3 view .LVU14
 336:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 336 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 336 3 view .LVU16
  83              		.loc 1 336 3 view .LVU17
  84 0034 5A69     		ldr	r2, [r3, #20]
  85 0036 8021     		movs	r1, #128
  86 0038 8902     		lsls	r1, r1, #10
  87 003a 0A43     		orrs	r2, r1
  88 003c 5A61     		str	r2, [r3, #20]
  89              		.loc 1 336 3 view .LVU18
  90 003e 5B69     		ldr	r3, [r3, #20]
  91 0040 0B40     		ands	r3, r1
  92 0042 0293     		str	r3, [sp, #8]
  93              		.loc 1 336 3 view .LVU19
  94 0044 029B     		ldr	r3, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 336 3 view .LVU20
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 339:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
  97              		.loc 1 339 3 view .LVU21
  98 0046 0A4C     		ldr	r4, .L2+4
  99 0048 0022     		movs	r2, #0
 100 004a FF21     		movs	r1, #255
 101 004c 2000     		movs	r0, r4
 102 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 103              	.LVL1:
 340:Core/Src/main.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB3
 343:Core/Src/main.c ****                            PB4 PB5 PB6 PB7 */
 344:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 104              		.loc 1 344 3 view .LVU22
 105              		.loc 1 344 23 is_stmt 0 view .LVU23
 106 0052 FF23     		movs	r3, #255
 107 0054 0393     		str	r3, [sp, #12]
 345:Core/Src/main.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 346:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 108              		.loc 1 346 3 is_stmt 1 view .LVU24
 109              		.loc 1 346 24 is_stmt 0 view .LVU25
 110 0056 FE3B     		subs	r3, r3, #254
 111 0058 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 9


 347:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 112              		.loc 1 347 3 is_stmt 1 view .LVU26
 113              		.loc 1 347 24 is_stmt 0 view .LVU27
 114 005a 0023     		movs	r3, #0
 115 005c 0593     		str	r3, [sp, #20]
 348:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 116              		.loc 1 348 3 is_stmt 1 view .LVU28
 117              		.loc 1 348 25 is_stmt 0 view .LVU29
 118 005e 0693     		str	r3, [sp, #24]
 349:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 119              		.loc 1 349 3 is_stmt 1 view .LVU30
 120 0060 03A9     		add	r1, sp, #12
 121 0062 2000     		movs	r0, r4
 122 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 123              	.LVL2:
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 354:Core/Src/main.c **** }
 124              		.loc 1 354 1 is_stmt 0 view .LVU31
 125 0068 08B0     		add	sp, sp, #32
 126              		@ sp needed
 127 006a 10BD     		pop	{r4, pc}
 128              	.L3:
 129              		.align	2
 130              	.L2:
 131 006c 00100240 		.word	1073876992
 132 0070 00040048 		.word	1207960576
 133              		.cfi_endproc
 134              	.LFE44:
 136              		.global	__aeabi_uidiv
 137              		.global	__aeabi_idiv
 138              		.section	.text.calculate_mandelbrot_fixed_point_arithmetic,"ax",%progbits
 139              		.align	1
 140              		.global	calculate_mandelbrot_fixed_point_arithmetic
 141              		.syntax unified
 142              		.code	16
 143              		.thumb_func
 145              	calculate_mandelbrot_fixed_point_arithmetic:
 146              	.LVL3:
 147              	.LFB45:
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 357:Core/Src/main.c **** //TODO: Function signatures you defined previously , implement them here
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** //Start Mandelbrot functions
 360:Core/Src/main.c **** //*************************************************************************************************
 361:Core/Src/main.c **** uint64_t calculate_mandelbrot_fixed_point_arithmetic(int width, int height, int max_iterations){
 148              		.loc 1 361 96 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 32
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		.loc 1 361 96 is_stmt 0 view .LVU33
 153 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 154              	.LCFI2:
 155              		.cfi_def_cfa_offset 20
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 10


 156              		.cfi_offset 4, -20
 157              		.cfi_offset 5, -16
 158              		.cfi_offset 6, -12
 159              		.cfi_offset 7, -8
 160              		.cfi_offset 14, -4
 161 0002 DE46     		mov	lr, fp
 162 0004 5746     		mov	r7, r10
 163 0006 4E46     		mov	r6, r9
 164 0008 4546     		mov	r5, r8
 165 000a E0B5     		push	{r5, r6, r7, lr}
 166              	.LCFI3:
 167              		.cfi_def_cfa_offset 36
 168              		.cfi_offset 8, -36
 169              		.cfi_offset 9, -32
 170              		.cfi_offset 10, -28
 171              		.cfi_offset 11, -24
 172 000c 89B0     		sub	sp, sp, #36
 173              	.LCFI4:
 174              		.cfi_def_cfa_offset 72
 175 000e 0390     		str	r0, [sp, #12]
 176 0010 0791     		str	r1, [sp, #28]
 177 0012 0192     		str	r2, [sp, #4]
 362:Core/Src/main.c ****   uint64_t mandelbrot_sum = 0;
 178              		.loc 1 362 3 is_stmt 1 view .LVU34
 179              	.LVL4:
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** 
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** 	int s = 10000; //10^4 scale factor (so that overflow doesnt occur on 32bit ints)
 180              		.loc 1 366 2 view .LVU35
 367:Core/Src/main.c **** 	int s3_5 = 3.5*s;
 181              		.loc 1 367 2 view .LVU36
 368:Core/Src/main.c **** 	int s2_5 = 2.5*s;
 182              		.loc 1 368 2 view .LVU37
 369:Core/Src/main.c **** 	int x_0 = 0;
 183              		.loc 1 369 2 view .LVU38
 370:Core/Src/main.c **** 	int y_0 = 0;
 184              		.loc 1 370 2 view .LVU39
 371:Core/Src/main.c **** 	int x_i;
 185              		.loc 1 371 2 view .LVU40
 372:Core/Src/main.c **** 	int y_i;
 186              		.loc 1 372 2 view .LVU41
 373:Core/Src/main.c **** 	uint64_t iteration;
 187              		.loc 1 373 2 view .LVU42
 374:Core/Src/main.c **** 	int64_t temp; //Prevent overflow by making 64bit
 188              		.loc 1 374 2 view .LVU43
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** 	for (uint32_t y = 0; y <= height-1; y++)
 189              		.loc 1 376 2 view .LVU44
 190              	.LBB7:
 191              		.loc 1 376 7 view .LVU45
 192              		.loc 1 376 16 is_stmt 0 view .LVU46
 193 0014 0023     		movs	r3, #0
 194 0016 9846     		mov	r8, r3
 195              	.LBE7:
 362:Core/Src/main.c **** 
 196              		.loc 1 362 12 view .LVU47
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 11


 197 0018 0023     		movs	r3, #0
 198 001a 0024     		movs	r4, #0
 199 001c 0493     		str	r3, [sp, #16]
 200 001e 0594     		str	r4, [sp, #20]
 201 0020 4346     		mov	r3, r8
 202 0022 0693     		str	r3, [sp, #24]
 203              	.LBB10:
 204              		.loc 1 376 2 view .LVU48
 205 0024 5CE0     		b	.L5
 206              	.LVL5:
 207              	.L9:
 208              	.LBB8:
 377:Core/Src/main.c **** 	{
 378:Core/Src/main.c **** 		for (uint32_t x = 0; x <= width-1; x++)
 379:Core/Src/main.c **** 		{
 380:Core/Src/main.c **** 			x_0 = ((((x*s)/width))*(s3_5)/s - (s2_5));
 381:Core/Src/main.c **** 			y_0 = ((((y*s)/height))*(2*s)/s - (s));
 382:Core/Src/main.c **** 			x_i = 0;
 383:Core/Src/main.c **** 			y_i = 0;
 384:Core/Src/main.c **** 			iteration = 0;
 385:Core/Src/main.c **** 			while (iteration < max_iterations && (x_i*x_i + y_i*y_i)<= 4*s*s)
 386:Core/Src/main.c **** 			{
 387:Core/Src/main.c **** 				temp = x_i*x_i/s - y_i*y_i/s;
 209              		.loc 1 387 5 is_stmt 1 view .LVU49
 210              		.loc 1 387 19 is_stmt 0 view .LVU50
 211 0026 3749     		ldr	r1, .L17
 212 0028 FFF7FEFF 		bl	__aeabi_idiv
 213              	.LVL6:
 214 002c 8046     		mov	r8, r0
 215              		.loc 1 387 31 view .LVU51
 216 002e 3549     		ldr	r1, .L17
 217 0030 5046     		mov	r0, r10
 218 0032 FFF7FEFF 		bl	__aeabi_idiv
 219              	.LVL7:
 220              		.loc 1 387 22 view .LVU52
 221 0036 4346     		mov	r3, r8
 222 0038 1B1A     		subs	r3, r3, r0
 223 003a 9846     		mov	r8, r3
 224              	.LVL8:
 388:Core/Src/main.c **** 				y_i = 2*x_i*y_i/s + y_0;
 225              		.loc 1 388 5 is_stmt 1 view .LVU53
 226              		.loc 1 388 16 is_stmt 0 view .LVU54
 227 003c 6C43     		muls	r4, r5
 228              	.LVL9:
 229              		.loc 1 388 16 view .LVU55
 230 003e 6000     		lsls	r0, r4, #1
 231              		.loc 1 388 20 view .LVU56
 232 0040 3049     		ldr	r1, .L17
 233 0042 FFF7FEFF 		bl	__aeabi_idiv
 234              	.LVL10:
 235              		.loc 1 388 9 view .LVU57
 236 0046 4844     		add	r0, r0, r9
 237 0048 0500     		movs	r5, r0
 238              	.LVL11:
 389:Core/Src/main.c **** 				x_i = temp + x_0;
 239              		.loc 1 389 5 is_stmt 1 view .LVU58
 240              		.loc 1 389 16 is_stmt 0 view .LVU59
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 12


 241 004a 4446     		mov	r4, r8
 242 004c 5C44     		add	r4, r4, fp
 243              	.LVL12:
 390:Core/Src/main.c **** 				iteration = iteration+1;
 244              		.loc 1 390 5 is_stmt 1 view .LVU60
 245              		.loc 1 390 15 is_stmt 0 view .LVU61
 246 004e 0122     		movs	r2, #1
 247 0050 0023     		movs	r3, #0
 248 0052 B618     		adds	r6, r6, r2
 249 0054 5F41     		adcs	r7, r7, r3
 250              	.LVL13:
 251              	.L6:
 385:Core/Src/main.c **** 			{
 252              		.loc 1 385 38 is_stmt 1 view .LVU62
 385:Core/Src/main.c **** 			{
 253              		.loc 1 385 21 is_stmt 0 view .LVU63
 254 0056 019B     		ldr	r3, [sp, #4]
 255 0058 1A00     		movs	r2, r3
 256 005a DB17     		asrs	r3, r3, #31
 385:Core/Src/main.c **** 			{
 257              		.loc 1 385 38 view .LVU64
 258 005c BB42     		cmp	r3, r7
 259 005e 37D9     		bls	.L14
 260              	.L13:
 385:Core/Src/main.c **** 			{
 261              		.loc 1 385 45 discriminator 1 view .LVU65
 262 0060 2000     		movs	r0, r4
 263 0062 6043     		muls	r0, r4
 385:Core/Src/main.c **** 			{
 264              		.loc 1 385 55 discriminator 1 view .LVU66
 265 0064 2B00     		movs	r3, r5
 266 0066 6B43     		muls	r3, r5
 267 0068 9A46     		mov	r10, r3
 385:Core/Src/main.c **** 			{
 268              		.loc 1 385 50 discriminator 1 view .LVU67
 269 006a C218     		adds	r2, r0, r3
 385:Core/Src/main.c **** 			{
 270              		.loc 1 385 38 discriminator 1 view .LVU68
 271 006c 264B     		ldr	r3, .L17+4
 272 006e 9A42     		cmp	r2, r3
 273 0070 D9DD     		ble	.L9
 274              	.L7:
 391:Core/Src/main.c **** 			}
 392:Core/Src/main.c **** 			mandelbrot_sum = mandelbrot_sum + iteration;
 275              		.loc 1 392 4 is_stmt 1 view .LVU69
 276              		.loc 1 392 19 is_stmt 0 view .LVU70
 277 0072 049B     		ldr	r3, [sp, #16]
 278 0074 059C     		ldr	r4, [sp, #20]
 279 0076 9B19     		adds	r3, r3, r6
 280 0078 7C41     		adcs	r4, r4, r7
 281 007a 0493     		str	r3, [sp, #16]
 282 007c 0594     		str	r4, [sp, #20]
 283              	.LVL14:
 378:Core/Src/main.c **** 		{
 284              		.loc 1 378 39 is_stmt 1 discriminator 2 view .LVU71
 285 007e 029B     		ldr	r3, [sp, #8]
 286              	.LVL15:
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 13


 378:Core/Src/main.c **** 		{
 287              		.loc 1 378 39 is_stmt 0 discriminator 2 view .LVU72
 288 0080 0133     		adds	r3, r3, #1
 289 0082 0293     		str	r3, [sp, #8]
 290              	.LVL16:
 291              	.L11:
 378:Core/Src/main.c **** 		{
 292              		.loc 1 378 26 is_stmt 1 discriminator 1 view .LVU73
 378:Core/Src/main.c **** 		{
 293              		.loc 1 378 34 is_stmt 0 discriminator 1 view .LVU74
 294 0084 039B     		ldr	r3, [sp, #12]
 295 0086 013B     		subs	r3, r3, #1
 378:Core/Src/main.c **** 		{
 296              		.loc 1 378 26 discriminator 1 view .LVU75
 297 0088 029A     		ldr	r2, [sp, #8]
 298 008a 9342     		cmp	r3, r2
 299 008c 25D3     		bcc	.L15
 380:Core/Src/main.c **** 			y_0 = ((((y*s)/height))*(2*s)/s - (s));
 300              		.loc 1 380 4 is_stmt 1 view .LVU76
 380:Core/Src/main.c **** 			y_0 = ((((y*s)/height))*(2*s)/s - (s));
 301              		.loc 1 380 15 is_stmt 0 view .LVU77
 302 008e 1D4C     		ldr	r4, .L17
 303 0090 0298     		ldr	r0, [sp, #8]
 304 0092 6043     		muls	r0, r4
 380:Core/Src/main.c **** 			y_0 = ((((y*s)/height))*(2*s)/s - (s));
 305              		.loc 1 380 18 view .LVU78
 306 0094 0399     		ldr	r1, [sp, #12]
 307 0096 FFF7FEFF 		bl	__aeabi_uidiv
 308              	.LVL17:
 380:Core/Src/main.c **** 			y_0 = ((((y*s)/height))*(2*s)/s - (s));
 309              		.loc 1 380 26 view .LVU79
 310 009a 1C4B     		ldr	r3, .L17+8
 311 009c 5843     		muls	r0, r3
 380:Core/Src/main.c **** 			y_0 = ((((y*s)/height))*(2*s)/s - (s));
 312              		.loc 1 380 33 view .LVU80
 313 009e 2100     		movs	r1, r4
 314 00a0 FFF7FEFF 		bl	__aeabi_uidiv
 315              	.LVL18:
 380:Core/Src/main.c **** 			y_0 = ((((y*s)/height))*(2*s)/s - (s));
 316              		.loc 1 380 36 view .LVU81
 317 00a4 1A4B     		ldr	r3, .L17+12
 318 00a6 9B46     		mov	fp, r3
 319 00a8 8344     		add	fp, fp, r0
 320              	.LVL19:
 381:Core/Src/main.c **** 			x_i = 0;
 321              		.loc 1 381 4 is_stmt 1 view .LVU82
 381:Core/Src/main.c **** 			x_i = 0;
 322              		.loc 1 381 15 is_stmt 0 view .LVU83
 323 00aa 0698     		ldr	r0, [sp, #24]
 324 00ac 6043     		muls	r0, r4
 381:Core/Src/main.c **** 			x_i = 0;
 325              		.loc 1 381 18 view .LVU84
 326 00ae 0799     		ldr	r1, [sp, #28]
 327 00b0 FFF7FEFF 		bl	__aeabi_uidiv
 328              	.LVL20:
 381:Core/Src/main.c **** 			x_i = 0;
 329              		.loc 1 381 27 view .LVU85
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 14


 330 00b4 174B     		ldr	r3, .L17+16
 331 00b6 5843     		muls	r0, r3
 381:Core/Src/main.c **** 			x_i = 0;
 332              		.loc 1 381 33 view .LVU86
 333 00b8 2100     		movs	r1, r4
 334 00ba FFF7FEFF 		bl	__aeabi_uidiv
 335              	.LVL21:
 381:Core/Src/main.c **** 			x_i = 0;
 336              		.loc 1 381 36 view .LVU87
 337 00be 164B     		ldr	r3, .L17+20
 338 00c0 9A46     		mov	r10, r3
 339 00c2 8244     		add	r10, r10, r0
 340              	.LVL22:
 382:Core/Src/main.c **** 			y_i = 0;
 341              		.loc 1 382 4 is_stmt 1 view .LVU88
 383:Core/Src/main.c **** 			iteration = 0;
 342              		.loc 1 383 4 view .LVU89
 384:Core/Src/main.c **** 			while (iteration < max_iterations && (x_i*x_i + y_i*y_i)<= 4*s*s)
 343              		.loc 1 384 4 view .LVU90
 385:Core/Src/main.c **** 			{
 344              		.loc 1 385 4 view .LVU91
 384:Core/Src/main.c **** 			while (iteration < max_iterations && (x_i*x_i + y_i*y_i)<= 4*s*s)
 345              		.loc 1 384 14 is_stmt 0 view .LVU92
 346 00c4 0026     		movs	r6, #0
 347 00c6 0027     		movs	r7, #0
 383:Core/Src/main.c **** 			iteration = 0;
 348              		.loc 1 383 8 view .LVU93
 349 00c8 0025     		movs	r5, #0
 382:Core/Src/main.c **** 			y_i = 0;
 350              		.loc 1 382 8 view .LVU94
 351 00ca 0024     		movs	r4, #0
 352 00cc D146     		mov	r9, r10
 385:Core/Src/main.c **** 			{
 353              		.loc 1 385 10 view .LVU95
 354 00ce C2E7     		b	.L6
 355              	.LVL23:
 356              	.L14:
 385:Core/Src/main.c **** 			{
 357              		.loc 1 385 38 view .LVU96
 358 00d0 BB42     		cmp	r3, r7
 359 00d2 CED1     		bne	.L7
 360 00d4 B242     		cmp	r2, r6
 361 00d6 C3D8     		bhi	.L13
 362 00d8 CBE7     		b	.L7
 363              	.LVL24:
 364              	.L15:
 385:Core/Src/main.c **** 			{
 365              		.loc 1 385 38 view .LVU97
 366              	.LBE8:
 376:Core/Src/main.c **** 	{
 367              		.loc 1 376 39 is_stmt 1 discriminator 2 view .LVU98
 368 00da 069B     		ldr	r3, [sp, #24]
 369 00dc 0133     		adds	r3, r3, #1
 370 00de 0693     		str	r3, [sp, #24]
 371              	.LVL25:
 372              	.L5:
 376:Core/Src/main.c **** 	{
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 15


 373              		.loc 1 376 25 discriminator 1 view .LVU99
 376:Core/Src/main.c **** 	{
 374              		.loc 1 376 34 is_stmt 0 discriminator 1 view .LVU100
 375 00e0 079B     		ldr	r3, [sp, #28]
 376 00e2 013B     		subs	r3, r3, #1
 376:Core/Src/main.c **** 	{
 377              		.loc 1 376 25 discriminator 1 view .LVU101
 378 00e4 069A     		ldr	r2, [sp, #24]
 379 00e6 9342     		cmp	r3, r2
 380 00e8 02D3     		bcc	.L16
 381              	.LBB9:
 378:Core/Src/main.c **** 		{
 382              		.loc 1 378 17 view .LVU102
 383 00ea 0023     		movs	r3, #0
 384 00ec 0293     		str	r3, [sp, #8]
 385 00ee C9E7     		b	.L11
 386              	.L16:
 387              	.LBE9:
 388              	.LBE10:
 393:Core/Src/main.c **** 		}
 394:Core/Src/main.c **** 	}
 395:Core/Src/main.c **** 	return mandelbrot_sum;
 389              		.loc 1 395 2 is_stmt 1 view .LVU103
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** }
 390              		.loc 1 397 1 is_stmt 0 view .LVU104
 391 00f0 0498     		ldr	r0, [sp, #16]
 392 00f2 0599     		ldr	r1, [sp, #20]
 393 00f4 09B0     		add	sp, sp, #36
 394              		@ sp needed
 395 00f6 F0BC     		pop	{r4, r5, r6, r7}
 396 00f8 BB46     		mov	fp, r7
 397 00fa B246     		mov	r10, r6
 398 00fc A946     		mov	r9, r5
 399 00fe A046     		mov	r8, r4
 400 0100 F0BD     		pop	{r4, r5, r6, r7, pc}
 401              	.L18:
 402 0102 C046     		.align	2
 403              	.L17:
 404 0104 10270000 		.word	10000
 405 0108 0084D717 		.word	400000000
 406 010c B8880000 		.word	35000
 407 0110 589EFFFF 		.word	-25000
 408 0114 204E0000 		.word	20000
 409 0118 F0D8FFFF 		.word	-10000
 410              		.cfi_endproc
 411              	.LFE45:
 413              		.section	.text.mandelbrot_sum_stripe,"ax",%progbits
 414              		.align	1
 415              		.global	mandelbrot_sum_stripe
 416              		.syntax unified
 417              		.code	16
 418              		.thumb_func
 420              	mandelbrot_sum_stripe:
 421              	.LVL26:
 422              	.LFB46:
 398:Core/Src/main.c **** 
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 16


 399:Core/Src/main.c **** uint64_t mandelbrot_sum_stripe(
 400:Core/Src/main.c **** 	    int width, int height,
 401:Core/Src/main.c **** 	    int y_start, int rows,
 402:Core/Src/main.c **** 	    int max_iterations)
 403:Core/Src/main.c **** 	{
 423              		.loc 1 403 2 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 4, pretend = 0, frame = 32
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		.loc 1 403 2 is_stmt 0 view .LVU106
 428 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 429              	.LCFI5:
 430              		.cfi_def_cfa_offset 20
 431              		.cfi_offset 4, -20
 432              		.cfi_offset 5, -16
 433              		.cfi_offset 6, -12
 434              		.cfi_offset 7, -8
 435              		.cfi_offset 14, -4
 436 0002 DE46     		mov	lr, fp
 437 0004 5746     		mov	r7, r10
 438 0006 4E46     		mov	r6, r9
 439 0008 4546     		mov	r5, r8
 440 000a E0B5     		push	{r5, r6, r7, lr}
 441              	.LCFI6:
 442              		.cfi_def_cfa_offset 36
 443              		.cfi_offset 8, -36
 444              		.cfi_offset 9, -32
 445              		.cfi_offset 10, -28
 446              		.cfi_offset 11, -24
 447 000c 89B0     		sub	sp, sp, #36
 448              	.LCFI7:
 449              		.cfi_def_cfa_offset 72
 450 000e 0490     		str	r0, [sp, #16]
 451 0010 8846     		mov	r8, r1
 452 0012 0592     		str	r2, [sp, #20]
 404:Core/Src/main.c **** 	    if (rows <= 0 || y_start >= height) return 0;
 453              		.loc 1 404 6 is_stmt 1 view .LVU107
 454              		.loc 1 404 9 is_stmt 0 view .LVU108
 455 0014 002B     		cmp	r3, #0
 456 0016 70DD     		ble	.L29
 457              		.loc 1 404 20 discriminator 2 view .LVU109
 458 0018 8A42     		cmp	r2, r1
 459 001a 00DB     		blt	.LCB440
 460 001c 7AE0     		b	.L30	@long jump
 461              	.LCB440:
 405:Core/Src/main.c **** 	    int y_end = y_start + rows;
 462              		.loc 1 405 6 is_stmt 1 view .LVU110
 463              		.loc 1 405 10 is_stmt 0 view .LVU111
 464 001e 9C18     		adds	r4, r3, r2
 465              	.LVL27:
 406:Core/Src/main.c **** 	    if (y_end > height) y_end = height;
 466              		.loc 1 406 6 is_stmt 1 view .LVU112
 467              		.loc 1 406 9 is_stmt 0 view .LVU113
 468 0020 A142     		cmp	r1, r4
 469 0022 00DA     		bge	.L21
 470              		.loc 1 406 32 discriminator 1 view .LVU114
 471 0024 0C00     		movs	r4, r1
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 17


 472              	.LVL28:
 473              	.L21:
 407:Core/Src/main.c **** 
 408:Core/Src/main.c **** 	    uint64_t mandelbrot_sum = 0;
 474              		.loc 1 408 6 is_stmt 1 view .LVU115
 409:Core/Src/main.c **** 
 410:Core/Src/main.c **** 	    int s = 10000; //10^4 scale factor (so that overflow doesn't occur on 32bit ints)
 475              		.loc 1 410 6 view .LVU116
 411:Core/Src/main.c **** 	    int s3_5 = 3.5*s;
 476              		.loc 1 411 6 view .LVU117
 412:Core/Src/main.c **** 	    int s2_5 = 2.5*s;
 477              		.loc 1 412 6 view .LVU118
 413:Core/Src/main.c **** 	    int x_0 = 0;
 478              		.loc 1 413 6 view .LVU119
 414:Core/Src/main.c **** 	    int y_0 = 0;
 479              		.loc 1 414 6 view .LVU120
 415:Core/Src/main.c **** 	    int x_i;
 480              		.loc 1 415 6 view .LVU121
 416:Core/Src/main.c **** 	    int y_i;
 481              		.loc 1 416 6 view .LVU122
 417:Core/Src/main.c **** 	    uint64_t iteration;
 482              		.loc 1 417 6 view .LVU123
 418:Core/Src/main.c **** 	    int64_t temp; //Prevent overflow by making 64bit
 483              		.loc 1 418 6 view .LVU124
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** 	    for (int y = y_start; y < y_end; ++y) {
 484              		.loc 1 420 6 view .LVU125
 485              	.LBB11:
 486              		.loc 1 420 11 view .LVU126
 487              		.loc 1 420 11 is_stmt 0 view .LVU127
 488              	.LBE11:
 408:Core/Src/main.c **** 
 489              		.loc 1 408 15 view .LVU128
 490 0026 0022     		movs	r2, #0
 491              	.LVL29:
 408:Core/Src/main.c **** 
 492              		.loc 1 408 15 view .LVU129
 493 0028 0023     		movs	r3, #0
 494              	.LVL30:
 408:Core/Src/main.c **** 
 495              		.loc 1 408 15 view .LVU130
 496 002a 0292     		str	r2, [sp, #8]
 497 002c 0393     		str	r3, [sp, #12]
 498 002e 0794     		str	r4, [sp, #28]
 499 0030 4346     		mov	r3, r8
 500 0032 0693     		str	r3, [sp, #24]
 501              	.LBB14:
 502              		.loc 1 420 6 view .LVU131
 503 0034 5AE0     		b	.L22
 504              	.LVL31:
 505              	.L26:
 506              	.LBB12:
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** 	        for (int x = 0; x <= width-1; ++x) {
 423:Core/Src/main.c **** 	        	x_0 = ((((x*s)/width))*(s3_5)/s - (s2_5));
 424:Core/Src/main.c **** 	        	y_0 = ((((y*s)/height))*(2*s)/s - (s));
 425:Core/Src/main.c **** 	            x_i = 0;
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 18


 426:Core/Src/main.c **** 	            y_i = 0;
 427:Core/Src/main.c **** 	            iteration = 0;
 428:Core/Src/main.c **** 
 429:Core/Src/main.c **** 	            while (iteration < max_iterations && (x_i*x_i + y_i*y_i)<= 4*s*s) {
 430:Core/Src/main.c **** 
 431:Core/Src/main.c **** 	            	temp = x_i*x_i/s - y_i*y_i/s;
 507              		.loc 1 431 15 is_stmt 1 view .LVU132
 508              		.loc 1 431 29 is_stmt 0 view .LVU133
 509 0036 3A49     		ldr	r1, .L36
 510 0038 FFF7FEFF 		bl	__aeabi_idiv
 511              	.LVL32:
 512 003c 8046     		mov	r8, r0
 513              		.loc 1 431 41 view .LVU134
 514 003e 3849     		ldr	r1, .L36
 515 0040 5046     		mov	r0, r10
 516 0042 FFF7FEFF 		bl	__aeabi_idiv
 517              	.LVL33:
 518              		.loc 1 431 32 view .LVU135
 519 0046 4346     		mov	r3, r8
 520 0048 1B1A     		subs	r3, r3, r0
 521 004a 9846     		mov	r8, r3
 522              	.LVL34:
 432:Core/Src/main.c **** 	            	y_i = 2*x_i*y_i/s + y_0;
 523              		.loc 1 432 15 is_stmt 1 view .LVU136
 524              		.loc 1 432 26 is_stmt 0 view .LVU137
 525 004c 6C43     		muls	r4, r5
 526              	.LVL35:
 527              		.loc 1 432 26 view .LVU138
 528 004e 6000     		lsls	r0, r4, #1
 529              		.loc 1 432 30 view .LVU139
 530 0050 3349     		ldr	r1, .L36
 531 0052 FFF7FEFF 		bl	__aeabi_idiv
 532              	.LVL36:
 533              		.loc 1 432 19 view .LVU140
 534 0056 4844     		add	r0, r0, r9
 535 0058 0500     		movs	r5, r0
 536              	.LVL37:
 433:Core/Src/main.c **** 	            	x_i = temp + x_0;
 537              		.loc 1 433 15 is_stmt 1 view .LVU141
 538              		.loc 1 433 26 is_stmt 0 view .LVU142
 539 005a 4446     		mov	r4, r8
 540 005c 5C44     		add	r4, r4, fp
 541              	.LVL38:
 434:Core/Src/main.c **** 
 435:Core/Src/main.c **** 	                iteration = iteration +1;
 542              		.loc 1 435 18 is_stmt 1 view .LVU143
 543              		.loc 1 435 28 is_stmt 0 view .LVU144
 544 005e 0122     		movs	r2, #1
 545 0060 0023     		movs	r3, #0
 546 0062 B618     		adds	r6, r6, r2
 547 0064 5F41     		adcs	r7, r7, r3
 548              	.LVL39:
 549              	.L23:
 429:Core/Src/main.c **** 
 550              		.loc 1 429 48 is_stmt 1 view .LVU145
 429:Core/Src/main.c **** 
 551              		.loc 1 429 31 is_stmt 0 view .LVU146
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 19


 552 0066 129A     		ldr	r2, [sp, #72]
 553 0068 D317     		asrs	r3, r2, #31
 429:Core/Src/main.c **** 
 554              		.loc 1 429 48 view .LVU147
 555 006a BB42     		cmp	r3, r7
 556 006c 36D9     		bls	.L34
 557              	.L33:
 429:Core/Src/main.c **** 
 558              		.loc 1 429 55 discriminator 1 view .LVU148
 559 006e 2000     		movs	r0, r4
 560 0070 6043     		muls	r0, r4
 429:Core/Src/main.c **** 
 561              		.loc 1 429 65 discriminator 1 view .LVU149
 562 0072 2B00     		movs	r3, r5
 563 0074 6B43     		muls	r3, r5
 564 0076 9A46     		mov	r10, r3
 429:Core/Src/main.c **** 
 565              		.loc 1 429 60 discriminator 1 view .LVU150
 566 0078 C218     		adds	r2, r0, r3
 429:Core/Src/main.c **** 
 567              		.loc 1 429 48 discriminator 1 view .LVU151
 568 007a 2A4B     		ldr	r3, .L36+4
 569 007c 9A42     		cmp	r2, r3
 570 007e DADD     		ble	.L26
 571              	.L24:
 436:Core/Src/main.c **** 	            }
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** 	            mandelbrot_sum += iteration;
 572              		.loc 1 438 14 is_stmt 1 view .LVU152
 573              		.loc 1 438 29 is_stmt 0 view .LVU153
 574 0080 029B     		ldr	r3, [sp, #8]
 575 0082 039C     		ldr	r4, [sp, #12]
 576 0084 9B19     		adds	r3, r3, r6
 577 0086 7C41     		adcs	r4, r4, r7
 578 0088 0293     		str	r3, [sp, #8]
 579 008a 0394     		str	r4, [sp, #12]
 580              	.LVL40:
 422:Core/Src/main.c **** 	        	x_0 = ((((x*s)/width))*(s3_5)/s - (s2_5));
 581              		.loc 1 422 40 is_stmt 1 discriminator 2 view .LVU154
 582 008c 019B     		ldr	r3, [sp, #4]
 583              	.LVL41:
 422:Core/Src/main.c **** 	        	x_0 = ((((x*s)/width))*(s3_5)/s - (s2_5));
 584              		.loc 1 422 40 is_stmt 0 discriminator 2 view .LVU155
 585 008e 0133     		adds	r3, r3, #1
 586 0090 0193     		str	r3, [sp, #4]
 587              	.LVL42:
 588              	.L28:
 422:Core/Src/main.c **** 	        	x_0 = ((((x*s)/width))*(s3_5)/s - (s2_5));
 589              		.loc 1 422 28 is_stmt 1 discriminator 1 view .LVU156
 590 0092 019B     		ldr	r3, [sp, #4]
 591 0094 049A     		ldr	r2, [sp, #16]
 592 0096 9342     		cmp	r3, r2
 593 0098 25DA     		bge	.L35
 423:Core/Src/main.c **** 	        	y_0 = ((((y*s)/height))*(2*s)/s - (s));
 594              		.loc 1 423 11 view .LVU157
 423:Core/Src/main.c **** 	        	y_0 = ((((y*s)/height))*(2*s)/s - (s));
 595              		.loc 1 423 22 is_stmt 0 view .LVU158
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 20


 596 009a 214C     		ldr	r4, .L36
 597 009c 0198     		ldr	r0, [sp, #4]
 598 009e 6043     		muls	r0, r4
 423:Core/Src/main.c **** 	        	y_0 = ((((y*s)/height))*(2*s)/s - (s));
 599              		.loc 1 423 25 view .LVU159
 600 00a0 0499     		ldr	r1, [sp, #16]
 601 00a2 FFF7FEFF 		bl	__aeabi_idiv
 602              	.LVL43:
 423:Core/Src/main.c **** 	        	y_0 = ((((y*s)/height))*(2*s)/s - (s));
 603              		.loc 1 423 33 view .LVU160
 604 00a6 204B     		ldr	r3, .L36+8
 605 00a8 5843     		muls	r0, r3
 423:Core/Src/main.c **** 	        	y_0 = ((((y*s)/height))*(2*s)/s - (s));
 606              		.loc 1 423 40 view .LVU161
 607 00aa 2100     		movs	r1, r4
 608 00ac FFF7FEFF 		bl	__aeabi_idiv
 609              	.LVL44:
 423:Core/Src/main.c **** 	        	y_0 = ((((y*s)/height))*(2*s)/s - (s));
 610              		.loc 1 423 15 view .LVU162
 611 00b0 1E4B     		ldr	r3, .L36+12
 612 00b2 9B46     		mov	fp, r3
 613 00b4 8344     		add	fp, fp, r0
 614              	.LVL45:
 424:Core/Src/main.c **** 	            x_i = 0;
 615              		.loc 1 424 11 is_stmt 1 view .LVU163
 424:Core/Src/main.c **** 	            x_i = 0;
 616              		.loc 1 424 22 is_stmt 0 view .LVU164
 617 00b6 0598     		ldr	r0, [sp, #20]
 618 00b8 6043     		muls	r0, r4
 424:Core/Src/main.c **** 	            x_i = 0;
 619              		.loc 1 424 25 view .LVU165
 620 00ba 0699     		ldr	r1, [sp, #24]
 621 00bc FFF7FEFF 		bl	__aeabi_idiv
 622              	.LVL46:
 424:Core/Src/main.c **** 	            x_i = 0;
 623              		.loc 1 424 34 view .LVU166
 624 00c0 1B4B     		ldr	r3, .L36+16
 625 00c2 5843     		muls	r0, r3
 424:Core/Src/main.c **** 	            x_i = 0;
 626              		.loc 1 424 40 view .LVU167
 627 00c4 2100     		movs	r1, r4
 628 00c6 FFF7FEFF 		bl	__aeabi_idiv
 629              	.LVL47:
 424:Core/Src/main.c **** 	            x_i = 0;
 630              		.loc 1 424 15 view .LVU168
 631 00ca 1A4B     		ldr	r3, .L36+20
 632 00cc 9A46     		mov	r10, r3
 633 00ce 8244     		add	r10, r10, r0
 634              	.LVL48:
 425:Core/Src/main.c **** 	            y_i = 0;
 635              		.loc 1 425 14 is_stmt 1 view .LVU169
 426:Core/Src/main.c **** 	            iteration = 0;
 636              		.loc 1 426 14 view .LVU170
 427:Core/Src/main.c **** 
 637              		.loc 1 427 14 view .LVU171
 429:Core/Src/main.c **** 
 638              		.loc 1 429 14 view .LVU172
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 21


 427:Core/Src/main.c **** 
 639              		.loc 1 427 24 is_stmt 0 view .LVU173
 640 00d0 0026     		movs	r6, #0
 641 00d2 0027     		movs	r7, #0
 426:Core/Src/main.c **** 	            iteration = 0;
 642              		.loc 1 426 18 view .LVU174
 643 00d4 0025     		movs	r5, #0
 425:Core/Src/main.c **** 	            y_i = 0;
 644              		.loc 1 425 18 view .LVU175
 645 00d6 0024     		movs	r4, #0
 646 00d8 D146     		mov	r9, r10
 429:Core/Src/main.c **** 
 647              		.loc 1 429 20 view .LVU176
 648 00da C4E7     		b	.L23
 649              	.LVL49:
 650              	.L34:
 429:Core/Src/main.c **** 
 651              		.loc 1 429 48 view .LVU177
 652 00dc BB42     		cmp	r3, r7
 653 00de CFD1     		bne	.L24
 654 00e0 B242     		cmp	r2, r6
 655 00e2 C4D8     		bhi	.L33
 656 00e4 CCE7     		b	.L24
 657              	.LVL50:
 658              	.L35:
 429:Core/Src/main.c **** 
 659              		.loc 1 429 48 view .LVU178
 660              	.LBE12:
 420:Core/Src/main.c **** 
 661              		.loc 1 420 39 is_stmt 1 discriminator 2 view .LVU179
 662 00e6 059B     		ldr	r3, [sp, #20]
 663              	.LVL51:
 420:Core/Src/main.c **** 
 664              		.loc 1 420 39 is_stmt 0 discriminator 2 view .LVU180
 665 00e8 0133     		adds	r3, r3, #1
 666 00ea 0593     		str	r3, [sp, #20]
 667              	.LVL52:
 668              	.L22:
 420:Core/Src/main.c **** 
 669              		.loc 1 420 30 is_stmt 1 discriminator 1 view .LVU181
 670 00ec 079B     		ldr	r3, [sp, #28]
 671 00ee 059A     		ldr	r2, [sp, #20]
 672 00f0 9342     		cmp	r3, r2
 673 00f2 06DD     		ble	.L19
 674              	.LBB13:
 422:Core/Src/main.c **** 	        	x_0 = ((((x*s)/width))*(s3_5)/s - (s2_5));
 675              		.loc 1 422 19 is_stmt 0 view .LVU182
 676 00f4 0023     		movs	r3, #0
 677 00f6 0193     		str	r3, [sp, #4]
 678 00f8 CBE7     		b	.L28
 679              	.LVL53:
 680              	.L29:
 422:Core/Src/main.c **** 	        	x_0 = ((((x*s)/width))*(s3_5)/s - (s2_5));
 681              		.loc 1 422 19 view .LVU183
 682              	.LBE13:
 683              	.LBE14:
 404:Core/Src/main.c **** 	    int y_end = y_start + rows;
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 22


 684              		.loc 1 404 49 discriminator 3 view .LVU184
 685 00fa 0023     		movs	r3, #0
 686              	.LVL54:
 404:Core/Src/main.c **** 	    int y_end = y_start + rows;
 687              		.loc 1 404 49 discriminator 3 view .LVU185
 688 00fc 0024     		movs	r4, #0
 689 00fe 0293     		str	r3, [sp, #8]
 690 0100 0394     		str	r4, [sp, #12]
 691              	.LVL55:
 692              	.L19:
 439:Core/Src/main.c **** 	        }
 440:Core/Src/main.c **** 	    }
 441:Core/Src/main.c **** 	    return mandelbrot_sum;
 442:Core/Src/main.c **** 	}
 693              		.loc 1 442 2 view .LVU186
 694 0102 0298     		ldr	r0, [sp, #8]
 695 0104 0399     		ldr	r1, [sp, #12]
 696 0106 09B0     		add	sp, sp, #36
 697              		@ sp needed
 698 0108 F0BC     		pop	{r4, r5, r6, r7}
 699 010a BB46     		mov	fp, r7
 700 010c B246     		mov	r10, r6
 701 010e A946     		mov	r9, r5
 702 0110 A046     		mov	r8, r4
 703 0112 F0BD     		pop	{r4, r5, r6, r7, pc}
 704              	.LVL56:
 705              	.L30:
 404:Core/Src/main.c **** 	    int y_end = y_start + rows;
 706              		.loc 1 404 49 discriminator 3 view .LVU187
 707 0114 0023     		movs	r3, #0
 708              	.LVL57:
 404:Core/Src/main.c **** 	    int y_end = y_start + rows;
 709              		.loc 1 404 49 discriminator 3 view .LVU188
 710 0116 0024     		movs	r4, #0
 711 0118 0293     		str	r3, [sp, #8]
 712 011a 0394     		str	r4, [sp, #12]
 713 011c F1E7     		b	.L19
 714              	.L37:
 715 011e C046     		.align	2
 716              	.L36:
 717 0120 10270000 		.word	10000
 718 0124 0084D717 		.word	400000000
 719 0128 B8880000 		.word	35000
 720 012c 589EFFFF 		.word	-25000
 721 0130 204E0000 		.word	20000
 722 0134 F0D8FFFF 		.word	-10000
 723              		.cfi_endproc
 724              	.LFE46:
 726              		.section	.text.calculate_mandelbrot_striped_total,"ax",%progbits
 727              		.align	1
 728              		.global	calculate_mandelbrot_striped_total
 729              		.syntax unified
 730              		.code	16
 731              		.thumb_func
 733              	calculate_mandelbrot_striped_total:
 734              	.LVL58:
 735              	.LFB47:
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 23


 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** 	uint64_t calculate_mandelbrot_striped_total(
 445:Core/Src/main.c **** 	    int width, int height, int max_iterations, int stripe_rows)
 446:Core/Src/main.c **** 	{
 736              		.loc 1 446 2 is_stmt 1 view -0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740              		.loc 1 446 2 is_stmt 0 view .LVU190
 741 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 742              	.LCFI8:
 743              		.cfi_def_cfa_offset 20
 744              		.cfi_offset 4, -20
 745              		.cfi_offset 5, -16
 746              		.cfi_offset 6, -12
 747              		.cfi_offset 7, -8
 748              		.cfi_offset 14, -4
 749 0002 D646     		mov	lr, r10
 750 0004 4F46     		mov	r7, r9
 751 0006 4646     		mov	r6, r8
 752 0008 C0B5     		push	{r6, r7, lr}
 753              	.LCFI9:
 754              		.cfi_def_cfa_offset 32
 755              		.cfi_offset 8, -32
 756              		.cfi_offset 9, -28
 757              		.cfi_offset 10, -24
 758 000a 82B0     		sub	sp, sp, #8
 759              	.LCFI10:
 760              		.cfi_def_cfa_offset 40
 761 000c 8246     		mov	r10, r0
 762 000e 0E00     		movs	r6, r1
 763 0010 9146     		mov	r9, r2
 764 0012 9846     		mov	r8, r3
 447:Core/Src/main.c **** 	    uint64_t total = 0;
 765              		.loc 1 447 6 is_stmt 1 view .LVU191
 766              	.LVL59:
 448:Core/Src/main.c **** 	    for (int y = 0; y < height; y += stripe_rows) {
 767              		.loc 1 448 6 view .LVU192
 768              	.LBB15:
 769              		.loc 1 448 11 view .LVU193
 770              		.loc 1 448 15 is_stmt 0 view .LVU194
 771 0014 0022     		movs	r2, #0
 772              	.LVL60:
 773              		.loc 1 448 15 view .LVU195
 774              	.LBE15:
 447:Core/Src/main.c **** 	    uint64_t total = 0;
 775              		.loc 1 447 15 view .LVU196
 776 0016 0024     		movs	r4, #0
 777 0018 0025     		movs	r5, #0
 778              	.LBB18:
 779              		.loc 1 448 6 view .LVU197
 780 001a 08E0     		b	.L39
 781              	.LVL61:
 782              	.L40:
 783              	.LBB16:
 449:Core/Src/main.c **** 	        int rows = (y + stripe_rows <= height) ? stripe_rows : (height - y);
 450:Core/Src/main.c **** 	        total += mandelbrot_sum_stripe(
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 24


 784              		.loc 1 450 10 is_stmt 1 view .LVU198
 785              		.loc 1 450 19 is_stmt 0 view .LVU199
 786 001c 4946     		mov	r1, r9
 787 001e 0091     		str	r1, [sp]
 788 0020 3100     		movs	r1, r6
 789 0022 5046     		mov	r0, r10
 790 0024 FFF7FEFF 		bl	mandelbrot_sum_stripe
 791              	.LVL62:
 792              		.loc 1 450 16 discriminator 1 view .LVU200
 793 0028 2418     		adds	r4, r4, r0
 794 002a 4D41     		adcs	r5, r5, r1
 795              	.LVL63:
 796              		.loc 1 450 16 discriminator 1 view .LVU201
 797              	.LBE16:
 448:Core/Src/main.c **** 	    for (int y = 0; y < height; y += stripe_rows) {
 798              		.loc 1 448 36 is_stmt 1 discriminator 2 view .LVU202
 448:Core/Src/main.c **** 	    for (int y = 0; y < height; y += stripe_rows) {
 799              		.loc 1 448 36 is_stmt 0 discriminator 2 view .LVU203
 800 002c 3A00     		movs	r2, r7
 801              	.LVL64:
 802              	.L39:
 448:Core/Src/main.c **** 	    for (int y = 0; y < height; y += stripe_rows) {
 803              		.loc 1 448 24 is_stmt 1 discriminator 1 view .LVU204
 804 002e B242     		cmp	r2, r6
 805 0030 05DA     		bge	.L43
 806              	.LBB17:
 449:Core/Src/main.c **** 	        int rows = (y + stripe_rows <= height) ? stripe_rows : (height - y);
 807              		.loc 1 449 10 view .LVU205
 449:Core/Src/main.c **** 	        int rows = (y + stripe_rows <= height) ? stripe_rows : (height - y);
 808              		.loc 1 449 24 is_stmt 0 view .LVU206
 809 0032 4346     		mov	r3, r8
 810 0034 D718     		adds	r7, r2, r3
 449:Core/Src/main.c **** 	        int rows = (y + stripe_rows <= height) ? stripe_rows : (height - y);
 811              		.loc 1 449 63 view .LVU207
 812 0036 B742     		cmp	r7, r6
 813 0038 F0DD     		ble	.L40
 814              	.LVL65:
 449:Core/Src/main.c **** 	        int rows = (y + stripe_rows <= height) ? stripe_rows : (height - y);
 815              		.loc 1 449 63 discriminator 1 view .LVU208
 816 003a B31A     		subs	r3, r6, r2
 817              	.LVL66:
 449:Core/Src/main.c **** 	        int rows = (y + stripe_rows <= height) ? stripe_rows : (height - y);
 818              		.loc 1 449 63 discriminator 1 view .LVU209
 819 003c EEE7     		b	.L40
 820              	.L43:
 449:Core/Src/main.c **** 	        int rows = (y + stripe_rows <= height) ? stripe_rows : (height - y);
 821              		.loc 1 449 63 discriminator 1 view .LVU210
 822              	.LBE17:
 823              	.LBE18:
 451:Core/Src/main.c **** 	                     width, height, y, rows, max_iterations);
 452:Core/Src/main.c **** 	    }
 453:Core/Src/main.c **** 	    return total;
 824              		.loc 1 453 6 is_stmt 1 view .LVU211
 454:Core/Src/main.c **** 	}
 825              		.loc 1 454 2 is_stmt 0 view .LVU212
 826 003e 2000     		movs	r0, r4
 827 0040 2900     		movs	r1, r5
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 25


 828 0042 02B0     		add	sp, sp, #8
 829              		@ sp needed
 830              	.LVL67:
 831              	.LVL68:
 832              	.LVL69:
 833              	.LVL70:
 834              	.LVL71:
 835              		.loc 1 454 2 view .LVU213
 836 0044 E0BC     		pop	{r5, r6, r7}
 837 0046 BA46     		mov	r10, r7
 838 0048 B146     		mov	r9, r6
 839 004a A846     		mov	r8, r5
 840 004c F0BD     		pop	{r4, r5, r6, r7, pc}
 841              		.cfi_endproc
 842              	.LFE47:
 844              		.global	__aeabi_ui2d
 845              		.global	__aeabi_i2d
 846              		.global	__aeabi_ddiv
 847              		.global	__aeabi_dmul
 848              		.global	__aeabi_dsub
 849              		.global	__aeabi_dadd
 850              		.global	__aeabi_dcmple
 851              		.section	.text.calculate_mandelbrot_double,"ax",%progbits
 852              		.align	1
 853              		.global	calculate_mandelbrot_double
 854              		.syntax unified
 855              		.code	16
 856              		.thumb_func
 858              	calculate_mandelbrot_double:
 859              	.LVL72:
 860              	.LFB48:
 455:Core/Src/main.c **** 
 456:Core/Src/main.c **** 
 457:Core/Src/main.c **** 
 458:Core/Src/main.c **** uint64_t calculate_mandelbrot_double(int width, int height, int max_iterations){
 861              		.loc 1 458 80 is_stmt 1 view -0
 862              		.cfi_startproc
 863              		@ args = 0, pretend = 0, frame = 64
 864              		@ frame_needed = 0, uses_anonymous_args = 0
 865              		.loc 1 458 80 is_stmt 0 view .LVU215
 866 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 867              	.LCFI11:
 868              		.cfi_def_cfa_offset 20
 869              		.cfi_offset 4, -20
 870              		.cfi_offset 5, -16
 871              		.cfi_offset 6, -12
 872              		.cfi_offset 7, -8
 873              		.cfi_offset 14, -4
 874 0002 DE46     		mov	lr, fp
 875 0004 5746     		mov	r7, r10
 876 0006 4E46     		mov	r6, r9
 877 0008 4546     		mov	r5, r8
 878 000a E0B5     		push	{r5, r6, r7, lr}
 879              	.LCFI12:
 880              		.cfi_def_cfa_offset 36
 881              		.cfi_offset 8, -36
 882              		.cfi_offset 9, -32
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 26


 883              		.cfi_offset 10, -28
 884              		.cfi_offset 11, -24
 885 000c 91B0     		sub	sp, sp, #68
 886              	.LCFI13:
 887              		.cfi_def_cfa_offset 104
 888 000e 8246     		mov	r10, r0
 889 0010 0F91     		str	r1, [sp, #60]
 890 0012 9046     		mov	r8, r2
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** 
 461:Core/Src/main.c **** 	uint64_t mandelbrot_sum = 0;
 891              		.loc 1 461 2 is_stmt 1 view .LVU216
 892              	.LVL73:
 462:Core/Src/main.c **** 
 463:Core/Src/main.c **** 
 464:Core/Src/main.c **** 
 465:Core/Src/main.c **** 	double x_0;
 893              		.loc 1 465 2 view .LVU217
 466:Core/Src/main.c **** 	double y_0;
 894              		.loc 1 466 2 view .LVU218
 467:Core/Src/main.c **** 	double x_i;
 895              		.loc 1 467 2 view .LVU219
 468:Core/Src/main.c **** 	double y_i;
 896              		.loc 1 468 2 view .LVU220
 469:Core/Src/main.c **** 	uint64_t iteration;
 897              		.loc 1 469 2 view .LVU221
 470:Core/Src/main.c **** 	double temp;
 898              		.loc 1 470 2 view .LVU222
 471:Core/Src/main.c **** 
 472:Core/Src/main.c **** 	for(uint32_t y = 0; y <= height - 1; y++)
 899              		.loc 1 472 2 view .LVU223
 900              	.LBB19:
 901              		.loc 1 472 6 view .LVU224
 902              		.loc 1 472 15 is_stmt 0 view .LVU225
 903 0014 0023     		movs	r3, #0
 904 0016 9B46     		mov	fp, r3
 905              	.LBE19:
 461:Core/Src/main.c **** 
 906              		.loc 1 461 11 view .LVU226
 907 0018 0023     		movs	r3, #0
 908 001a 0024     		movs	r4, #0
 909 001c 0C93     		str	r3, [sp, #48]
 910 001e 0D94     		str	r4, [sp, #52]
 911              	.LBB22:
 912              		.loc 1 472 2 view .LVU227
 913 0020 9FE0     		b	.L45
 914              	.LVL74:
 915              	.L49:
 916              	.LBB20:
 473:Core/Src/main.c **** 	{
 474:Core/Src/main.c **** 		for(uint32_t x = 0; x <= width - 1; x++)
 475:Core/Src/main.c **** 		{
 476:Core/Src/main.c **** 			x_0 = ((double)(x)/(double)(width))*3.5 - 2.5;
 477:Core/Src/main.c **** 			y_0 = ((double)(y)/(double)(height))*2.0 - 1.0;
 478:Core/Src/main.c **** 			x_i = 0;
 479:Core/Src/main.c **** 			y_i = 0;
 480:Core/Src/main.c **** 			iteration = 0;
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 27


 481:Core/Src/main.c **** 			while(iteration < max_iterations && x_i*x_i + y_i*y_i <= 4)
 482:Core/Src/main.c **** 			{
 483:Core/Src/main.c **** 				temp = x_i*x_i - y_i*y_i;
 917              		.loc 1 483 5 is_stmt 1 view .LVU228
 918              		.loc 1 483 10 is_stmt 0 view .LVU229
 919 0022 069A     		ldr	r2, [sp, #24]
 920 0024 079B     		ldr	r3, [sp, #28]
 921 0026 0498     		ldr	r0, [sp, #16]
 922 0028 0599     		ldr	r1, [sp, #20]
 923 002a FFF7FEFF 		bl	__aeabi_dsub
 924              	.LVL75:
 925 002e 0400     		movs	r4, r0
 926 0030 0D00     		movs	r5, r1
 927              	.LVL76:
 484:Core/Src/main.c **** 				y_i = 2.0*x_i*y_i + y_0;
 928              		.loc 1 484 5 is_stmt 1 view .LVU230
 929              		.loc 1 484 14 is_stmt 0 view .LVU231
 930 0032 3200     		movs	r2, r6
 931 0034 3B00     		movs	r3, r7
 932 0036 3000     		movs	r0, r6
 933 0038 3900     		movs	r1, r7
 934 003a FFF7FEFF 		bl	__aeabi_dadd
 935              	.LVL77:
 936              		.loc 1 484 18 view .LVU232
 937 003e 009A     		ldr	r2, [sp]
 938 0040 019B     		ldr	r3, [sp, #4]
 939 0042 FFF7FEFF 		bl	__aeabi_dmul
 940              	.LVL78:
 941              		.loc 1 484 9 view .LVU233
 942 0046 0A9A     		ldr	r2, [sp, #40]
 943 0048 0B9B     		ldr	r3, [sp, #44]
 944 004a FFF7FEFF 		bl	__aeabi_dadd
 945              	.LVL79:
 946 004e 0090     		str	r0, [sp]
 947 0050 0191     		str	r1, [sp, #4]
 948              	.LVL80:
 485:Core/Src/main.c **** 				x_i = temp + x_0;
 949              		.loc 1 485 5 is_stmt 1 view .LVU234
 950              		.loc 1 485 9 is_stmt 0 view .LVU235
 951 0052 2200     		movs	r2, r4
 952 0054 2B00     		movs	r3, r5
 953 0056 0898     		ldr	r0, [sp, #32]
 954 0058 0999     		ldr	r1, [sp, #36]
 955              	.LVL81:
 956              		.loc 1 485 9 view .LVU236
 957 005a FFF7FEFF 		bl	__aeabi_dadd
 958              	.LVL82:
 959 005e 0600     		movs	r6, r0
 960              	.LVL83:
 961              		.loc 1 485 9 view .LVU237
 962 0060 0F00     		movs	r7, r1
 963              	.LVL84:
 486:Core/Src/main.c **** 				iteration = iteration + 1;
 964              		.loc 1 486 5 is_stmt 1 view .LVU238
 965              		.loc 1 486 15 is_stmt 0 view .LVU239
 966 0062 0122     		movs	r2, #1
 967 0064 0023     		movs	r3, #0
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 28


 968 0066 0298     		ldr	r0, [sp, #8]
 969 0068 0399     		ldr	r1, [sp, #12]
 970 006a 8018     		adds	r0, r0, r2
 971 006c 5941     		adcs	r1, r1, r3
 972 006e 0290     		str	r0, [sp, #8]
 973 0070 0391     		str	r1, [sp, #12]
 974              	.LVL85:
 975              	.L46:
 481:Core/Src/main.c **** 			{
 976              		.loc 1 481 37 is_stmt 1 view .LVU240
 481:Core/Src/main.c **** 			{
 977              		.loc 1 481 20 is_stmt 0 view .LVU241
 978 0072 4246     		mov	r2, r8
 979 0074 D317     		asrs	r3, r2, #31
 481:Core/Src/main.c **** 			{
 980              		.loc 1 481 37 view .LVU242
 981 0076 0399     		ldr	r1, [sp, #12]
 982 0078 8B42     		cmp	r3, r1
 983 007a 68D9     		bls	.L54
 984              	.LVL86:
 985              	.L53:
 481:Core/Src/main.c **** 			{
 986              		.loc 1 481 43 discriminator 1 view .LVU243
 987 007c 3200     		movs	r2, r6
 988              	.LVL87:
 481:Core/Src/main.c **** 			{
 989              		.loc 1 481 43 discriminator 1 view .LVU244
 990 007e 3B00     		movs	r3, r7
 991 0080 3000     		movs	r0, r6
 992 0082 3900     		movs	r1, r7
 993 0084 FFF7FEFF 		bl	__aeabi_dmul
 994              	.LVL88:
 995 0088 0400     		movs	r4, r0
 996 008a 0D00     		movs	r5, r1
 997 008c 0494     		str	r4, [sp, #16]
 998 008e 0595     		str	r5, [sp, #20]
 481:Core/Src/main.c **** 			{
 999              		.loc 1 481 53 discriminator 1 view .LVU245
 1000 0090 009A     		ldr	r2, [sp]
 1001 0092 019B     		ldr	r3, [sp, #4]
 1002 0094 1000     		movs	r0, r2
 1003 0096 1900     		movs	r1, r3
 1004 0098 FFF7FEFF 		bl	__aeabi_dmul
 1005              	.LVL89:
 1006 009c 0200     		movs	r2, r0
 1007 009e 0B00     		movs	r3, r1
 1008 00a0 0692     		str	r2, [sp, #24]
 1009 00a2 0793     		str	r3, [sp, #28]
 481:Core/Src/main.c **** 			{
 1010              		.loc 1 481 48 discriminator 1 view .LVU246
 1011 00a4 2000     		movs	r0, r4
 1012 00a6 2900     		movs	r1, r5
 1013 00a8 FFF7FEFF 		bl	__aeabi_dadd
 1014              	.LVL90:
 481:Core/Src/main.c **** 			{
 1015              		.loc 1 481 37 discriminator 1 view .LVU247
 1016 00ac 0022     		movs	r2, #0
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 29


 1017 00ae 364B     		ldr	r3, .L57
 1018 00b0 FFF7FEFF 		bl	__aeabi_dcmple
 1019              	.LVL91:
 1020 00b4 0028     		cmp	r0, #0
 1021 00b6 B4D1     		bne	.L49
 1022              	.L47:
 487:Core/Src/main.c **** 
 488:Core/Src/main.c **** 			}
 489:Core/Src/main.c **** 			mandelbrot_sum = mandelbrot_sum + iteration;
 1023              		.loc 1 489 4 is_stmt 1 view .LVU248
 1024              		.loc 1 489 19 is_stmt 0 view .LVU249
 1025 00b8 0C9B     		ldr	r3, [sp, #48]
 1026 00ba 0D9C     		ldr	r4, [sp, #52]
 1027 00bc 0299     		ldr	r1, [sp, #8]
 1028 00be 039A     		ldr	r2, [sp, #12]
 1029 00c0 5B18     		adds	r3, r3, r1
 1030 00c2 5441     		adcs	r4, r4, r2
 1031 00c4 0C93     		str	r3, [sp, #48]
 1032 00c6 0D94     		str	r4, [sp, #52]
 1033              	.LVL92:
 474:Core/Src/main.c **** 		{
 1034              		.loc 1 474 40 is_stmt 1 discriminator 2 view .LVU250
 1035 00c8 0E9B     		ldr	r3, [sp, #56]
 1036              	.LVL93:
 474:Core/Src/main.c **** 		{
 1037              		.loc 1 474 40 is_stmt 0 discriminator 2 view .LVU251
 1038 00ca 0133     		adds	r3, r3, #1
 1039 00cc 0E93     		str	r3, [sp, #56]
 1040              	.LVL94:
 1041              	.L51:
 474:Core/Src/main.c **** 		{
 1042              		.loc 1 474 25 is_stmt 1 discriminator 1 view .LVU252
 474:Core/Src/main.c **** 		{
 1043              		.loc 1 474 34 is_stmt 0 discriminator 1 view .LVU253
 1044 00ce 5346     		mov	r3, r10
 1045 00d0 013B     		subs	r3, r3, #1
 474:Core/Src/main.c **** 		{
 1046              		.loc 1 474 25 discriminator 1 view .LVU254
 1047 00d2 0E9A     		ldr	r2, [sp, #56]
 1048 00d4 9342     		cmp	r3, r2
 1049 00d6 41D3     		bcc	.L55
 476:Core/Src/main.c **** 			y_0 = ((double)(y)/(double)(height))*2.0 - 1.0;
 1050              		.loc 1 476 4 is_stmt 1 view .LVU255
 476:Core/Src/main.c **** 			y_0 = ((double)(y)/(double)(height))*2.0 - 1.0;
 1051              		.loc 1 476 11 is_stmt 0 view .LVU256
 1052 00d8 0E98     		ldr	r0, [sp, #56]
 1053 00da FFF7FEFF 		bl	__aeabi_ui2d
 1054              	.LVL95:
 1055 00de 0400     		movs	r4, r0
 1056 00e0 0D00     		movs	r5, r1
 476:Core/Src/main.c **** 			y_0 = ((double)(y)/(double)(height))*2.0 - 1.0;
 1057              		.loc 1 476 23 view .LVU257
 1058 00e2 5046     		mov	r0, r10
 1059 00e4 FFF7FEFF 		bl	__aeabi_i2d
 1060              	.LVL96:
 1061 00e8 0200     		movs	r2, r0
 1062 00ea 0B00     		movs	r3, r1
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 30


 476:Core/Src/main.c **** 			y_0 = ((double)(y)/(double)(height))*2.0 - 1.0;
 1063              		.loc 1 476 22 view .LVU258
 1064 00ec 2000     		movs	r0, r4
 1065 00ee 2900     		movs	r1, r5
 1066 00f0 FFF7FEFF 		bl	__aeabi_ddiv
 1067              	.LVL97:
 476:Core/Src/main.c **** 			y_0 = ((double)(y)/(double)(height))*2.0 - 1.0;
 1068              		.loc 1 476 39 view .LVU259
 1069 00f4 0022     		movs	r2, #0
 1070 00f6 254B     		ldr	r3, .L57+4
 1071 00f8 FFF7FEFF 		bl	__aeabi_dmul
 1072              	.LVL98:
 476:Core/Src/main.c **** 			y_0 = ((double)(y)/(double)(height))*2.0 - 1.0;
 1073              		.loc 1 476 8 view .LVU260
 1074 00fc 0022     		movs	r2, #0
 1075 00fe 244B     		ldr	r3, .L57+8
 1076 0100 FFF7FEFF 		bl	__aeabi_dsub
 1077              	.LVL99:
 1078 0104 0890     		str	r0, [sp, #32]
 1079 0106 0991     		str	r1, [sp, #36]
 1080              	.LVL100:
 477:Core/Src/main.c **** 			x_i = 0;
 1081              		.loc 1 477 4 is_stmt 1 view .LVU261
 477:Core/Src/main.c **** 			x_i = 0;
 1082              		.loc 1 477 11 is_stmt 0 view .LVU262
 1083 0108 5846     		mov	r0, fp
 1084              	.LVL101:
 477:Core/Src/main.c **** 			x_i = 0;
 1085              		.loc 1 477 11 view .LVU263
 1086 010a FFF7FEFF 		bl	__aeabi_ui2d
 1087              	.LVL102:
 1088 010e 0400     		movs	r4, r0
 1089 0110 0D00     		movs	r5, r1
 477:Core/Src/main.c **** 			x_i = 0;
 1090              		.loc 1 477 23 view .LVU264
 1091 0112 4846     		mov	r0, r9
 1092 0114 FFF7FEFF 		bl	__aeabi_i2d
 1093              	.LVL103:
 1094 0118 0200     		movs	r2, r0
 1095 011a 0B00     		movs	r3, r1
 477:Core/Src/main.c **** 			x_i = 0;
 1096              		.loc 1 477 22 view .LVU265
 1097 011c 2000     		movs	r0, r4
 1098 011e 2900     		movs	r1, r5
 1099 0120 FFF7FEFF 		bl	__aeabi_ddiv
 1100              	.LVL104:
 477:Core/Src/main.c **** 			x_i = 0;
 1101              		.loc 1 477 40 view .LVU266
 1102 0124 0200     		movs	r2, r0
 1103 0126 0B00     		movs	r3, r1
 1104 0128 FFF7FEFF 		bl	__aeabi_dadd
 1105              	.LVL105:
 477:Core/Src/main.c **** 			x_i = 0;
 1106              		.loc 1 477 8 view .LVU267
 1107 012c 0022     		movs	r2, #0
 1108 012e 194B     		ldr	r3, .L57+12
 1109 0130 FFF7FEFF 		bl	__aeabi_dsub
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 31


 1110              	.LVL106:
 1111 0134 0A90     		str	r0, [sp, #40]
 1112 0136 0B91     		str	r1, [sp, #44]
 1113              	.LVL107:
 478:Core/Src/main.c **** 			y_i = 0;
 1114              		.loc 1 478 4 is_stmt 1 view .LVU268
 479:Core/Src/main.c **** 			iteration = 0;
 1115              		.loc 1 479 4 view .LVU269
 480:Core/Src/main.c **** 			while(iteration < max_iterations && x_i*x_i + y_i*y_i <= 4)
 1116              		.loc 1 480 4 view .LVU270
 481:Core/Src/main.c **** 			{
 1117              		.loc 1 481 4 view .LVU271
 480:Core/Src/main.c **** 			while(iteration < max_iterations && x_i*x_i + y_i*y_i <= 4)
 1118              		.loc 1 480 14 is_stmt 0 view .LVU272
 1119 0138 0023     		movs	r3, #0
 1120 013a 0024     		movs	r4, #0
 1121 013c 0293     		str	r3, [sp, #8]
 1122 013e 0394     		str	r4, [sp, #12]
 479:Core/Src/main.c **** 			iteration = 0;
 1123              		.loc 1 479 8 view .LVU273
 1124 0140 0024     		movs	r4, #0
 1125 0142 0025     		movs	r5, #0
 478:Core/Src/main.c **** 			y_i = 0;
 1126              		.loc 1 478 8 view .LVU274
 1127 0144 2600     		movs	r6, r4
 1128 0146 2F00     		movs	r7, r5
 1129 0148 0094     		str	r4, [sp]
 1130 014a 0195     		str	r5, [sp, #4]
 481:Core/Src/main.c **** 			{
 1131              		.loc 1 481 9 view .LVU275
 1132 014c 91E7     		b	.L46
 1133              	.LVL108:
 1134              	.L54:
 481:Core/Src/main.c **** 			{
 1135              		.loc 1 481 37 view .LVU276
 1136 014e 0298     		ldr	r0, [sp, #8]
 1137 0150 0399     		ldr	r1, [sp, #12]
 1138 0152 8B42     		cmp	r3, r1
 1139 0154 B0D1     		bne	.L47
 1140 0156 8242     		cmp	r2, r0
 1141 0158 90D8     		bhi	.L53
 1142 015a ADE7     		b	.L47
 1143              	.LVL109:
 1144              	.L55:
 481:Core/Src/main.c **** 			{
 1145              		.loc 1 481 37 view .LVU277
 1146              	.LBE20:
 472:Core/Src/main.c **** 	{
 1147              		.loc 1 472 40 is_stmt 1 discriminator 2 view .LVU278
 1148 015c 0123     		movs	r3, #1
 1149 015e 9C46     		mov	ip, r3
 1150 0160 E344     		add	fp, fp, ip
 1151              	.LVL110:
 1152              	.L45:
 472:Core/Src/main.c **** 	{
 1153              		.loc 1 472 24 discriminator 1 view .LVU279
 472:Core/Src/main.c **** 	{
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 32


 1154              		.loc 1 472 34 is_stmt 0 discriminator 1 view .LVU280
 1155 0162 0F9B     		ldr	r3, [sp, #60]
 1156 0164 013B     		subs	r3, r3, #1
 472:Core/Src/main.c **** 	{
 1157              		.loc 1 472 24 discriminator 1 view .LVU281
 1158 0166 5B45     		cmp	r3, fp
 1159 0168 04D3     		bcc	.L56
 1160              	.LBB21:
 474:Core/Src/main.c **** 		{
 1161              		.loc 1 474 16 view .LVU282
 1162 016a 0023     		movs	r3, #0
 1163 016c 0E93     		str	r3, [sp, #56]
 1164 016e 0F9B     		ldr	r3, [sp, #60]
 1165 0170 9946     		mov	r9, r3
 1166 0172 ACE7     		b	.L51
 1167              	.L56:
 1168              	.LBE21:
 1169              	.LBE22:
 490:Core/Src/main.c **** 		}
 491:Core/Src/main.c **** 
 492:Core/Src/main.c **** 	}
 493:Core/Src/main.c **** 	return mandelbrot_sum;
 1170              		.loc 1 493 2 is_stmt 1 view .LVU283
 494:Core/Src/main.c **** }
 1171              		.loc 1 494 1 is_stmt 0 view .LVU284
 1172 0174 0C98     		ldr	r0, [sp, #48]
 1173 0176 0D99     		ldr	r1, [sp, #52]
 1174 0178 11B0     		add	sp, sp, #68
 1175              		@ sp needed
 1176              	.LVL111:
 1177              	.LVL112:
 1178              	.LVL113:
 1179              		.loc 1 494 1 view .LVU285
 1180 017a F0BC     		pop	{r4, r5, r6, r7}
 1181 017c BB46     		mov	fp, r7
 1182 017e B246     		mov	r10, r6
 1183 0180 A946     		mov	r9, r5
 1184 0182 A046     		mov	r8, r4
 1185 0184 F0BD     		pop	{r4, r5, r6, r7, pc}
 1186              	.L58:
 1187 0186 C046     		.align	2
 1188              	.L57:
 1189 0188 00001040 		.word	1074790400
 1190 018c 00000C40 		.word	1074528256
 1191 0190 00000440 		.word	1074003968
 1192 0194 0000F03F 		.word	1072693248
 1193              		.cfi_endproc
 1194              	.LFE48:
 1196              		.global	__aeabi_ui2f
 1197              		.global	__aeabi_i2f
 1198              		.global	__aeabi_fdiv
 1199              		.global	__aeabi_f2d
 1200              		.global	__aeabi_d2f
 1201              		.global	__aeabi_fsub
 1202              		.global	__aeabi_fadd
 1203              		.global	__aeabi_fmul
 1204              		.global	__aeabi_fcmple
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 33


 1205              		.section	.text.calculate_mandelbrot_float,"ax",%progbits
 1206              		.align	1
 1207              		.global	calculate_mandelbrot_float
 1208              		.syntax unified
 1209              		.code	16
 1210              		.thumb_func
 1212              	calculate_mandelbrot_float:
 1213              	.LVL114:
 1214              	.LFB49:
 495:Core/Src/main.c **** 
 496:Core/Src/main.c **** uint64_t calculate_mandelbrot_float(int width, int height, int max_iterations){
 1215              		.loc 1 496 79 is_stmt 1 view -0
 1216              		.cfi_startproc
 1217              		@ args = 0, pretend = 0, frame = 32
 1218              		@ frame_needed = 0, uses_anonymous_args = 0
 1219              		.loc 1 496 79 is_stmt 0 view .LVU287
 1220 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1221              	.LCFI14:
 1222              		.cfi_def_cfa_offset 20
 1223              		.cfi_offset 4, -20
 1224              		.cfi_offset 5, -16
 1225              		.cfi_offset 6, -12
 1226              		.cfi_offset 7, -8
 1227              		.cfi_offset 14, -4
 1228 0002 DE46     		mov	lr, fp
 1229 0004 5746     		mov	r7, r10
 1230 0006 4E46     		mov	r6, r9
 1231 0008 4546     		mov	r5, r8
 1232 000a E0B5     		push	{r5, r6, r7, lr}
 1233              	.LCFI15:
 1234              		.cfi_def_cfa_offset 36
 1235              		.cfi_offset 8, -36
 1236              		.cfi_offset 9, -32
 1237              		.cfi_offset 10, -28
 1238              		.cfi_offset 11, -24
 1239 000c 89B0     		sub	sp, sp, #36
 1240              	.LCFI16:
 1241              		.cfi_def_cfa_offset 72
 1242 000e 0390     		str	r0, [sp, #12]
 1243 0010 0192     		str	r2, [sp, #4]
 497:Core/Src/main.c **** 
 498:Core/Src/main.c **** 
 499:Core/Src/main.c **** 	uint64_t mandelbrot_sum = 0;
 1244              		.loc 1 499 2 is_stmt 1 view .LVU288
 1245              	.LVL115:
 500:Core/Src/main.c **** 
 501:Core/Src/main.c **** 
 502:Core/Src/main.c **** 
 503:Core/Src/main.c **** 	float x_0;
 1246              		.loc 1 503 2 view .LVU289
 504:Core/Src/main.c **** 	float y_0;
 1247              		.loc 1 504 2 view .LVU290
 505:Core/Src/main.c **** 	float x_i;
 1248              		.loc 1 505 2 view .LVU291
 506:Core/Src/main.c **** 	float y_i;
 1249              		.loc 1 506 2 view .LVU292
 507:Core/Src/main.c **** 	uint64_t iteration;
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 34


 1250              		.loc 1 507 2 view .LVU293
 508:Core/Src/main.c **** 	float temp;
 1251              		.loc 1 508 2 view .LVU294
 509:Core/Src/main.c **** 
 510:Core/Src/main.c **** 	for(uint32_t y = 0; y <= height - 1; y++)
 1252              		.loc 1 510 2 view .LVU295
 1253              	.LBB23:
 1254              		.loc 1 510 6 view .LVU296
 1255              		.loc 1 510 15 is_stmt 0 view .LVU297
 1256 0012 0023     		movs	r3, #0
 1257 0014 9946     		mov	r9, r3
 1258              	.LBE23:
 499:Core/Src/main.c **** 
 1259              		.loc 1 499 11 view .LVU298
 1260 0016 0023     		movs	r3, #0
 1261 0018 0024     		movs	r4, #0
 1262 001a 0493     		str	r3, [sp, #16]
 1263 001c 0594     		str	r4, [sp, #20]
 1264 001e 4B46     		mov	r3, r9
 1265 0020 0693     		str	r3, [sp, #24]
 1266 0022 0791     		str	r1, [sp, #28]
 1267              	.LBB26:
 1268              		.loc 1 510 2 view .LVU299
 1269 0024 8EE0     		b	.L60
 1270              	.LVL116:
 1271              	.L64:
 1272              	.LBB24:
 511:Core/Src/main.c **** 	{
 512:Core/Src/main.c **** 		for(uint32_t x = 0; x <= width - 1; x++)
 513:Core/Src/main.c **** 		{
 514:Core/Src/main.c **** 			x_0 = ((float)(x)/(float)(width))*3.5 - 2.5;
 515:Core/Src/main.c **** 			y_0 = ((float)(y)/(float)(height))*2.0 - 1.0;
 516:Core/Src/main.c **** 			x_i = 0;
 517:Core/Src/main.c **** 			y_i = 0;
 518:Core/Src/main.c **** 			iteration = 0;
 519:Core/Src/main.c **** 			while(iteration < max_iterations && x_i*x_i + y_i*y_i <= 4)
 520:Core/Src/main.c **** 			{
 521:Core/Src/main.c **** 				temp = x_i*x_i - y_i*y_i;
 1273              		.loc 1 521 5 is_stmt 1 view .LVU300
 1274              		.loc 1 521 10 is_stmt 0 view .LVU301
 1275 0026 5146     		mov	r1, r10
 1276 0028 281C     		adds	r0, r5, #0
 1277 002a FFF7FEFF 		bl	__aeabi_fsub
 1278              	.LVL117:
 1279 002e 8246     		mov	r10, r0
 1280              	.LVL118:
 522:Core/Src/main.c **** 				y_i = 2.0*x_i*y_i + y_0;
 1281              		.loc 1 522 5 is_stmt 1 view .LVU302
 1282              		.loc 1 522 14 is_stmt 0 view .LVU303
 1283 0030 201C     		adds	r0, r4, #0
 1284              	.LVL119:
 1285              		.loc 1 522 14 view .LVU304
 1286 0032 FFF7FEFF 		bl	__aeabi_f2d
 1287              	.LVL120:
 1288 0036 0200     		movs	r2, r0
 1289 0038 0B00     		movs	r3, r1
 1290 003a FFF7FEFF 		bl	__aeabi_dadd
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 35


 1291              	.LVL121:
 1292 003e 0400     		movs	r4, r0
 1293              	.LVL122:
 1294              		.loc 1 522 14 view .LVU305
 1295 0040 0D00     		movs	r5, r1
 1296              		.loc 1 522 18 view .LVU306
 1297 0042 4846     		mov	r0, r9
 1298 0044 FFF7FEFF 		bl	__aeabi_f2d
 1299              	.LVL123:
 1300 0048 2200     		movs	r2, r4
 1301 004a 2B00     		movs	r3, r5
 1302 004c FFF7FEFF 		bl	__aeabi_dmul
 1303              	.LVL124:
 1304 0050 0400     		movs	r4, r0
 1305 0052 0D00     		movs	r5, r1
 1306              		.loc 1 522 23 view .LVU307
 1307 0054 5846     		mov	r0, fp
 1308 0056 FFF7FEFF 		bl	__aeabi_f2d
 1309              	.LVL125:
 1310 005a 2200     		movs	r2, r4
 1311 005c 2B00     		movs	r3, r5
 1312 005e FFF7FEFF 		bl	__aeabi_dadd
 1313              	.LVL126:
 1314              		.loc 1 522 9 view .LVU308
 1315 0062 FFF7FEFF 		bl	__aeabi_d2f
 1316              	.LVL127:
 1317 0066 8146     		mov	r9, r0
 1318              	.LVL128:
 523:Core/Src/main.c **** 				x_i = temp + x_0;
 1319              		.loc 1 523 5 is_stmt 1 view .LVU309
 1320              		.loc 1 523 9 is_stmt 0 view .LVU310
 1321 0068 5146     		mov	r1, r10
 1322 006a 4046     		mov	r0, r8
 1323              	.LVL129:
 1324              		.loc 1 523 9 view .LVU311
 1325 006c FFF7FEFF 		bl	__aeabi_fadd
 1326              	.LVL130:
 1327 0070 041C     		adds	r4, r0, #0
 1328              	.LVL131:
 524:Core/Src/main.c **** 				iteration = iteration + 1;
 1329              		.loc 1 524 5 is_stmt 1 view .LVU312
 1330              		.loc 1 524 15 is_stmt 0 view .LVU313
 1331 0072 0122     		movs	r2, #1
 1332 0074 0023     		movs	r3, #0
 1333 0076 B618     		adds	r6, r6, r2
 1334 0078 5F41     		adcs	r7, r7, r3
 1335              	.LVL132:
 1336              	.L61:
 519:Core/Src/main.c **** 			{
 1337              		.loc 1 519 37 is_stmt 1 view .LVU314
 519:Core/Src/main.c **** 			{
 1338              		.loc 1 519 20 is_stmt 0 view .LVU315
 1339 007a 019A     		ldr	r2, [sp, #4]
 1340 007c 1300     		movs	r3, r2
 1341 007e D217     		asrs	r2, r2, #31
 519:Core/Src/main.c **** 			{
 1342              		.loc 1 519 37 view .LVU316
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 36


 1343 0080 BA42     		cmp	r2, r7
 1344 0082 57D9     		bls	.L69
 1345              	.L68:
 519:Core/Src/main.c **** 			{
 1346              		.loc 1 519 43 discriminator 1 view .LVU317
 1347 0084 211C     		adds	r1, r4, #0
 1348 0086 201C     		adds	r0, r4, #0
 1349 0088 FFF7FEFF 		bl	__aeabi_fmul
 1350              	.LVL133:
 1351 008c 051C     		adds	r5, r0, #0
 519:Core/Src/main.c **** 			{
 1352              		.loc 1 519 53 discriminator 1 view .LVU318
 1353 008e 4946     		mov	r1, r9
 1354 0090 4846     		mov	r0, r9
 1355 0092 FFF7FEFF 		bl	__aeabi_fmul
 1356              	.LVL134:
 1357 0096 8246     		mov	r10, r0
 519:Core/Src/main.c **** 			{
 1358              		.loc 1 519 48 discriminator 1 view .LVU319
 1359 0098 011C     		adds	r1, r0, #0
 1360 009a 281C     		adds	r0, r5, #0
 1361 009c FFF7FEFF 		bl	__aeabi_fadd
 1362              	.LVL135:
 519:Core/Src/main.c **** 			{
 1363              		.loc 1 519 37 discriminator 1 view .LVU320
 1364 00a0 8121     		movs	r1, #129
 1365 00a2 C905     		lsls	r1, r1, #23
 1366 00a4 FFF7FEFF 		bl	__aeabi_fcmple
 1367              	.LVL136:
 1368 00a8 0028     		cmp	r0, #0
 1369 00aa BCD1     		bne	.L64
 1370              	.L62:
 525:Core/Src/main.c **** 
 526:Core/Src/main.c **** 			}
 527:Core/Src/main.c **** 			mandelbrot_sum = mandelbrot_sum + iteration;
 1371              		.loc 1 527 4 is_stmt 1 view .LVU321
 1372              		.loc 1 527 19 is_stmt 0 view .LVU322
 1373 00ac 049B     		ldr	r3, [sp, #16]
 1374 00ae 059C     		ldr	r4, [sp, #20]
 1375 00b0 9B19     		adds	r3, r3, r6
 1376 00b2 7C41     		adcs	r4, r4, r7
 1377 00b4 0493     		str	r3, [sp, #16]
 1378 00b6 0594     		str	r4, [sp, #20]
 1379              	.LVL137:
 512:Core/Src/main.c **** 		{
 1380              		.loc 1 512 40 is_stmt 1 discriminator 2 view .LVU323
 1381 00b8 029B     		ldr	r3, [sp, #8]
 1382              	.LVL138:
 512:Core/Src/main.c **** 		{
 1383              		.loc 1 512 40 is_stmt 0 discriminator 2 view .LVU324
 1384 00ba 0133     		adds	r3, r3, #1
 1385 00bc 0293     		str	r3, [sp, #8]
 1386              	.LVL139:
 1387              	.L66:
 512:Core/Src/main.c **** 		{
 1388              		.loc 1 512 25 is_stmt 1 discriminator 1 view .LVU325
 512:Core/Src/main.c **** 		{
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 37


 1389              		.loc 1 512 34 is_stmt 0 discriminator 1 view .LVU326
 1390 00be 039B     		ldr	r3, [sp, #12]
 1391 00c0 013B     		subs	r3, r3, #1
 512:Core/Src/main.c **** 		{
 1392              		.loc 1 512 25 discriminator 1 view .LVU327
 1393 00c2 029A     		ldr	r2, [sp, #8]
 1394 00c4 9342     		cmp	r3, r2
 1395 00c6 3AD3     		bcc	.L70
 514:Core/Src/main.c **** 			y_0 = ((float)(y)/(float)(height))*2.0 - 1.0;
 1396              		.loc 1 514 4 is_stmt 1 view .LVU328
 514:Core/Src/main.c **** 			y_0 = ((float)(y)/(float)(height))*2.0 - 1.0;
 1397              		.loc 1 514 11 is_stmt 0 view .LVU329
 1398 00c8 0298     		ldr	r0, [sp, #8]
 1399 00ca FFF7FEFF 		bl	__aeabi_ui2f
 1400              	.LVL140:
 1401 00ce 041C     		adds	r4, r0, #0
 514:Core/Src/main.c **** 			y_0 = ((float)(y)/(float)(height))*2.0 - 1.0;
 1402              		.loc 1 514 22 view .LVU330
 1403 00d0 0398     		ldr	r0, [sp, #12]
 1404 00d2 FFF7FEFF 		bl	__aeabi_i2f
 1405              	.LVL141:
 1406 00d6 011C     		adds	r1, r0, #0
 514:Core/Src/main.c **** 			y_0 = ((float)(y)/(float)(height))*2.0 - 1.0;
 1407              		.loc 1 514 21 view .LVU331
 1408 00d8 201C     		adds	r0, r4, #0
 1409 00da FFF7FEFF 		bl	__aeabi_fdiv
 1410              	.LVL142:
 1411 00de FFF7FEFF 		bl	__aeabi_f2d
 1412              	.LVL143:
 514:Core/Src/main.c **** 			y_0 = ((float)(y)/(float)(height))*2.0 - 1.0;
 1413              		.loc 1 514 37 view .LVU332
 1414 00e2 0022     		movs	r2, #0
 1415 00e4 204B     		ldr	r3, .L72
 1416 00e6 FFF7FEFF 		bl	__aeabi_dmul
 1417              	.LVL144:
 514:Core/Src/main.c **** 			y_0 = ((float)(y)/(float)(height))*2.0 - 1.0;
 1418              		.loc 1 514 42 view .LVU333
 1419 00ea 0022     		movs	r2, #0
 1420 00ec 1F4B     		ldr	r3, .L72+4
 1421 00ee FFF7FEFF 		bl	__aeabi_dsub
 1422              	.LVL145:
 514:Core/Src/main.c **** 			y_0 = ((float)(y)/(float)(height))*2.0 - 1.0;
 1423              		.loc 1 514 8 view .LVU334
 1424 00f2 FFF7FEFF 		bl	__aeabi_d2f
 1425              	.LVL146:
 1426 00f6 8046     		mov	r8, r0
 1427              	.LVL147:
 515:Core/Src/main.c **** 			x_i = 0;
 1428              		.loc 1 515 4 is_stmt 1 view .LVU335
 515:Core/Src/main.c **** 			x_i = 0;
 1429              		.loc 1 515 11 is_stmt 0 view .LVU336
 1430 00f8 0698     		ldr	r0, [sp, #24]
 1431              	.LVL148:
 515:Core/Src/main.c **** 			x_i = 0;
 1432              		.loc 1 515 11 view .LVU337
 1433 00fa FFF7FEFF 		bl	__aeabi_ui2f
 1434              	.LVL149:
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 38


 1435 00fe 041C     		adds	r4, r0, #0
 515:Core/Src/main.c **** 			x_i = 0;
 1436              		.loc 1 515 22 view .LVU338
 1437 0100 0798     		ldr	r0, [sp, #28]
 1438 0102 FFF7FEFF 		bl	__aeabi_i2f
 1439              	.LVL150:
 1440 0106 011C     		adds	r1, r0, #0
 515:Core/Src/main.c **** 			x_i = 0;
 1441              		.loc 1 515 21 view .LVU339
 1442 0108 201C     		adds	r0, r4, #0
 1443 010a FFF7FEFF 		bl	__aeabi_fdiv
 1444              	.LVL151:
 1445 010e FFF7FEFF 		bl	__aeabi_f2d
 1446              	.LVL152:
 515:Core/Src/main.c **** 			x_i = 0;
 1447              		.loc 1 515 38 view .LVU340
 1448 0112 0200     		movs	r2, r0
 1449 0114 0B00     		movs	r3, r1
 1450 0116 FFF7FEFF 		bl	__aeabi_dadd
 1451              	.LVL153:
 515:Core/Src/main.c **** 			x_i = 0;
 1452              		.loc 1 515 43 view .LVU341
 1453 011a 0022     		movs	r2, #0
 1454 011c 144B     		ldr	r3, .L72+8
 1455 011e FFF7FEFF 		bl	__aeabi_dsub
 1456              	.LVL154:
 515:Core/Src/main.c **** 			x_i = 0;
 1457              		.loc 1 515 8 view .LVU342
 1458 0122 FFF7FEFF 		bl	__aeabi_d2f
 1459              	.LVL155:
 1460 0126 8346     		mov	fp, r0
 1461              	.LVL156:
 516:Core/Src/main.c **** 			y_i = 0;
 1462              		.loc 1 516 4 is_stmt 1 view .LVU343
 517:Core/Src/main.c **** 			iteration = 0;
 1463              		.loc 1 517 4 view .LVU344
 518:Core/Src/main.c **** 			while(iteration < max_iterations && x_i*x_i + y_i*y_i <= 4)
 1464              		.loc 1 518 4 view .LVU345
 519:Core/Src/main.c **** 			{
 1465              		.loc 1 519 4 view .LVU346
 518:Core/Src/main.c **** 			while(iteration < max_iterations && x_i*x_i + y_i*y_i <= 4)
 1466              		.loc 1 518 14 is_stmt 0 view .LVU347
 1467 0128 0026     		movs	r6, #0
 1468 012a 0027     		movs	r7, #0
 517:Core/Src/main.c **** 			iteration = 0;
 1469              		.loc 1 517 8 view .LVU348
 1470 012c 0025     		movs	r5, #0
 516:Core/Src/main.c **** 			y_i = 0;
 1471              		.loc 1 516 8 view .LVU349
 1472 012e 2C1C     		adds	r4, r5, #0
 1473 0130 A946     		mov	r9, r5
 519:Core/Src/main.c **** 			{
 1474              		.loc 1 519 9 view .LVU350
 1475 0132 A2E7     		b	.L61
 1476              	.LVL157:
 1477              	.L69:
 519:Core/Src/main.c **** 			{
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 39


 1478              		.loc 1 519 37 view .LVU351
 1479 0134 BA42     		cmp	r2, r7
 1480 0136 B9D1     		bne	.L62
 1481 0138 B342     		cmp	r3, r6
 1482 013a A3D8     		bhi	.L68
 1483 013c B6E7     		b	.L62
 1484              	.LVL158:
 1485              	.L70:
 519:Core/Src/main.c **** 			{
 1486              		.loc 1 519 37 view .LVU352
 1487              	.LBE24:
 510:Core/Src/main.c **** 	{
 1488              		.loc 1 510 40 is_stmt 1 discriminator 2 view .LVU353
 1489 013e 069B     		ldr	r3, [sp, #24]
 1490 0140 0133     		adds	r3, r3, #1
 1491 0142 0693     		str	r3, [sp, #24]
 1492              	.LVL159:
 1493              	.L60:
 510:Core/Src/main.c **** 	{
 1494              		.loc 1 510 24 discriminator 1 view .LVU354
 510:Core/Src/main.c **** 	{
 1495              		.loc 1 510 34 is_stmt 0 discriminator 1 view .LVU355
 1496 0144 079B     		ldr	r3, [sp, #28]
 1497 0146 013B     		subs	r3, r3, #1
 510:Core/Src/main.c **** 	{
 1498              		.loc 1 510 24 discriminator 1 view .LVU356
 1499 0148 069A     		ldr	r2, [sp, #24]
 1500 014a 9342     		cmp	r3, r2
 1501 014c 02D3     		bcc	.L71
 1502              	.LBB25:
 512:Core/Src/main.c **** 		{
 1503              		.loc 1 512 16 view .LVU357
 1504 014e 0023     		movs	r3, #0
 1505 0150 0293     		str	r3, [sp, #8]
 1506 0152 B4E7     		b	.L66
 1507              	.L71:
 1508              	.LBE25:
 1509              	.LBE26:
 528:Core/Src/main.c **** 		}
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** 	}
 531:Core/Src/main.c **** 	return mandelbrot_sum;
 1510              		.loc 1 531 2 is_stmt 1 view .LVU358
 532:Core/Src/main.c **** }
 1511              		.loc 1 532 1 is_stmt 0 view .LVU359
 1512 0154 0498     		ldr	r0, [sp, #16]
 1513 0156 0599     		ldr	r1, [sp, #20]
 1514 0158 09B0     		add	sp, sp, #36
 1515              		@ sp needed
 1516 015a F0BC     		pop	{r4, r5, r6, r7}
 1517 015c BB46     		mov	fp, r7
 1518 015e B246     		mov	r10, r6
 1519 0160 A946     		mov	r9, r5
 1520 0162 A046     		mov	r8, r4
 1521 0164 F0BD     		pop	{r4, r5, r6, r7, pc}
 1522              	.L73:
 1523 0166 C046     		.align	2
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 40


 1524              	.L72:
 1525 0168 00000C40 		.word	1074528256
 1526 016c 00000440 		.word	1074003968
 1527 0170 0000F03F 		.word	1072693248
 1528              		.cfi_endproc
 1529              	.LFE49:
 1531              		.section	.text.Error_Handler,"ax",%progbits
 1532              		.align	1
 1533              		.global	Error_Handler
 1534              		.syntax unified
 1535              		.code	16
 1536              		.thumb_func
 1538              	Error_Handler:
 1539              	.LFB50:
 533:Core/Src/main.c **** 
 534:Core/Src/main.c **** //*************************************************************************************************
 535:Core/Src/main.c **** //End Mandelbrot functions
 536:Core/Src/main.c **** 
 537:Core/Src/main.c **** 
 538:Core/Src/main.c **** 
 539:Core/Src/main.c **** 
 540:Core/Src/main.c **** /* USER CODE END 4 */
 541:Core/Src/main.c **** 
 542:Core/Src/main.c **** /**
 543:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 544:Core/Src/main.c ****   * @retval None
 545:Core/Src/main.c ****   */
 546:Core/Src/main.c **** void Error_Handler(void)
 547:Core/Src/main.c **** {
 1540              		.loc 1 547 1 is_stmt 1 view -0
 1541              		.cfi_startproc
 1542              		@ Volatile: function does not return.
 1543              		@ args = 0, pretend = 0, frame = 0
 1544              		@ frame_needed = 0, uses_anonymous_args = 0
 1545              		@ link register save eliminated.
 548:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 549:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 550:Core/Src/main.c ****   __disable_irq();
 1546              		.loc 1 550 3 view .LVU361
 1547              	.LBB27:
 1548              	.LBI27:
 1549              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 41


  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 42


  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 43


 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1550              		.loc 2 140 27 view .LVU362
 1551              	.LBB28:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1552              		.loc 2 142 3 view .LVU363
 1553              		.syntax divided
 1554              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1555 0000 72B6     		cpsid i
 1556              	@ 0 "" 2
 1557              		.thumb
 1558              		.syntax unified
 1559              	.L75:
 1560              	.LBE28:
 1561              	.LBE27:
 551:Core/Src/main.c ****   while (1)
 1562              		.loc 1 551 3 view .LVU364
 552:Core/Src/main.c ****   {
 553:Core/Src/main.c ****   }
 1563              		.loc 1 553 3 view .LVU365
 551:Core/Src/main.c ****   while (1)
 1564              		.loc 1 551 9 view .LVU366
 1565 0002 FEE7     		b	.L75
 1566              		.cfi_endproc
 1567              	.LFE50:
 1569              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1570              		.align	1
 1571              		.syntax unified
 1572              		.code	16
 1573              		.thumb_func
 1575              	MX_TIM2_Init:
 1576              	.LFB43:
 282:Core/Src/main.c **** 
 1577              		.loc 1 282 1 view -0
 1578              		.cfi_startproc
 1579              		@ args = 0, pretend = 0, frame = 24
 1580              		@ frame_needed = 0, uses_anonymous_args = 0
 1581 0000 00B5     		push	{lr}
 1582              	.LCFI17:
 1583              		.cfi_def_cfa_offset 4
 1584              		.cfi_offset 14, -4
 1585 0002 87B0     		sub	sp, sp, #28
 1586              	.LCFI18:
 1587              		.cfi_def_cfa_offset 32
 288:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1588              		.loc 1 288 3 view .LVU368
 288:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 44


 1589              		.loc 1 288 26 is_stmt 0 view .LVU369
 1590 0004 1022     		movs	r2, #16
 1591 0006 0021     		movs	r1, #0
 1592 0008 02A8     		add	r0, sp, #8
 1593 000a FFF7FEFF 		bl	memset
 1594              	.LVL160:
 289:Core/Src/main.c **** 
 1595              		.loc 1 289 3 is_stmt 1 view .LVU370
 289:Core/Src/main.c **** 
 1596              		.loc 1 289 27 is_stmt 0 view .LVU371
 1597 000e 0822     		movs	r2, #8
 1598 0010 0021     		movs	r1, #0
 1599 0012 6846     		mov	r0, sp
 1600 0014 FFF7FEFF 		bl	memset
 1601              	.LVL161:
 294:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1602              		.loc 1 294 3 is_stmt 1 view .LVU372
 294:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1603              		.loc 1 294 18 is_stmt 0 view .LVU373
 1604 0018 1448     		ldr	r0, .L83
 1605 001a 8023     		movs	r3, #128
 1606 001c DB05     		lsls	r3, r3, #23
 1607 001e 0360     		str	r3, [r0]
 295:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1608              		.loc 1 295 3 is_stmt 1 view .LVU374
 295:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1609              		.loc 1 295 24 is_stmt 0 view .LVU375
 1610 0020 0023     		movs	r3, #0
 1611 0022 4360     		str	r3, [r0, #4]
 296:Core/Src/main.c ****   htim2.Init.Period = 4294967294;
 1612              		.loc 1 296 3 is_stmt 1 view .LVU376
 296:Core/Src/main.c ****   htim2.Init.Period = 4294967294;
 1613              		.loc 1 296 26 is_stmt 0 view .LVU377
 1614 0024 8360     		str	r3, [r0, #8]
 297:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1615              		.loc 1 297 3 is_stmt 1 view .LVU378
 297:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1616              		.loc 1 297 21 is_stmt 0 view .LVU379
 1617 0026 0222     		movs	r2, #2
 1618 0028 5242     		rsbs	r2, r2, #0
 1619 002a C260     		str	r2, [r0, #12]
 298:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1620              		.loc 1 298 3 is_stmt 1 view .LVU380
 298:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1621              		.loc 1 298 28 is_stmt 0 view .LVU381
 1622 002c 0361     		str	r3, [r0, #16]
 299:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1623              		.loc 1 299 3 is_stmt 1 view .LVU382
 299:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1624              		.loc 1 299 32 is_stmt 0 view .LVU383
 1625 002e 8361     		str	r3, [r0, #24]
 300:Core/Src/main.c ****   {
 1626              		.loc 1 300 3 is_stmt 1 view .LVU384
 300:Core/Src/main.c ****   {
 1627              		.loc 1 300 7 is_stmt 0 view .LVU385
 1628 0030 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1629              	.LVL162:
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 45


 300:Core/Src/main.c ****   {
 1630              		.loc 1 300 6 discriminator 1 view .LVU386
 1631 0034 0028     		cmp	r0, #0
 1632 0036 13D1     		bne	.L80
 304:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1633              		.loc 1 304 3 is_stmt 1 view .LVU387
 304:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1634              		.loc 1 304 34 is_stmt 0 view .LVU388
 1635 0038 8023     		movs	r3, #128
 1636 003a 5B01     		lsls	r3, r3, #5
 1637 003c 0293     		str	r3, [sp, #8]
 305:Core/Src/main.c ****   {
 1638              		.loc 1 305 3 is_stmt 1 view .LVU389
 305:Core/Src/main.c ****   {
 1639              		.loc 1 305 7 is_stmt 0 view .LVU390
 1640 003e 0B48     		ldr	r0, .L83
 1641 0040 02A9     		add	r1, sp, #8
 1642 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1643              	.LVL163:
 305:Core/Src/main.c ****   {
 1644              		.loc 1 305 6 discriminator 1 view .LVU391
 1645 0046 0028     		cmp	r0, #0
 1646 0048 0CD1     		bne	.L81
 309:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1647              		.loc 1 309 3 is_stmt 1 view .LVU392
 309:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1648              		.loc 1 309 37 is_stmt 0 view .LVU393
 1649 004a 0023     		movs	r3, #0
 1650 004c 0093     		str	r3, [sp]
 310:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1651              		.loc 1 310 3 is_stmt 1 view .LVU394
 310:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1652              		.loc 1 310 33 is_stmt 0 view .LVU395
 1653 004e 0193     		str	r3, [sp, #4]
 311:Core/Src/main.c ****   {
 1654              		.loc 1 311 3 is_stmt 1 view .LVU396
 311:Core/Src/main.c ****   {
 1655              		.loc 1 311 7 is_stmt 0 view .LVU397
 1656 0050 0648     		ldr	r0, .L83
 1657 0052 6946     		mov	r1, sp
 1658 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1659              	.LVL164:
 311:Core/Src/main.c ****   {
 1660              		.loc 1 311 6 discriminator 1 view .LVU398
 1661 0058 0028     		cmp	r0, #0
 1662 005a 05D1     		bne	.L82
 319:Core/Src/main.c **** 
 1663              		.loc 1 319 1 view .LVU399
 1664 005c 07B0     		add	sp, sp, #28
 1665              		@ sp needed
 1666 005e 00BD     		pop	{pc}
 1667              	.L80:
 302:Core/Src/main.c ****   }
 1668              		.loc 1 302 5 is_stmt 1 view .LVU400
 1669 0060 FFF7FEFF 		bl	Error_Handler
 1670              	.LVL165:
 1671              	.L81:
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 46


 307:Core/Src/main.c ****   }
 1672              		.loc 1 307 5 view .LVU401
 1673 0064 FFF7FEFF 		bl	Error_Handler
 1674              	.LVL166:
 1675              	.L82:
 313:Core/Src/main.c ****   }
 1676              		.loc 1 313 5 view .LVU402
 1677 0068 FFF7FEFF 		bl	Error_Handler
 1678              	.LVL167:
 1679              	.L84:
 1680              		.align	2
 1681              	.L83:
 1682 006c 00000000 		.word	htim2
 1683              		.cfi_endproc
 1684              	.LFE43:
 1686              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1687              		.align	1
 1688              		.syntax unified
 1689              		.code	16
 1690              		.thumb_func
 1692              	MX_TIM1_Init:
 1693              	.LFB42:
 236:Core/Src/main.c **** 
 1694              		.loc 1 236 1 view -0
 1695              		.cfi_startproc
 1696              		@ args = 0, pretend = 0, frame = 24
 1697              		@ frame_needed = 0, uses_anonymous_args = 0
 1698 0000 00B5     		push	{lr}
 1699              	.LCFI19:
 1700              		.cfi_def_cfa_offset 4
 1701              		.cfi_offset 14, -4
 1702 0002 87B0     		sub	sp, sp, #28
 1703              	.LCFI20:
 1704              		.cfi_def_cfa_offset 32
 242:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1705              		.loc 1 242 3 view .LVU404
 242:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1706              		.loc 1 242 26 is_stmt 0 view .LVU405
 1707 0004 1022     		movs	r2, #16
 1708 0006 0021     		movs	r1, #0
 1709 0008 02A8     		add	r0, sp, #8
 1710 000a FFF7FEFF 		bl	memset
 1711              	.LVL168:
 243:Core/Src/main.c **** 
 1712              		.loc 1 243 3 is_stmt 1 view .LVU406
 243:Core/Src/main.c **** 
 1713              		.loc 1 243 27 is_stmt 0 view .LVU407
 1714 000e 0822     		movs	r2, #8
 1715 0010 0021     		movs	r1, #0
 1716 0012 6846     		mov	r0, sp
 1717 0014 FFF7FEFF 		bl	memset
 1718              	.LVL169:
 248:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1719              		.loc 1 248 3 is_stmt 1 view .LVU408
 248:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1720              		.loc 1 248 18 is_stmt 0 view .LVU409
 1721 0018 1448     		ldr	r0, .L92
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 47


 1722 001a 154B     		ldr	r3, .L92+4
 1723 001c 0360     		str	r3, [r0]
 249:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1724              		.loc 1 249 3 is_stmt 1 view .LVU410
 249:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1725              		.loc 1 249 24 is_stmt 0 view .LVU411
 1726 001e 0023     		movs	r3, #0
 1727 0020 4360     		str	r3, [r0, #4]
 250:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1728              		.loc 1 250 3 is_stmt 1 view .LVU412
 250:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1729              		.loc 1 250 26 is_stmt 0 view .LVU413
 1730 0022 8360     		str	r3, [r0, #8]
 251:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1731              		.loc 1 251 3 is_stmt 1 view .LVU414
 251:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1732              		.loc 1 251 21 is_stmt 0 view .LVU415
 1733 0024 134A     		ldr	r2, .L92+8
 1734 0026 C260     		str	r2, [r0, #12]
 252:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1735              		.loc 1 252 3 is_stmt 1 view .LVU416
 252:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1736              		.loc 1 252 28 is_stmt 0 view .LVU417
 1737 0028 0361     		str	r3, [r0, #16]
 253:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1738              		.loc 1 253 3 is_stmt 1 view .LVU418
 253:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1739              		.loc 1 253 32 is_stmt 0 view .LVU419
 1740 002a 4361     		str	r3, [r0, #20]
 254:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1741              		.loc 1 254 3 is_stmt 1 view .LVU420
 254:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1742              		.loc 1 254 32 is_stmt 0 view .LVU421
 1743 002c 8361     		str	r3, [r0, #24]
 255:Core/Src/main.c ****   {
 1744              		.loc 1 255 3 is_stmt 1 view .LVU422
 255:Core/Src/main.c ****   {
 1745              		.loc 1 255 7 is_stmt 0 view .LVU423
 1746 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 1747              	.LVL170:
 255:Core/Src/main.c ****   {
 1748              		.loc 1 255 6 discriminator 1 view .LVU424
 1749 0032 0028     		cmp	r0, #0
 1750 0034 13D1     		bne	.L89
 259:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1751              		.loc 1 259 3 is_stmt 1 view .LVU425
 259:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1752              		.loc 1 259 34 is_stmt 0 view .LVU426
 1753 0036 8023     		movs	r3, #128
 1754 0038 5B01     		lsls	r3, r3, #5
 1755 003a 0293     		str	r3, [sp, #8]
 260:Core/Src/main.c ****   {
 1756              		.loc 1 260 3 is_stmt 1 view .LVU427
 260:Core/Src/main.c ****   {
 1757              		.loc 1 260 7 is_stmt 0 view .LVU428
 1758 003c 0B48     		ldr	r0, .L92
 1759 003e 02A9     		add	r1, sp, #8
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 48


 1760 0040 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1761              	.LVL171:
 260:Core/Src/main.c ****   {
 1762              		.loc 1 260 6 discriminator 1 view .LVU429
 1763 0044 0028     		cmp	r0, #0
 1764 0046 0CD1     		bne	.L90
 264:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1765              		.loc 1 264 3 is_stmt 1 view .LVU430
 264:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1766              		.loc 1 264 37 is_stmt 0 view .LVU431
 1767 0048 0023     		movs	r3, #0
 1768 004a 0093     		str	r3, [sp]
 265:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1769              		.loc 1 265 3 is_stmt 1 view .LVU432
 265:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1770              		.loc 1 265 33 is_stmt 0 view .LVU433
 1771 004c 0193     		str	r3, [sp, #4]
 266:Core/Src/main.c ****   {
 1772              		.loc 1 266 3 is_stmt 1 view .LVU434
 266:Core/Src/main.c ****   {
 1773              		.loc 1 266 7 is_stmt 0 view .LVU435
 1774 004e 0748     		ldr	r0, .L92
 1775 0050 6946     		mov	r1, sp
 1776 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1777              	.LVL172:
 266:Core/Src/main.c ****   {
 1778              		.loc 1 266 6 discriminator 1 view .LVU436
 1779 0056 0028     		cmp	r0, #0
 1780 0058 05D1     		bne	.L91
 274:Core/Src/main.c **** 
 1781              		.loc 1 274 1 view .LVU437
 1782 005a 07B0     		add	sp, sp, #28
 1783              		@ sp needed
 1784 005c 00BD     		pop	{pc}
 1785              	.L89:
 257:Core/Src/main.c ****   }
 1786              		.loc 1 257 5 is_stmt 1 view .LVU438
 1787 005e FFF7FEFF 		bl	Error_Handler
 1788              	.LVL173:
 1789              	.L90:
 262:Core/Src/main.c ****   }
 1790              		.loc 1 262 5 view .LVU439
 1791 0062 FFF7FEFF 		bl	Error_Handler
 1792              	.LVL174:
 1793              	.L91:
 268:Core/Src/main.c ****   }
 1794              		.loc 1 268 5 view .LVU440
 1795 0066 FFF7FEFF 		bl	Error_Handler
 1796              	.LVL175:
 1797              	.L93:
 1798 006a C046     		.align	2
 1799              	.L92:
 1800 006c 00000000 		.word	htim1
 1801 0070 002C0140 		.word	1073818624
 1802 0074 FFFF0000 		.word	65535
 1803              		.cfi_endproc
 1804              	.LFE42:
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 49


 1806              		.section	.text.SystemClock_Config,"ax",%progbits
 1807              		.align	1
 1808              		.global	SystemClock_Config
 1809              		.syntax unified
 1810              		.code	16
 1811              		.thumb_func
 1813              	SystemClock_Config:
 1814              	.LFB41:
 197:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1815              		.loc 1 197 1 view -0
 1816              		.cfi_startproc
 1817              		@ args = 0, pretend = 0, frame = 64
 1818              		@ frame_needed = 0, uses_anonymous_args = 0
 1819 0000 00B5     		push	{lr}
 1820              	.LCFI21:
 1821              		.cfi_def_cfa_offset 4
 1822              		.cfi_offset 14, -4
 1823 0002 91B0     		sub	sp, sp, #68
 1824              	.LCFI22:
 1825              		.cfi_def_cfa_offset 72
 198:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1826              		.loc 1 198 3 view .LVU442
 198:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1827              		.loc 1 198 22 is_stmt 0 view .LVU443
 1828 0004 3022     		movs	r2, #48
 1829 0006 0021     		movs	r1, #0
 1830 0008 04A8     		add	r0, sp, #16
 1831 000a FFF7FEFF 		bl	memset
 1832              	.LVL176:
 199:Core/Src/main.c **** 
 1833              		.loc 1 199 3 is_stmt 1 view .LVU444
 199:Core/Src/main.c **** 
 1834              		.loc 1 199 22 is_stmt 0 view .LVU445
 1835 000e 1022     		movs	r2, #16
 1836 0010 0021     		movs	r1, #0
 1837 0012 6846     		mov	r0, sp
 1838 0014 FFF7FEFF 		bl	memset
 1839              	.LVL177:
 204:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1840              		.loc 1 204 3 is_stmt 1 view .LVU446
 204:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1841              		.loc 1 204 36 is_stmt 0 view .LVU447
 1842 0018 0223     		movs	r3, #2
 1843 001a 0493     		str	r3, [sp, #16]
 205:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1844              		.loc 1 205 3 is_stmt 1 view .LVU448
 205:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1845              		.loc 1 205 30 is_stmt 0 view .LVU449
 1846 001c 0122     		movs	r2, #1
 1847 001e 0792     		str	r2, [sp, #28]
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1848              		.loc 1 206 3 is_stmt 1 view .LVU450
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1849              		.loc 1 206 41 is_stmt 0 view .LVU451
 1850 0020 0F32     		adds	r2, r2, #15
 1851 0022 0892     		str	r2, [sp, #32]
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 50


 1852              		.loc 1 207 3 is_stmt 1 view .LVU452
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1853              		.loc 1 207 34 is_stmt 0 view .LVU453
 1854 0024 0C93     		str	r3, [sp, #48]
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 1855              		.loc 1 208 3 is_stmt 1 view .LVU454
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1856              		.loc 1 209 3 view .LVU455
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1857              		.loc 1 209 32 is_stmt 0 view .LVU456
 1858 0026 A023     		movs	r3, #160
 1859 0028 9B03     		lsls	r3, r3, #14
 1860 002a 0E93     		str	r3, [sp, #56]
 210:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1861              		.loc 1 210 3 is_stmt 1 view .LVU457
 211:Core/Src/main.c ****   {
 1862              		.loc 1 211 3 view .LVU458
 211:Core/Src/main.c ****   {
 1863              		.loc 1 211 7 is_stmt 0 view .LVU459
 1864 002c 04A8     		add	r0, sp, #16
 1865 002e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1866              	.LVL178:
 211:Core/Src/main.c ****   {
 1867              		.loc 1 211 6 discriminator 1 view .LVU460
 1868 0032 0028     		cmp	r0, #0
 1869 0034 0ED1     		bne	.L97
 218:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 1870              		.loc 1 218 3 is_stmt 1 view .LVU461
 218:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 1871              		.loc 1 218 31 is_stmt 0 view .LVU462
 1872 0036 0723     		movs	r3, #7
 1873 0038 0093     		str	r3, [sp]
 220:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1874              		.loc 1 220 3 is_stmt 1 view .LVU463
 220:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1875              		.loc 1 220 34 is_stmt 0 view .LVU464
 1876 003a 053B     		subs	r3, r3, #5
 1877 003c 0193     		str	r3, [sp, #4]
 221:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1878              		.loc 1 221 3 is_stmt 1 view .LVU465
 221:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1879              		.loc 1 221 35 is_stmt 0 view .LVU466
 1880 003e 0023     		movs	r3, #0
 1881 0040 0293     		str	r3, [sp, #8]
 222:Core/Src/main.c **** 
 1882              		.loc 1 222 3 is_stmt 1 view .LVU467
 222:Core/Src/main.c **** 
 1883              		.loc 1 222 36 is_stmt 0 view .LVU468
 1884 0042 0393     		str	r3, [sp, #12]
 224:Core/Src/main.c ****   {
 1885              		.loc 1 224 3 is_stmt 1 view .LVU469
 224:Core/Src/main.c ****   {
 1886              		.loc 1 224 7 is_stmt 0 view .LVU470
 1887 0044 0121     		movs	r1, #1
 1888 0046 6846     		mov	r0, sp
 1889 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1890              	.LVL179:
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 51


 224:Core/Src/main.c ****   {
 1891              		.loc 1 224 6 discriminator 1 view .LVU471
 1892 004c 0028     		cmp	r0, #0
 1893 004e 03D1     		bne	.L98
 228:Core/Src/main.c **** 
 1894              		.loc 1 228 1 view .LVU472
 1895 0050 11B0     		add	sp, sp, #68
 1896              		@ sp needed
 1897 0052 00BD     		pop	{pc}
 1898              	.L97:
 213:Core/Src/main.c ****   }
 1899              		.loc 1 213 5 is_stmt 1 view .LVU473
 1900 0054 FFF7FEFF 		bl	Error_Handler
 1901              	.LVL180:
 1902              	.L98:
 226:Core/Src/main.c ****   }
 1903              		.loc 1 226 5 view .LVU474
 1904 0058 FFF7FEFF 		bl	Error_Handler
 1905              	.LVL181:
 1906              		.cfi_endproc
 1907              	.LFE41:
 1909              		.section	.text.main,"ax",%progbits
 1910              		.align	1
 1911              		.global	main
 1912              		.syntax unified
 1913              		.code	16
 1914              		.thumb_func
 1916              	main:
 1917              	.LFB40:
  93:Core/Src/main.c **** 
 1918              		.loc 1 93 1 view -0
 1919              		.cfi_startproc
 1920              		@ args = 0, pretend = 0, frame = 16
 1921              		@ frame_needed = 0, uses_anonymous_args = 0
 1922 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1923              	.LCFI23:
 1924              		.cfi_def_cfa_offset 20
 1925              		.cfi_offset 4, -20
 1926              		.cfi_offset 5, -16
 1927              		.cfi_offset 6, -12
 1928              		.cfi_offset 7, -8
 1929              		.cfi_offset 14, -4
 1930 0002 DE46     		mov	lr, fp
 1931 0004 5746     		mov	r7, r10
 1932 0006 4E46     		mov	r6, r9
 1933 0008 4546     		mov	r5, r8
 1934 000a E0B5     		push	{r5, r6, r7, lr}
 1935              	.LCFI24:
 1936              		.cfi_def_cfa_offset 36
 1937              		.cfi_offset 8, -36
 1938              		.cfi_offset 9, -32
 1939              		.cfi_offset 10, -28
 1940              		.cfi_offset 11, -24
 1941 000c 85B0     		sub	sp, sp, #20
 1942              	.LCFI25:
 1943              		.cfi_def_cfa_offset 56
 102:Core/Src/main.c **** 
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 52


 1944              		.loc 1 102 3 view .LVU476
 1945 000e FFF7FEFF 		bl	HAL_Init
 1946              	.LVL182:
 111:Core/Src/main.c **** 
 1947              		.loc 1 111 3 view .LVU477
 1948 0012 FFF7FEFF 		bl	SystemClock_Config
 1949              	.LVL183:
 118:Core/Src/main.c ****   MX_TIM2_Init();
 1950              		.loc 1 118 3 view .LVU478
 1951 0016 FFF7FEFF 		bl	MX_GPIO_Init
 1952              	.LVL184:
 119:Core/Src/main.c ****   MX_TIM1_Init();
 1953              		.loc 1 119 3 view .LVU479
 1954 001a FFF7FEFF 		bl	MX_TIM2_Init
 1955              	.LVL185:
 120:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1956              		.loc 1 120 3 view .LVU480
 1957 001e FFF7FEFF 		bl	MX_TIM1_Init
 1958              	.LVL186:
 126:Core/Src/main.c **** 
 1959              		.loc 1 126 7 view .LVU481
 1960 0022 4548     		ldr	r0, .L107
 1961 0024 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1962              	.LVL187:
 130:Core/Src/main.c **** 
 1963              		.loc 1 130 7 view .LVU482
 1964 0028 0122     		movs	r2, #1
 1965 002a 0121     		movs	r1, #1
 1966 002c 4348     		ldr	r0, .L107+4
 1967 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1968              	.LVL188:
 135:Core/Src/main.c ****   		    {
 1969              		.loc 1 135 7 view .LVU483
 1970              	.LBB29:
 135:Core/Src/main.c ****   		    {
 1971              		.loc 1 135 12 view .LVU484
 135:Core/Src/main.c ****   		    {
 1972              		.loc 1 135 16 is_stmt 0 view .LVU485
 1973 0032 0025     		movs	r5, #0
 135:Core/Src/main.c ****   		    {
 1974              		.loc 1 135 7 view .LVU486
 1975 0034 1DE0     		b	.L100
 1976              	.LVL189:
 1977              	.L106:
 1978              	.LBB30:
 160:Core/Src/main.c ****   				  else
 1979              		.loc 1 160 13 is_stmt 1 view .LVU487
 160:Core/Src/main.c ****   				  else
 1980              		.loc 1 160 36 is_stmt 0 view .LVU488
 1981 0036 3000     		movs	r0, r6
 1982 0038 3900     		movs	r1, r7
 1983 003a 801A     		subs	r0, r0, r2
 1984 003c 9941     		sbcs	r1, r1, r3
 160:Core/Src/main.c ****   				  else
 1985              		.loc 1 160 26 view .LVU489
 1986 003e 404B     		ldr	r3, .L107+8
 1987 0040 EA00     		lsls	r2, r5, #3
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 53


 1988 0042 9B18     		adds	r3, r3, r2
 1989 0044 1860     		str	r0, [r3]
 1990 0046 5960     		str	r1, [r3, #4]
 1991              	.L103:
 166:Core/Src/main.c **** 
 1992              		.loc 1 166 8 is_stmt 1 view .LVU490
 1993 0048 3C4C     		ldr	r4, .L107+4
 1994 004a 0122     		movs	r2, #1
 1995 004c 0221     		movs	r1, #2
 1996 004e 2000     		movs	r0, r4
 1997 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1998              	.LVL190:
 169:Core/Src/main.c **** 
 1999              		.loc 1 169 8 view .LVU491
 2000 0054 FA20     		movs	r0, #250
 2001 0056 C000     		lsls	r0, r0, #3
 2002 0058 FFF7FEFF 		bl	HAL_Delay
 2003              	.LVL191:
 172:Core/Src/main.c ****   					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 2004              		.loc 1 172 8 view .LVU492
 2005 005c 0022     		movs	r2, #0
 2006 005e 0121     		movs	r1, #1
 2007 0060 2000     		movs	r0, r4
 2008 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2009              	.LVL192:
 173:Core/Src/main.c ****   		    }
 2010              		.loc 1 173 8 view .LVU493
 2011 0066 0022     		movs	r2, #0
 2012 0068 0221     		movs	r1, #2
 2013 006a 2000     		movs	r0, r4
 2014 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 2015              	.LVL193:
 2016              	.LBE30:
 135:Core/Src/main.c ****   		    {
 2017              		.loc 1 135 39 discriminator 2 view .LVU494
 2018 0070 0135     		adds	r5, r5, #1
 2019              	.LVL194:
 2020              	.L100:
 135:Core/Src/main.c ****   		    {
 2021              		.loc 1 135 25 discriminator 1 view .LVU495
 2022 0072 344B     		ldr	r3, .L107+12
 2023 0074 1B68     		ldr	r3, [r3]
 2024 0076 AB42     		cmp	r3, r5
 2025 0078 5CDD     		ble	.L105
 2026              	.LBB31:
 137:Core/Src/main.c **** 
 2027              		.loc 1 137 13 view .LVU496
 137:Core/Src/main.c **** 
 2028              		.loc 1 137 17 is_stmt 0 view .LVU497
 2029 007a 334B     		ldr	r3, .L107+16
 2030 007c AA00     		lsls	r2, r5, #2
 2031 007e 9146     		mov	r9, r2
 2032 0080 D458     		ldr	r4, [r2, r3]
 2033              	.LVL195:
 140:Core/Src/main.c ****   				  start_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 2034              		.loc 1 140 9 is_stmt 1 view .LVU498
 140:Core/Src/main.c ****   				  start_cnt = __HAL_TIM_GET_COUNTER(&htim2);
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 54


 2035              		.loc 1 140 22 is_stmt 0 view .LVU499
 2036 0082 FFF7FEFF 		bl	HAL_GetTick
 2037              	.LVL196:
 140:Core/Src/main.c ****   				  start_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 2038              		.loc 1 140 20 discriminator 1 view .LVU500
 2039 0086 314B     		ldr	r3, .L107+20
 2040 0088 9A46     		mov	r10, r3
 2041 008a 1860     		str	r0, [r3]
 141:Core/Src/main.c **** 
 2042              		.loc 1 141 9 is_stmt 1 view .LVU501
 141:Core/Src/main.c **** 
 2043              		.loc 1 141 21 is_stmt 0 view .LVU502
 2044 008c 2A4B     		ldr	r3, .L107
 2045 008e 9B46     		mov	fp, r3
 2046 0090 1B68     		ldr	r3, [r3]
 2047 0092 5B6A     		ldr	r3, [r3, #36]
 141:Core/Src/main.c **** 
 2048              		.loc 1 141 19 view .LVU503
 2049 0094 2E4A     		ldr	r2, .L107+24
 2050 0096 9046     		mov	r8, r2
 2051 0098 1360     		str	r3, [r2]
 2052 009a 0023     		movs	r3, #0
 2053 009c 5360     		str	r3, [r2, #4]
 147:Core/Src/main.c ****   				  //checksum = calculate_mandelbrot_double(256, 256, MAX_ITER);
 2054              		.loc 1 147 9 is_stmt 1 view .LVU504
 147:Core/Src/main.c ****   				  //checksum = calculate_mandelbrot_double(256, 256, MAX_ITER);
 2055              		.loc 1 147 24 is_stmt 0 view .LVU505
 2056 009e 6422     		movs	r2, #100
 2057 00a0 2100     		movs	r1, r4
 2058 00a2 2000     		movs	r0, r4
 2059 00a4 FFF7FEFF 		bl	calculate_mandelbrot_double
 2060              	.LVL197:
 147:Core/Src/main.c ****   				  //checksum = calculate_mandelbrot_double(256, 256, MAX_ITER);
 2061              		.loc 1 147 22 discriminator 1 view .LVU506
 2062 00a8 2A4B     		ldr	r3, .L107+28
 2063 00aa EA00     		lsls	r2, r5, #3
 2064 00ac 0192     		str	r2, [sp, #4]
 2065 00ae 9446     		mov	ip, r2
 2066 00b0 6344     		add	r3, r3, ip
 2067 00b2 1860     		str	r0, [r3]
 2068 00b4 5960     		str	r1, [r3, #4]
 151:Core/Src/main.c ****   				  end_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 2069              		.loc 1 151 9 is_stmt 1 view .LVU507
 151:Core/Src/main.c ****   				  end_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 2070              		.loc 1 151 20 is_stmt 0 view .LVU508
 2071 00b6 FFF7FEFF 		bl	HAL_GetTick
 2072              	.LVL198:
 151:Core/Src/main.c ****   				  end_cnt = __HAL_TIM_GET_COUNTER(&htim2);
 2073              		.loc 1 151 18 discriminator 1 view .LVU509
 2074 00ba 274B     		ldr	r3, .L107+32
 2075 00bc 1860     		str	r0, [r3]
 152:Core/Src/main.c **** 
 2076              		.loc 1 152 9 is_stmt 1 view .LVU510
 152:Core/Src/main.c **** 
 2077              		.loc 1 152 19 is_stmt 0 view .LVU511
 2078 00be 5B46     		mov	r3, fp
 2079 00c0 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 55


 2080 00c2 5B6A     		ldr	r3, [r3, #36]
 2081 00c4 1E00     		movs	r6, r3
 2082 00c6 0027     		movs	r7, #0
 152:Core/Src/main.c **** 
 2083              		.loc 1 152 17 view .LVU512
 2084 00c8 244B     		ldr	r3, .L107+36
 2085 00ca 1E60     		str	r6, [r3]
 2086 00cc 5F60     		str	r7, [r3, #4]
 155:Core/Src/main.c ****   				  throughput[i] = (current_size*current_size)/(execution_times[i]/1000.0); //Throughput in pi
 2087              		.loc 1 155 9 is_stmt 1 view .LVU513
 155:Core/Src/main.c ****   				  throughput[i] = (current_size*current_size)/(execution_times[i]/1000.0); //Throughput in pi
 2088              		.loc 1 155 39 is_stmt 0 view .LVU514
 2089 00ce 5346     		mov	r3, r10
 2090 00d0 1B68     		ldr	r3, [r3]
 2091 00d2 C01A     		subs	r0, r0, r3
 155:Core/Src/main.c ****   				  throughput[i] = (current_size*current_size)/(execution_times[i]/1000.0); //Throughput in pi
 2092              		.loc 1 155 28 view .LVU515
 2093 00d4 224B     		ldr	r3, .L107+40
 2094 00d6 4946     		mov	r1, r9
 2095 00d8 C850     		str	r0, [r1, r3]
 156:Core/Src/main.c **** 
 2096              		.loc 1 156 9 is_stmt 1 view .LVU516
 156:Core/Src/main.c **** 
 2097              		.loc 1 156 38 is_stmt 0 view .LVU517
 2098 00da 6443     		muls	r4, r4
 2099              	.LVL199:
 156:Core/Src/main.c **** 
 2100              		.loc 1 156 72 view .LVU518
 2101 00dc FFF7FEFF 		bl	__aeabi_ui2d
 2102              	.LVL200:
 2103 00e0 0022     		movs	r2, #0
 2104 00e2 204B     		ldr	r3, .L107+44
 2105 00e4 FFF7FEFF 		bl	__aeabi_ddiv
 2106              	.LVL201:
 2107 00e8 0290     		str	r0, [sp, #8]
 2108 00ea 0391     		str	r1, [sp, #12]
 156:Core/Src/main.c **** 
 2109              		.loc 1 156 52 view .LVU519
 2110 00ec 2000     		movs	r0, r4
 2111 00ee FFF7FEFF 		bl	__aeabi_i2d
 2112              	.LVL202:
 2113 00f2 029A     		ldr	r2, [sp, #8]
 2114 00f4 039B     		ldr	r3, [sp, #12]
 2115 00f6 FFF7FEFF 		bl	__aeabi_ddiv
 2116              	.LVL203:
 156:Core/Src/main.c **** 
 2117              		.loc 1 156 23 view .LVU520
 2118 00fa 1B4B     		ldr	r3, .L107+48
 2119 00fc 019A     		ldr	r2, [sp, #4]
 2120 00fe 9446     		mov	ip, r2
 2121 0100 6344     		add	r3, r3, ip
 2122 0102 1860     		str	r0, [r3]
 2123 0104 5960     		str	r1, [r3, #4]
 159:Core/Src/main.c ****   				      cycle_cnt[i] = end_cnt - start_cnt;
 2124              		.loc 1 159 9 is_stmt 1 view .LVU521
 159:Core/Src/main.c ****   				      cycle_cnt[i] = end_cnt - start_cnt;
 2125              		.loc 1 159 21 is_stmt 0 view .LVU522
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 56


 2126 0106 4346     		mov	r3, r8
 2127 0108 1A68     		ldr	r2, [r3]
 2128 010a 5B68     		ldr	r3, [r3, #4]
 159:Core/Src/main.c ****   				      cycle_cnt[i] = end_cnt - start_cnt;
 2129              		.loc 1 159 12 view .LVU523
 2130 010c 002B     		cmp	r3, #0
 2131 010e 03D1     		bne	.L101
 2132 0110 BB42     		cmp	r3, r7
 2133 0112 90D1     		bne	.L106
 2134 0114 B242     		cmp	r2, r6
 2135 0116 8ED9     		bls	.L106
 2136              	.L101:
 162:Core/Src/main.c **** 
 2137              		.loc 1 162 13 is_stmt 1 view .LVU524
 162:Core/Src/main.c **** 
 2138              		.loc 1 162 53 is_stmt 0 view .LVU525
 2139 0118 3000     		movs	r0, r6
 2140 011a 3900     		movs	r1, r7
 2141 011c 801A     		subs	r0, r0, r2
 2142 011e 9941     		sbcs	r1, r1, r3
 162:Core/Src/main.c **** 
 2143              		.loc 1 162 63 view .LVU526
 2144 0120 0022     		movs	r2, #0
 2145 0122 0123     		movs	r3, #1
 2146 0124 8018     		adds	r0, r0, r2
 2147 0126 5941     		adcs	r1, r1, r3
 162:Core/Src/main.c **** 
 2148              		.loc 1 162 26 view .LVU527
 2149 0128 054B     		ldr	r3, .L107+8
 2150 012a EA00     		lsls	r2, r5, #3
 2151 012c 9B18     		adds	r3, r3, r2
 2152 012e 1860     		str	r0, [r3]
 2153 0130 5960     		str	r1, [r3, #4]
 2154 0132 89E7     		b	.L103
 2155              	.LVL204:
 2156              	.L105:
 162:Core/Src/main.c **** 
 2157              		.loc 1 162 26 view .LVU528
 2158              	.LBE31:
 2159              	.LBE29:
 179:Core/Src/main.c **** 	  {
 2160              		.loc 1 179 4 is_stmt 1 view .LVU529
 182:Core/Src/main.c ****     /* USER CODE END WHILE */
 2161              		.loc 1 182 4 view .LVU530
 179:Core/Src/main.c **** 	  {
 2162              		.loc 1 179 10 view .LVU531
 2163 0134 FEE7     		b	.L105
 2164              	.L108:
 2165 0136 C046     		.align	2
 2166              	.L107:
 2167 0138 00000000 		.word	htim2
 2168 013c 00040048 		.word	1207960576
 2169 0140 00000000 		.word	cycle_cnt
 2170 0144 00000000 		.word	num_sizes
 2171 0148 00000000 		.word	sizes
 2172 014c 00000000 		.word	start_time
 2173 0150 00000000 		.word	start_cnt
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 57


 2174 0154 00000000 		.word	checksums
 2175 0158 00000000 		.word	end_time
 2176 015c 00000000 		.word	end_cnt
 2177 0160 00000000 		.word	execution_times
 2178 0164 00408F40 		.word	1083129856
 2179 0168 00000000 		.word	throughput
 2180              		.cfi_endproc
 2181              	.LFE40:
 2183              		.global	throughput
 2184              		.section	.bss.throughput,"aw",%nobits
 2185              		.align	3
 2188              	throughput:
 2189 0000 00000000 		.space	64
 2189      00000000 
 2189      00000000 
 2189      00000000 
 2189      00000000 
 2190              		.global	cycle_cnt
 2191              		.section	.bss.cycle_cnt,"aw",%nobits
 2192              		.align	3
 2195              	cycle_cnt:
 2196 0000 00000000 		.space	64
 2196      00000000 
 2196      00000000 
 2196      00000000 
 2196      00000000 
 2197              		.global	execution_times
 2198              		.section	.bss.execution_times,"aw",%nobits
 2199              		.align	2
 2202              	execution_times:
 2203 0000 00000000 		.space	32
 2203      00000000 
 2203      00000000 
 2203      00000000 
 2203      00000000 
 2204              		.global	checksums
 2205              		.section	.bss.checksums,"aw",%nobits
 2206              		.align	3
 2209              	checksums:
 2210 0000 00000000 		.space	64
 2210      00000000 
 2210      00000000 
 2210      00000000 
 2210      00000000 
 2211              		.global	rows
 2212              		.section	.data.rows,"aw"
 2213              		.align	2
 2216              	rows:
 2217 0000 08000000 		.word	8
 2218              		.global	num_sizes
 2219              		.section	.data.num_sizes,"aw"
 2220              		.align	2
 2223              	num_sizes:
 2224 0000 05000000 		.word	5
 2225              		.global	sizes
 2226              		.section	.data.sizes,"aw"
 2227              		.align	2
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 58


 2230              	sizes:
 2231 0000 80000000 		.word	128
 2232 0004 A0000000 		.word	160
 2233 0008 C0000000 		.word	192
 2234 000c E0000000 		.word	224
 2235 0010 00010000 		.word	256
 2236              		.global	end_cnt
 2237              		.section	.bss.end_cnt,"aw",%nobits
 2238              		.align	3
 2241              	end_cnt:
 2242 0000 00000000 		.space	8
 2242      00000000 
 2243              		.global	start_cnt
 2244              		.section	.bss.start_cnt,"aw",%nobits
 2245              		.align	3
 2248              	start_cnt:
 2249 0000 00000000 		.space	8
 2249      00000000 
 2250              		.global	pin_mask
 2251              		.section	.bss.pin_mask,"aw",%nobits
 2252              		.align	1
 2255              	pin_mask:
 2256 0000 0000     		.space	2
 2257              		.global	end_time
 2258              		.section	.bss.end_time,"aw",%nobits
 2259              		.align	2
 2262              	end_time:
 2263 0000 00000000 		.space	4
 2264              		.global	start_time
 2265              		.section	.bss.start_time,"aw",%nobits
 2266              		.align	2
 2269              	start_time:
 2270 0000 00000000 		.space	4
 2271              		.global	htim2
 2272              		.section	.bss.htim2,"aw",%nobits
 2273              		.align	2
 2276              	htim2:
 2277 0000 00000000 		.space	72
 2277      00000000 
 2277      00000000 
 2277      00000000 
 2277      00000000 
 2278              		.global	htim1
 2279              		.section	.bss.htim1,"aw",%nobits
 2280              		.align	2
 2283              	htim1:
 2284 0000 00000000 		.space	72
 2284      00000000 
 2284      00000000 
 2284      00000000 
 2284      00000000 
 2285              		.text
 2286              	.Letext0:
 2287              		.file 3 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 2288              		.file 4 "/Applications/STM32CubeIDE.app/Contents/Eclipse/plugins/com.st.stm32cube.ide.mcu.external
 2289              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 2290              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 59


 2291              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 2292              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 2293              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 2294              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 2295              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 2296              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 2297              		.file 13 "<built-in>"
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 60


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:19     .text.MX_GPIO_Init:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:131    .text.MX_GPIO_Init:0000006c $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:139    .text.calculate_mandelbrot_fixed_point_arithmetic:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:145    .text.calculate_mandelbrot_fixed_point_arithmetic:00000000 calculate_mandelbrot_fixed_point_arithmetic
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:404    .text.calculate_mandelbrot_fixed_point_arithmetic:00000104 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:414    .text.mandelbrot_sum_stripe:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:420    .text.mandelbrot_sum_stripe:00000000 mandelbrot_sum_stripe
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:717    .text.mandelbrot_sum_stripe:00000120 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:727    .text.calculate_mandelbrot_striped_total:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:733    .text.calculate_mandelbrot_striped_total:00000000 calculate_mandelbrot_striped_total
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:852    .text.calculate_mandelbrot_double:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:858    .text.calculate_mandelbrot_double:00000000 calculate_mandelbrot_double
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1189   .text.calculate_mandelbrot_double:00000188 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1206   .text.calculate_mandelbrot_float:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1212   .text.calculate_mandelbrot_float:00000000 calculate_mandelbrot_float
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1525   .text.calculate_mandelbrot_float:00000168 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1532   .text.Error_Handler:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1538   .text.Error_Handler:00000000 Error_Handler
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1570   .text.MX_TIM2_Init:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1575   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1682   .text.MX_TIM2_Init:0000006c $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2276   .bss.htim2:00000000 htim2
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1687   .text.MX_TIM1_Init:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1692   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1800   .text.MX_TIM1_Init:0000006c $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2283   .bss.htim1:00000000 htim1
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1807   .text.SystemClock_Config:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1813   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1910   .text.main:00000000 $t
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:1916   .text.main:00000000 main
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2167   .text.main:00000138 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2195   .bss.cycle_cnt:00000000 cycle_cnt
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2223   .data.num_sizes:00000000 num_sizes
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2230   .data.sizes:00000000 sizes
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2269   .bss.start_time:00000000 start_time
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2248   .bss.start_cnt:00000000 start_cnt
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2209   .bss.checksums:00000000 checksums
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2262   .bss.end_time:00000000 end_time
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2241   .bss.end_cnt:00000000 end_cnt
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2202   .bss.execution_times:00000000 execution_times
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2188   .bss.throughput:00000000 throughput
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2185   .bss.throughput:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2192   .bss.cycle_cnt:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2199   .bss.execution_times:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2206   .bss.checksums:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2216   .data.rows:00000000 rows
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2213   .data.rows:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2220   .data.num_sizes:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2227   .data.sizes:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2238   .bss.end_cnt:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2245   .bss.start_cnt:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2255   .bss.pin_mask:00000000 pin_mask
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2252   .bss.pin_mask:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2259   .bss.end_time:00000000 $d
ARM GAS  /var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s 			page 61


/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2266   .bss.start_time:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2273   .bss.htim2:00000000 $d
/var/folders/np/cy0ytwg113sbchhj8slf0nc00000gn/T//ccjl2u1K.s:2280   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_uidiv
__aeabi_idiv
__aeabi_ui2d
__aeabi_i2d
__aeabi_ddiv
__aeabi_dmul
__aeabi_dsub
__aeabi_dadd
__aeabi_dcmple
__aeabi_ui2f
__aeabi_i2f
__aeabi_fdiv
__aeabi_f2d
__aeabi_d2f
__aeabi_fsub
__aeabi_fadd
__aeabi_fmul
__aeabi_fcmple
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start
HAL_Delay
HAL_GetTick
