#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jan  7 12:39:30 2024
# Process ID: 22124
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1
# Command line: vivado.exe -log cpu_test_axi_wr_bram_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_test_axi_wr_bram_0_3.tcl
# Log file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1/cpu_test_axi_wr_bram_0_3.vds
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
source cpu_test_axi_wr_bram_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 487.172 ; gain = 182.477
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_axi_wr_bram_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9556ecf039dd5380 to dir: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/9556ecf039dd5380/cpu_test_axi_wr_bram_0_2.dcp to E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1/cpu_test_axi_wr_bram_0_3.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/9556ecf039dd5380/cpu_test_axi_wr_bram_0_2_sim_netlist.v to E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1/cpu_test_axi_wr_bram_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/9556ecf039dd5380/cpu_test_axi_wr_bram_0_2_sim_netlist.vhdl to E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1/cpu_test_axi_wr_bram_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/9556ecf039dd5380/cpu_test_axi_wr_bram_0_2_stub.v to E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1/cpu_test_axi_wr_bram_0_3_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.cache/ip/2023.2/9/5/9556ecf039dd5380/cpu_test_axi_wr_bram_0_2_stub.vhdl to E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_axi_wr_bram_0_3_synth_1/cpu_test_axi_wr_bram_0_3_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP cpu_test_axi_wr_bram_0_3, cache-ID = 9556ecf039dd5380.
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 12:39:37 2024...
