-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\ThreeL_PWM_direct\PWM_SS_3L_ip_dut.vhd
-- Created: 2020-04-06 17:35:20
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: PWM_SS_3L_ip_dut
-- Source Path: PWM_SS_3L_ip/PWM_SS_3L_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY PWM_SS_3L_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        PWM_en_AXI                        :   IN    std_logic;  -- ufix1
        Mode_AXI                          :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        PWM_counter_max_value_int_AXI     :   IN    std_logic_vector(19 DOWNTO 0);  -- ufix20
        PWM_min_pulse_width_0to1_AXI      :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u1_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u2_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u3_norm                         :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u1_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u2_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        m_u3_norm_AXI                     :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
        SSa1_IN_External                  :   IN    std_logic;  -- ufix1
        SSa2_IN_External                  :   IN    std_logic;  -- ufix1
        SSb1_IN_External                  :   IN    std_logic;  -- ufix1
        SSb2_IN_External                  :   IN    std_logic;  -- ufix1
        SSc1_IN_External                  :   IN    std_logic;  -- ufix1
        SSc2_IN_External                  :   IN    std_logic;  -- ufix1
        TriState_HB1_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB2_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        TriState_HB3_AXI                  :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
        ce_out                            :   OUT   std_logic;  -- ufix1
        SSa1_OUT                          :   OUT   std_logic;  -- ufix1
        SSa2_OUT                          :   OUT   std_logic;  -- ufix1
        SSb1_OUT                          :   OUT   std_logic;  -- ufix1
        SSb2_OUT                          :   OUT   std_logic;  -- ufix1
        SSc1_OUT                          :   OUT   std_logic;  -- ufix1
        SSc2_OUT                          :   OUT   std_logic;  -- ufix1
        Period_Center                     :   OUT   std_logic;  -- ufix1
        Period_Start                      :   OUT   std_logic  -- ufix1
        );
END PWM_SS_3L_ip_dut;


ARCHITECTURE rtl OF PWM_SS_3L_ip_dut IS

  -- Component Declarations
  COMPONENT PWM_SS_3L_ip_src_PWM_SS_Ctrl
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          PWM_en_AXI                      :   IN    std_logic;  -- ufix1
          Mode_AXI                        :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          PWM_counter_max_value_int_AXI   :   IN    std_logic_vector(19 DOWNTO 0);  -- ufix20
          PWM_min_pulse_width_0to1_AXI    :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          m_u1_norm                       :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          m_u2_norm                       :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          m_u3_norm                       :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          m_u1_norm_AXI                   :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          m_u2_norm_AXI                   :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          m_u3_norm_AXI                   :   IN    std_logic_vector(13 DOWNTO 0);  -- sfix14_En12
          SSa1_IN_External                :   IN    std_logic;  -- ufix1
          SSa2_IN_External                :   IN    std_logic;  -- ufix1
          SSb1_IN_External                :   IN    std_logic;  -- ufix1
          SSb2_IN_External                :   IN    std_logic;  -- ufix1
          SSc1_IN_External                :   IN    std_logic;  -- ufix1
          SSc2_IN_External                :   IN    std_logic;  -- ufix1
          TriState_HB1_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB2_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          TriState_HB3_AXI                :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          ce_out                          :   OUT   std_logic;  -- ufix1
          SSa1_OUT                        :   OUT   std_logic;  -- ufix1
          SSa2_OUT                        :   OUT   std_logic;  -- ufix1
          SSb1_OUT                        :   OUT   std_logic;  -- ufix1
          SSb2_OUT                        :   OUT   std_logic;  -- ufix1
          SSc1_OUT                        :   OUT   std_logic;  -- ufix1
          SSc2_OUT                        :   OUT   std_logic;  -- ufix1
          Period_Center                   :   OUT   std_logic;  -- ufix1
          Period_Start                    :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : PWM_SS_3L_ip_src_PWM_SS_Ctrl
    USE ENTITY work.PWM_SS_3L_ip_src_PWM_SS_Ctrl(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL PWM_en_AXI_sig                   : std_logic;  -- ufix1
  SIGNAL SSa1_IN_External_sig             : std_logic;  -- ufix1
  SIGNAL SSa2_IN_External_sig             : std_logic;  -- ufix1
  SIGNAL SSb1_IN_External_sig             : std_logic;  -- ufix1
  SIGNAL SSb2_IN_External_sig             : std_logic;  -- ufix1
  SIGNAL SSc1_IN_External_sig             : std_logic;  -- ufix1
  SIGNAL SSc2_IN_External_sig             : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL SSa1_OUT_sig                     : std_logic;  -- ufix1
  SIGNAL SSa2_OUT_sig                     : std_logic;  -- ufix1
  SIGNAL SSb1_OUT_sig                     : std_logic;  -- ufix1
  SIGNAL SSb2_OUT_sig                     : std_logic;  -- ufix1
  SIGNAL SSc1_OUT_sig                     : std_logic;  -- ufix1
  SIGNAL SSc2_OUT_sig                     : std_logic;  -- ufix1
  SIGNAL Period_Center_sig                : std_logic;  -- ufix1
  SIGNAL Period_Start_sig                 : std_logic;  -- ufix1

BEGIN
  u_PWM_SS_3L_ip_src_PWM_SS_Ctrl : PWM_SS_3L_ip_src_PWM_SS_Ctrl
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              PWM_en_AXI => PWM_en_AXI_sig,  -- ufix1
              Mode_AXI => Mode_AXI,  -- ufix2
              PWM_counter_max_value_int_AXI => PWM_counter_max_value_int_AXI,  -- ufix20
              PWM_min_pulse_width_0to1_AXI => PWM_min_pulse_width_0to1_AXI,  -- sfix14_En12
              m_u1_norm => m_u1_norm,  -- sfix14_En12
              m_u2_norm => m_u2_norm,  -- sfix14_En12
              m_u3_norm => m_u3_norm,  -- sfix14_En12
              m_u1_norm_AXI => m_u1_norm_AXI,  -- sfix14_En12
              m_u2_norm_AXI => m_u2_norm_AXI,  -- sfix14_En12
              m_u3_norm_AXI => m_u3_norm_AXI,  -- sfix14_En12
              SSa1_IN_External => SSa1_IN_External_sig,  -- ufix1
              SSa2_IN_External => SSa2_IN_External_sig,  -- ufix1
              SSb1_IN_External => SSb1_IN_External_sig,  -- ufix1
              SSb2_IN_External => SSb2_IN_External_sig,  -- ufix1
              SSc1_IN_External => SSc1_IN_External_sig,  -- ufix1
              SSc2_IN_External => SSc2_IN_External_sig,  -- ufix1
              TriState_HB1_AXI => TriState_HB1_AXI,  -- ufix2
              TriState_HB2_AXI => TriState_HB2_AXI,  -- ufix2
              TriState_HB3_AXI => TriState_HB3_AXI,  -- ufix2
              ce_out => ce_out_sig,  -- ufix1
              SSa1_OUT => SSa1_OUT_sig,  -- ufix1
              SSa2_OUT => SSa2_OUT_sig,  -- ufix1
              SSb1_OUT => SSb1_OUT_sig,  -- ufix1
              SSb2_OUT => SSb2_OUT_sig,  -- ufix1
              SSc1_OUT => SSc1_OUT_sig,  -- ufix1
              SSc2_OUT => SSc2_OUT_sig,  -- ufix1
              Period_Center => Period_Center_sig,  -- ufix1
              Period_Start => Period_Start_sig  -- ufix1
              );

  PWM_en_AXI_sig <= PWM_en_AXI;

  SSa1_IN_External_sig <= SSa1_IN_External;

  SSa2_IN_External_sig <= SSa2_IN_External;

  SSb1_IN_External_sig <= SSb1_IN_External;

  SSb2_IN_External_sig <= SSb2_IN_External;

  SSc1_IN_External_sig <= SSc1_IN_External;

  SSc2_IN_External_sig <= SSc2_IN_External;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  SSa1_OUT <= SSa1_OUT_sig;

  SSa2_OUT <= SSa2_OUT_sig;

  SSb1_OUT <= SSb1_OUT_sig;

  SSb2_OUT <= SSb2_OUT_sig;

  SSc1_OUT <= SSc1_OUT_sig;

  SSc2_OUT <= SSc2_OUT_sig;

  Period_Center <= Period_Center_sig;

  Period_Start <= Period_Start_sig;

END rtl;

