// Seed: 3873193734
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5(1),
        .id_6(1)
    ),
    id_7,
    id_8
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_9;
  wire id_10;
  assign id_9 = id_8;
  assign id_4 = 1'b0;
  wire id_11;
endmodule
module module_1;
  always id_1 <= #1 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_1 = 1'd0;
endmodule
