#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct  7 14:00:09 2024
# Process ID: 13036
# Current directory: C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1
# Command line: vivado.exe -log clk_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wrapper.tcl
# Log file: C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1/clk_wrapper.vds
# Journal file: C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1\vivado.jou
# Running On        :LAPTOP-EVQDCN9M
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :2592 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :17022 MB
# Swap memory       :8321 MB
# Total Virtual     :25344 MB
# Available Virtual :5376 MB
#-----------------------------------------------------------
source clk_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 515.207 ; gain = 203.629
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental {C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/utils_1/imports/synth_1/blinkymcblink.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/utils_1/imports/synth_1/blinkymcblink.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top clk_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7656
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1376.898 ; gain = 446.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_wrapper' [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/hdl/clk_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'clk' declared at 'c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/synth/clk.vhd:15' bound to instance 'clk_i' of component 'clk' [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/hdl/clk_wrapper.vhd:36]
INFO: [Synth 8-638] synthesizing module 'clk' [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/synth/clk.vhd:29]
INFO: [Synth 8-3491] module 'clk_blinkymcblink_0_0' declared at 'C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1/.Xil/Vivado-13036-LAPTOP-EVQDCN9M/realtime/clk_blinkymcblink_0_0_stub.vhdl:6' bound to instance 'blinkymcblink_0' of component 'clk_blinkymcblink_0_0' [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/synth/clk.vhd:66]
INFO: [Synth 8-638] synthesizing module 'clk_blinkymcblink_0_0' [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1/.Xil/Vivado-13036-LAPTOP-EVQDCN9M/realtime/clk_blinkymcblink_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'clk_clk_wiz_0_0' declared at 'C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1/.Xil/Vivado-13036-LAPTOP-EVQDCN9M/realtime/clk_clk_wiz_0_0_stub.vhdl:6' bound to instance 'clk_wiz_0' of component 'clk_clk_wiz_0_0' [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/synth/clk.vhd:74]
INFO: [Synth 8-638] synthesizing module 'clk_clk_wiz_0_0' [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1/.Xil/Vivado-13036-LAPTOP-EVQDCN9M/realtime/clk_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'clk' (0#1) [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/synth/clk.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'clk_wrapper' (0#1) [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/hdl/clk_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1487.660 ; gain = 557.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1487.660 ; gain = 557.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1487.660 ; gain = 557.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/ip/clk_clk_wiz_0_0/clk_clk_wiz_0_0/clk_clk_wiz_0_0_in_context.xdc] for cell 'clk_i/clk_wiz_0'
Finished Parsing XDC File [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/ip/clk_clk_wiz_0_0/clk_clk_wiz_0_0/clk_clk_wiz_0_0_in_context.xdc] for cell 'clk_i/clk_wiz_0'
Parsing XDC File [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/ip/clk_blinkymcblink_0_0/clk_blinkymcblink_0_0/clk_blinkymcblink_0_0_in_context.xdc] for cell 'clk_i/blinkymcblink_0'
Finished Parsing XDC File [c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/ip/clk_blinkymcblink_0_0/clk_blinkymcblink_0_0/clk_blinkymcblink_0_0_in_context.xdc] for cell 'clk_i/blinkymcblink_0'
Parsing XDC File [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc]
Finished Parsing XDC File [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc]
Parsing XDC File [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'LED1'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'LED2'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'LED1'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'LED2'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'CLK_CRYSTAL'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'CLK_OUT'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'CLK_CRYSTAL'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'CLK_OUT'. [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc:11]
Finished Parsing XDC File [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/constrs_1/new/cmod_17_master_constraint_blinky.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/clk_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1502.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1502.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  {c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/ip/clk_clk_wiz_0_0/clk_clk_wiz_0_0/clk_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  {c:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.gen/sources_1/bd/clk/ip/clk_clk_wiz_0_0/clk_clk_wiz_0_0/clk_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_i/blinkymcblink_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.srcs/utils_1/imports/synth_1/blinkymcblink.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clk_blinkymcblink_0_0 |         1|
|2     |clk_clk_wiz_0_0       |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |clk_blinkymcblink_0_0_bbox |     1|
|2     |clk_clk_wiz_0_0_bbox       |     1|
|3     |IBUF                       |     1|
|4     |OBUF                       |     3|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1502.668 ; gain = 572.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1502.668 ; gain = 557.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1502.668 ; gain = 572.367
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1502.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1502.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5a5d32a4
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1502.668 ; gain = 974.523
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1502.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EIT GIT/P7---Bsc/Code/VHDL/Test/Test.runs/synth_1/clk_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file clk_wrapper_utilization_synth.rpt -pb clk_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 14:01:40 2024...
