

================================================================
== Vivado HLS Report for 'fisr'
================================================================
* Date:           Tue Jul  5 18:23:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fisr_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   20|   20|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     39|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    153|    -|
|Register         |        -|      -|     117|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     465|    903|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |fisr_fmul_32ns_32cud_U2  |fisr_fmul_32ns_32cud  |        0|      3|  143|  321|    0|
    |fisr_fsub_32ns_32bkb_U1  |fisr_fsub_32ns_32bkb  |        0|      2|  205|  390|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |i_fu_74_p2    |     -    |      0|  0|  39|          31|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  39|          31|          32|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  105|         22|    1|         22|
    |grp_fu_44_p0  |   21|          4|   32|        128|
    |grp_fu_44_p1  |   27|          5|   32|        160|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  153|         31|   65|        310|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  21|   0|   21|          0|
    |bitcast_ln13_reg_91  |  32|   0|   32|          0|
    |reg_51               |  32|   0|   32|          0|
    |tmp_2_reg_97         |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 117|   0|  117|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     fisr     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     fisr     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     fisr     | return value |
|ap_done   | out |    1| ap_ctrl_hs |     fisr     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     fisr     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     fisr     | return value |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.70>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind"   --->   Operation 22 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [4/4] (5.70ns)   --->   "%xhalf = fmul float %x_read, 5.000000e-01" [sources/fisr.c:9]   --->   Operation 23 'fmul' 'xhalf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 24 [3/4] (5.70ns)   --->   "%xhalf = fmul float %x_read, 5.000000e-01" [sources/fisr.c:9]   --->   Operation 24 'fmul' 'xhalf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 25 [2/4] (5.70ns)   --->   "%xhalf = fmul float %x_read, 5.000000e-01" [sources/fisr.c:9]   --->   Operation 25 'fmul' 'xhalf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 26 [1/4] (5.70ns)   --->   "%xhalf = fmul float %x_read, 5.000000e-01" [sources/fisr.c:9]   --->   Operation 26 'fmul' 'xhalf' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.25>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = bitcast float %x_read to i32"   --->   Operation 27 'bitcast' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %i_1, i32 1, i32 31)" [sources/fisr.c:11]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i31 %trunc_ln to i32" [sources/fisr.c:11]   --->   Operation 29 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.55ns)   --->   "%i = sub nsw i32 1597463007, %sext_ln11" [sources/fisr.c:11]   --->   Operation 30 'sub' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i32 %i to float" [sources/fisr.c:13]   --->   Operation 31 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [4/4] (5.70ns)   --->   "%tmp = fmul float %xhalf, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 32 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 33 [3/4] (5.70ns)   --->   "%tmp = fmul float %xhalf, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 33 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 34 [2/4] (5.70ns)   --->   "%tmp = fmul float %xhalf, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 34 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 35 [1/4] (5.70ns)   --->   "%tmp = fmul float %xhalf, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 35 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 36 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 36 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 37 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 37 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 38 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 38 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 39 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp, %bitcast_ln13" [sources/fisr.c:13]   --->   Operation 39 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 40 [5/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 40 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 41 [4/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 41 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 42 [3/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 42 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 43 [2/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 43 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 44 [1/5] (7.25ns)   --->   "%tmp_2 = fsub float 1.500000e+00, %tmp_1" [sources/fisr.c:13]   --->   Operation 44 'fsub' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 45 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %bitcast_ln13, %tmp_2" [sources/fisr.c:13]   --->   Operation 45 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 46 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %bitcast_ln13, %tmp_2" [sources/fisr.c:13]   --->   Operation 46 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 47 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %bitcast_ln13, %tmp_2" [sources/fisr.c:13]   --->   Operation 47 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !7"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %y) nounwind, !map !13"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @fisr_str) nounwind"   --->   Operation 50 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 51 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %bitcast_ln13, %tmp_2" [sources/fisr.c:13]   --->   Operation 51 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %y, float %tmp_3) nounwind" [sources/fisr.c:13]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [sources/fisr.c:14]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read            (read         ) [ 0011110000000000000000]
xhalf             (fmul         ) [ 0000011110000000000000]
i_1               (bitcast      ) [ 0000000000000000000000]
trunc_ln          (partselect   ) [ 0000000000000000000000]
sext_ln11         (sext         ) [ 0000000000000000000000]
i                 (sub          ) [ 0000000000000000000000]
bitcast_ln13      (bitcast      ) [ 0000001111111111111111]
tmp               (fmul         ) [ 0000000001111000000000]
tmp_1             (fmul         ) [ 0000000000000111110000]
tmp_2             (fsub         ) [ 0000000000000000001111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000]
tmp_3             (fmul         ) [ 0000000000000000000000]
write_ln13        (write        ) [ 0000000000000000000000]
ret_ln14          (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fisr_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="x_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="write_ln13_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln13/21 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="1"/>
<pin id="42" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="xhalf/1 tmp/5 tmp_1/9 tmp_3/18 "/>
</bind>
</comp>

<comp id="51" class="1005" name="reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="1"/>
<pin id="53" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xhalf tmp tmp_1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="i_1_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="4"/>
<pin id="59" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="31" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="0" index="3" bw="6" slack="0"/>
<pin id="65" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln11_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="31" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="bitcast_ln13_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/5 "/>
</bind>
</comp>

<comp id="85" class="1005" name="x_read_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="91" class="1005" name="bitcast_ln13_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13 "/>
</bind>
</comp>

<comp id="97" class="1005" name="tmp_2_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="24" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="16" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="48"><net_src comp="26" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="50"><net_src comp="44" pin="2"/><net_sink comp="32" pin=2"/></net>

<net id="54"><net_src comp="44" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="55"><net_src comp="51" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="51" pin="1"/><net_sink comp="39" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="73"><net_src comp="60" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="88"><net_src comp="26" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="94"><net_src comp="80" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="100"><net_src comp="39" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="44" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {21 }
 - Input state : 
	Port: fisr : x | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		trunc_ln : 1
		sext_ln11 : 2
		i : 3
		bitcast_ln13 : 4
		tmp : 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		write_ln13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |        grp_fu_39       |    2    |   205   |   390   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_44       |    3    |   143   |   321   |
|----------|------------------------|---------|---------|---------|
|    sub   |         i_fu_74        |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_26   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln13_write_fu_32 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_60     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |     sext_ln11_fu_70    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   348   |   750   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|bitcast_ln13_reg_91|   32   |
|       reg_51      |   32   |
|    tmp_2_reg_97   |   32   |
|   x_read_reg_85   |   32   |
+-------------------+--------+
|       Total       |   128  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_44 |  p0  |   4  |  32  |   128  ||    21   |
| grp_fu_44 |  p1  |   4  |  32  |   128  ||    21   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||  3.721  ||    42   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   750  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   42   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   476  |   792  |
+-----------+--------+--------+--------+--------+
