$date
	Thu Oct 11 19:28:23 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module circuitoRam $end
$var wire 1 ! clk $end
$upscope $end
$scope module circuitoRam $end
$var wire 1 " addr $end
$upscope $end
$scope module circuitoRam $end
$var wire 4 # load [3:0] $end
$upscope $end
$scope module circuitoRam $end
$var wire 1 $ writread $end
$upscope $end
$scope module circuitoRam $end
$var wire 1 % clear $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
bx #
x"
0!
$end
#6
0%
0"
b0 #
0$
1!
#12
0!
#18
1!
#24
0!
1%
1"
b101 #
1$
#30
1!
#36
0!
0"
b0 #
0$
#42
1!
#48
0!
#54
1!
#60
0!
#66
1!
#72
0!
#78
1!
1"
1$
b1010 #
#84
0!
#90
1!
0"
0$
b0 #
#96
0!
#102
1!
#108
0!
#114
1!
#120
0!
#126
1!
#132
0!
1"
1$
b101 #
#138
1!
#144
0!
0"
0$
b0 #
#150
1!
#156
0!
#162
1!
#168
0!
#174
1!
#180
0!
#186
1!
1"
1$
b1010 #
#192
0!
#198
1!
0"
0$
b0 #
#204
0!
#210
1!
#216
0!
#222
1!
#228
0!
#234
1!
#240
0!
1"
1$
b101 #
#246
1!
#252
0!
0"
0$
b0 #
#258
1!
#264
0!
#270
1!
#276
0!
1$
1"
#282
1!
#288
0!
0$
0"
#294
1!
b1010 #
#300
0!
