read -sv run_verilog_mid/adder_32b_10_64_59a317a022bf7746a8d795b787aafc61.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_64_59a317a022bf7746a8d795b787aafc61_yosys.v
