<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">R600OptimizeVectorRegisters.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="R600MCTargetDesc_8h_source.html">MCTargetDesc/R600MCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="R600_8h_source.html">R600.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="R600Defines_8h_source.html">R600Defines.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="R600Subtarget_8h_source.html">R600Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for R600OptimizeVectorRegisters.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="R600OptimizeVectorRegisters_8cpp__incl.png" border="0" usemap="#lib_2Target_2AMDGPU_2R600OptimizeVectorRegisters_8cpp" alt=""/></div>
</div>
</div>
<p><a href="R600OptimizeVectorRegisters_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;vec-merger&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a7556f534acec9d9f33e60823f5660717"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html#a7556f534acec9d9f33e60823f5660717">isImplicitlyDef</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a7556f534acec9d9f33e60823f5660717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb5fa6776acb0d03df765a3d8f8a12a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html#a1bb5fa6776acb0d03df765a3d8f8a12a">INITIALIZE_PASS_BEGIN</a> (R600VectorRegMerger, <a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>, &quot;R600 <a class="el" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> <a class="el" href="R600OptimizeVectorRegisters_8cpp.html#ae6d00e421255752875ef3bd9919bb05a">Merger</a>&quot;, false, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="LoadStoreVectorizer_8cpp.html#a45a3f96bc41116cda91360fda4b2e42a">INITIALIZE_PASS_END</a>(R600VectorRegMerger</td></tr>
<tr class="separator:a1bb5fa6776acb0d03df765a3d8f8a12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecf0370a5f7e964b6a6a251a69c20f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html#adecf0370a5f7e964b6a6a251a69c20f8">getReassignedChan</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&gt; &amp;RemapChan, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Chan)</td></tr>
<tr class="separator:adecf0370a5f7e964b6a6a251a69c20f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d00e421255752875ef3bd9919bb05a"><td class="memItemLeft" align="right" valign="top">R600 <a class="el" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html#ae6d00e421255752875ef3bd9919bb05a">Merger</a></td></tr>
<tr class="separator:ae6d00e421255752875ef3bd9919bb05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c36f90ecdb6e9bfe0ca198cf9cbe40"><td class="memItemLeft" align="right" valign="top">R600 <a class="el" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html#a53c36f90ecdb6e9bfe0ca198cf9cbe40">false</a></td></tr>
<tr class="separator:a53c36f90ecdb6e9bfe0ca198cf9cbe40"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough undef subreg using swizzle abilities.</p>
<p>For instance let's consider the following pseudo code : %5 = REG_SEQ %1, sub0, %2, sub1, %3, sub2, undef, sub3 ... %7 = REG_SEQ %1, sub0, %3, sub1, undef, sub2, %4, sub3 (swizzable Inst) %7, SwizzleMask : sub0, sub1, sub2, sub3</p>
<p>is turned into : %5 = REG_SEQ %1, sub0, %2, sub1, %3, sub2, undef, sub3 ... %7 = INSERT_SUBREG %4, sub3 (swizzable Inst) %7, SwizzleMask : sub0, sub2, sub1, sub3</p>
<p>This allow regalloc to reduce register pressure for vector registers and to reduce MOV count. </p>

<p class="definition">Definition in file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;vec-merger&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00038">38</a> of file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="adecf0370a5f7e964b6a6a251a69c20f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adecf0370a5f7e964b6a6a251a69c20f8">&#9670;&nbsp;</a></span>getReassignedChan()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> getReassignedChan </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RemapChan</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Chan</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00171">171</a> of file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a1bb5fa6776acb0d03df765a3d8f8a12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb5fa6776acb0d03df765a3d8f8a12a">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">R600VectorRegMerger&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;R600 <a class="el" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> <a class="el" href="R600OptimizeVectorRegisters_8cpp.html#ae6d00e421255752875ef3bd9919bb05a">Merger</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7556f534acec9d9f33e60823f5660717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7556f534acec9d9f33e60823f5660717">&#9670;&nbsp;</a></span>isImplicitlyDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isImplicitlyDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00040">40</a> of file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00129">129</a> of file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>

</div>
</div>
<a id="a53c36f90ecdb6e9bfe0ca198cf9cbe40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c36f90ecdb6e9bfe0ca198cf9cbe40">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">R600 <a class="el" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00130">130</a> of file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>

</div>
</div>
<a id="ae6d00e421255752875ef3bd9919bb05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d00e421255752875ef3bd9919bb05a">&#9670;&nbsp;</a></span>Merger</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">R600 <a class="el" href="README__P9_8txt.html#ae6881514a39f1bcf75ad62e5188700a4">Vector</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> Merger</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00130">130</a> of file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
