#ifndef _DCMI_OV5653_INITABLE_H
#define _DCMI_OV5653_INITABLE_H
#include "stm32f7xx_hal.h"

#define INIT_REG_NUM 111
#define OV5653_DeviceID 0x6C

struct ov5653_reg {
	uint8_t addr_h;
	uint8_t addr_l;
	uint8_t val;
	uint8_t mask;
};

static struct ov5653_reg reset_seq[] = {
	{0x30 ,0x08 ,0x82}, /* reset registers */
	{0x30 ,0x08 ,0x42}, /* register power down */
};

static struct ov5653_reg mode_start[] = {
	{0x31, 0x03, 0x93}, /* power up system clock from PLL */
	{0x30, 0x17, 0xff}, /* PAD output enable */
	{0x30, 0x18, 0xfc}, /* PAD output enable */	
	
	{0x36, 0x00, 0x54}, /* analog */ // 0x50
	{0x36, 0x01, 0x05}, /* analog */ // 0x0d
	{0x36, 0x04, 0x40}, /* analog */ // 0x50
	{0x36, 0x05, 0x04}, /* analog */
	{0x36, 0x06, 0x3f}, /* analog */
	{0x36, 0x12, 0x1a}, /* analog */
	{0x36, 0x30, 0x22}, /* analog */
	{0x36, 0x31, 0x36}, /* analog */ // 0x22
	{0x37, 0x02, 0x3a}, /* analog */
	{0x37, 0x04, 0x18}, /* analog */
	{0x37, 0x05, 0xdc}, /* analog */ //0xda
	{0x37, 0x06, 0x41}, /* analog */
	{0x37, 0x0a, 0x41}, // 0x81 /* analog */ // 0x80
	{0x37, 0x0b, 0x40}, /* analog */
	{0x37, 0x0e, 0x00}, /* analog */
	{0x37, 0x10, 0x28}, /* analog */
	{0x37, 0x12, 0x13}, /* analog */
	{0x38, 0x30, 0x50}, /* manual exposure gain bit [0] */
	{0x3a, 0x18, 0x00}, /* AEC gain ceiling bit 8 */
	{0x3a, 0x19, 0xf8}, /* AEC gain ceiling */
	{0x3a, 0x00, 0x38}, /* AEC control 0 debug mode band low limit mode band func */
	

	{0x36, 0x03, 0xa7}, /* analog */
	{0x36, 0x15, 0x52}, /* analog */ // 0x50
	{0x36, 0x20, 0x56}, /* analog */
	{0x38, 0x10, 0x40}, /* TIMING HVOFFS both are zero */ // 0x00
	{0x38, 0x36, 0x41}, /* TIMING HVPAD both are zero */ // 0x00
	{0x3a, 0x1a, 0x06}, /* DIFF MAX an AEC register??? */
	{0x40, 0x00, 0x05}, /* BLC enabled */ // 0x01
	{0x40, 0x1c, 0x42}, /* reserved */ // 0x48
	{0x40, 0x1d, 0x28}, /* BLC control */
	{0x50, 0x00, 0xfe}, /* ISP control00 features are disabled. */ // 0x00
	{0x50, 0x01, 0x01}, /* ISP control01 awb disabled. */ // 0x00
	{0x50, 0x02, 0x02}, /* ISP control02 debug mode disabled */ // 0x00
	{0x50, 0x3d, 0x00}, // 0xc0 /* ISP control3D features disabled */
	{0x50, 0x46, 0x09}, /* ISP control isp disable awbg disable */ // 0x00	

	{0x30, 0x0f, 0x8e}, /* PLL control00 R_SELD5 [7:6] div by 4 R_DIVL [2] two lane div 1 SELD2P5 [1:0] div 2.5 */ // 0x8f
	{0x30, 0x10, 0x70}, /* PLL control01 DIVM [3:0] DIVS [7:4] div 1 */ // 0x10
	{0x30, 0x11, 0x10}, /* PLL control02 R_DIVP [5:0] div 20 */ // 0x14
//	{0x30, 0x12, 0x02}, /* PLL CTR 03, default */
	{0x38, 0x15, 0x81}, /* PCLK to SCLK ratio bit[4:0] is set to 2 */ // 0x82
	{0x35, 0x03, 0x00}, /* AEC auto AGC auto gain has no latch delay. */ // 0x33

	{0x36, 0x13, 0xc4}, /* analog */	// 0x44	
};

static struct ov5653_reg mode_end[] = {
//	{0x32, 0x12, 0x00}, /* SRM_GROUP_ACCESS (group hold begin) */
//	{0x30, 0x03, 0x01}, /* reset DVP */
//	{0x32, 0x12, 0x10}, /* SRM_GROUP_ACCESS (group hold end) */
//	{0x32, 0x12, 0xa0}, /* SRM_GROUP_ACCESS (group hold launch) */	
	{0x30, 0x08, 0x02}, /* SYSTEM_CTRL0 mipi suspend mask */
};

static struct ov5653_reg mode_160x120[]=
{
//---------------------------------------------------------------------------2592 640
	{0x36, 0x21, 0xaf}, /* analog horizontal binning/sampling not enabled. */ // 0x2f af
	{0x36, 0x32, 0x5f}, /* analog */ // 0x55 5f
	{0x37, 0x03, 0x9a}, /* analog */ // 0x16 9a
	{0x37, 0x0c, 0xc8}, /* analog */ // 0xa0 c8
	{0x37, 0x0d, 0x42}, /* analog */ // 0x04 42
	{0x37, 0x13, 0x92}, /* analog */ // 0x2f 92
	{0x38, 0x00, 0x02}, /* HREF start point higher 4 bits [3:0] */
	{0x38, 0x01, 0x54}, /* HREF start point lower  8 bits [7:0] */ // 0x58 54
//	{0x38, 0x02, 0x00}, /* VREF start point higher 4 bits [3:0] */
	{0x38, 0x03, 0x08}, /* VREF start point [7:0] */ // 0x0c 08
	{0x38, 0x04, 0x05}, /* HREF width  higher 4 bits [3:0] */ // 0x0a 05
	{0x38, 0x05, 0x00}, /* HREF width  lower  8 bits [7:0] */ // 0x20 00
	{0x38, 0x06, 0x01}, /* VREF height higher 4 bits [3:0] */ // 0x07 01
	{0x38, 0x07, 0xe0}, /* VREF height lower  8 bits [7:0] */ // 0xa0 e0
	{0x38, 0x08, 0x00}, /* DVP horizontal output size higher 4 bits [3:0] */ // 0x0a 02 
	{0x38, 0x09, 0xa0}, /* DVP horizontal output size lower  8 bits [7:0] */ // 0x20 80
	{0x38, 0x0a, 0x00}, /* DVP vertical   output size higher 4 bits [3:0] */ // 0x07 01
	{0x38, 0x0b, 0x78}, /* DVP vertical   output size lower  8 bits [7:0] */ // 0xa0 e0
	{0x38, 0x0c, 0x08}, /* total horizontal size higher 5 bits [4:0], line length */ // 0x0c 08
	{0x38, 0x0d, 0x78}, /* total horizontal size lower  8 bits [7:0], line length */ // 0xb4 78
	{0x38, 0x0e, 0x01}, /* total vertical   size higher 5 bits [4:0], frame length */ // 0x07 01
	{0x38, 0x0f, 0xec}, /* total vertical   size lower  8 bits [7:0], frame length */ // 0xb0 ec
	
	{0x38, 0x18, 0xc2}, /* timing control reg18 mirror & dkhf */ // 0xc0 c2
//	{0x38, 0x1a, 0x3c}, /* HS mirror adjustment */
	{0x3a, 0x0d, 0x01}, /* b60 max */ // 0x06 01
	{0x3c, 0x01, 0x34}, /* 5060HZ_CTRL01 */ // 0x00 34
//	{0x30, 0x07, 0x3f}, /* clock enable03 */
	{0x50, 0x59, 0x80}, /* => NOT found */
//	{0x30, 0x03, 0x03}, /* reset MIPI and DVP */
//	{0x35, 0x00, 0x00}, /* long exp 1/3 in unit of 1/16 line */

//	{0x35, 0x01, 0x7a}, /* long exp 2/3 in unit of 1/16 line, note frame length start with 0x7b0, and SENSOR_BAYER_DEFAULT_MAX_COARSE_DIFF=3 */
//	{0x35, 0x02, 0xd0}, /* long exp 3/3 in unit of 1/16 line. Two lines of integration time. */
//	{0x35, 0x0a, 0x00}, /* gain output to sensor */
//	{0x35, 0x0b, 0x00}, /* gain output to sensor */
//	{0x48, 0x01, 0x0f}, /* MIPI control01 */
//	{0x30, 0x0e, 0x0c}, /* SC_MIPI_SC_CTRL0 */
//	{0x48, 0x03, 0x50}, /* MIPI CTRL3 */
//	{0x48, 0x00, 0x34}, /* MIPI CTRl0 idle and short line */


  {0x3b ,0x07 ,0x0c},
  {0x37 ,0x09 ,0x40},
  // {0x3a ,0x13 ,0x54},
  {0x50 ,0x5a ,0x0a},
  {0x50 ,0x5b ,0x2e},
  {0x37 ,0x14 ,0x17},
  // {0x3a ,0x08 ,0x12},
  // {0x3a ,0x09 ,0x70},
  // {0x3a ,0x0a ,0x0f},
  // {0x3a ,0x0b ,0x60},
  // {0x3a ,0x0e ,0x01},
  {0x38 ,0x24 ,0x23},
  {0x38 ,0x25 ,0x20},
  {0x38 ,0x26 ,0x00},
  {0x38 ,0x27 ,0x08},
  {0x36 ,0x23 ,0x01},
  {0x36 ,0x33 ,0x24},
  {0x3c ,0x04 ,0x28},
  {0x3c ,0x05 ,0x98},
  {0x3c ,0x07 ,0x07},
  {0x3c ,0x09 ,0xc2},
  {0x40 ,0x01 ,0x02},
  {0x50 ,0x5f ,0x04},
  {0x59 ,0x01 ,0x04},	
  // {0x58 ,0x5a ,0x01},
  // {0x58 ,0x5b ,0x2c},
  // {0x58 ,0x5c ,0x01},
  // {0x58 ,0x5d ,0x93},
  // {0x58 ,0x5e ,0x01},
  // {0x58 ,0x5f ,0x90},
  // {0x58 ,0x60 ,0x01},
  // {0x58 ,0x61 ,0x0d},
  {0x51 ,0x80 ,0xc0},
  {0x51 ,0x84 ,0x00},
  {0x47 ,0x0a ,0x00},
  {0x47 ,0x0b ,0x00},
  {0x47 ,0x0c ,0x00},
  {0x37 ,0x11 ,0x24},
  {0x40 ,0x1f ,0x03},


	
////////////////////////////////////////////////////////////////////////

};

static struct ov5653_reg mode_320x240[]=
{
//---------------------------------------------------------------------------2592 640
	{0x36, 0x21, 0xaf}, /* analog horizontal binning/sampling not enabled. */ // 0x2f af
	{0x36, 0x32, 0x5f}, /* analog */ // 0x55 5f
	{0x37, 0x03, 0x9a}, /* analog */ // 0x16 9a
	{0x37, 0x0c, 0xc8}, /* analog */ // 0xa0 c8
	{0x37, 0x0d, 0x42}, /* analog */ // 0x04 42
	{0x37, 0x13, 0x92}, /* analog */ // 0x2f 92
	{0x38, 0x00, 0x02}, /* HREF start point higher 4 bits [3:0] */
	{0x38, 0x01, 0x54}, /* HREF start point lower  8 bits [7:0] */ // 0x58 54
//	{0x38, 0x02, 0x00}, /* VREF start point higher 4 bits [3:0] */
	{0x38, 0x03, 0x08}, /* VREF start point [7:0] */ // 0x0c 08
	{0x38, 0x04, 0x02}, /* HREF width  higher 4 bits [3:0] */ // 0x0a 05
	{0x38, 0x05, 0x80}, /* HREF width  lower  8 bits [7:0] */ // 0x20 00
	{0x38, 0x06, 0x00}, /* VREF height higher 4 bits [3:0] */ // 0x07 01
	{0x38, 0x07, 0xf0}, /* VREF height lower  8 bits [7:0] */ // 0xa0 e0
	{0x38, 0x08, 0x01}, /* DVP horizontal output size higher 4 bits [3:0] */ // 0x0a 02 
	{0x38, 0x09, 0x40}, /* DVP horizontal output size lower  8 bits [7:0] */ // 0x20 80
	{0x38, 0x0a, 0x00}, /* DVP vertical   output size higher 4 bits [3:0] */ // 0x07 01
	{0x38, 0x0b, 0xf0}, /* DVP vertical   output size lower  8 bits [7:0] */ // 0xa0 e0
	{0x38, 0x0c, 0x08}, /* total horizontal size higher 5 bits [4:0], line length */ // 0x0c 08
	{0x38, 0x0d, 0x78}, /* total horizontal size lower  8 bits [7:0], line length */ // 0xb4 78
	{0x38, 0x0e, 0x01}, /* total vertical   size higher 5 bits [4:0], frame length */ // 0x07 01
	{0x38, 0x0f, 0xec}, /* total vertical   size lower  8 bits [7:0], frame length */ // 0xb0 ec
	
	{0x38, 0x18, 0xc2}, /* timing control reg18 mirror & dkhf */ // 0xc0 c2
//	{0x38, 0x1a, 0x3c}, /* HS mirror adjustment */
	{0x3a, 0x0d, 0x01}, /* b60 max */ // 0x06 01
	{0x3c, 0x01, 0x34}, /* 5060HZ_CTRL01 */ // 0x00 34
//	{0x30, 0x07, 0x3f}, /* clock enable03 */
	{0x50, 0x59, 0x80}, /* => NOT found */
//	{0x30, 0x03, 0x03}, /* reset MIPI and DVP */
//	{0x35, 0x00, 0x00}, /* long exp 1/3 in unit of 1/16 line */

//	{0x35, 0x01, 0x7a}, /* long exp 2/3 in unit of 1/16 line, note frame length start with 0x7b0, and SENSOR_BAYER_DEFAULT_MAX_COARSE_DIFF=3 */
//	{0x35, 0x02, 0xd0}, /* long exp 3/3 in unit of 1/16 line. Two lines of integration time. */
//	{0x35, 0x0a, 0x00}, /* gain output to sensor */
//	{0x35, 0x0b, 0x00}, /* gain output to sensor */
//	{0x48, 0x01, 0x0f}, /* MIPI control01 */
//	{0x30, 0x0e, 0x0c}, /* SC_MIPI_SC_CTRL0 */
//	{0x48, 0x03, 0x50}, /* MIPI CTRL3 */
//	{0x48, 0x00, 0x34}, /* MIPI CTRl0 idle and short line */


  {0x3b ,0x07 ,0x0c},
  {0x37 ,0x09 ,0x40},
  // {0x3a ,0x13 ,0x54},
  {0x50 ,0x5a ,0x0a},
  {0x50 ,0x5b ,0x2e},
  {0x37 ,0x14 ,0x17},
  // {0x3a ,0x08 ,0x12},
  // {0x3a ,0x09 ,0x70},
  // {0x3a ,0x0a ,0x0f},
  // {0x3a ,0x0b ,0x60},
  // {0x3a ,0x0e ,0x01},
  {0x38 ,0x24 ,0x23},
  {0x38 ,0x25 ,0x20},
  {0x38 ,0x26 ,0x00},
  {0x38 ,0x27 ,0x08},
  {0x36 ,0x23 ,0x01},
  {0x36 ,0x33 ,0x24},
  {0x3c ,0x04 ,0x28},
  {0x3c ,0x05 ,0x98},
  {0x3c ,0x07 ,0x07},
  {0x3c ,0x09 ,0xc2},
  {0x40 ,0x01 ,0x02},
  {0x50 ,0x5f ,0x04},
  {0x59 ,0x01 ,0x04},	
  // {0x58 ,0x5a ,0x01},
  // {0x58 ,0x5b ,0x2c},
  // {0x58 ,0x5c ,0x01},
  // {0x58 ,0x5d ,0x93},
  // {0x58 ,0x5e ,0x01},
  // {0x58 ,0x5f ,0x90},
  // {0x58 ,0x60 ,0x01},
  // {0x58 ,0x61 ,0x0d},
  {0x51 ,0x80 ,0xc0},
  {0x51 ,0x84 ,0x00},
  {0x47 ,0x0a ,0x00},
  {0x47 ,0x0b ,0x00},
  {0x47 ,0x0c ,0x00},
  {0x37 ,0x11 ,0x24},
  {0x40 ,0x1f ,0x03},


	
////////////////////////////////////////////////////////////////////////

};

static struct ov5653_reg mode_640x480[]=
{

	{0x36, 0x21, 0xaf}, /* analog horizontal binning/sampling not enabled. */ // 0x2f
	{0x36, 0x32, 0x5f}, /* analog */ // 0x55
	{0x37, 0x03, 0x9a}, /* analog */ // 0xe6
	{0x37, 0x0c, 0xc8}, /* analog */ // 0xa0
	{0x37, 0x0d, 0x42}, /* analog */ // 0x04
	{0x37, 0x13, 0x92}, /* analog */ // 0x2f
	{0x38, 0x00, 0x02}, /* HREF start point higher 4 bits [3:0] */
	{0x38, 0x01, 0x54}, /* HREF start point lower  8 bits [7:0] */ // 0x58
//	{0x38, 0x02, 0x00}, /* VREF start point higher 4 bits [3:0] */
	{0x38, 0x03, 0x08}, /* VREF start point [7:0] */ // 0x0c
	{0x38, 0x04, 0x05}, /* HREF width  higher 4 bits [3:0] */ // 0x0a
	{0x38, 0x05, 0x00}, /* HREF width  lower  8 bits [7:0] */ // 0x20
	{0x38, 0x06, 0x01}, /* VREF height higher 4 bits [3:0] */ // 0x07
	{0x38, 0x07, 0xe0}, /* VREF height lower  8 bits [7:0] */ // 0xa0
	{0x38, 0x08, 0x02}, /* DVP horizontal output size higher 4 bits [3:0] */ // 0x0a 
	{0x38, 0x09, 0x80}, /* DVP horizontal output size lower  8 bits [7:0] */ // 0x20
	{0x38, 0x0a, 0x01}, /* DVP vertical   output size higher 4 bits [3:0] */ // 0x07
	{0x38, 0x0b, 0xe0}, /* DVP vertical   output size lower  8 bits [7:0] */ // 0xa0
	{0x38, 0x0c, 0x08}, /* total horizontal size higher 5 bits [4:0], line length */ // 0x0c
	{0x38, 0x0d, 0x78}, /* total horizontal size lower  8 bits [7:0], line length */ // 0xb4
	{0x38, 0x0e, 0x01}, /* total vertical   size higher 5 bits [4:0], frame length */ // 0x07
	{0x38, 0x0f, 0xec}, /* total vertical   size lower  8 bits [7:0], frame length */ // 0xb0
	
	{0x38, 0x18, 0xc2}, /* timing control reg18 mirror & dkhf */ // 0xc0
//	{0x38, 0x1a, 0x3c}, /* HS mirror adjustment */
	{0x3a, 0x0d, 0x01}, /* b60 max */ // 0x06
	{0x3c, 0x01, 0x34}, /* 5060HZ_CTRL01 */ // 0x00
//	{0x30, 0x07, 0x3f}, /* clock enable03 */
	{0x50, 0x59, 0x80}, /* => NOT found */
//	{0x30, 0x03, 0x03}, /* reset MIPI and DVP */
//	{0x35, 0x00, 0x00}, /* long exp 1/3 in unit of 1/16 line */

//	{0x35, 0x01, 0x7a}, /* long exp 2/3 in unit of 1/16 line, note frame length start with 0x7b0, and SENSOR_BAYER_DEFAULT_MAX_COARSE_DIFF=3 */
//	{0x35, 0x02, 0xd0}, /* long exp 3/3 in unit of 1/16 line. Two lines of integration time. */
//	{0x35, 0x0a, 0x00}, /* gain output to sensor */
//	{0x35, 0x0b, 0x00}, /* gain output to sensor */
//	{0x48, 0x01, 0x0f}, /* MIPI control01 */
//	{0x30, 0x0e, 0x0c}, /* SC_MIPI_SC_CTRL0 */
//	{0x48, 0x03, 0x50}, /* MIPI CTRL3 */
//	{0x48, 0x00, 0x34}, /* MIPI CTRl0 idle and short line */


  {0x3b ,0x07 ,0x0c},
  {0x37 ,0x09 ,0x40},
  // {0x3a ,0x13 ,0x54},
  {0x50 ,0x5a ,0x0a},
  {0x50 ,0x5b ,0x2e},
  {0x37 ,0x14 ,0x17},
  // {0x3a ,0x08 ,0x12},
  // {0x3a ,0x09 ,0x70},
  // {0x3a ,0x0a ,0x0f},
  // {0x3a ,0x0b ,0x60},
  // {0x3a ,0x0e ,0x01},
  {0x38 ,0x24 ,0x23},
  {0x38 ,0x25 ,0x20},
  {0x38 ,0x26 ,0x00},
  {0x38 ,0x27 ,0x08},
  {0x36 ,0x23 ,0x01},
  {0x36 ,0x33 ,0x24},
  {0x3c ,0x04 ,0x28},
  {0x3c ,0x05 ,0x98},
  {0x3c ,0x07 ,0x07},
  {0x3c ,0x09 ,0xc2},
  {0x40 ,0x01 ,0x02},
  {0x50 ,0x5f ,0x04},
  {0x59 ,0x01 ,0x04},	
  // {0x58 ,0x5a ,0x01},
  // {0x58 ,0x5b ,0x2c},
  // {0x58 ,0x5c ,0x01},
  // {0x58 ,0x5d ,0x93},
  // {0x58 ,0x5e ,0x01},
  // {0x58 ,0x5f ,0x90},
  // {0x58 ,0x60 ,0x01},
  // {0x58 ,0x61 ,0x0d},
  {0x51 ,0x80 ,0xc0},
  {0x51 ,0x84 ,0x00},
  {0x47 ,0x0a ,0x00},
  {0x47 ,0x0b ,0x00},
  {0x47 ,0x0c ,0x00},
  {0x37 ,0x11 ,0x24},
  {0x40 ,0x1f ,0x03},


	
////////////////////////////////////////////////////////////////////////

};

static struct ov5653_reg mode_2592x1944[] = {
	{0x36, 0x21, 0x2f}, /* analog horizontal binning/sampling not enabled. */
	{0x36, 0x32, 0x55}, /* analog */
	{0x37, 0x03, 0xe6}, /* analog */
	{0x37, 0x0c, 0xa0}, /* analog */
	{0x37, 0x0d, 0x04}, /* analog */
	{0x37, 0x13, 0x2f}, /* analog */
	{0x38, 0x00, 0x02}, /* HREF start point higher 4 bits [3:0] */
	{0x38, 0x01, 0x58}, /* HREF start point lower  8 bits [7:0] */
//	{0x38, 0x02, 0x00}, /* VREF start point higher 4 bits [3:0] */
	{0x38, 0x03, 0x0c}, /* VREF start point [7:0] */
	{0x38, 0x04, 0x0a}, /* HREF width  higher 4 bits [3:0] */
	{0x38, 0x05, 0x20}, /* HREF width  lower  8 bits [7:0] */
	{0x38, 0x06, 0x07}, /* VREF height higher 4 bits [3:0] */
	{0x38, 0x07, 0xa0}, /* VREF height lower  8 bits [7:0] */
	{0x38, 0x08, 0x0a}, /* DVP horizontal output size higher 4 bits [3:0] */
	{0x38, 0x09, 0x20}, /* DVP horizontal output size lower  8 bits [7:0] */
	{0x38, 0x0a, 0x07}, /* DVP vertical   output size higher 4 bits [3:0] */
	{0x38, 0x0b, 0xa0}, /* DVP vertical   output size lower  8 bits [7:0] */
	{0x38, 0x0c, 0x0c}, /* total horizontal size higher 5 bits [4:0], line length */
	{0x38, 0x0d, 0xb4}, /* total horizontal size lower  8 bits [7:0], line length */
	{0x38, 0x0e, 0x07}, /* total vertical   size higher 5 bits [4:0], frame length */
	{0x38, 0x0f, 0xb0}, /* total vertical   size lower  8 bits [7:0], frame length */
	{0x38, 0x18, 0xc0}, /* timing control reg18 mirror & dkhf */
	{0x38, 0x1a, 0x3c}, /* HS mirror adjustment */
	{0x3a, 0x0d, 0x06}, /* b60 max */
	{0x3c, 0x01, 0x00}, /* 5060HZ_CTRL01 */
//	{0x30, 0x07, 0x3f}, /* clock enable03 */
	{0x50, 0x59, 0x80}, /* => NOT found */
//	{0x30, 0x03, 0x03}, /* reset MIPI and DVP */
//	{0x35, 0x00, 0x00}, /* long exp 1/3 in unit of 1/16 line */
//	{0x35, 0x01, 0x7a}, /* long exp 2/3 in unit of 1/16 line, note frame length start with 0x7b0, and SENSOR_BAYER_DEFAULT_MAX_COARSE_DIFF=3 */
//	{0x35, 0x02, 0xd0}, /* long exp 3/3 in unit of 1/16 line. Two lines of integration time. */
//	{0x35, 0x0a, 0x00}, /* gain output to sensor */
//	{0x35, 0x0b, 0x00}, /* gain output to sensor */
//	{0x48, 0x01, 0x0f}, /* MIPI control01 */
//	{0x30, 0x0e, 0x0c}, /* SC_MIPI_SC_CTRL0 */
//	{0x48, 0x03, 0x50}, /* MIPI CTRL3 */
//	{0x48, 0x00, 0x34}, /* MIPI CTRl0 idle and short line */


  {0x50 ,0x5a ,0x0a},
  {0x50 ,0x5b ,0x2e},

//  {0x38 ,0x24 ,0x23},
//  {0x38 ,0x25 ,0x20},
//  {0x38 ,0x26 ,0x00},
//  {0x38 ,0x27 ,0x08},
  {0x36 ,0x23 ,0x01},
  {0x36 ,0x33 ,0x24},
  {0x3c ,0x04 ,0x28},
  {0x3c ,0x05 ,0x98},
  {0x3c ,0x07 ,0x07},
  {0x3c ,0x09 ,0xc2},
  {0x40 ,0x01 ,0x02},
  {0x50 ,0x5f ,0x04},
//  {0x59 ,0x01 ,0x04},	
  // {0x58 ,0x5a ,0x01},
  // {0x58 ,0x5b ,0x2c},
  // {0x58 ,0x5c ,0x01},
  // {0x58 ,0x5d ,0x93},
  // {0x58 ,0x5e ,0x01},
  // {0x58 ,0x5f ,0x90},
  // {0x58 ,0x60 ,0x01},
  // {0x58 ,0x61 ,0x0d},
  {0x51 ,0x80 ,0xc0},
  {0x51 ,0x84 ,0x00},
  {0x47 ,0x0a ,0x00},
  {0x47 ,0x0b ,0x00},
  {0x47 ,0x0c ,0x00},
  {0x37 ,0x11 ,0x24},
  {0x40 ,0x1f ,0x03},
	
};

uint8_t init_reg[200][3]=
{
  {0x30 ,0x08 ,0x82},
  {0x30 ,0x08 ,0x42},
  {0x31 ,0x03 ,0x93},
  {0x3b ,0x07 ,0x0c},
  {0x30 ,0x17 ,0xff},
  {0x30 ,0x18 ,0xfc},
  {0x37 ,0x06 ,0x41},
  {0x36 ,0x13 ,0xc4},
  {0x37 ,0x0d ,0x42},	// Bit[6]: Vertical binning Enable
//  {0x37 ,0x03 ,0x9a},
  {0x36 ,0x30 ,0x22},
  {0x36 ,0x05 ,0x04},
  {0x36 ,0x06 ,0x3f},
  {0x37 ,0x12 ,0x13},
  {0x37 ,0x0e ,0x00},
  {0x37 ,0x0b ,0x40},
  {0x36 ,0x00 ,0x54},
  {0x36 ,0x01 ,0x05},
//  {0x37 ,0x13 ,0x22},
//  {0x37 ,0x14 ,0x27},
//  {0x36 ,0x31 ,0x22},
  {0x36 ,0x12 ,0x1a},
  {0x36 ,0x04 ,0x40},
  {0x37 ,0x05 ,0xdc},
  {0x37 ,0x09 ,0x40},
  {0x37 ,0x0a ,0x41}, // 81
  {0x37 ,0x0c ,0xc8},
  {0x37 ,0x10 ,0x28},
  {0x37 ,0x02 ,0x3a},
  {0x37 ,0x04 ,0x18},
  {0x3a ,0x18 ,0x00},
  {0x3a ,0x19 ,0xf8},
  {0x3a ,0x00 ,0x38},
  {0x38 ,0x00 ,0x02},
  {0x38 ,0x01 ,0x54},
	/* 0x3800
		HREF Horizontal Start Point 0x0254 = 596
	*/
//  {0x38 ,0x03 ,0x0c},
//  {0x38 ,0x0c ,0x0c},
//  {0x38 ,0x0d ,0xb4},
//  {0x38 ,0x0e ,0x07},
//  {0x38 ,0x0f ,0xb0},
  {0x38 ,0x30 ,0x50},
//  {0x3a ,0x08 ,0x12},
//  {0x3a ,0x09 ,0x70},
//  {0x3a ,0x0a ,0x0f},
//  {0x3a ,0x0b ,0x60},
//  {0x3a ,0x0d ,0x06},
//  {0x3a ,0x0e ,0x06},
  {0x3a ,0x13 ,0x54},
//  {0x38 ,0x15 ,0x82},
  {0x50 ,0x59 ,0x80},
  {0x36 ,0x15 ,0x52},
  {0x50 ,0x5a ,0x0a},
  {0x50 ,0x5b ,0x2e},
  {0x37 ,0x03 ,0x9a},
  {0x30 ,0x10 ,0x70},
	/* 0x3010
		Bit[7:4]: R_DIVS 
	*/		
  {0x30 ,0x11 ,0x10},
  {0x37 ,0x13 ,0x92},
  {0x37 ,0x14 ,0x17},
  {0x38 ,0x04 ,0x05},
  {0x38 ,0x05 ,0x00},
	/* 0x3804
		HREF Horizontal Width 0x0500 = 1280
	*/	
  {0x38 ,0x06 ,0x01},
  {0x38 ,0x07 ,0xe0},
	/* 0x3806
		HREF Vertical Height 0x01e0 = 480
	*/		
  {0x38 ,0x08 ,0x02},
  {0x38 ,0x09 ,0x80},
  {0x38 ,0x0a ,0x01},
  {0x38 ,0x0b ,0xe0},
  {0x38 ,0x0c ,0x08},
  {0x38 ,0x0d ,0x78},
  {0x3a ,0x08 ,0x12},
  {0x3a ,0x09 ,0x70},
  {0x3a ,0x0a ,0x0f},
  {0x3a ,0x0b ,0x60},
  {0x3a ,0x0d ,0x01},
  {0x3a ,0x0e ,0x01},
  {0x38 ,0x0e ,0x01},
  {0x38 ,0x0f ,0xec},
  {0x38 ,0x15 ,0x81},
  {0x38 ,0x24 ,0x23},
  {0x38 ,0x25 ,0x20},
  {0x38 ,0x03 ,0x08},
	/* 0x3802
		HREF Vertical Start Point 0x00008 = 8
	*/	  
  {0x38 ,0x26 ,0x00},
  {0x38 ,0x27 ,0x08},
  {0x3a ,0x1a ,0x06},
  {0x35 ,0x03 ,0x00},
  {0x36 ,0x23 ,0x01},
  {0x36 ,0x33 ,0x24},
  {0x3c ,0x01 ,0x34},
  {0x3c ,0x04 ,0x28},
  {0x3c ,0x05 ,0x98},
  {0x3c ,0x07 ,0x07},
  {0x3c ,0x09 ,0xc2},
  {0x40 ,0x00 ,0x05},
  {0x40 ,0x1d ,0x28},
  {0x40 ,0x01 ,0x02},
  {0x40 ,0x1c ,0x42},
  {0x50 ,0x46 ,0x09},
  {0x38 ,0x10 ,0x40},
  {0x38 ,0x36 ,0x41},
  {0x50 ,0x5f ,0x04},
  {0x50 ,0x00 ,0xfe},
  {0x50 ,0x01 ,0x01},
  {0x50 ,0x02 ,0x02},
	/* 0x5002
		Bit[1]: vap_en Enable
  */	
  {0x50 ,0x3d ,0x00},	// 0x00:Pattern Off // 0xC0:Pattern On    
	/* 0x503d
		Bit[7]: test_pattern_en Enable
		Bit[6]: rnd_same Frame-fixed random data pattern
  */
  {0x59 ,0x01 ,0x04},
	/* 0x5901
	Bit[3:2]: hsub_coef Horizontal sub-sample coefficient 01: Sub-sample 2 00: Sub-sample 1
  */	
  {0x58 ,0x5a ,0x01},
  {0x58 ,0x5b ,0x2c},
  {0x58 ,0x5c ,0x01},
  {0x58 ,0x5d ,0x93},
  {0x58 ,0x5e ,0x01},
  {0x58 ,0x5f ,0x90},
  {0x58 ,0x60 ,0x01},
  {0x58 ,0x61 ,0x0d},
  {0x51 ,0x80 ,0xc0},
  {0x51 ,0x84 ,0x00},
  {0x47 ,0x0a ,0x00},
  {0x47 ,0x0b ,0x00},
  {0x47 ,0x0c ,0x00},
  {0x30 ,0x0f ,0x8e},
  {0x36 ,0x03 ,0xa7},
//  {0x36 ,0x32 ,0x55},
  {0x36 ,0x20 ,0x56},
  {0x36 ,0x21 ,0xaf},
	/* 0x3621
		Bit[7]: Horizontal binning/sub-sampling Enable
		Bit[6]: Horizontal subsampling Disable
  */
  {0x38 ,0x18 ,0xc2},	
	/* 0x3818
		Bit[6]: Mirror Enable
		Bit[5]: Vertical flip Disable
		Bit[1]: Vertical 4x sub-sampling Enable
		Bit[0]: Vertical 2x sub-sampling Disable
  */
  {0x36 ,0x31 ,0x36},
  {0x36 ,0x32 ,0x5f},
  {0x37 ,0x11 ,0x24},
  {0x40 ,0x1f ,0x03},
  {0x30 ,0x08 ,0x02},
//  {0x30 ,0x10 ,0x70}
};

#endif
