# Gate-Level Chip Visualization for OpenLANE

This tool can be used to convert a gate-level simulation result of a chip or macro (single block from a larger chip) into a graphical visualization of which portions of the chip are most-active during different portions of the chip's operation.

<img src="https://raw.githubusercontent.com/asinghani/openlane-chip-vis/main/doc/example_large.gif" width="200" />

![Example Visualiation](doc/example_large.gif)

