/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [11:0] _02_;
  reg [11:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [15:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~celloutsig_0_5z[7];
  assign celloutsig_1_15z = celloutsig_1_5z | celloutsig_1_1z[2];
  assign celloutsig_1_19z = celloutsig_1_15z | celloutsig_1_3z;
  assign celloutsig_0_15z = celloutsig_0_0z | celloutsig_0_5z[9];
  assign celloutsig_0_16z = celloutsig_0_5z[8] | celloutsig_0_12z[20];
  assign celloutsig_0_20z = celloutsig_0_1z | celloutsig_0_16z;
  assign celloutsig_0_27z = _00_ | celloutsig_0_13z;
  assign celloutsig_0_8z = ~(celloutsig_0_7z[2] ^ celloutsig_0_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_4z[5] ^ celloutsig_0_1z);
  assign celloutsig_0_7z = { _00_, _01_[1], celloutsig_0_0z } + { celloutsig_0_5z[7], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_5z[7:4], celloutsig_0_5z[8], celloutsig_0_5z[8], celloutsig_0_5z[1], celloutsig_0_0z, celloutsig_0_11z } + { in_data[18:16], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_14z[9:3], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_13z } + { celloutsig_0_12z[15:8], celloutsig_0_9z, celloutsig_0_1z };
  reg [3:0] _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 4'h0;
    else _16_ <= { in_data[38:36], celloutsig_0_2z };
  assign { _00_, _01_[1], _02_[3:2] } = _16_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_8z, _00_, _01_[1], _02_[3:2], celloutsig_0_23z, celloutsig_0_32z };
  assign celloutsig_0_37z = celloutsig_0_34z[14:11] & { celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_36z = _03_[11:8] > { celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_23z };
  assign celloutsig_0_9z = in_data[81:78] <= { in_data[60:58], celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[32:14] <= { in_data[17:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = ! in_data[164:152];
  assign celloutsig_1_2z = ! { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = ! in_data[154:152];
  assign celloutsig_1_18z = ! { in_data[152:138], celloutsig_1_2z };
  assign celloutsig_0_18z = ! celloutsig_0_17z[3:0];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } < in_data[113:104];
  assign celloutsig_0_1z = { in_data[50:28], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < { in_data[90:67], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_20z } < { celloutsig_0_14z[8:7], celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_12z[17:6], celloutsig_0_1z } < { celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_26z = { celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_23z } < { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_32z = celloutsig_0_9z & ~(in_data[4]);
  assign celloutsig_1_1z = { in_data[155:154], celloutsig_1_0z } % { 1'h1, in_data[166:165] };
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z[9:4], celloutsig_0_5z[8], celloutsig_0_5z[8], celloutsig_0_5z[1], celloutsig_0_5z[1], celloutsig_0_11z, celloutsig_0_4z[5:3], 1'h1, celloutsig_0_4z[1], 1'h1, celloutsig_0_0z, celloutsig_0_8z } % { 1'h1, celloutsig_0_4z[4:3], 1'h1, celloutsig_0_4z[1], celloutsig_0_5z[9:4], celloutsig_0_5z[8], celloutsig_0_5z[8], celloutsig_0_5z[1], celloutsig_0_5z[1], celloutsig_0_4z[5:3], 1'h1, celloutsig_0_4z[1], 1'h1 };
  assign celloutsig_0_14z = { in_data[89:84], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z } % { 1'h1, celloutsig_0_6z[3:0], celloutsig_0_9z, celloutsig_0_2z, _00_, _01_[1], _02_[3:2], celloutsig_0_8z };
  assign celloutsig_0_11z = & { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_5z[5:4], celloutsig_0_5z[8], celloutsig_0_5z[8], _03_ } >> { celloutsig_0_25z[6:2], celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_0_6z = in_data[44:40] <<< { celloutsig_0_0z, _00_, _01_[1], _02_[3:2] };
  assign celloutsig_0_0z = ~((in_data[2] & in_data[7]) | in_data[94]);
  assign { celloutsig_0_4z[4], celloutsig_0_4z[5], celloutsig_0_4z[3], celloutsig_0_4z[1] } = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } ~^ { _02_[3], _01_[1], _02_[2], celloutsig_0_2z };
  assign { celloutsig_0_5z[7:4], celloutsig_0_5z[8], celloutsig_0_5z[9], celloutsig_0_5z[1] } = ~ { _00_, _01_[1], _02_[3:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_[2], _01_[0] } = { _00_, celloutsig_0_0z };
  assign { _02_[11:4], _02_[1:0] } = { celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_8z, _00_, _01_[1], celloutsig_0_23z, celloutsig_0_32z };
  assign { celloutsig_0_4z[2], celloutsig_0_4z[0] } = 2'h3;
  assign { celloutsig_0_5z[3:2], celloutsig_0_5z[0] } = { celloutsig_0_5z[8], celloutsig_0_5z[8], celloutsig_0_5z[1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
