
Four_in_a_row.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004770  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  08004830  08004830  00005830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049d8  080049d8  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080049d8  080049d8  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080049d8  080049d8  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049d8  080049d8  000059d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049dc  080049dc  000059dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080049e0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  20000068  08004a48  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002fc  08004a48  000062fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a327  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002089  00000000  00000000  000103b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000838  00000000  00000000  00012440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000634  00000000  00000000  00012c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013164  00000000  00000000  000132ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c7b3  00000000  00000000  00026410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006b64a  00000000  00000000  00032bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009e20d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002608  00000000  00000000  0009e250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000a0858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004818 	.word	0x08004818

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004818 	.word	0x08004818

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_lmul>:
 8000418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041a:	46ce      	mov	lr, r9
 800041c:	4699      	mov	r9, r3
 800041e:	0c03      	lsrs	r3, r0, #16
 8000420:	469c      	mov	ip, r3
 8000422:	0413      	lsls	r3, r2, #16
 8000424:	4647      	mov	r7, r8
 8000426:	0c1b      	lsrs	r3, r3, #16
 8000428:	001d      	movs	r5, r3
 800042a:	000e      	movs	r6, r1
 800042c:	4661      	mov	r1, ip
 800042e:	0404      	lsls	r4, r0, #16
 8000430:	0c24      	lsrs	r4, r4, #16
 8000432:	b580      	push	{r7, lr}
 8000434:	0007      	movs	r7, r0
 8000436:	0c10      	lsrs	r0, r2, #16
 8000438:	434b      	muls	r3, r1
 800043a:	4365      	muls	r5, r4
 800043c:	4341      	muls	r1, r0
 800043e:	4360      	muls	r0, r4
 8000440:	0c2c      	lsrs	r4, r5, #16
 8000442:	18c0      	adds	r0, r0, r3
 8000444:	1824      	adds	r4, r4, r0
 8000446:	468c      	mov	ip, r1
 8000448:	42a3      	cmp	r3, r4
 800044a:	d903      	bls.n	8000454 <__aeabi_lmul+0x3c>
 800044c:	2380      	movs	r3, #128	@ 0x80
 800044e:	025b      	lsls	r3, r3, #9
 8000450:	4698      	mov	r8, r3
 8000452:	44c4      	add	ip, r8
 8000454:	4649      	mov	r1, r9
 8000456:	4379      	muls	r1, r7
 8000458:	4356      	muls	r6, r2
 800045a:	0c23      	lsrs	r3, r4, #16
 800045c:	042d      	lsls	r5, r5, #16
 800045e:	0c2d      	lsrs	r5, r5, #16
 8000460:	1989      	adds	r1, r1, r6
 8000462:	4463      	add	r3, ip
 8000464:	0424      	lsls	r4, r4, #16
 8000466:	1960      	adds	r0, r4, r5
 8000468:	18c9      	adds	r1, r1, r3
 800046a:	bcc0      	pop	{r6, r7}
 800046c:	46b9      	mov	r9, r7
 800046e:	46b0      	mov	r8, r6
 8000470:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000472:	46c0      	nop			@ (mov r8, r8)

08000474 <Game_Init>:
static int Game_CheckAndRemoveMatches(void);
static uint32_t GetScoreForCount(uint8_t count);
static void Game_RunGravityLoop(void);

// --- ІНІЦІАЛІЗАЦІЯ ---
void Game_Init(void) {
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
    score = 0;
 8000478:	4b07      	ldr	r3, [pc, #28]	@ (8000498 <Game_Init+0x24>)
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
    memset(board, 0, sizeof(board));
 800047e:	4b07      	ldr	r3, [pc, #28]	@ (800049c <Game_Init+0x28>)
 8000480:	2240      	movs	r2, #64	@ 0x40
 8000482:	2100      	movs	r1, #0
 8000484:	0018      	movs	r0, r3
 8000486:	f003 f94f 	bl	8003728 <memset>

    // Заповнюємо поле (початковий стан)
    Game_FillEmptyCells();
 800048a:	f000 f809 	bl	80004a0 <Game_FillEmptyCells>
    Game_UpdateDebugView();
 800048e:	f000 f8a3 	bl	80005d8 <Game_UpdateDebugView>
}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	20000104 	.word	0x20000104
 800049c:	20000084 	.word	0x20000084

080004a0 <Game_FillEmptyCells>:
    } while (matches_found);

    Game_UpdateDebugView();
}

void Game_FillEmptyCells(void) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
    Game_ApplyGravity();
 80004a6:	f000 f837 	bl	8000518 <Game_ApplyGravity>

    for (int j = 0; j < BOARD_COLS; j++) {
 80004aa:	2300      	movs	r3, #0
 80004ac:	607b      	str	r3, [r7, #4]
 80004ae:	e028      	b.n	8000502 <Game_FillEmptyCells+0x62>
        for (int i = 0; i < BOARD_ROWS; i++) {
 80004b0:	2300      	movs	r3, #0
 80004b2:	603b      	str	r3, [r7, #0]
 80004b4:	e01d      	b.n	80004f2 <Game_FillEmptyCells+0x52>
            if (board[i][j] == 0) {
 80004b6:	4a17      	ldr	r2, [pc, #92]	@ (8000514 <Game_FillEmptyCells+0x74>)
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	00db      	lsls	r3, r3, #3
 80004bc:	18d2      	adds	r2, r2, r3
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	18d3      	adds	r3, r2, r3
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d118      	bne.n	80004fa <Game_FillEmptyCells+0x5a>
                board[i][j] = GetValidRandomColor(i, j);
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	687a      	ldr	r2, [r7, #4]
 80004ce:	b2d2      	uxtb	r2, r2
 80004d0:	0011      	movs	r1, r2
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 f868 	bl	80005a8 <GetValidRandomColor>
 80004d8:	0003      	movs	r3, r0
 80004da:	0019      	movs	r1, r3
 80004dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000514 <Game_FillEmptyCells+0x74>)
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	00db      	lsls	r3, r3, #3
 80004e2:	18d2      	adds	r2, r2, r3
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	18d3      	adds	r3, r2, r3
 80004e8:	1c0a      	adds	r2, r1, #0
 80004ea:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < BOARD_ROWS; i++) {
 80004ec:	683b      	ldr	r3, [r7, #0]
 80004ee:	3301      	adds	r3, #1
 80004f0:	603b      	str	r3, [r7, #0]
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	2b07      	cmp	r3, #7
 80004f6:	ddde      	ble.n	80004b6 <Game_FillEmptyCells+0x16>
 80004f8:	e000      	b.n	80004fc <Game_FillEmptyCells+0x5c>
            } else {
                break;
 80004fa:	46c0      	nop			@ (mov r8, r8)
    for (int j = 0; j < BOARD_COLS; j++) {
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	3301      	adds	r3, #1
 8000500:	607b      	str	r3, [r7, #4]
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	2b07      	cmp	r3, #7
 8000506:	ddd3      	ble.n	80004b0 <Game_FillEmptyCells+0x10>
            }
        }
    }
}
 8000508:	46c0      	nop			@ (mov r8, r8)
 800050a:	46c0      	nop			@ (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	b002      	add	sp, #8
 8000510:	bd80      	pop	{r7, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	20000084 	.word	0x20000084

08000518 <Game_ApplyGravity>:

static void Game_ApplyGravity(void) {
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
    for (int j = 0; j < BOARD_COLS; j++) {
 800051e:	2300      	movs	r3, #0
 8000520:	60fb      	str	r3, [r7, #12]
 8000522:	e037      	b.n	8000594 <Game_ApplyGravity+0x7c>
        int write_row = BOARD_ROWS - 1;
 8000524:	2307      	movs	r3, #7
 8000526:	60bb      	str	r3, [r7, #8]
        for (int read_row = BOARD_ROWS - 1; read_row >= 0; read_row--) {
 8000528:	2307      	movs	r3, #7
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	e01d      	b.n	800056a <Game_ApplyGravity+0x52>
            if (board[read_row][j] != 0) {
 800052e:	4a1d      	ldr	r2, [pc, #116]	@ (80005a4 <Game_ApplyGravity+0x8c>)
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	00db      	lsls	r3, r3, #3
 8000534:	18d2      	adds	r2, r2, r3
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	18d3      	adds	r3, r2, r3
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d011      	beq.n	8000564 <Game_ApplyGravity+0x4c>
                board[write_row][j] = board[read_row][j];
 8000540:	4a18      	ldr	r2, [pc, #96]	@ (80005a4 <Game_ApplyGravity+0x8c>)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	00db      	lsls	r3, r3, #3
 8000546:	18d2      	adds	r2, r2, r3
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	18d3      	adds	r3, r2, r3
 800054c:	7819      	ldrb	r1, [r3, #0]
 800054e:	4a15      	ldr	r2, [pc, #84]	@ (80005a4 <Game_ApplyGravity+0x8c>)
 8000550:	68bb      	ldr	r3, [r7, #8]
 8000552:	00db      	lsls	r3, r3, #3
 8000554:	18d2      	adds	r2, r2, r3
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	18d3      	adds	r3, r2, r3
 800055a:	1c0a      	adds	r2, r1, #0
 800055c:	701a      	strb	r2, [r3, #0]
                write_row--;
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	3b01      	subs	r3, #1
 8000562:	60bb      	str	r3, [r7, #8]
        for (int read_row = BOARD_ROWS - 1; read_row >= 0; read_row--) {
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	3b01      	subs	r3, #1
 8000568:	607b      	str	r3, [r7, #4]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	2b00      	cmp	r3, #0
 800056e:	dade      	bge.n	800052e <Game_ApplyGravity+0x16>
            }
        }
        while (write_row >= 0) {
 8000570:	e00a      	b.n	8000588 <Game_ApplyGravity+0x70>
            board[write_row][j] = 0;
 8000572:	4a0c      	ldr	r2, [pc, #48]	@ (80005a4 <Game_ApplyGravity+0x8c>)
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	00db      	lsls	r3, r3, #3
 8000578:	18d2      	adds	r2, r2, r3
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	18d3      	adds	r3, r2, r3
 800057e:	2200      	movs	r2, #0
 8000580:	701a      	strb	r2, [r3, #0]
            write_row--;
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	3b01      	subs	r3, #1
 8000586:	60bb      	str	r3, [r7, #8]
        while (write_row >= 0) {
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	2b00      	cmp	r3, #0
 800058c:	daf1      	bge.n	8000572 <Game_ApplyGravity+0x5a>
    for (int j = 0; j < BOARD_COLS; j++) {
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	3301      	adds	r3, #1
 8000592:	60fb      	str	r3, [r7, #12]
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	2b07      	cmp	r3, #7
 8000598:	ddc4      	ble.n	8000524 <Game_ApplyGravity+0xc>
        }
    }
}
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	46c0      	nop			@ (mov r8, r8)
 800059e:	46bd      	mov	sp, r7
 80005a0:	b004      	add	sp, #16
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20000084 	.word	0x20000084

080005a8 <GetValidRandomColor>:
    if (count == 7) return 1000;
    if (count >= 8) return 5000;
    return 0;
}

static uint8_t GetValidRandomColor(uint8_t row, uint8_t col) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	0002      	movs	r2, r0
 80005b0:	1dfb      	adds	r3, r7, #7
 80005b2:	701a      	strb	r2, [r3, #0]
 80005b4:	1dbb      	adds	r3, r7, #6
 80005b6:	1c0a      	adds	r2, r1, #0
 80005b8:	701a      	strb	r2, [r3, #0]
    return (rand() % 6) + 1;
 80005ba:	f002 ff45 	bl	8003448 <rand>
 80005be:	0003      	movs	r3, r0
 80005c0:	2106      	movs	r1, #6
 80005c2:	0018      	movs	r0, r3
 80005c4:	f7ff ff22 	bl	800040c <__aeabi_idivmod>
 80005c8:	000b      	movs	r3, r1
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	3301      	adds	r3, #1
 80005ce:	b2db      	uxtb	r3, r3
}
 80005d0:	0018      	movs	r0, r3
 80005d2:	46bd      	mov	sp, r7
 80005d4:	b002      	add	sp, #8
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <Game_UpdateDebugView>:

static void Game_UpdateDebugView(void) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
    for (int i = 0; i < BOARD_ROWS; i++) {
 80005de:	2300      	movs	r3, #0
 80005e0:	607b      	str	r3, [r7, #4]
 80005e2:	e01a      	b.n	800061a <Game_UpdateDebugView+0x42>
        for (int j = 0; j < BOARD_COLS; j++) {
 80005e4:	2300      	movs	r3, #0
 80005e6:	603b      	str	r3, [r7, #0]
 80005e8:	e011      	b.n	800060e <Game_UpdateDebugView+0x36>
            debug_view[i][j] = board[i][j];
 80005ea:	4a10      	ldr	r2, [pc, #64]	@ (800062c <Game_UpdateDebugView+0x54>)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	00db      	lsls	r3, r3, #3
 80005f0:	18d2      	adds	r2, r2, r3
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	18d3      	adds	r3, r2, r3
 80005f6:	7819      	ldrb	r1, [r3, #0]
 80005f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000630 <Game_UpdateDebugView+0x58>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	00db      	lsls	r3, r3, #3
 80005fe:	18d2      	adds	r2, r2, r3
 8000600:	683b      	ldr	r3, [r7, #0]
 8000602:	18d3      	adds	r3, r2, r3
 8000604:	1c0a      	adds	r2, r1, #0
 8000606:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < BOARD_COLS; j++) {
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	3301      	adds	r3, #1
 800060c:	603b      	str	r3, [r7, #0]
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	2b07      	cmp	r3, #7
 8000612:	ddea      	ble.n	80005ea <Game_UpdateDebugView+0x12>
    for (int i = 0; i < BOARD_ROWS; i++) {
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	3301      	adds	r3, #1
 8000618:	607b      	str	r3, [r7, #4]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2b07      	cmp	r3, #7
 800061e:	dde1      	ble.n	80005e4 <Game_UpdateDebugView+0xc>
        }
    }
}
 8000620:	46c0      	nop			@ (mov r8, r8)
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	b002      	add	sp, #8
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	20000084 	.word	0x20000084
 8000630:	200000c4 	.word	0x200000c4

08000634 <Game_ProcessStep>:

// Функція для сумісності (якщо ти ще використовуєш старий виклик)
void Game_ProcessStep(uint8_t column) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	0002      	movs	r2, r0
 800063c:	1dfb      	adds	r3, r7, #7
 800063e:	701a      	strb	r2, [r3, #0]
    // Тут можна зробити логіку вибору координат курсором,
    // але поки що ця функція просто приклад.
    // Тобі треба викликати Game_Swap(r1, c1, r2, c2)
}
 8000640:	46c0      	nop			@ (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	b002      	add	sp, #8
 8000646:	bd80      	pop	{r7, pc}

08000648 <Game_SendBoardUART>:

void Game_SendBoardUART(void) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	@ 0x50
 800064c:	af00      	add	r7, sp, #0
    char line_buffer[64];
    sprintf(line_buffer, "\r\n--- SCORE: %lu ---\r\n", score);
 800064e:	4b3b      	ldr	r3, [pc, #236]	@ (800073c <Game_SendBoardUART+0xf4>)
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	493b      	ldr	r1, [pc, #236]	@ (8000740 <Game_SendBoardUART+0xf8>)
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	0018      	movs	r0, r3
 8000658:	f002 fff8 	bl	800364c <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)line_buffer, strlen(line_buffer), 100);
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	0018      	movs	r0, r3
 8000660:	f7ff fd52 	bl	8000108 <strlen>
 8000664:	0003      	movs	r3, r0
 8000666:	b29a      	uxth	r2, r3
 8000668:	1d39      	adds	r1, r7, #4
 800066a:	4836      	ldr	r0, [pc, #216]	@ (8000744 <Game_SendBoardUART+0xfc>)
 800066c:	2364      	movs	r3, #100	@ 0x64
 800066e:	f001 fcd9 	bl	8002024 <HAL_UART_Transmit>

    // Додаємо номери стовпчиків зверху для зручності
    HAL_UART_Transmit(&huart1, (uint8_t*)"   0 1 2 3 4 5 6 7\r\n", 20, 100);
 8000672:	4935      	ldr	r1, [pc, #212]	@ (8000748 <Game_SendBoardUART+0x100>)
 8000674:	4833      	ldr	r0, [pc, #204]	@ (8000744 <Game_SendBoardUART+0xfc>)
 8000676:	2364      	movs	r3, #100	@ 0x64
 8000678:	2214      	movs	r2, #20
 800067a:	f001 fcd3 	bl	8002024 <HAL_UART_Transmit>

    for (int i = 0; i < BOARD_ROWS; i++) {
 800067e:	2300      	movs	r3, #0
 8000680:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000682:	e053      	b.n	800072c <Game_SendBoardUART+0xe4>
        sprintf(line_buffer, "%d: ", i); // Номер рядка зліва
 8000684:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000686:	4931      	ldr	r1, [pc, #196]	@ (800074c <Game_SendBoardUART+0x104>)
 8000688:	1d3b      	adds	r3, r7, #4
 800068a:	0018      	movs	r0, r3
 800068c:	f002 ffde 	bl	800364c <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)line_buffer, strlen(line_buffer), 100);
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	0018      	movs	r0, r3
 8000694:	f7ff fd38 	bl	8000108 <strlen>
 8000698:	0003      	movs	r3, r0
 800069a:	b29a      	uxth	r2, r3
 800069c:	1d39      	adds	r1, r7, #4
 800069e:	4829      	ldr	r0, [pc, #164]	@ (8000744 <Game_SendBoardUART+0xfc>)
 80006a0:	2364      	movs	r3, #100	@ 0x64
 80006a2:	f001 fcbf 	bl	8002024 <HAL_UART_Transmit>

        for (int j = 0; j < BOARD_COLS; j++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80006aa:	e025      	b.n	80006f8 <Game_SendBoardUART+0xb0>
            uint8_t val = board[i][j];
 80006ac:	2047      	movs	r0, #71	@ 0x47
 80006ae:	183b      	adds	r3, r7, r0
 80006b0:	4927      	ldr	r1, [pc, #156]	@ (8000750 <Game_SendBoardUART+0x108>)
 80006b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80006b4:	00d2      	lsls	r2, r2, #3
 80006b6:	1889      	adds	r1, r1, r2
 80006b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80006ba:	188a      	adds	r2, r1, r2
 80006bc:	7812      	ldrb	r2, [r2, #0]
 80006be:	701a      	strb	r2, [r3, #0]
            char symbol = (val == 0) ? '.' : (val + '0');
 80006c0:	183b      	adds	r3, r7, r0
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d004      	beq.n	80006d2 <Game_SendBoardUART+0x8a>
 80006c8:	183b      	adds	r3, r7, r0
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	3330      	adds	r3, #48	@ 0x30
 80006ce:	b2da      	uxtb	r2, r3
 80006d0:	e000      	b.n	80006d4 <Game_SendBoardUART+0x8c>
 80006d2:	222e      	movs	r2, #46	@ 0x2e
 80006d4:	2146      	movs	r1, #70	@ 0x46
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	701a      	strb	r2, [r3, #0]
            line_buffer[j*2] = symbol;
 80006da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	1d3a      	adds	r2, r7, #4
 80006e0:	1879      	adds	r1, r7, r1
 80006e2:	7809      	ldrb	r1, [r1, #0]
 80006e4:	54d1      	strb	r1, [r2, r3]
            line_buffer[j*2 + 1] = ' ';
 80006e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80006e8:	005b      	lsls	r3, r3, #1
 80006ea:	3301      	adds	r3, #1
 80006ec:	1d3a      	adds	r2, r7, #4
 80006ee:	2120      	movs	r1, #32
 80006f0:	54d1      	strb	r1, [r2, r3]
        for (int j = 0; j < BOARD_COLS; j++) {
 80006f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80006f4:	3301      	adds	r3, #1
 80006f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80006f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80006fa:	2b07      	cmp	r3, #7
 80006fc:	ddd6      	ble.n	80006ac <Game_SendBoardUART+0x64>
        }
        line_buffer[BOARD_COLS*2] = '\r';
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	220d      	movs	r2, #13
 8000702:	741a      	strb	r2, [r3, #16]
        line_buffer[BOARD_COLS*2 + 1] = '\n';
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	220a      	movs	r2, #10
 8000708:	745a      	strb	r2, [r3, #17]
        line_buffer[BOARD_COLS*2 + 2] = '\0';
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	2200      	movs	r2, #0
 800070e:	749a      	strb	r2, [r3, #18]
        HAL_UART_Transmit(&huart1, (uint8_t*)line_buffer, strlen(line_buffer), 100);
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	0018      	movs	r0, r3
 8000714:	f7ff fcf8 	bl	8000108 <strlen>
 8000718:	0003      	movs	r3, r0
 800071a:	b29a      	uxth	r2, r3
 800071c:	1d39      	adds	r1, r7, #4
 800071e:	4809      	ldr	r0, [pc, #36]	@ (8000744 <Game_SendBoardUART+0xfc>)
 8000720:	2364      	movs	r3, #100	@ 0x64
 8000722:	f001 fc7f 	bl	8002024 <HAL_UART_Transmit>
    for (int i = 0; i < BOARD_ROWS; i++) {
 8000726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000728:	3301      	adds	r3, #1
 800072a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800072c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800072e:	2b07      	cmp	r3, #7
 8000730:	dda8      	ble.n	8000684 <Game_SendBoardUART+0x3c>
    }
}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	46c0      	nop			@ (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b014      	add	sp, #80	@ 0x50
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000104 	.word	0x20000104
 8000740:	08004880 	.word	0x08004880
 8000744:	20000124 	.word	0x20000124
 8000748:	08004898 	.word	0x08004898
 800074c:	080048b0 	.word	0x080048b0
 8000750:	20000084 	.word	0x20000084

08000754 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000754:	b590      	push	{r4, r7, lr}
 8000756:	b089      	sub	sp, #36	@ 0x24
 8000758:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075a:	240c      	movs	r4, #12
 800075c:	193b      	adds	r3, r7, r4
 800075e:	0018      	movs	r0, r3
 8000760:	2314      	movs	r3, #20
 8000762:	001a      	movs	r2, r3
 8000764:	2100      	movs	r1, #0
 8000766:	f002 ffdf 	bl	8003728 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076a:	4b26      	ldr	r3, [pc, #152]	@ (8000804 <MX_GPIO_Init+0xb0>)
 800076c:	695a      	ldr	r2, [r3, #20]
 800076e:	4b25      	ldr	r3, [pc, #148]	@ (8000804 <MX_GPIO_Init+0xb0>)
 8000770:	2180      	movs	r1, #128	@ 0x80
 8000772:	0289      	lsls	r1, r1, #10
 8000774:	430a      	orrs	r2, r1
 8000776:	615a      	str	r2, [r3, #20]
 8000778:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <MX_GPIO_Init+0xb0>)
 800077a:	695a      	ldr	r2, [r3, #20]
 800077c:	2380      	movs	r3, #128	@ 0x80
 800077e:	029b      	lsls	r3, r3, #10
 8000780:	4013      	ands	r3, r2
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <MX_GPIO_Init+0xb0>)
 8000788:	695a      	ldr	r2, [r3, #20]
 800078a:	4b1e      	ldr	r3, [pc, #120]	@ (8000804 <MX_GPIO_Init+0xb0>)
 800078c:	2180      	movs	r1, #128	@ 0x80
 800078e:	0309      	lsls	r1, r1, #12
 8000790:	430a      	orrs	r2, r1
 8000792:	615a      	str	r2, [r3, #20]
 8000794:	4b1b      	ldr	r3, [pc, #108]	@ (8000804 <MX_GPIO_Init+0xb0>)
 8000796:	695a      	ldr	r2, [r3, #20]
 8000798:	2380      	movs	r3, #128	@ 0x80
 800079a:	031b      	lsls	r3, r3, #12
 800079c:	4013      	ands	r3, r2
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 80007a2:	23c0      	movs	r3, #192	@ 0xc0
 80007a4:	009b      	lsls	r3, r3, #2
 80007a6:	4818      	ldr	r0, [pc, #96]	@ (8000808 <MX_GPIO_Init+0xb4>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	0019      	movs	r1, r3
 80007ac:	f000 fe8c 	bl	80014c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007b0:	193b      	adds	r3, r7, r4
 80007b2:	2201      	movs	r2, #1
 80007b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	2290      	movs	r2, #144	@ 0x90
 80007ba:	0352      	lsls	r2, r2, #13
 80007bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007c4:	193a      	adds	r2, r7, r4
 80007c6:	2390      	movs	r3, #144	@ 0x90
 80007c8:	05db      	lsls	r3, r3, #23
 80007ca:	0011      	movs	r1, r2
 80007cc:	0018      	movs	r0, r3
 80007ce:	f000 fd0b 	bl	80011e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 80007d2:	0021      	movs	r1, r4
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	22c0      	movs	r2, #192	@ 0xc0
 80007d8:	0092      	lsls	r2, r2, #2
 80007da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2201      	movs	r2, #1
 80007e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	4a05      	ldr	r2, [pc, #20]	@ (8000808 <MX_GPIO_Init+0xb4>)
 80007f2:	0019      	movs	r1, r3
 80007f4:	0010      	movs	r0, r2
 80007f6:	f000 fcf7 	bl	80011e8 <HAL_GPIO_Init>

}
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b009      	add	sp, #36	@ 0x24
 8000800:	bd90      	pop	{r4, r7, pc}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	40021000 	.word	0x40021000
 8000808:	48000800 	.word	0x48000800

0800080c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8000812:	f000 fb29 	bl	8000e68 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000816:	f000 f889 	bl	800092c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081a:	f7ff ff9b 	bl	8000754 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800081e:	f000 fa73 	bl	8000d08 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */
  /* --- СТАРТ --- */

  // [ЗМІНА]: Очищуємо ігрове поле та готуємо змінні гри перед стартом циклу
  Game_Init();
 8000822:	f7ff fe27 	bl	8000474 <Game_Init>

  __HAL_UART_FLUSH_DRREGISTER(&huart1);
 8000826:	4b3b      	ldr	r3, [pc, #236]	@ (8000914 <main+0x108>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	699a      	ldr	r2, [r3, #24]
 800082c:	4b39      	ldr	r3, [pc, #228]	@ (8000914 <main+0x108>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	2108      	movs	r1, #8
 8000832:	430a      	orrs	r2, r1
 8000834:	619a      	str	r2, [r3, #24]
 8000836:	4b37      	ldr	r3, [pc, #220]	@ (8000914 <main+0x108>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	699a      	ldr	r2, [r3, #24]
 800083c:	4b35      	ldr	r3, [pc, #212]	@ (8000914 <main+0x108>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2110      	movs	r1, #16
 8000842:	430a      	orrs	r2, r1
 8000844:	619a      	str	r2, [r3, #24]
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000846:	4934      	ldr	r1, [pc, #208]	@ (8000918 <main+0x10c>)
 8000848:	4b32      	ldr	r3, [pc, #200]	@ (8000914 <main+0x108>)
 800084a:	2201      	movs	r2, #1
 800084c:	0018      	movs	r0, r3
 800084e:	f001 fc88 	bl	8002162 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* --- 1. ПЕРЕВІРКА: ЧИ ПРИЙШОВ ПОВНИЙ ПАКЕТ? --- */
    if (packet_received_flag == 1)
 8000852:	4b32      	ldr	r3, [pc, #200]	@ (800091c <main+0x110>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	2b01      	cmp	r3, #1
 800085a:	d1fa      	bne.n	8000852 <main+0x46>
    {
        current_packet.cmd    = rx_buffer[0];
 800085c:	4b30      	ldr	r3, [pc, #192]	@ (8000920 <main+0x114>)
 800085e:	781a      	ldrb	r2, [r3, #0]
 8000860:	4b30      	ldr	r3, [pc, #192]	@ (8000924 <main+0x118>)
 8000862:	701a      	strb	r2, [r3, #0]
        current_packet.addr_h = rx_buffer[1];
 8000864:	4b2e      	ldr	r3, [pc, #184]	@ (8000920 <main+0x114>)
 8000866:	785a      	ldrb	r2, [r3, #1]
 8000868:	4b2e      	ldr	r3, [pc, #184]	@ (8000924 <main+0x118>)
 800086a:	705a      	strb	r2, [r3, #1]
        current_packet.addr_l = rx_buffer[2];
 800086c:	4b2c      	ldr	r3, [pc, #176]	@ (8000920 <main+0x114>)
 800086e:	789a      	ldrb	r2, [r3, #2]
 8000870:	4b2c      	ldr	r3, [pc, #176]	@ (8000924 <main+0x118>)
 8000872:	709a      	strb	r2, [r3, #2]
        current_packet.data_h = rx_buffer[3];
 8000874:	4b2a      	ldr	r3, [pc, #168]	@ (8000920 <main+0x114>)
 8000876:	78da      	ldrb	r2, [r3, #3]
 8000878:	4b2a      	ldr	r3, [pc, #168]	@ (8000924 <main+0x118>)
 800087a:	70da      	strb	r2, [r3, #3]
        current_packet.data_l = rx_buffer[4];
 800087c:	4b28      	ldr	r3, [pc, #160]	@ (8000920 <main+0x114>)
 800087e:	791a      	ldrb	r2, [r3, #4]
 8000880:	4b28      	ldr	r3, [pc, #160]	@ (8000924 <main+0x118>)
 8000882:	711a      	strb	r2, [r3, #4]
        current_packet.crc    = rx_buffer[5];
 8000884:	4b26      	ldr	r3, [pc, #152]	@ (8000920 <main+0x114>)
 8000886:	795a      	ldrb	r2, [r3, #5]
 8000888:	4b26      	ldr	r3, [pc, #152]	@ (8000924 <main+0x118>)
 800088a:	715a      	strb	r2, [r3, #5]

        /* --- 2. РАХУЄМО CRC --- */
        uint16_t sum = current_packet.cmd +
 800088c:	4b25      	ldr	r3, [pc, #148]	@ (8000924 <main+0x118>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	001a      	movs	r2, r3
                       current_packet.addr_h + current_packet.addr_l +
 8000892:	4b24      	ldr	r3, [pc, #144]	@ (8000924 <main+0x118>)
 8000894:	785b      	ldrb	r3, [r3, #1]
        uint16_t sum = current_packet.cmd +
 8000896:	18d3      	adds	r3, r2, r3
 8000898:	b29b      	uxth	r3, r3
                       current_packet.addr_h + current_packet.addr_l +
 800089a:	4a22      	ldr	r2, [pc, #136]	@ (8000924 <main+0x118>)
 800089c:	7892      	ldrb	r2, [r2, #2]
 800089e:	189b      	adds	r3, r3, r2
 80008a0:	b29b      	uxth	r3, r3
                       current_packet.data_h + current_packet.data_l;
 80008a2:	4a20      	ldr	r2, [pc, #128]	@ (8000924 <main+0x118>)
 80008a4:	78d2      	ldrb	r2, [r2, #3]
                       current_packet.addr_h + current_packet.addr_l +
 80008a6:	189b      	adds	r3, r3, r2
 80008a8:	b29a      	uxth	r2, r3
                       current_packet.data_h + current_packet.data_l;
 80008aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000924 <main+0x118>)
 80008ac:	791b      	ldrb	r3, [r3, #4]
 80008ae:	0019      	movs	r1, r3
        uint16_t sum = current_packet.cmd +
 80008b0:	200e      	movs	r0, #14
 80008b2:	183b      	adds	r3, r7, r0
 80008b4:	1852      	adds	r2, r2, r1
 80008b6:	801a      	strh	r2, [r3, #0]

        uint8_t calc_crc = sum & 0xFF;
 80008b8:	210d      	movs	r1, #13
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	183a      	adds	r2, r7, r0
 80008be:	8812      	ldrh	r2, [r2, #0]
 80008c0:	701a      	strb	r2, [r3, #0]

        /* --- 3. ВАЛІДАЦІЯ ТА ОБРОБКА --- */
        if (calc_crc == current_packet.crc)
 80008c2:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <main+0x118>)
 80008c4:	795b      	ldrb	r3, [r3, #5]
 80008c6:	187a      	adds	r2, r7, r1
 80008c8:	7812      	ldrb	r2, [r2, #0]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d111      	bne.n	80008f2 <main+0xe6>
            // === ПАКЕТ ВАЛІДНИЙ ===

            // [ЗМІНА]: Логіка гри.
            // Якщо команда (cmd) дорівнює 0x01, вважаємо це ходом гравця.
            // Номер колонки беремо з байта data_l.
            if (current_packet.cmd == 0x01)
 80008ce:	4b15      	ldr	r3, [pc, #84]	@ (8000924 <main+0x118>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	2b01      	cmp	r3, #1
 80008d4:	d104      	bne.n	80008e0 <main+0xd4>
            {
                Game_ProcessStep(current_packet.data_l);
 80008d6:	4b13      	ldr	r3, [pc, #76]	@ (8000924 <main+0x118>)
 80008d8:	791b      	ldrb	r3, [r3, #4]
 80008da:	0018      	movs	r0, r3
 80008dc:	f7ff feaa 	bl	8000634 <Game_ProcessStep>
            }

            // Відправляємо стандартне підтвердження (ACK)
            HAL_UART_Transmit(&huart1, rx_buffer, PACKET_SIZE, 100);
 80008e0:	490f      	ldr	r1, [pc, #60]	@ (8000920 <main+0x114>)
 80008e2:	480c      	ldr	r0, [pc, #48]	@ (8000914 <main+0x108>)
 80008e4:	2364      	movs	r3, #100	@ 0x64
 80008e6:	2206      	movs	r2, #6
 80008e8:	f001 fb9c 	bl	8002024 <HAL_UART_Transmit>

            // [ЗМІНА]: Після кожного ходу відправляємо візуальне поле в UART
            // Це допоможе тобі бачити гру в терміналі (наприклад, TeraTerm або Putty)
            Game_SendBoardUART();
 80008ec:	f7ff feac 	bl	8000648 <Game_SendBoardUART>
 80008f0:	e00b      	b.n	800090a <main+0xfe>
        }
        else
        {
            // === ПОМИЛКА CRC ===
            uint8_t err_packet[PACKET_SIZE] = {0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE};
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000928 <main+0x11c>)
 80008f6:	6811      	ldr	r1, [r2, #0]
 80008f8:	6019      	str	r1, [r3, #0]
 80008fa:	8892      	ldrh	r2, [r2, #4]
 80008fc:	809a      	strh	r2, [r3, #4]
            HAL_UART_Transmit(&huart1, err_packet, PACKET_SIZE, 100);
 80008fe:	1d39      	adds	r1, r7, #4
 8000900:	4804      	ldr	r0, [pc, #16]	@ (8000914 <main+0x108>)
 8000902:	2364      	movs	r3, #100	@ 0x64
 8000904:	2206      	movs	r2, #6
 8000906:	f001 fb8d 	bl	8002024 <HAL_UART_Transmit>
        }

        /* --- 4. ЗАВЕРШЕННЯ ОБРОБКИ --- */
        packet_received_flag = 0;
 800090a:	4b04      	ldr	r3, [pc, #16]	@ (800091c <main+0x110>)
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
    if (packet_received_flag == 1)
 8000910:	e79f      	b.n	8000852 <main+0x46>
 8000912:	46c0      	nop			@ (mov r8, r8)
 8000914:	20000124 	.word	0x20000124
 8000918:	20000108 	.word	0x20000108
 800091c:	20000113 	.word	0x20000113
 8000920:	2000010c 	.word	0x2000010c
 8000924:	20000118 	.word	0x20000118
 8000928:	080048b8 	.word	0x080048b8

0800092c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800092c:	b590      	push	{r4, r7, lr}
 800092e:	b097      	sub	sp, #92	@ 0x5c
 8000930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000932:	2428      	movs	r4, #40	@ 0x28
 8000934:	193b      	adds	r3, r7, r4
 8000936:	0018      	movs	r0, r3
 8000938:	2330      	movs	r3, #48	@ 0x30
 800093a:	001a      	movs	r2, r3
 800093c:	2100      	movs	r1, #0
 800093e:	f002 fef3 	bl	8003728 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000942:	2318      	movs	r3, #24
 8000944:	18fb      	adds	r3, r7, r3
 8000946:	0018      	movs	r0, r3
 8000948:	2310      	movs	r3, #16
 800094a:	001a      	movs	r2, r3
 800094c:	2100      	movs	r1, #0
 800094e:	f002 feeb 	bl	8003728 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000952:	1d3b      	adds	r3, r7, #4
 8000954:	0018      	movs	r0, r3
 8000956:	2314      	movs	r3, #20
 8000958:	001a      	movs	r2, r3
 800095a:	2100      	movs	r1, #0
 800095c:	f002 fee4 	bl	8003728 <memset>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000960:	0021      	movs	r1, r4
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2202      	movs	r2, #2
 8000966:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2201      	movs	r2, #1
 800096c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2210      	movs	r2, #16
 8000972:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2202      	movs	r2, #2
 8000978:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	22a0      	movs	r2, #160	@ 0xa0
 8000984:	0392      	lsls	r2, r2, #14
 8000986:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2200      	movs	r2, #0
 800098c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800098e:	187b      	adds	r3, r7, r1
 8000990:	0018      	movs	r0, r3
 8000992:	f000 fdb7 	bl	8001504 <HAL_RCC_OscConfig>
 8000996:	1e03      	subs	r3, r0, #0
 8000998:	d001      	beq.n	800099e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800099a:	f000 f8a1 	bl	8000ae0 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800099e:	2118      	movs	r1, #24
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	2207      	movs	r2, #7
 80009a4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	2202      	movs	r2, #2
 80009aa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	2200      	movs	r2, #0
 80009b0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	2200      	movs	r2, #0
 80009b6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	2101      	movs	r1, #1
 80009bc:	0018      	movs	r0, r3
 80009be:	f001 f8bb 	bl	8001b38 <HAL_RCC_ClockConfig>
 80009c2:	1e03      	subs	r3, r0, #0
 80009c4:	d001      	beq.n	80009ca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80009c6:	f000 f88b 	bl	8000ae0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2201      	movs	r2, #1
 80009ce:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	0018      	movs	r0, r3
 80009da:	f001 f9f1 	bl	8001dc0 <HAL_RCCEx_PeriphCLKConfig>
 80009de:	1e03      	subs	r3, r0, #0
 80009e0:	d001      	beq.n	80009e6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80009e2:	f000 f87d 	bl	8000ae0 <Error_Handler>
  }
}
 80009e6:	46c0      	nop			@ (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b017      	add	sp, #92	@ 0x5c
 80009ec:	bd90      	pop	{r4, r7, pc}
	...

080009f0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/* --- ОБРОБНИКИ ПЕРЕРИВАНЬ UART --- */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a1d      	ldr	r2, [pc, #116]	@ (8000a74 <HAL_UART_RxCpltCallback+0x84>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d133      	bne.n	8000a6a <HAL_UART_RxCpltCallback+0x7a>
  {
    uint32_t current_tick = HAL_GetTick();
 8000a02:	f000 fa8b 	bl	8000f1c <HAL_GetTick>
 8000a06:	0003      	movs	r3, r0
 8000a08:	60fb      	str	r3, [r7, #12]

    if (rx_idx > 0 && (current_tick - last_byte_tick > TIMEOUT_MS))
 8000a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a78 <HAL_UART_RxCpltCallback+0x88>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d008      	beq.n	8000a24 <HAL_UART_RxCpltCallback+0x34>
 8000a12:	4b1a      	ldr	r3, [pc, #104]	@ (8000a7c <HAL_UART_RxCpltCallback+0x8c>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	68fa      	ldr	r2, [r7, #12]
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	2b0a      	cmp	r3, #10
 8000a1c:	d902      	bls.n	8000a24 <HAL_UART_RxCpltCallback+0x34>
    {
        rx_idx = 0;
 8000a1e:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <HAL_UART_RxCpltCallback+0x88>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	701a      	strb	r2, [r3, #0]
    }

    last_byte_tick = current_tick;
 8000a24:	4b15      	ldr	r3, [pc, #84]	@ (8000a7c <HAL_UART_RxCpltCallback+0x8c>)
 8000a26:	68fa      	ldr	r2, [r7, #12]
 8000a28:	601a      	str	r2, [r3, #0]

    if (packet_received_flag == 0)
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <HAL_UART_RxCpltCallback+0x90>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d114      	bne.n	8000a5e <HAL_UART_RxCpltCallback+0x6e>
    {
        rx_buffer[rx_idx++] = rx_byte;
 8000a34:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <HAL_UART_RxCpltCallback+0x88>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	1c5a      	adds	r2, r3, #1
 8000a3a:	b2d1      	uxtb	r1, r2
 8000a3c:	4a0e      	ldr	r2, [pc, #56]	@ (8000a78 <HAL_UART_RxCpltCallback+0x88>)
 8000a3e:	7011      	strb	r1, [r2, #0]
 8000a40:	001a      	movs	r2, r3
 8000a42:	4b10      	ldr	r3, [pc, #64]	@ (8000a84 <HAL_UART_RxCpltCallback+0x94>)
 8000a44:	7819      	ldrb	r1, [r3, #0]
 8000a46:	4b10      	ldr	r3, [pc, #64]	@ (8000a88 <HAL_UART_RxCpltCallback+0x98>)
 8000a48:	5499      	strb	r1, [r3, r2]

        if (rx_idx >= PACKET_SIZE)
 8000a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a78 <HAL_UART_RxCpltCallback+0x88>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b05      	cmp	r3, #5
 8000a50:	d905      	bls.n	8000a5e <HAL_UART_RxCpltCallback+0x6e>
        {
            packet_received_flag = 1;
 8000a52:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <HAL_UART_RxCpltCallback+0x90>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	701a      	strb	r2, [r3, #0]
            rx_idx = 0;
 8000a58:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <HAL_UART_RxCpltCallback+0x88>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
        }
    }

    HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000a5e:	4909      	ldr	r1, [pc, #36]	@ (8000a84 <HAL_UART_RxCpltCallback+0x94>)
 8000a60:	4b0a      	ldr	r3, [pc, #40]	@ (8000a8c <HAL_UART_RxCpltCallback+0x9c>)
 8000a62:	2201      	movs	r2, #1
 8000a64:	0018      	movs	r0, r3
 8000a66:	f001 fb7c 	bl	8002162 <HAL_UART_Receive_IT>
  }
}
 8000a6a:	46c0      	nop			@ (mov r8, r8)
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	b004      	add	sp, #16
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	46c0      	nop			@ (mov r8, r8)
 8000a74:	40013800 	.word	0x40013800
 8000a78:	20000112 	.word	0x20000112
 8000a7c:	20000114 	.word	0x20000114
 8000a80:	20000113 	.word	0x20000113
 8000a84:	20000108 	.word	0x20000108
 8000a88:	2000010c 	.word	0x2000010c
 8000a8c:	20000124 	.word	0x20000124

08000a90 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000acc <HAL_UART_ErrorCallback+0x3c>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d10f      	bne.n	8000ac2 <HAL_UART_ErrorCallback+0x32>
  {
    __HAL_UART_CLEAR_OREFLAG(huart);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	2208      	movs	r2, #8
 8000aa8:	621a      	str	r2, [r3, #32]
    rx_idx = 0;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <HAL_UART_ErrorCallback+0x40>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]
    packet_received_flag = 0;
 8000ab0:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <HAL_UART_ErrorCallback+0x44>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8000ab6:	4908      	ldr	r1, [pc, #32]	@ (8000ad8 <HAL_UART_ErrorCallback+0x48>)
 8000ab8:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <HAL_UART_ErrorCallback+0x4c>)
 8000aba:	2201      	movs	r2, #1
 8000abc:	0018      	movs	r0, r3
 8000abe:	f001 fb50 	bl	8002162 <HAL_UART_Receive_IT>
  }
}
 8000ac2:	46c0      	nop			@ (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b002      	add	sp, #8
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	40013800 	.word	0x40013800
 8000ad0:	20000112 	.word	0x20000112
 8000ad4:	20000113 	.word	0x20000113
 8000ad8:	20000108 	.word	0x20000108
 8000adc:	20000124 	.word	0x20000124

08000ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae4:	b672      	cpsid	i
}
 8000ae6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	e7fd      	b.n	8000ae8 <Error_Handler+0x8>

08000aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <HAL_MspInit+0x44>)
 8000af4:	699a      	ldr	r2, [r3, #24]
 8000af6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <HAL_MspInit+0x44>)
 8000af8:	2101      	movs	r1, #1
 8000afa:	430a      	orrs	r2, r1
 8000afc:	619a      	str	r2, [r3, #24]
 8000afe:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <HAL_MspInit+0x44>)
 8000b00:	699b      	ldr	r3, [r3, #24]
 8000b02:	2201      	movs	r2, #1
 8000b04:	4013      	ands	r3, r2
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b0a:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <HAL_MspInit+0x44>)
 8000b0c:	69da      	ldr	r2, [r3, #28]
 8000b0e:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <HAL_MspInit+0x44>)
 8000b10:	2180      	movs	r1, #128	@ 0x80
 8000b12:	0549      	lsls	r1, r1, #21
 8000b14:	430a      	orrs	r2, r1
 8000b16:	61da      	str	r2, [r3, #28]
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <HAL_MspInit+0x44>)
 8000b1a:	69da      	ldr	r2, [r3, #28]
 8000b1c:	2380      	movs	r3, #128	@ 0x80
 8000b1e:	055b      	lsls	r3, r3, #21
 8000b20:	4013      	ands	r3, r2
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	b002      	add	sp, #8
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	40021000 	.word	0x40021000

08000b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b38:	46c0      	nop			@ (mov r8, r8)
 8000b3a:	e7fd      	b.n	8000b38 <NMI_Handler+0x4>

08000b3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b40:	46c0      	nop			@ (mov r8, r8)
 8000b42:	e7fd      	b.n	8000b40 <HardFault_Handler+0x4>

08000b44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b48:	46c0      	nop			@ (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b52:	46c0      	nop			@ (mov r8, r8)
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b5c:	f000 f9cc 	bl	8000ef8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b60:	46c0      	nop			@ (mov r8, r8)
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b6c:	4b03      	ldr	r3, [pc, #12]	@ (8000b7c <USART1_IRQHandler+0x14>)
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f001 fb4e 	bl	8002210 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b74:	46c0      	nop			@ (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			@ (mov r8, r8)
 8000b7c:	20000124 	.word	0x20000124

08000b80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  return 1;
 8000b84:	2301      	movs	r3, #1
}
 8000b86:	0018      	movs	r0, r3
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <_kill>:

int _kill(int pid, int sig)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b96:	f002 fe1d 	bl	80037d4 <__errno>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	2216      	movs	r2, #22
 8000b9e:	601a      	str	r2, [r3, #0]
  return -1;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	425b      	negs	r3, r3
}
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	b002      	add	sp, #8
 8000baa:	bd80      	pop	{r7, pc}

08000bac <_exit>:

void _exit (int status)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	425a      	negs	r2, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	0011      	movs	r1, r2
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f7ff ffe5 	bl	8000b8c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000bc2:	46c0      	nop			@ (mov r8, r8)
 8000bc4:	e7fd      	b.n	8000bc2 <_exit+0x16>

08000bc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b086      	sub	sp, #24
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	60f8      	str	r0, [r7, #12]
 8000bce:	60b9      	str	r1, [r7, #8]
 8000bd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	617b      	str	r3, [r7, #20]
 8000bd6:	e00a      	b.n	8000bee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bd8:	e000      	b.n	8000bdc <_read+0x16>
 8000bda:	bf00      	nop
 8000bdc:	0001      	movs	r1, r0
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	1c5a      	adds	r2, r3, #1
 8000be2:	60ba      	str	r2, [r7, #8]
 8000be4:	b2ca      	uxtb	r2, r1
 8000be6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	3301      	adds	r3, #1
 8000bec:	617b      	str	r3, [r7, #20]
 8000bee:	697a      	ldr	r2, [r7, #20]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	dbf0      	blt.n	8000bd8 <_read+0x12>
  }

  return len;
 8000bf6:	687b      	ldr	r3, [r7, #4]
}
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	b006      	add	sp, #24
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	617b      	str	r3, [r7, #20]
 8000c10:	e009      	b.n	8000c26 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	1c5a      	adds	r2, r3, #1
 8000c16:	60ba      	str	r2, [r7, #8]
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	e000      	b.n	8000c20 <_write+0x20>
 8000c1e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	3301      	adds	r3, #1
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	697a      	ldr	r2, [r7, #20]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	dbf1      	blt.n	8000c12 <_write+0x12>
  }
  return len;
 8000c2e:	687b      	ldr	r3, [r7, #4]
}
 8000c30:	0018      	movs	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b006      	add	sp, #24
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <_close>:

int _close(int file)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c40:	2301      	movs	r3, #1
 8000c42:	425b      	negs	r3, r3
}
 8000c44:	0018      	movs	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b002      	add	sp, #8
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	2280      	movs	r2, #128	@ 0x80
 8000c5a:	0192      	lsls	r2, r2, #6
 8000c5c:	605a      	str	r2, [r3, #4]
  return 0;
 8000c5e:	2300      	movs	r3, #0
}
 8000c60:	0018      	movs	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b002      	add	sp, #8
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <_isatty>:

int _isatty(int file)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c70:	2301      	movs	r3, #1
}
 8000c72:	0018      	movs	r0, r3
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b002      	add	sp, #8
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b084      	sub	sp, #16
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	60f8      	str	r0, [r7, #12]
 8000c82:	60b9      	str	r1, [r7, #8]
 8000c84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c86:	2300      	movs	r3, #0
}
 8000c88:	0018      	movs	r0, r3
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b004      	add	sp, #16
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	@ (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	@ (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	@ (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	@ (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	@ (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	18d3      	adds	r3, r2, r3
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f002 fd88 	bl	80037d4 <__errno>
 8000cc4:	0003      	movs	r3, r0
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	425b      	negs	r3, r3
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	@ (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	18d2      	adds	r2, r2, r3
 8000cde:	4b05      	ldr	r3, [pc, #20]	@ (8000cf4 <_sbrk+0x64>)
 8000ce0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	b006      	add	sp, #24
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20002000 	.word	0x20002000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	20000120 	.word	0x20000120
 8000cf8:	20000300 	.word	0x20000300

08000cfc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000d00:	46c0      	nop			@ (mov r8, r8)
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d0e:	4a15      	ldr	r2, [pc, #84]	@ (8000d64 <MX_USART1_UART_Init+0x5c>)
 8000d10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000d12:	4b13      	ldr	r3, [pc, #76]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d14:	2296      	movs	r2, #150	@ 0x96
 8000d16:	0212      	lsls	r2, r2, #8
 8000d18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d1a:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d20:	4b0f      	ldr	r3, [pc, #60]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d26:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d2e:	220c      	movs	r2, #12
 8000d30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d32:	4b0b      	ldr	r3, [pc, #44]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d38:	4b09      	ldr	r3, [pc, #36]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d3e:	4b08      	ldr	r3, [pc, #32]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d44:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d4a:	4b05      	ldr	r3, [pc, #20]	@ (8000d60 <MX_USART1_UART_Init+0x58>)
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f001 f915 	bl	8001f7c <HAL_UART_Init>
 8000d52:	1e03      	subs	r3, r0, #0
 8000d54:	d001      	beq.n	8000d5a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d56:	f7ff fec3 	bl	8000ae0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d5a:	46c0      	nop			@ (mov r8, r8)
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000124 	.word	0x20000124
 8000d64:	40013800 	.word	0x40013800

08000d68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d68:	b590      	push	{r4, r7, lr}
 8000d6a:	b08b      	sub	sp, #44	@ 0x2c
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d70:	2414      	movs	r4, #20
 8000d72:	193b      	adds	r3, r7, r4
 8000d74:	0018      	movs	r0, r3
 8000d76:	2314      	movs	r3, #20
 8000d78:	001a      	movs	r2, r3
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	f002 fcd4 	bl	8003728 <memset>
  if(uartHandle->Instance==USART1)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a21      	ldr	r2, [pc, #132]	@ (8000e0c <HAL_UART_MspInit+0xa4>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d13b      	bne.n	8000e02 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d8a:	4b21      	ldr	r3, [pc, #132]	@ (8000e10 <HAL_UART_MspInit+0xa8>)
 8000d8c:	699a      	ldr	r2, [r3, #24]
 8000d8e:	4b20      	ldr	r3, [pc, #128]	@ (8000e10 <HAL_UART_MspInit+0xa8>)
 8000d90:	2180      	movs	r1, #128	@ 0x80
 8000d92:	01c9      	lsls	r1, r1, #7
 8000d94:	430a      	orrs	r2, r1
 8000d96:	619a      	str	r2, [r3, #24]
 8000d98:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <HAL_UART_MspInit+0xa8>)
 8000d9a:	699a      	ldr	r2, [r3, #24]
 8000d9c:	2380      	movs	r3, #128	@ 0x80
 8000d9e:	01db      	lsls	r3, r3, #7
 8000da0:	4013      	ands	r3, r2
 8000da2:	613b      	str	r3, [r7, #16]
 8000da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <HAL_UART_MspInit+0xa8>)
 8000da8:	695a      	ldr	r2, [r3, #20]
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <HAL_UART_MspInit+0xa8>)
 8000dac:	2180      	movs	r1, #128	@ 0x80
 8000dae:	0289      	lsls	r1, r1, #10
 8000db0:	430a      	orrs	r2, r1
 8000db2:	615a      	str	r2, [r3, #20]
 8000db4:	4b16      	ldr	r3, [pc, #88]	@ (8000e10 <HAL_UART_MspInit+0xa8>)
 8000db6:	695a      	ldr	r2, [r3, #20]
 8000db8:	2380      	movs	r3, #128	@ 0x80
 8000dba:	029b      	lsls	r3, r3, #10
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000dc2:	193b      	adds	r3, r7, r4
 8000dc4:	22c0      	movs	r2, #192	@ 0xc0
 8000dc6:	00d2      	lsls	r2, r2, #3
 8000dc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dca:	0021      	movs	r1, r4
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	2202      	movs	r2, #2
 8000dd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	187b      	adds	r3, r7, r1
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dd8:	187b      	adds	r3, r7, r1
 8000dda:	2203      	movs	r2, #3
 8000ddc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000dde:	187b      	adds	r3, r7, r1
 8000de0:	2201      	movs	r2, #1
 8000de2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de4:	187a      	adds	r2, r7, r1
 8000de6:	2390      	movs	r3, #144	@ 0x90
 8000de8:	05db      	lsls	r3, r3, #23
 8000dea:	0011      	movs	r1, r2
 8000dec:	0018      	movs	r0, r3
 8000dee:	f000 f9fb 	bl	80011e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2100      	movs	r1, #0
 8000df6:	201b      	movs	r0, #27
 8000df8:	f000 f946 	bl	8001088 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000dfc:	201b      	movs	r0, #27
 8000dfe:	f000 f958 	bl	80010b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b00b      	add	sp, #44	@ 0x2c
 8000e08:	bd90      	pop	{r4, r7, pc}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	40013800 	.word	0x40013800
 8000e10:	40021000 	.word	0x40021000

08000e14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e14:	480d      	ldr	r0, [pc, #52]	@ (8000e4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e16:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000e18:	f7ff ff70 	bl	8000cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e1c:	480c      	ldr	r0, [pc, #48]	@ (8000e50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e1e:	490d      	ldr	r1, [pc, #52]	@ (8000e54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e20:	4a0d      	ldr	r2, [pc, #52]	@ (8000e58 <LoopForever+0xe>)
  movs r3, #0
 8000e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e24:	e002      	b.n	8000e2c <LoopCopyDataInit>

08000e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e2a:	3304      	adds	r3, #4

08000e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e30:	d3f9      	bcc.n	8000e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e32:	4a0a      	ldr	r2, [pc, #40]	@ (8000e5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e34:	4c0a      	ldr	r4, [pc, #40]	@ (8000e60 <LoopForever+0x16>)
  movs r3, #0
 8000e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e38:	e001      	b.n	8000e3e <LoopFillZerobss>

08000e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e3c:	3204      	adds	r2, #4

08000e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e40:	d3fb      	bcc.n	8000e3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e42:	f002 fccd 	bl	80037e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e46:	f7ff fce1 	bl	800080c <main>

08000e4a <LoopForever>:

LoopForever:
    b LoopForever
 8000e4a:	e7fe      	b.n	8000e4a <LoopForever>
  ldr   r0, =_estack
 8000e4c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e54:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e58:	080049e0 	.word	0x080049e0
  ldr r2, =_sbss
 8000e5c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e60:	200002fc 	.word	0x200002fc

08000e64 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e64:	e7fe      	b.n	8000e64 <ADC1_COMP_IRQHandler>
	...

08000e68 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e6c:	4b07      	ldr	r3, [pc, #28]	@ (8000e8c <HAL_Init+0x24>)
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <HAL_Init+0x24>)
 8000e72:	2110      	movs	r1, #16
 8000e74:	430a      	orrs	r2, r1
 8000e76:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e78:	2000      	movs	r0, #0
 8000e7a:	f000 f809 	bl	8000e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e7e:	f7ff fe35 	bl	8000aec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e82:	2300      	movs	r3, #0
}
 8000e84:	0018      	movs	r0, r3
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	46c0      	nop			@ (mov r8, r8)
 8000e8c:	40022000 	.word	0x40022000

08000e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b590      	push	{r4, r7, lr}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e98:	4b14      	ldr	r3, [pc, #80]	@ (8000eec <HAL_InitTick+0x5c>)
 8000e9a:	681c      	ldr	r4, [r3, #0]
 8000e9c:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <HAL_InitTick+0x60>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	0019      	movs	r1, r3
 8000ea2:	23fa      	movs	r3, #250	@ 0xfa
 8000ea4:	0098      	lsls	r0, r3, #2
 8000ea6:	f7ff f941 	bl	800012c <__udivsi3>
 8000eaa:	0003      	movs	r3, r0
 8000eac:	0019      	movs	r1, r3
 8000eae:	0020      	movs	r0, r4
 8000eb0:	f7ff f93c 	bl	800012c <__udivsi3>
 8000eb4:	0003      	movs	r3, r0
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 f90b 	bl	80010d2 <HAL_SYSTICK_Config>
 8000ebc:	1e03      	subs	r3, r0, #0
 8000ebe:	d001      	beq.n	8000ec4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e00f      	b.n	8000ee4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b03      	cmp	r3, #3
 8000ec8:	d80b      	bhi.n	8000ee2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eca:	6879      	ldr	r1, [r7, #4]
 8000ecc:	2301      	movs	r3, #1
 8000ece:	425b      	negs	r3, r3
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	f000 f8d8 	bl	8001088 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ed8:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_InitTick+0x64>)
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	e000      	b.n	8000ee4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
}
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b003      	add	sp, #12
 8000eea:	bd90      	pop	{r4, r7, pc}
 8000eec:	20000000 	.word	0x20000000
 8000ef0:	20000008 	.word	0x20000008
 8000ef4:	20000004 	.word	0x20000004

08000ef8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000efc:	4b05      	ldr	r3, [pc, #20]	@ (8000f14 <HAL_IncTick+0x1c>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	001a      	movs	r2, r3
 8000f02:	4b05      	ldr	r3, [pc, #20]	@ (8000f18 <HAL_IncTick+0x20>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	18d2      	adds	r2, r2, r3
 8000f08:	4b03      	ldr	r3, [pc, #12]	@ (8000f18 <HAL_IncTick+0x20>)
 8000f0a:	601a      	str	r2, [r3, #0]
}
 8000f0c:	46c0      	nop			@ (mov r8, r8)
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	46c0      	nop			@ (mov r8, r8)
 8000f14:	20000008 	.word	0x20000008
 8000f18:	200001ac 	.word	0x200001ac

08000f1c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f20:	4b02      	ldr	r3, [pc, #8]	@ (8000f2c <HAL_GetTick+0x10>)
 8000f22:	681b      	ldr	r3, [r3, #0]
}
 8000f24:	0018      	movs	r0, r3
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	200001ac 	.word	0x200001ac

08000f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	0002      	movs	r2, r0
 8000f38:	1dfb      	adds	r3, r7, #7
 8000f3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f3c:	1dfb      	adds	r3, r7, #7
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f42:	d809      	bhi.n	8000f58 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f44:	1dfb      	adds	r3, r7, #7
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	001a      	movs	r2, r3
 8000f4a:	231f      	movs	r3, #31
 8000f4c:	401a      	ands	r2, r3
 8000f4e:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <__NVIC_EnableIRQ+0x30>)
 8000f50:	2101      	movs	r1, #1
 8000f52:	4091      	lsls	r1, r2
 8000f54:	000a      	movs	r2, r1
 8000f56:	601a      	str	r2, [r3, #0]
  }
}
 8000f58:	46c0      	nop			@ (mov r8, r8)
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b002      	add	sp, #8
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	e000e100 	.word	0xe000e100

08000f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	0002      	movs	r2, r0
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	1dfb      	adds	r3, r7, #7
 8000f70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f78:	d828      	bhi.n	8000fcc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f7a:	4a2f      	ldr	r2, [pc, #188]	@ (8001038 <__NVIC_SetPriority+0xd4>)
 8000f7c:	1dfb      	adds	r3, r7, #7
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	b25b      	sxtb	r3, r3
 8000f82:	089b      	lsrs	r3, r3, #2
 8000f84:	33c0      	adds	r3, #192	@ 0xc0
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	589b      	ldr	r3, [r3, r2]
 8000f8a:	1dfa      	adds	r2, r7, #7
 8000f8c:	7812      	ldrb	r2, [r2, #0]
 8000f8e:	0011      	movs	r1, r2
 8000f90:	2203      	movs	r2, #3
 8000f92:	400a      	ands	r2, r1
 8000f94:	00d2      	lsls	r2, r2, #3
 8000f96:	21ff      	movs	r1, #255	@ 0xff
 8000f98:	4091      	lsls	r1, r2
 8000f9a:	000a      	movs	r2, r1
 8000f9c:	43d2      	mvns	r2, r2
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	019b      	lsls	r3, r3, #6
 8000fa6:	22ff      	movs	r2, #255	@ 0xff
 8000fa8:	401a      	ands	r2, r3
 8000faa:	1dfb      	adds	r3, r7, #7
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	0018      	movs	r0, r3
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	4003      	ands	r3, r0
 8000fb4:	00db      	lsls	r3, r3, #3
 8000fb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fb8:	481f      	ldr	r0, [pc, #124]	@ (8001038 <__NVIC_SetPriority+0xd4>)
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	089b      	lsrs	r3, r3, #2
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	33c0      	adds	r3, #192	@ 0xc0
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fca:	e031      	b.n	8001030 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800103c <__NVIC_SetPriority+0xd8>)
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	0019      	movs	r1, r3
 8000fd4:	230f      	movs	r3, #15
 8000fd6:	400b      	ands	r3, r1
 8000fd8:	3b08      	subs	r3, #8
 8000fda:	089b      	lsrs	r3, r3, #2
 8000fdc:	3306      	adds	r3, #6
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	18d3      	adds	r3, r2, r3
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	1dfa      	adds	r2, r7, #7
 8000fe8:	7812      	ldrb	r2, [r2, #0]
 8000fea:	0011      	movs	r1, r2
 8000fec:	2203      	movs	r2, #3
 8000fee:	400a      	ands	r2, r1
 8000ff0:	00d2      	lsls	r2, r2, #3
 8000ff2:	21ff      	movs	r1, #255	@ 0xff
 8000ff4:	4091      	lsls	r1, r2
 8000ff6:	000a      	movs	r2, r1
 8000ff8:	43d2      	mvns	r2, r2
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	019b      	lsls	r3, r3, #6
 8001002:	22ff      	movs	r2, #255	@ 0xff
 8001004:	401a      	ands	r2, r3
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	0018      	movs	r0, r3
 800100c:	2303      	movs	r3, #3
 800100e:	4003      	ands	r3, r0
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001014:	4809      	ldr	r0, [pc, #36]	@ (800103c <__NVIC_SetPriority+0xd8>)
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	001c      	movs	r4, r3
 800101c:	230f      	movs	r3, #15
 800101e:	4023      	ands	r3, r4
 8001020:	3b08      	subs	r3, #8
 8001022:	089b      	lsrs	r3, r3, #2
 8001024:	430a      	orrs	r2, r1
 8001026:	3306      	adds	r3, #6
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	18c3      	adds	r3, r0, r3
 800102c:	3304      	adds	r3, #4
 800102e:	601a      	str	r2, [r3, #0]
}
 8001030:	46c0      	nop			@ (mov r8, r8)
 8001032:	46bd      	mov	sp, r7
 8001034:	b003      	add	sp, #12
 8001036:	bd90      	pop	{r4, r7, pc}
 8001038:	e000e100 	.word	0xe000e100
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	1e5a      	subs	r2, r3, #1
 800104c:	2380      	movs	r3, #128	@ 0x80
 800104e:	045b      	lsls	r3, r3, #17
 8001050:	429a      	cmp	r2, r3
 8001052:	d301      	bcc.n	8001058 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001054:	2301      	movs	r3, #1
 8001056:	e010      	b.n	800107a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001058:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <SysTick_Config+0x44>)
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	3a01      	subs	r2, #1
 800105e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001060:	2301      	movs	r3, #1
 8001062:	425b      	negs	r3, r3
 8001064:	2103      	movs	r1, #3
 8001066:	0018      	movs	r0, r3
 8001068:	f7ff ff7c 	bl	8000f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800106c:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <SysTick_Config+0x44>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001072:	4b04      	ldr	r3, [pc, #16]	@ (8001084 <SysTick_Config+0x44>)
 8001074:	2207      	movs	r2, #7
 8001076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001078:	2300      	movs	r3, #0
}
 800107a:	0018      	movs	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	b002      	add	sp, #8
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			@ (mov r8, r8)
 8001084:	e000e010 	.word	0xe000e010

08001088 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	60b9      	str	r1, [r7, #8]
 8001090:	607a      	str	r2, [r7, #4]
 8001092:	210f      	movs	r1, #15
 8001094:	187b      	adds	r3, r7, r1
 8001096:	1c02      	adds	r2, r0, #0
 8001098:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	187b      	adds	r3, r7, r1
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b25b      	sxtb	r3, r3
 80010a2:	0011      	movs	r1, r2
 80010a4:	0018      	movs	r0, r3
 80010a6:	f7ff ff5d 	bl	8000f64 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b004      	add	sp, #16
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	0002      	movs	r2, r0
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010be:	1dfb      	adds	r3, r7, #7
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	b25b      	sxtb	r3, r3
 80010c4:	0018      	movs	r0, r3
 80010c6:	f7ff ff33 	bl	8000f30 <__NVIC_EnableIRQ>
}
 80010ca:	46c0      	nop			@ (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b002      	add	sp, #8
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b082      	sub	sp, #8
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	0018      	movs	r0, r3
 80010de:	f7ff ffaf 	bl	8001040 <SysTick_Config>
 80010e2:	0003      	movs	r3, r0
}
 80010e4:	0018      	movs	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b002      	add	sp, #8
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2221      	movs	r2, #33	@ 0x21
 80010f8:	5c9b      	ldrb	r3, [r3, r2]
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	2b02      	cmp	r3, #2
 80010fe:	d008      	beq.n	8001112 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2204      	movs	r2, #4
 8001104:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2220      	movs	r2, #32
 800110a:	2100      	movs	r1, #0
 800110c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e020      	b.n	8001154 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	210e      	movs	r1, #14
 800111e:	438a      	bics	r2, r1
 8001120:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2101      	movs	r1, #1
 800112e:	438a      	bics	r2, r1
 8001130:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800113a:	2101      	movs	r1, #1
 800113c:	4091      	lsls	r1, r2
 800113e:	000a      	movs	r2, r1
 8001140:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2221      	movs	r2, #33	@ 0x21
 8001146:	2101      	movs	r1, #1
 8001148:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2220      	movs	r2, #32
 800114e:	2100      	movs	r1, #0
 8001150:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001152:	2300      	movs	r3, #0
}
 8001154:	0018      	movs	r0, r3
 8001156:	46bd      	mov	sp, r7
 8001158:	b002      	add	sp, #8
 800115a:	bd80      	pop	{r7, pc}

0800115c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001164:	210f      	movs	r1, #15
 8001166:	187b      	adds	r3, r7, r1
 8001168:	2200      	movs	r2, #0
 800116a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2221      	movs	r2, #33	@ 0x21
 8001170:	5c9b      	ldrb	r3, [r3, r2]
 8001172:	b2db      	uxtb	r3, r3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d006      	beq.n	8001186 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2204      	movs	r2, #4
 800117c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800117e:	187b      	adds	r3, r7, r1
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
 8001184:	e028      	b.n	80011d8 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	210e      	movs	r1, #14
 8001192:	438a      	bics	r2, r1
 8001194:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2101      	movs	r1, #1
 80011a2:	438a      	bics	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011ae:	2101      	movs	r1, #1
 80011b0:	4091      	lsls	r1, r2
 80011b2:	000a      	movs	r2, r1
 80011b4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2221      	movs	r2, #33	@ 0x21
 80011ba:	2101      	movs	r1, #1
 80011bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2220      	movs	r2, #32
 80011c2:	2100      	movs	r1, #0
 80011c4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d004      	beq.n	80011d8 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	0010      	movs	r0, r2
 80011d6:	4798      	blx	r3
    }
  }
  return status;
 80011d8:	230f      	movs	r3, #15
 80011da:	18fb      	adds	r3, r7, r3
 80011dc:	781b      	ldrb	r3, [r3, #0]
}
 80011de:	0018      	movs	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b004      	add	sp, #16
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011f6:	e14f      	b.n	8001498 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2101      	movs	r1, #1
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	4091      	lsls	r1, r2
 8001202:	000a      	movs	r2, r1
 8001204:	4013      	ands	r3, r2
 8001206:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d100      	bne.n	8001210 <HAL_GPIO_Init+0x28>
 800120e:	e140      	b.n	8001492 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	2203      	movs	r2, #3
 8001216:	4013      	ands	r3, r2
 8001218:	2b01      	cmp	r3, #1
 800121a:	d005      	beq.n	8001228 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	2203      	movs	r2, #3
 8001222:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001224:	2b02      	cmp	r3, #2
 8001226:	d130      	bne.n	800128a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	2203      	movs	r2, #3
 8001234:	409a      	lsls	r2, r3
 8001236:	0013      	movs	r3, r2
 8001238:	43da      	mvns	r2, r3
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4013      	ands	r3, r2
 800123e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	68da      	ldr	r2, [r3, #12]
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	409a      	lsls	r2, r3
 800124a:	0013      	movs	r3, r2
 800124c:	693a      	ldr	r2, [r7, #16]
 800124e:	4313      	orrs	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800125e:	2201      	movs	r2, #1
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	409a      	lsls	r2, r3
 8001264:	0013      	movs	r3, r2
 8001266:	43da      	mvns	r2, r3
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	4013      	ands	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	091b      	lsrs	r3, r3, #4
 8001274:	2201      	movs	r2, #1
 8001276:	401a      	ands	r2, r3
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	409a      	lsls	r2, r3
 800127c:	0013      	movs	r3, r2
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	4313      	orrs	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2203      	movs	r2, #3
 8001290:	4013      	ands	r3, r2
 8001292:	2b03      	cmp	r3, #3
 8001294:	d017      	beq.n	80012c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	2203      	movs	r2, #3
 80012a2:	409a      	lsls	r2, r3
 80012a4:	0013      	movs	r3, r2
 80012a6:	43da      	mvns	r2, r3
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	4013      	ands	r3, r2
 80012ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	689a      	ldr	r2, [r3, #8]
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	409a      	lsls	r2, r3
 80012b8:	0013      	movs	r3, r2
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	4313      	orrs	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	2203      	movs	r2, #3
 80012cc:	4013      	ands	r3, r2
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d123      	bne.n	800131a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	08da      	lsrs	r2, r3, #3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3208      	adds	r2, #8
 80012da:	0092      	lsls	r2, r2, #2
 80012dc:	58d3      	ldr	r3, [r2, r3]
 80012de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	2207      	movs	r2, #7
 80012e4:	4013      	ands	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	220f      	movs	r2, #15
 80012ea:	409a      	lsls	r2, r3
 80012ec:	0013      	movs	r3, r2
 80012ee:	43da      	mvns	r2, r3
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	4013      	ands	r3, r2
 80012f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	691a      	ldr	r2, [r3, #16]
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2107      	movs	r1, #7
 80012fe:	400b      	ands	r3, r1
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	409a      	lsls	r2, r3
 8001304:	0013      	movs	r3, r2
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	4313      	orrs	r3, r2
 800130a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	08da      	lsrs	r2, r3, #3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3208      	adds	r2, #8
 8001314:	0092      	lsls	r2, r2, #2
 8001316:	6939      	ldr	r1, [r7, #16]
 8001318:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	2203      	movs	r2, #3
 8001326:	409a      	lsls	r2, r3
 8001328:	0013      	movs	r3, r2
 800132a:	43da      	mvns	r2, r3
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	4013      	ands	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	2203      	movs	r2, #3
 8001338:	401a      	ands	r2, r3
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	409a      	lsls	r2, r3
 8001340:	0013      	movs	r3, r2
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	4313      	orrs	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	23c0      	movs	r3, #192	@ 0xc0
 8001354:	029b      	lsls	r3, r3, #10
 8001356:	4013      	ands	r3, r2
 8001358:	d100      	bne.n	800135c <HAL_GPIO_Init+0x174>
 800135a:	e09a      	b.n	8001492 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135c:	4b54      	ldr	r3, [pc, #336]	@ (80014b0 <HAL_GPIO_Init+0x2c8>)
 800135e:	699a      	ldr	r2, [r3, #24]
 8001360:	4b53      	ldr	r3, [pc, #332]	@ (80014b0 <HAL_GPIO_Init+0x2c8>)
 8001362:	2101      	movs	r1, #1
 8001364:	430a      	orrs	r2, r1
 8001366:	619a      	str	r2, [r3, #24]
 8001368:	4b51      	ldr	r3, [pc, #324]	@ (80014b0 <HAL_GPIO_Init+0x2c8>)
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	2201      	movs	r2, #1
 800136e:	4013      	ands	r3, r2
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001374:	4a4f      	ldr	r2, [pc, #316]	@ (80014b4 <HAL_GPIO_Init+0x2cc>)
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	089b      	lsrs	r3, r3, #2
 800137a:	3302      	adds	r3, #2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	589b      	ldr	r3, [r3, r2]
 8001380:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	2203      	movs	r2, #3
 8001386:	4013      	ands	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	220f      	movs	r2, #15
 800138c:	409a      	lsls	r2, r3
 800138e:	0013      	movs	r3, r2
 8001390:	43da      	mvns	r2, r3
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	4013      	ands	r3, r2
 8001396:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	2390      	movs	r3, #144	@ 0x90
 800139c:	05db      	lsls	r3, r3, #23
 800139e:	429a      	cmp	r2, r3
 80013a0:	d013      	beq.n	80013ca <HAL_GPIO_Init+0x1e2>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a44      	ldr	r2, [pc, #272]	@ (80014b8 <HAL_GPIO_Init+0x2d0>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d00d      	beq.n	80013c6 <HAL_GPIO_Init+0x1de>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a43      	ldr	r2, [pc, #268]	@ (80014bc <HAL_GPIO_Init+0x2d4>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d007      	beq.n	80013c2 <HAL_GPIO_Init+0x1da>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a42      	ldr	r2, [pc, #264]	@ (80014c0 <HAL_GPIO_Init+0x2d8>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d101      	bne.n	80013be <HAL_GPIO_Init+0x1d6>
 80013ba:	2303      	movs	r3, #3
 80013bc:	e006      	b.n	80013cc <HAL_GPIO_Init+0x1e4>
 80013be:	2305      	movs	r3, #5
 80013c0:	e004      	b.n	80013cc <HAL_GPIO_Init+0x1e4>
 80013c2:	2302      	movs	r3, #2
 80013c4:	e002      	b.n	80013cc <HAL_GPIO_Init+0x1e4>
 80013c6:	2301      	movs	r3, #1
 80013c8:	e000      	b.n	80013cc <HAL_GPIO_Init+0x1e4>
 80013ca:	2300      	movs	r3, #0
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	2103      	movs	r1, #3
 80013d0:	400a      	ands	r2, r1
 80013d2:	0092      	lsls	r2, r2, #2
 80013d4:	4093      	lsls	r3, r2
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	4313      	orrs	r3, r2
 80013da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80013dc:	4935      	ldr	r1, [pc, #212]	@ (80014b4 <HAL_GPIO_Init+0x2cc>)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	089b      	lsrs	r3, r3, #2
 80013e2:	3302      	adds	r3, #2
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ea:	4b36      	ldr	r3, [pc, #216]	@ (80014c4 <HAL_GPIO_Init+0x2dc>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	43da      	mvns	r2, r3
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	4013      	ands	r3, r2
 80013f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	2380      	movs	r3, #128	@ 0x80
 8001400:	035b      	lsls	r3, r3, #13
 8001402:	4013      	ands	r3, r2
 8001404:	d003      	beq.n	800140e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4313      	orrs	r3, r2
 800140c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800140e:	4b2d      	ldr	r3, [pc, #180]	@ (80014c4 <HAL_GPIO_Init+0x2dc>)
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001414:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <HAL_GPIO_Init+0x2dc>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	43da      	mvns	r2, r3
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	4013      	ands	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685a      	ldr	r2, [r3, #4]
 8001428:	2380      	movs	r3, #128	@ 0x80
 800142a:	039b      	lsls	r3, r3, #14
 800142c:	4013      	ands	r3, r2
 800142e:	d003      	beq.n	8001438 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	4313      	orrs	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001438:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <HAL_GPIO_Init+0x2dc>)
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800143e:	4b21      	ldr	r3, [pc, #132]	@ (80014c4 <HAL_GPIO_Init+0x2dc>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	43da      	mvns	r2, r3
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	4013      	ands	r3, r2
 800144c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	2380      	movs	r3, #128	@ 0x80
 8001454:	029b      	lsls	r3, r3, #10
 8001456:	4013      	ands	r3, r2
 8001458:	d003      	beq.n	8001462 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	4313      	orrs	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001462:	4b18      	ldr	r3, [pc, #96]	@ (80014c4 <HAL_GPIO_Init+0x2dc>)
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <HAL_GPIO_Init+0x2dc>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	43da      	mvns	r2, r3
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	4013      	ands	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	2380      	movs	r3, #128	@ 0x80
 800147e:	025b      	lsls	r3, r3, #9
 8001480:	4013      	ands	r3, r2
 8001482:	d003      	beq.n	800148c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	4313      	orrs	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800148c:	4b0d      	ldr	r3, [pc, #52]	@ (80014c4 <HAL_GPIO_Init+0x2dc>)
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	3301      	adds	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	40da      	lsrs	r2, r3
 80014a0:	1e13      	subs	r3, r2, #0
 80014a2:	d000      	beq.n	80014a6 <HAL_GPIO_Init+0x2be>
 80014a4:	e6a8      	b.n	80011f8 <HAL_GPIO_Init+0x10>
  } 
}
 80014a6:	46c0      	nop			@ (mov r8, r8)
 80014a8:	46c0      	nop			@ (mov r8, r8)
 80014aa:	46bd      	mov	sp, r7
 80014ac:	b006      	add	sp, #24
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40021000 	.word	0x40021000
 80014b4:	40010000 	.word	0x40010000
 80014b8:	48000400 	.word	0x48000400
 80014bc:	48000800 	.word	0x48000800
 80014c0:	48000c00 	.word	0x48000c00
 80014c4:	40010400 	.word	0x40010400

080014c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	0008      	movs	r0, r1
 80014d2:	0011      	movs	r1, r2
 80014d4:	1cbb      	adds	r3, r7, #2
 80014d6:	1c02      	adds	r2, r0, #0
 80014d8:	801a      	strh	r2, [r3, #0]
 80014da:	1c7b      	adds	r3, r7, #1
 80014dc:	1c0a      	adds	r2, r1, #0
 80014de:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014e0:	1c7b      	adds	r3, r7, #1
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d004      	beq.n	80014f2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014e8:	1cbb      	adds	r3, r7, #2
 80014ea:	881a      	ldrh	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80014f0:	e003      	b.n	80014fa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014f2:	1cbb      	adds	r3, r7, #2
 80014f4:	881a      	ldrh	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014fa:	46c0      	nop			@ (mov r8, r8)
 80014fc:	46bd      	mov	sp, r7
 80014fe:	b002      	add	sp, #8
 8001500:	bd80      	pop	{r7, pc}
	...

08001504 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b088      	sub	sp, #32
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e301      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2201      	movs	r2, #1
 800151c:	4013      	ands	r3, r2
 800151e:	d100      	bne.n	8001522 <HAL_RCC_OscConfig+0x1e>
 8001520:	e08d      	b.n	800163e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001522:	4bc3      	ldr	r3, [pc, #780]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	220c      	movs	r2, #12
 8001528:	4013      	ands	r3, r2
 800152a:	2b04      	cmp	r3, #4
 800152c:	d00e      	beq.n	800154c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800152e:	4bc0      	ldr	r3, [pc, #768]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	220c      	movs	r2, #12
 8001534:	4013      	ands	r3, r2
 8001536:	2b08      	cmp	r3, #8
 8001538:	d116      	bne.n	8001568 <HAL_RCC_OscConfig+0x64>
 800153a:	4bbd      	ldr	r3, [pc, #756]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800153c:	685a      	ldr	r2, [r3, #4]
 800153e:	2380      	movs	r3, #128	@ 0x80
 8001540:	025b      	lsls	r3, r3, #9
 8001542:	401a      	ands	r2, r3
 8001544:	2380      	movs	r3, #128	@ 0x80
 8001546:	025b      	lsls	r3, r3, #9
 8001548:	429a      	cmp	r2, r3
 800154a:	d10d      	bne.n	8001568 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800154c:	4bb8      	ldr	r3, [pc, #736]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2380      	movs	r3, #128	@ 0x80
 8001552:	029b      	lsls	r3, r3, #10
 8001554:	4013      	ands	r3, r2
 8001556:	d100      	bne.n	800155a <HAL_RCC_OscConfig+0x56>
 8001558:	e070      	b.n	800163c <HAL_RCC_OscConfig+0x138>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d000      	beq.n	8001564 <HAL_RCC_OscConfig+0x60>
 8001562:	e06b      	b.n	800163c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e2d8      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d107      	bne.n	8001580 <HAL_RCC_OscConfig+0x7c>
 8001570:	4baf      	ldr	r3, [pc, #700]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4bae      	ldr	r3, [pc, #696]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001576:	2180      	movs	r1, #128	@ 0x80
 8001578:	0249      	lsls	r1, r1, #9
 800157a:	430a      	orrs	r2, r1
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	e02f      	b.n	80015e0 <HAL_RCC_OscConfig+0xdc>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d10c      	bne.n	80015a2 <HAL_RCC_OscConfig+0x9e>
 8001588:	4ba9      	ldr	r3, [pc, #676]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4ba8      	ldr	r3, [pc, #672]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800158e:	49a9      	ldr	r1, [pc, #676]	@ (8001834 <HAL_RCC_OscConfig+0x330>)
 8001590:	400a      	ands	r2, r1
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	4ba6      	ldr	r3, [pc, #664]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4ba5      	ldr	r3, [pc, #660]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800159a:	49a7      	ldr	r1, [pc, #668]	@ (8001838 <HAL_RCC_OscConfig+0x334>)
 800159c:	400a      	ands	r2, r1
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	e01e      	b.n	80015e0 <HAL_RCC_OscConfig+0xdc>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	2b05      	cmp	r3, #5
 80015a8:	d10e      	bne.n	80015c8 <HAL_RCC_OscConfig+0xc4>
 80015aa:	4ba1      	ldr	r3, [pc, #644]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	4ba0      	ldr	r3, [pc, #640]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80015b0:	2180      	movs	r1, #128	@ 0x80
 80015b2:	02c9      	lsls	r1, r1, #11
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	4b9d      	ldr	r3, [pc, #628]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	4b9c      	ldr	r3, [pc, #624]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80015be:	2180      	movs	r1, #128	@ 0x80
 80015c0:	0249      	lsls	r1, r1, #9
 80015c2:	430a      	orrs	r2, r1
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	e00b      	b.n	80015e0 <HAL_RCC_OscConfig+0xdc>
 80015c8:	4b99      	ldr	r3, [pc, #612]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	4b98      	ldr	r3, [pc, #608]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80015ce:	4999      	ldr	r1, [pc, #612]	@ (8001834 <HAL_RCC_OscConfig+0x330>)
 80015d0:	400a      	ands	r2, r1
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	4b96      	ldr	r3, [pc, #600]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	4b95      	ldr	r3, [pc, #596]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80015da:	4997      	ldr	r1, [pc, #604]	@ (8001838 <HAL_RCC_OscConfig+0x334>)
 80015dc:	400a      	ands	r2, r1
 80015de:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d014      	beq.n	8001612 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e8:	f7ff fc98 	bl	8000f1c <HAL_GetTick>
 80015ec:	0003      	movs	r3, r0
 80015ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f0:	e008      	b.n	8001604 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015f2:	f7ff fc93 	bl	8000f1c <HAL_GetTick>
 80015f6:	0002      	movs	r2, r0
 80015f8:	69bb      	ldr	r3, [r7, #24]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b64      	cmp	r3, #100	@ 0x64
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e28a      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001604:	4b8a      	ldr	r3, [pc, #552]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	2380      	movs	r3, #128	@ 0x80
 800160a:	029b      	lsls	r3, r3, #10
 800160c:	4013      	ands	r3, r2
 800160e:	d0f0      	beq.n	80015f2 <HAL_RCC_OscConfig+0xee>
 8001610:	e015      	b.n	800163e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001612:	f7ff fc83 	bl	8000f1c <HAL_GetTick>
 8001616:	0003      	movs	r3, r0
 8001618:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800161a:	e008      	b.n	800162e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800161c:	f7ff fc7e 	bl	8000f1c <HAL_GetTick>
 8001620:	0002      	movs	r2, r0
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	2b64      	cmp	r3, #100	@ 0x64
 8001628:	d901      	bls.n	800162e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800162a:	2303      	movs	r3, #3
 800162c:	e275      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800162e:	4b80      	ldr	r3, [pc, #512]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	2380      	movs	r3, #128	@ 0x80
 8001634:	029b      	lsls	r3, r3, #10
 8001636:	4013      	ands	r3, r2
 8001638:	d1f0      	bne.n	800161c <HAL_RCC_OscConfig+0x118>
 800163a:	e000      	b.n	800163e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800163c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2202      	movs	r2, #2
 8001644:	4013      	ands	r3, r2
 8001646:	d100      	bne.n	800164a <HAL_RCC_OscConfig+0x146>
 8001648:	e069      	b.n	800171e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800164a:	4b79      	ldr	r3, [pc, #484]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	220c      	movs	r2, #12
 8001650:	4013      	ands	r3, r2
 8001652:	d00b      	beq.n	800166c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001654:	4b76      	ldr	r3, [pc, #472]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	220c      	movs	r2, #12
 800165a:	4013      	ands	r3, r2
 800165c:	2b08      	cmp	r3, #8
 800165e:	d11c      	bne.n	800169a <HAL_RCC_OscConfig+0x196>
 8001660:	4b73      	ldr	r3, [pc, #460]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	2380      	movs	r3, #128	@ 0x80
 8001666:	025b      	lsls	r3, r3, #9
 8001668:	4013      	ands	r3, r2
 800166a:	d116      	bne.n	800169a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800166c:	4b70      	ldr	r3, [pc, #448]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2202      	movs	r2, #2
 8001672:	4013      	ands	r3, r2
 8001674:	d005      	beq.n	8001682 <HAL_RCC_OscConfig+0x17e>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d001      	beq.n	8001682 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e24b      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001682:	4b6b      	ldr	r3, [pc, #428]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	22f8      	movs	r2, #248	@ 0xf8
 8001688:	4393      	bics	r3, r2
 800168a:	0019      	movs	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	691b      	ldr	r3, [r3, #16]
 8001690:	00da      	lsls	r2, r3, #3
 8001692:	4b67      	ldr	r3, [pc, #412]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001694:	430a      	orrs	r2, r1
 8001696:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001698:	e041      	b.n	800171e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	68db      	ldr	r3, [r3, #12]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d024      	beq.n	80016ec <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016a2:	4b63      	ldr	r3, [pc, #396]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	4b62      	ldr	r3, [pc, #392]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80016a8:	2101      	movs	r1, #1
 80016aa:	430a      	orrs	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ae:	f7ff fc35 	bl	8000f1c <HAL_GetTick>
 80016b2:	0003      	movs	r3, r0
 80016b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016b8:	f7ff fc30 	bl	8000f1c <HAL_GetTick>
 80016bc:	0002      	movs	r2, r0
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e227      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016ca:	4b59      	ldr	r3, [pc, #356]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2202      	movs	r2, #2
 80016d0:	4013      	ands	r3, r2
 80016d2:	d0f1      	beq.n	80016b8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016d4:	4b56      	ldr	r3, [pc, #344]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	22f8      	movs	r2, #248	@ 0xf8
 80016da:	4393      	bics	r3, r2
 80016dc:	0019      	movs	r1, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	00da      	lsls	r2, r3, #3
 80016e4:	4b52      	ldr	r3, [pc, #328]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80016e6:	430a      	orrs	r2, r1
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	e018      	b.n	800171e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016ec:	4b50      	ldr	r3, [pc, #320]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4b4f      	ldr	r3, [pc, #316]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80016f2:	2101      	movs	r1, #1
 80016f4:	438a      	bics	r2, r1
 80016f6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fc10 	bl	8000f1c <HAL_GetTick>
 80016fc:	0003      	movs	r3, r0
 80016fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001702:	f7ff fc0b 	bl	8000f1c <HAL_GetTick>
 8001706:	0002      	movs	r2, r0
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e202      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001714:	4b46      	ldr	r3, [pc, #280]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2202      	movs	r2, #2
 800171a:	4013      	ands	r3, r2
 800171c:	d1f1      	bne.n	8001702 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2208      	movs	r2, #8
 8001724:	4013      	ands	r3, r2
 8001726:	d036      	beq.n	8001796 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d019      	beq.n	8001764 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001730:	4b3f      	ldr	r3, [pc, #252]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001732:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001734:	4b3e      	ldr	r3, [pc, #248]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001736:	2101      	movs	r1, #1
 8001738:	430a      	orrs	r2, r1
 800173a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800173c:	f7ff fbee 	bl	8000f1c <HAL_GetTick>
 8001740:	0003      	movs	r3, r0
 8001742:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001746:	f7ff fbe9 	bl	8000f1c <HAL_GetTick>
 800174a:	0002      	movs	r2, r0
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e1e0      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001758:	4b35      	ldr	r3, [pc, #212]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800175a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800175c:	2202      	movs	r2, #2
 800175e:	4013      	ands	r3, r2
 8001760:	d0f1      	beq.n	8001746 <HAL_RCC_OscConfig+0x242>
 8001762:	e018      	b.n	8001796 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001764:	4b32      	ldr	r3, [pc, #200]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001766:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001768:	4b31      	ldr	r3, [pc, #196]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800176a:	2101      	movs	r1, #1
 800176c:	438a      	bics	r2, r1
 800176e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001770:	f7ff fbd4 	bl	8000f1c <HAL_GetTick>
 8001774:	0003      	movs	r3, r0
 8001776:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001778:	e008      	b.n	800178c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800177a:	f7ff fbcf 	bl	8000f1c <HAL_GetTick>
 800177e:	0002      	movs	r2, r0
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	2b02      	cmp	r3, #2
 8001786:	d901      	bls.n	800178c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e1c6      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800178c:	4b28      	ldr	r3, [pc, #160]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 800178e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001790:	2202      	movs	r2, #2
 8001792:	4013      	ands	r3, r2
 8001794:	d1f1      	bne.n	800177a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2204      	movs	r2, #4
 800179c:	4013      	ands	r3, r2
 800179e:	d100      	bne.n	80017a2 <HAL_RCC_OscConfig+0x29e>
 80017a0:	e0b4      	b.n	800190c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017a2:	201f      	movs	r0, #31
 80017a4:	183b      	adds	r3, r7, r0
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017aa:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80017ac:	69da      	ldr	r2, [r3, #28]
 80017ae:	2380      	movs	r3, #128	@ 0x80
 80017b0:	055b      	lsls	r3, r3, #21
 80017b2:	4013      	ands	r3, r2
 80017b4:	d110      	bne.n	80017d8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80017b8:	69da      	ldr	r2, [r3, #28]
 80017ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80017bc:	2180      	movs	r1, #128	@ 0x80
 80017be:	0549      	lsls	r1, r1, #21
 80017c0:	430a      	orrs	r2, r1
 80017c2:	61da      	str	r2, [r3, #28]
 80017c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 80017c6:	69da      	ldr	r2, [r3, #28]
 80017c8:	2380      	movs	r3, #128	@ 0x80
 80017ca:	055b      	lsls	r3, r3, #21
 80017cc:	4013      	ands	r3, r2
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017d2:	183b      	adds	r3, r7, r0
 80017d4:	2201      	movs	r2, #1
 80017d6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d8:	4b18      	ldr	r3, [pc, #96]	@ (800183c <HAL_RCC_OscConfig+0x338>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	2380      	movs	r3, #128	@ 0x80
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	4013      	ands	r3, r2
 80017e2:	d11a      	bne.n	800181a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017e4:	4b15      	ldr	r3, [pc, #84]	@ (800183c <HAL_RCC_OscConfig+0x338>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b14      	ldr	r3, [pc, #80]	@ (800183c <HAL_RCC_OscConfig+0x338>)
 80017ea:	2180      	movs	r1, #128	@ 0x80
 80017ec:	0049      	lsls	r1, r1, #1
 80017ee:	430a      	orrs	r2, r1
 80017f0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017f2:	f7ff fb93 	bl	8000f1c <HAL_GetTick>
 80017f6:	0003      	movs	r3, r0
 80017f8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017fa:	e008      	b.n	800180e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017fc:	f7ff fb8e 	bl	8000f1c <HAL_GetTick>
 8001800:	0002      	movs	r2, r0
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	2b64      	cmp	r3, #100	@ 0x64
 8001808:	d901      	bls.n	800180e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e185      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800180e:	4b0b      	ldr	r3, [pc, #44]	@ (800183c <HAL_RCC_OscConfig+0x338>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	2380      	movs	r3, #128	@ 0x80
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	4013      	ands	r3, r2
 8001818:	d0f0      	beq.n	80017fc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d10e      	bne.n	8001840 <HAL_RCC_OscConfig+0x33c>
 8001822:	4b03      	ldr	r3, [pc, #12]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001824:	6a1a      	ldr	r2, [r3, #32]
 8001826:	4b02      	ldr	r3, [pc, #8]	@ (8001830 <HAL_RCC_OscConfig+0x32c>)
 8001828:	2101      	movs	r1, #1
 800182a:	430a      	orrs	r2, r1
 800182c:	621a      	str	r2, [r3, #32]
 800182e:	e035      	b.n	800189c <HAL_RCC_OscConfig+0x398>
 8001830:	40021000 	.word	0x40021000
 8001834:	fffeffff 	.word	0xfffeffff
 8001838:	fffbffff 	.word	0xfffbffff
 800183c:	40007000 	.word	0x40007000
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d10c      	bne.n	8001862 <HAL_RCC_OscConfig+0x35e>
 8001848:	4bb6      	ldr	r3, [pc, #728]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800184a:	6a1a      	ldr	r2, [r3, #32]
 800184c:	4bb5      	ldr	r3, [pc, #724]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800184e:	2101      	movs	r1, #1
 8001850:	438a      	bics	r2, r1
 8001852:	621a      	str	r2, [r3, #32]
 8001854:	4bb3      	ldr	r3, [pc, #716]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001856:	6a1a      	ldr	r2, [r3, #32]
 8001858:	4bb2      	ldr	r3, [pc, #712]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800185a:	2104      	movs	r1, #4
 800185c:	438a      	bics	r2, r1
 800185e:	621a      	str	r2, [r3, #32]
 8001860:	e01c      	b.n	800189c <HAL_RCC_OscConfig+0x398>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	2b05      	cmp	r3, #5
 8001868:	d10c      	bne.n	8001884 <HAL_RCC_OscConfig+0x380>
 800186a:	4bae      	ldr	r3, [pc, #696]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800186c:	6a1a      	ldr	r2, [r3, #32]
 800186e:	4bad      	ldr	r3, [pc, #692]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001870:	2104      	movs	r1, #4
 8001872:	430a      	orrs	r2, r1
 8001874:	621a      	str	r2, [r3, #32]
 8001876:	4bab      	ldr	r3, [pc, #684]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001878:	6a1a      	ldr	r2, [r3, #32]
 800187a:	4baa      	ldr	r3, [pc, #680]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800187c:	2101      	movs	r1, #1
 800187e:	430a      	orrs	r2, r1
 8001880:	621a      	str	r2, [r3, #32]
 8001882:	e00b      	b.n	800189c <HAL_RCC_OscConfig+0x398>
 8001884:	4ba7      	ldr	r3, [pc, #668]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001886:	6a1a      	ldr	r2, [r3, #32]
 8001888:	4ba6      	ldr	r3, [pc, #664]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800188a:	2101      	movs	r1, #1
 800188c:	438a      	bics	r2, r1
 800188e:	621a      	str	r2, [r3, #32]
 8001890:	4ba4      	ldr	r3, [pc, #656]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001892:	6a1a      	ldr	r2, [r3, #32]
 8001894:	4ba3      	ldr	r3, [pc, #652]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001896:	2104      	movs	r1, #4
 8001898:	438a      	bics	r2, r1
 800189a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d014      	beq.n	80018ce <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018a4:	f7ff fb3a 	bl	8000f1c <HAL_GetTick>
 80018a8:	0003      	movs	r3, r0
 80018aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ac:	e009      	b.n	80018c2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018ae:	f7ff fb35 	bl	8000f1c <HAL_GetTick>
 80018b2:	0002      	movs	r2, r0
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	4a9b      	ldr	r2, [pc, #620]	@ (8001b28 <HAL_RCC_OscConfig+0x624>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e12b      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c2:	4b98      	ldr	r3, [pc, #608]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 80018c4:	6a1b      	ldr	r3, [r3, #32]
 80018c6:	2202      	movs	r2, #2
 80018c8:	4013      	ands	r3, r2
 80018ca:	d0f0      	beq.n	80018ae <HAL_RCC_OscConfig+0x3aa>
 80018cc:	e013      	b.n	80018f6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ce:	f7ff fb25 	bl	8000f1c <HAL_GetTick>
 80018d2:	0003      	movs	r3, r0
 80018d4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d6:	e009      	b.n	80018ec <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018d8:	f7ff fb20 	bl	8000f1c <HAL_GetTick>
 80018dc:	0002      	movs	r2, r0
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	4a91      	ldr	r2, [pc, #580]	@ (8001b28 <HAL_RCC_OscConfig+0x624>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e116      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018ec:	4b8d      	ldr	r3, [pc, #564]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 80018ee:	6a1b      	ldr	r3, [r3, #32]
 80018f0:	2202      	movs	r2, #2
 80018f2:	4013      	ands	r3, r2
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018f6:	231f      	movs	r3, #31
 80018f8:	18fb      	adds	r3, r7, r3
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d105      	bne.n	800190c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001900:	4b88      	ldr	r3, [pc, #544]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001902:	69da      	ldr	r2, [r3, #28]
 8001904:	4b87      	ldr	r3, [pc, #540]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001906:	4989      	ldr	r1, [pc, #548]	@ (8001b2c <HAL_RCC_OscConfig+0x628>)
 8001908:	400a      	ands	r2, r1
 800190a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2210      	movs	r2, #16
 8001912:	4013      	ands	r3, r2
 8001914:	d063      	beq.n	80019de <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	695b      	ldr	r3, [r3, #20]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d12a      	bne.n	8001974 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800191e:	4b81      	ldr	r3, [pc, #516]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001920:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001922:	4b80      	ldr	r3, [pc, #512]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001924:	2104      	movs	r1, #4
 8001926:	430a      	orrs	r2, r1
 8001928:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800192a:	4b7e      	ldr	r3, [pc, #504]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800192c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800192e:	4b7d      	ldr	r3, [pc, #500]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001930:	2101      	movs	r1, #1
 8001932:	430a      	orrs	r2, r1
 8001934:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001936:	f7ff faf1 	bl	8000f1c <HAL_GetTick>
 800193a:	0003      	movs	r3, r0
 800193c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001940:	f7ff faec 	bl	8000f1c <HAL_GetTick>
 8001944:	0002      	movs	r2, r0
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b02      	cmp	r3, #2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e0e3      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001952:	4b74      	ldr	r3, [pc, #464]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001956:	2202      	movs	r2, #2
 8001958:	4013      	ands	r3, r2
 800195a:	d0f1      	beq.n	8001940 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800195c:	4b71      	ldr	r3, [pc, #452]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800195e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001960:	22f8      	movs	r2, #248	@ 0xf8
 8001962:	4393      	bics	r3, r2
 8001964:	0019      	movs	r1, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	00da      	lsls	r2, r3, #3
 800196c:	4b6d      	ldr	r3, [pc, #436]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800196e:	430a      	orrs	r2, r1
 8001970:	635a      	str	r2, [r3, #52]	@ 0x34
 8001972:	e034      	b.n	80019de <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	695b      	ldr	r3, [r3, #20]
 8001978:	3305      	adds	r3, #5
 800197a:	d111      	bne.n	80019a0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800197c:	4b69      	ldr	r3, [pc, #420]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800197e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001980:	4b68      	ldr	r3, [pc, #416]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001982:	2104      	movs	r1, #4
 8001984:	438a      	bics	r2, r1
 8001986:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001988:	4b66      	ldr	r3, [pc, #408]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800198a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800198c:	22f8      	movs	r2, #248	@ 0xf8
 800198e:	4393      	bics	r3, r2
 8001990:	0019      	movs	r1, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	00da      	lsls	r2, r3, #3
 8001998:	4b62      	ldr	r3, [pc, #392]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 800199a:	430a      	orrs	r2, r1
 800199c:	635a      	str	r2, [r3, #52]	@ 0x34
 800199e:	e01e      	b.n	80019de <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80019a0:	4b60      	ldr	r3, [pc, #384]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 80019a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 80019a6:	2104      	movs	r1, #4
 80019a8:	430a      	orrs	r2, r1
 80019aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80019ac:	4b5d      	ldr	r3, [pc, #372]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 80019ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019b0:	4b5c      	ldr	r3, [pc, #368]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 80019b2:	2101      	movs	r1, #1
 80019b4:	438a      	bics	r2, r1
 80019b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b8:	f7ff fab0 	bl	8000f1c <HAL_GetTick>
 80019bc:	0003      	movs	r3, r0
 80019be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019c0:	e008      	b.n	80019d4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80019c2:	f7ff faab 	bl	8000f1c <HAL_GetTick>
 80019c6:	0002      	movs	r2, r0
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d901      	bls.n	80019d4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e0a2      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80019d4:	4b53      	ldr	r3, [pc, #332]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 80019d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019d8:	2202      	movs	r2, #2
 80019da:	4013      	ands	r3, r2
 80019dc:	d1f1      	bne.n	80019c2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6a1b      	ldr	r3, [r3, #32]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d100      	bne.n	80019e8 <HAL_RCC_OscConfig+0x4e4>
 80019e6:	e097      	b.n	8001b18 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019e8:	4b4e      	ldr	r3, [pc, #312]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	220c      	movs	r2, #12
 80019ee:	4013      	ands	r3, r2
 80019f0:	2b08      	cmp	r3, #8
 80019f2:	d100      	bne.n	80019f6 <HAL_RCC_OscConfig+0x4f2>
 80019f4:	e06b      	b.n	8001ace <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a1b      	ldr	r3, [r3, #32]
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d14c      	bne.n	8001a98 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019fe:	4b49      	ldr	r3, [pc, #292]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	4b48      	ldr	r3, [pc, #288]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a04:	494a      	ldr	r1, [pc, #296]	@ (8001b30 <HAL_RCC_OscConfig+0x62c>)
 8001a06:	400a      	ands	r2, r1
 8001a08:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0a:	f7ff fa87 	bl	8000f1c <HAL_GetTick>
 8001a0e:	0003      	movs	r3, r0
 8001a10:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a12:	e008      	b.n	8001a26 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a14:	f7ff fa82 	bl	8000f1c <HAL_GetTick>
 8001a18:	0002      	movs	r2, r0
 8001a1a:	69bb      	ldr	r3, [r7, #24]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e079      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a26:	4b3f      	ldr	r3, [pc, #252]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	2380      	movs	r3, #128	@ 0x80
 8001a2c:	049b      	lsls	r3, r3, #18
 8001a2e:	4013      	ands	r3, r2
 8001a30:	d1f0      	bne.n	8001a14 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a32:	4b3c      	ldr	r3, [pc, #240]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a36:	220f      	movs	r2, #15
 8001a38:	4393      	bics	r3, r2
 8001a3a:	0019      	movs	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a40:	4b38      	ldr	r3, [pc, #224]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a42:	430a      	orrs	r2, r1
 8001a44:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a46:	4b37      	ldr	r3, [pc, #220]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	4a3a      	ldr	r2, [pc, #232]	@ (8001b34 <HAL_RCC_OscConfig+0x630>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	0019      	movs	r1, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	4b32      	ldr	r3, [pc, #200]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a60:	4b30      	ldr	r3, [pc, #192]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4b2f      	ldr	r3, [pc, #188]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a66:	2180      	movs	r1, #128	@ 0x80
 8001a68:	0449      	lsls	r1, r1, #17
 8001a6a:	430a      	orrs	r2, r1
 8001a6c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a6e:	f7ff fa55 	bl	8000f1c <HAL_GetTick>
 8001a72:	0003      	movs	r3, r0
 8001a74:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a76:	e008      	b.n	8001a8a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a78:	f7ff fa50 	bl	8000f1c <HAL_GetTick>
 8001a7c:	0002      	movs	r2, r0
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e047      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a8a:	4b26      	ldr	r3, [pc, #152]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	2380      	movs	r3, #128	@ 0x80
 8001a90:	049b      	lsls	r3, r3, #18
 8001a92:	4013      	ands	r3, r2
 8001a94:	d0f0      	beq.n	8001a78 <HAL_RCC_OscConfig+0x574>
 8001a96:	e03f      	b.n	8001b18 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a98:	4b22      	ldr	r3, [pc, #136]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4b21      	ldr	r3, [pc, #132]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001a9e:	4924      	ldr	r1, [pc, #144]	@ (8001b30 <HAL_RCC_OscConfig+0x62c>)
 8001aa0:	400a      	ands	r2, r1
 8001aa2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa4:	f7ff fa3a 	bl	8000f1c <HAL_GetTick>
 8001aa8:	0003      	movs	r3, r0
 8001aaa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aae:	f7ff fa35 	bl	8000f1c <HAL_GetTick>
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e02c      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ac0:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	2380      	movs	r3, #128	@ 0x80
 8001ac6:	049b      	lsls	r3, r3, #18
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d1f0      	bne.n	8001aae <HAL_RCC_OscConfig+0x5aa>
 8001acc:	e024      	b.n	8001b18 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a1b      	ldr	r3, [r3, #32]
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d101      	bne.n	8001ada <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e01f      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001ada:	4b12      	ldr	r3, [pc, #72]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001ae0:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <HAL_RCC_OscConfig+0x620>)
 8001ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ae4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	2380      	movs	r3, #128	@ 0x80
 8001aea:	025b      	lsls	r3, r3, #9
 8001aec:	401a      	ands	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d10e      	bne.n	8001b14 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	220f      	movs	r2, #15
 8001afa:	401a      	ands	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d107      	bne.n	8001b14 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	23f0      	movs	r3, #240	@ 0xf0
 8001b08:	039b      	lsls	r3, r3, #14
 8001b0a:	401a      	ands	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e000      	b.n	8001b1a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b008      	add	sp, #32
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			@ (mov r8, r8)
 8001b24:	40021000 	.word	0x40021000
 8001b28:	00001388 	.word	0x00001388
 8001b2c:	efffffff 	.word	0xefffffff
 8001b30:	feffffff 	.word	0xfeffffff
 8001b34:	ffc2ffff 	.word	0xffc2ffff

08001b38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d101      	bne.n	8001b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e0b3      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b4c:	4b5b      	ldr	r3, [pc, #364]	@ (8001cbc <HAL_RCC_ClockConfig+0x184>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2201      	movs	r2, #1
 8001b52:	4013      	ands	r3, r2
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d911      	bls.n	8001b7e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b5a:	4b58      	ldr	r3, [pc, #352]	@ (8001cbc <HAL_RCC_ClockConfig+0x184>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	4393      	bics	r3, r2
 8001b62:	0019      	movs	r1, r3
 8001b64:	4b55      	ldr	r3, [pc, #340]	@ (8001cbc <HAL_RCC_ClockConfig+0x184>)
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b6c:	4b53      	ldr	r3, [pc, #332]	@ (8001cbc <HAL_RCC_ClockConfig+0x184>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2201      	movs	r2, #1
 8001b72:	4013      	ands	r3, r2
 8001b74:	683a      	ldr	r2, [r7, #0]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d001      	beq.n	8001b7e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e09a      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2202      	movs	r2, #2
 8001b84:	4013      	ands	r3, r2
 8001b86:	d015      	beq.n	8001bb4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2204      	movs	r2, #4
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d006      	beq.n	8001ba0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b92:	4b4b      	ldr	r3, [pc, #300]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001b94:	685a      	ldr	r2, [r3, #4]
 8001b96:	4b4a      	ldr	r3, [pc, #296]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001b98:	21e0      	movs	r1, #224	@ 0xe0
 8001b9a:	00c9      	lsls	r1, r1, #3
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ba0:	4b47      	ldr	r3, [pc, #284]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	22f0      	movs	r2, #240	@ 0xf0
 8001ba6:	4393      	bics	r3, r2
 8001ba8:	0019      	movs	r1, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689a      	ldr	r2, [r3, #8]
 8001bae:	4b44      	ldr	r3, [pc, #272]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001bb0:	430a      	orrs	r2, r1
 8001bb2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d040      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d107      	bne.n	8001bd6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bc6:	4b3e      	ldr	r3, [pc, #248]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	2380      	movs	r3, #128	@ 0x80
 8001bcc:	029b      	lsls	r3, r3, #10
 8001bce:	4013      	ands	r3, r2
 8001bd0:	d114      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e06e      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d107      	bne.n	8001bee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bde:	4b38      	ldr	r3, [pc, #224]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	2380      	movs	r3, #128	@ 0x80
 8001be4:	049b      	lsls	r3, r3, #18
 8001be6:	4013      	ands	r3, r2
 8001be8:	d108      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e062      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bee:	4b34      	ldr	r3, [pc, #208]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d101      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e05b      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bfc:	4b30      	ldr	r3, [pc, #192]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2203      	movs	r2, #3
 8001c02:	4393      	bics	r3, r2
 8001c04:	0019      	movs	r1, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685a      	ldr	r2, [r3, #4]
 8001c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c10:	f7ff f984 	bl	8000f1c <HAL_GetTick>
 8001c14:	0003      	movs	r3, r0
 8001c16:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c18:	e009      	b.n	8001c2e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c1a:	f7ff f97f 	bl	8000f1c <HAL_GetTick>
 8001c1e:	0002      	movs	r2, r0
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	4a27      	ldr	r2, [pc, #156]	@ (8001cc4 <HAL_RCC_ClockConfig+0x18c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e042      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c2e:	4b24      	ldr	r3, [pc, #144]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	220c      	movs	r2, #12
 8001c34:	401a      	ands	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d1ec      	bne.n	8001c1a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c40:	4b1e      	ldr	r3, [pc, #120]	@ (8001cbc <HAL_RCC_ClockConfig+0x184>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2201      	movs	r2, #1
 8001c46:	4013      	ands	r3, r2
 8001c48:	683a      	ldr	r2, [r7, #0]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d211      	bcs.n	8001c72 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cbc <HAL_RCC_ClockConfig+0x184>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2201      	movs	r2, #1
 8001c54:	4393      	bics	r3, r2
 8001c56:	0019      	movs	r1, r3
 8001c58:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <HAL_RCC_ClockConfig+0x184>)
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c60:	4b16      	ldr	r3, [pc, #88]	@ (8001cbc <HAL_RCC_ClockConfig+0x184>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2201      	movs	r2, #1
 8001c66:	4013      	ands	r3, r2
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d001      	beq.n	8001c72 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e020      	b.n	8001cb4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2204      	movs	r2, #4
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d009      	beq.n	8001c90 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c7c:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	4a11      	ldr	r2, [pc, #68]	@ (8001cc8 <HAL_RCC_ClockConfig+0x190>)
 8001c82:	4013      	ands	r3, r2
 8001c84:	0019      	movs	r1, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68da      	ldr	r2, [r3, #12]
 8001c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c90:	f000 f820 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8001c94:	0001      	movs	r1, r0
 8001c96:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <HAL_RCC_ClockConfig+0x188>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	091b      	lsrs	r3, r3, #4
 8001c9c:	220f      	movs	r2, #15
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ccc <HAL_RCC_ClockConfig+0x194>)
 8001ca2:	5cd3      	ldrb	r3, [r2, r3]
 8001ca4:	000a      	movs	r2, r1
 8001ca6:	40da      	lsrs	r2, r3
 8001ca8:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <HAL_RCC_ClockConfig+0x198>)
 8001caa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001cac:	2000      	movs	r0, #0
 8001cae:	f7ff f8ef 	bl	8000e90 <HAL_InitTick>
  
  return HAL_OK;
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	b004      	add	sp, #16
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40022000 	.word	0x40022000
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	00001388 	.word	0x00001388
 8001cc8:	fffff8ff 	.word	0xfffff8ff
 8001ccc:	080048c0 	.word	0x080048c0
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60bb      	str	r3, [r7, #8]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	617b      	str	r3, [r7, #20]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001cee:	4b20      	ldr	r3, [pc, #128]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	220c      	movs	r2, #12
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	d002      	beq.n	8001d04 <HAL_RCC_GetSysClockFreq+0x30>
 8001cfe:	2b08      	cmp	r3, #8
 8001d00:	d003      	beq.n	8001d0a <HAL_RCC_GetSysClockFreq+0x36>
 8001d02:	e02c      	b.n	8001d5e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d04:	4b1b      	ldr	r3, [pc, #108]	@ (8001d74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d06:	613b      	str	r3, [r7, #16]
      break;
 8001d08:	e02c      	b.n	8001d64 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	0c9b      	lsrs	r3, r3, #18
 8001d0e:	220f      	movs	r2, #15
 8001d10:	4013      	ands	r3, r2
 8001d12:	4a19      	ldr	r2, [pc, #100]	@ (8001d78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d14:	5cd3      	ldrb	r3, [r2, r3]
 8001d16:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001d18:	4b15      	ldr	r3, [pc, #84]	@ (8001d70 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d1c:	220f      	movs	r2, #15
 8001d1e:	4013      	ands	r3, r2
 8001d20:	4a16      	ldr	r2, [pc, #88]	@ (8001d7c <HAL_RCC_GetSysClockFreq+0xa8>)
 8001d22:	5cd3      	ldrb	r3, [r2, r3]
 8001d24:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	2380      	movs	r3, #128	@ 0x80
 8001d2a:	025b      	lsls	r3, r3, #9
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	d009      	beq.n	8001d44 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	4810      	ldr	r0, [pc, #64]	@ (8001d74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d34:	f7fe f9fa 	bl	800012c <__udivsi3>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	001a      	movs	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4353      	muls	r3, r2
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	e009      	b.n	8001d58 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001d44:	6879      	ldr	r1, [r7, #4]
 8001d46:	000a      	movs	r2, r1
 8001d48:	0152      	lsls	r2, r2, #5
 8001d4a:	1a52      	subs	r2, r2, r1
 8001d4c:	0193      	lsls	r3, r2, #6
 8001d4e:	1a9b      	subs	r3, r3, r2
 8001d50:	00db      	lsls	r3, r3, #3
 8001d52:	185b      	adds	r3, r3, r1
 8001d54:	021b      	lsls	r3, r3, #8
 8001d56:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	613b      	str	r3, [r7, #16]
      break;
 8001d5c:	e002      	b.n	8001d64 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d5e:	4b05      	ldr	r3, [pc, #20]	@ (8001d74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d60:	613b      	str	r3, [r7, #16]
      break;
 8001d62:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001d64:	693b      	ldr	r3, [r7, #16]
}
 8001d66:	0018      	movs	r0, r3
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	b006      	add	sp, #24
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	46c0      	nop			@ (mov r8, r8)
 8001d70:	40021000 	.word	0x40021000
 8001d74:	007a1200 	.word	0x007a1200
 8001d78:	080048d8 	.word	0x080048d8
 8001d7c:	080048e8 	.word	0x080048e8

08001d80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d84:	4b02      	ldr	r3, [pc, #8]	@ (8001d90 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d86:	681b      	ldr	r3, [r3, #0]
}
 8001d88:	0018      	movs	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	46c0      	nop			@ (mov r8, r8)
 8001d90:	20000000 	.word	0x20000000

08001d94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001d98:	f7ff fff2 	bl	8001d80 <HAL_RCC_GetHCLKFreq>
 8001d9c:	0001      	movs	r1, r0
 8001d9e:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	0a1b      	lsrs	r3, r3, #8
 8001da4:	2207      	movs	r2, #7
 8001da6:	4013      	ands	r3, r2
 8001da8:	4a04      	ldr	r2, [pc, #16]	@ (8001dbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001daa:	5cd3      	ldrb	r3, [r2, r3]
 8001dac:	40d9      	lsrs	r1, r3
 8001dae:	000b      	movs	r3, r1
}    
 8001db0:	0018      	movs	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	080048d0 	.word	0x080048d0

08001dc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2380      	movs	r3, #128	@ 0x80
 8001dd6:	025b      	lsls	r3, r3, #9
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d100      	bne.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001ddc:	e08e      	b.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001dde:	2017      	movs	r0, #23
 8001de0:	183b      	adds	r3, r7, r0
 8001de2:	2200      	movs	r2, #0
 8001de4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001de6:	4b5f      	ldr	r3, [pc, #380]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001de8:	69da      	ldr	r2, [r3, #28]
 8001dea:	2380      	movs	r3, #128	@ 0x80
 8001dec:	055b      	lsls	r3, r3, #21
 8001dee:	4013      	ands	r3, r2
 8001df0:	d110      	bne.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001df2:	4b5c      	ldr	r3, [pc, #368]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001df4:	69da      	ldr	r2, [r3, #28]
 8001df6:	4b5b      	ldr	r3, [pc, #364]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001df8:	2180      	movs	r1, #128	@ 0x80
 8001dfa:	0549      	lsls	r1, r1, #21
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	61da      	str	r2, [r3, #28]
 8001e00:	4b58      	ldr	r3, [pc, #352]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e02:	69da      	ldr	r2, [r3, #28]
 8001e04:	2380      	movs	r3, #128	@ 0x80
 8001e06:	055b      	lsls	r3, r3, #21
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e0e:	183b      	adds	r3, r7, r0
 8001e10:	2201      	movs	r2, #1
 8001e12:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	4b54      	ldr	r3, [pc, #336]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	2380      	movs	r3, #128	@ 0x80
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	d11a      	bne.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e20:	4b51      	ldr	r3, [pc, #324]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4b50      	ldr	r3, [pc, #320]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001e26:	2180      	movs	r1, #128	@ 0x80
 8001e28:	0049      	lsls	r1, r1, #1
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e2e:	f7ff f875 	bl	8000f1c <HAL_GetTick>
 8001e32:	0003      	movs	r3, r0
 8001e34:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e36:	e008      	b.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e38:	f7ff f870 	bl	8000f1c <HAL_GetTick>
 8001e3c:	0002      	movs	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b64      	cmp	r3, #100	@ 0x64
 8001e44:	d901      	bls.n	8001e4a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e087      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4a:	4b47      	ldr	r3, [pc, #284]	@ (8001f68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	2380      	movs	r3, #128	@ 0x80
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	4013      	ands	r3, r2
 8001e54:	d0f0      	beq.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e56:	4b43      	ldr	r3, [pc, #268]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e58:	6a1a      	ldr	r2, [r3, #32]
 8001e5a:	23c0      	movs	r3, #192	@ 0xc0
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4013      	ands	r3, r2
 8001e60:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d034      	beq.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	23c0      	movs	r3, #192	@ 0xc0
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4013      	ands	r3, r2
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d02c      	beq.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e78:	4b3a      	ldr	r3, [pc, #232]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	4a3b      	ldr	r2, [pc, #236]	@ (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e82:	4b38      	ldr	r3, [pc, #224]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e84:	6a1a      	ldr	r2, [r3, #32]
 8001e86:	4b37      	ldr	r3, [pc, #220]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e88:	2180      	movs	r1, #128	@ 0x80
 8001e8a:	0249      	lsls	r1, r1, #9
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e90:	4b34      	ldr	r3, [pc, #208]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e92:	6a1a      	ldr	r2, [r3, #32]
 8001e94:	4b33      	ldr	r3, [pc, #204]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e96:	4936      	ldr	r1, [pc, #216]	@ (8001f70 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001e98:	400a      	ands	r2, r1
 8001e9a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001e9c:	4b31      	ldr	r3, [pc, #196]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d013      	beq.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eaa:	f7ff f837 	bl	8000f1c <HAL_GetTick>
 8001eae:	0003      	movs	r3, r0
 8001eb0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb2:	e009      	b.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb4:	f7ff f832 	bl	8000f1c <HAL_GetTick>
 8001eb8:	0002      	movs	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	4a2d      	ldr	r2, [pc, #180]	@ (8001f74 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e048      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec8:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	2202      	movs	r2, #2
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d0f0      	beq.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ed2:	4b24      	ldr	r3, [pc, #144]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	4a25      	ldr	r2, [pc, #148]	@ (8001f6c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	0019      	movs	r1, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	4b20      	ldr	r3, [pc, #128]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ee6:	2317      	movs	r3, #23
 8001ee8:	18fb      	adds	r3, r7, r3
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d105      	bne.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ef2:	69da      	ldr	r2, [r3, #28]
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001ef6:	4920      	ldr	r1, [pc, #128]	@ (8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ef8:	400a      	ands	r2, r1
 8001efa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2201      	movs	r2, #1
 8001f02:	4013      	ands	r3, r2
 8001f04:	d009      	beq.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f06:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	2203      	movs	r2, #3
 8001f0c:	4393      	bics	r3, r2
 8001f0e:	0019      	movs	r1, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	4b13      	ldr	r3, [pc, #76]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001f16:	430a      	orrs	r2, r1
 8001f18:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2220      	movs	r2, #32
 8001f20:	4013      	ands	r3, r2
 8001f22:	d009      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f24:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f28:	2210      	movs	r2, #16
 8001f2a:	4393      	bics	r3, r2
 8001f2c:	0019      	movs	r1, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	4b0c      	ldr	r3, [pc, #48]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001f34:	430a      	orrs	r2, r1
 8001f36:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	2380      	movs	r3, #128	@ 0x80
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4013      	ands	r3, r2
 8001f42:	d009      	beq.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001f44:	4b07      	ldr	r3, [pc, #28]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f48:	2240      	movs	r2, #64	@ 0x40
 8001f4a:	4393      	bics	r3, r2
 8001f4c:	0019      	movs	r1, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691a      	ldr	r2, [r3, #16]
 8001f52:	4b04      	ldr	r3, [pc, #16]	@ (8001f64 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001f54:	430a      	orrs	r2, r1
 8001f56:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	b006      	add	sp, #24
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	40021000 	.word	0x40021000
 8001f68:	40007000 	.word	0x40007000
 8001f6c:	fffffcff 	.word	0xfffffcff
 8001f70:	fffeffff 	.word	0xfffeffff
 8001f74:	00001388 	.word	0x00001388
 8001f78:	efffffff 	.word	0xefffffff

08001f7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e044      	b.n	8002018 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d107      	bne.n	8001fa6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2278      	movs	r2, #120	@ 0x78
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f7fe fee1 	bl	8000d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2224      	movs	r2, #36	@ 0x24
 8001faa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	438a      	bics	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d003      	beq.n	8001fcc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	f000 fd56 	bl	8002a78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 fc12 	bl	80027f8 <UART_SetConfig>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e01c      	b.n	8002018 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	490d      	ldr	r1, [pc, #52]	@ (8002020 <HAL_UART_Init+0xa4>)
 8001fea:	400a      	ands	r2, r1
 8001fec:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689a      	ldr	r2, [r3, #8]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	212a      	movs	r1, #42	@ 0x2a
 8001ffa:	438a      	bics	r2, r1
 8001ffc:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2101      	movs	r1, #1
 800200a:	430a      	orrs	r2, r1
 800200c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	0018      	movs	r0, r3
 8002012:	f000 fde5 	bl	8002be0 <UART_CheckIdleState>
 8002016:	0003      	movs	r3, r0
}
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	b002      	add	sp, #8
 800201e:	bd80      	pop	{r7, pc}
 8002020:	ffffb7ff 	.word	0xffffb7ff

08002024 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08a      	sub	sp, #40	@ 0x28
 8002028:	af02      	add	r7, sp, #8
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	603b      	str	r3, [r7, #0]
 8002030:	1dbb      	adds	r3, r7, #6
 8002032:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002038:	2b20      	cmp	r3, #32
 800203a:	d000      	beq.n	800203e <HAL_UART_Transmit+0x1a>
 800203c:	e08c      	b.n	8002158 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d003      	beq.n	800204c <HAL_UART_Transmit+0x28>
 8002044:	1dbb      	adds	r3, r7, #6
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d101      	bne.n	8002050 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e084      	b.n	800215a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	689a      	ldr	r2, [r3, #8]
 8002054:	2380      	movs	r3, #128	@ 0x80
 8002056:	015b      	lsls	r3, r3, #5
 8002058:	429a      	cmp	r2, r3
 800205a:	d109      	bne.n	8002070 <HAL_UART_Transmit+0x4c>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	691b      	ldr	r3, [r3, #16]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d105      	bne.n	8002070 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	2201      	movs	r2, #1
 8002068:	4013      	ands	r3, r2
 800206a:	d001      	beq.n	8002070 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800206c:	2301      	movs	r3, #1
 800206e:	e074      	b.n	800215a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2284      	movs	r2, #132	@ 0x84
 8002074:	2100      	movs	r1, #0
 8002076:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2221      	movs	r2, #33	@ 0x21
 800207c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800207e:	f7fe ff4d 	bl	8000f1c <HAL_GetTick>
 8002082:	0003      	movs	r3, r0
 8002084:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1dba      	adds	r2, r7, #6
 800208a:	2150      	movs	r1, #80	@ 0x50
 800208c:	8812      	ldrh	r2, [r2, #0]
 800208e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	1dba      	adds	r2, r7, #6
 8002094:	2152      	movs	r1, #82	@ 0x52
 8002096:	8812      	ldrh	r2, [r2, #0]
 8002098:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	2380      	movs	r3, #128	@ 0x80
 80020a0:	015b      	lsls	r3, r3, #5
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d108      	bne.n	80020b8 <HAL_UART_Transmit+0x94>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d104      	bne.n	80020b8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	61bb      	str	r3, [r7, #24]
 80020b6:	e003      	b.n	80020c0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80020c0:	e02f      	b.n	8002122 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	68f8      	ldr	r0, [r7, #12]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	0013      	movs	r3, r2
 80020cc:	2200      	movs	r2, #0
 80020ce:	2180      	movs	r1, #128	@ 0x80
 80020d0:	f000 fe2e 	bl	8002d30 <UART_WaitOnFlagUntilTimeout>
 80020d4:	1e03      	subs	r3, r0, #0
 80020d6:	d004      	beq.n	80020e2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2220      	movs	r2, #32
 80020dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e03b      	b.n	800215a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d10b      	bne.n	8002100 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	881a      	ldrh	r2, [r3, #0]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	05d2      	lsls	r2, r2, #23
 80020f2:	0dd2      	lsrs	r2, r2, #23
 80020f4:	b292      	uxth	r2, r2
 80020f6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	3302      	adds	r3, #2
 80020fc:	61bb      	str	r3, [r7, #24]
 80020fe:	e007      	b.n	8002110 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	781a      	ldrb	r2, [r3, #0]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3301      	adds	r3, #1
 800210e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2252      	movs	r2, #82	@ 0x52
 8002114:	5a9b      	ldrh	r3, [r3, r2]
 8002116:	b29b      	uxth	r3, r3
 8002118:	3b01      	subs	r3, #1
 800211a:	b299      	uxth	r1, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2252      	movs	r2, #82	@ 0x52
 8002120:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2252      	movs	r2, #82	@ 0x52
 8002126:	5a9b      	ldrh	r3, [r3, r2]
 8002128:	b29b      	uxth	r3, r3
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1c9      	bne.n	80020c2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	9300      	str	r3, [sp, #0]
 8002136:	0013      	movs	r3, r2
 8002138:	2200      	movs	r2, #0
 800213a:	2140      	movs	r1, #64	@ 0x40
 800213c:	f000 fdf8 	bl	8002d30 <UART_WaitOnFlagUntilTimeout>
 8002140:	1e03      	subs	r3, r0, #0
 8002142:	d004      	beq.n	800214e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2220      	movs	r2, #32
 8002148:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e005      	b.n	800215a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2220      	movs	r2, #32
 8002152:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002154:	2300      	movs	r3, #0
 8002156:	e000      	b.n	800215a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002158:	2302      	movs	r3, #2
  }
}
 800215a:	0018      	movs	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	b008      	add	sp, #32
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b088      	sub	sp, #32
 8002166:	af00      	add	r7, sp, #0
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	1dbb      	adds	r3, r7, #6
 800216e:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2280      	movs	r2, #128	@ 0x80
 8002174:	589b      	ldr	r3, [r3, r2]
 8002176:	2b20      	cmp	r3, #32
 8002178:	d145      	bne.n	8002206 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <HAL_UART_Receive_IT+0x26>
 8002180:	1dbb      	adds	r3, r7, #6
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e03d      	b.n	8002208 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	2380      	movs	r3, #128	@ 0x80
 8002192:	015b      	lsls	r3, r3, #5
 8002194:	429a      	cmp	r2, r3
 8002196:	d109      	bne.n	80021ac <HAL_UART_Receive_IT+0x4a>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d105      	bne.n	80021ac <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2201      	movs	r2, #1
 80021a4:	4013      	ands	r3, r2
 80021a6:	d001      	beq.n	80021ac <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e02d      	b.n	8002208 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	685a      	ldr	r2, [r3, #4]
 80021b8:	2380      	movs	r3, #128	@ 0x80
 80021ba:	041b      	lsls	r3, r3, #16
 80021bc:	4013      	ands	r3, r2
 80021be:	d019      	beq.n	80021f4 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021c0:	f3ef 8310 	mrs	r3, PRIMASK
 80021c4:	613b      	str	r3, [r7, #16]
  return(result);
 80021c6:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80021c8:	61fb      	str	r3, [r7, #28]
 80021ca:	2301      	movs	r3, #1
 80021cc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	f383 8810 	msr	PRIMASK, r3
}
 80021d4:	46c0      	nop			@ (mov r8, r8)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2180      	movs	r1, #128	@ 0x80
 80021e2:	04c9      	lsls	r1, r1, #19
 80021e4:	430a      	orrs	r2, r1
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	f383 8810 	msr	PRIMASK, r3
}
 80021f2:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80021f4:	1dbb      	adds	r3, r7, #6
 80021f6:	881a      	ldrh	r2, [r3, #0]
 80021f8:	68b9      	ldr	r1, [r7, #8]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	0018      	movs	r0, r3
 80021fe:	f000 fe07 	bl	8002e10 <UART_Start_Receive_IT>
 8002202:	0003      	movs	r3, r0
 8002204:	e000      	b.n	8002208 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002206:	2302      	movs	r3, #2
  }
}
 8002208:	0018      	movs	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	b008      	add	sp, #32
 800220e:	bd80      	pop	{r7, pc}

08002210 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002210:	b590      	push	{r4, r7, lr}
 8002212:	b0ab      	sub	sp, #172	@ 0xac
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	22a4      	movs	r2, #164	@ 0xa4
 8002220:	18b9      	adds	r1, r7, r2
 8002222:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	20a0      	movs	r0, #160	@ 0xa0
 800222c:	1839      	adds	r1, r7, r0
 800222e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	219c      	movs	r1, #156	@ 0x9c
 8002238:	1879      	adds	r1, r7, r1
 800223a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800223c:	0011      	movs	r1, r2
 800223e:	18bb      	adds	r3, r7, r2
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a99      	ldr	r2, [pc, #612]	@ (80024a8 <HAL_UART_IRQHandler+0x298>)
 8002244:	4013      	ands	r3, r2
 8002246:	2298      	movs	r2, #152	@ 0x98
 8002248:	18bc      	adds	r4, r7, r2
 800224a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800224c:	18bb      	adds	r3, r7, r2
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d114      	bne.n	800227e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002254:	187b      	adds	r3, r7, r1
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2220      	movs	r2, #32
 800225a:	4013      	ands	r3, r2
 800225c:	d00f      	beq.n	800227e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800225e:	183b      	adds	r3, r7, r0
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2220      	movs	r2, #32
 8002264:	4013      	ands	r3, r2
 8002266:	d00a      	beq.n	800227e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800226c:	2b00      	cmp	r3, #0
 800226e:	d100      	bne.n	8002272 <HAL_UART_IRQHandler+0x62>
 8002270:	e29e      	b.n	80027b0 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	0010      	movs	r0, r2
 800227a:	4798      	blx	r3
      }
      return;
 800227c:	e298      	b.n	80027b0 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800227e:	2398      	movs	r3, #152	@ 0x98
 8002280:	18fb      	adds	r3, r7, r3
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d100      	bne.n	800228a <HAL_UART_IRQHandler+0x7a>
 8002288:	e114      	b.n	80024b4 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800228a:	239c      	movs	r3, #156	@ 0x9c
 800228c:	18fb      	adds	r3, r7, r3
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2201      	movs	r2, #1
 8002292:	4013      	ands	r3, r2
 8002294:	d106      	bne.n	80022a4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002296:	23a0      	movs	r3, #160	@ 0xa0
 8002298:	18fb      	adds	r3, r7, r3
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a83      	ldr	r2, [pc, #524]	@ (80024ac <HAL_UART_IRQHandler+0x29c>)
 800229e:	4013      	ands	r3, r2
 80022a0:	d100      	bne.n	80022a4 <HAL_UART_IRQHandler+0x94>
 80022a2:	e107      	b.n	80024b4 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80022a4:	23a4      	movs	r3, #164	@ 0xa4
 80022a6:	18fb      	adds	r3, r7, r3
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2201      	movs	r2, #1
 80022ac:	4013      	ands	r3, r2
 80022ae:	d012      	beq.n	80022d6 <HAL_UART_IRQHandler+0xc6>
 80022b0:	23a0      	movs	r3, #160	@ 0xa0
 80022b2:	18fb      	adds	r3, r7, r3
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	2380      	movs	r3, #128	@ 0x80
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4013      	ands	r3, r2
 80022bc:	d00b      	beq.n	80022d6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2201      	movs	r2, #1
 80022c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2284      	movs	r2, #132	@ 0x84
 80022ca:	589b      	ldr	r3, [r3, r2]
 80022cc:	2201      	movs	r2, #1
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2184      	movs	r1, #132	@ 0x84
 80022d4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80022d6:	23a4      	movs	r3, #164	@ 0xa4
 80022d8:	18fb      	adds	r3, r7, r3
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2202      	movs	r2, #2
 80022de:	4013      	ands	r3, r2
 80022e0:	d011      	beq.n	8002306 <HAL_UART_IRQHandler+0xf6>
 80022e2:	239c      	movs	r3, #156	@ 0x9c
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2201      	movs	r2, #1
 80022ea:	4013      	ands	r3, r2
 80022ec:	d00b      	beq.n	8002306 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2202      	movs	r2, #2
 80022f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2284      	movs	r2, #132	@ 0x84
 80022fa:	589b      	ldr	r3, [r3, r2]
 80022fc:	2204      	movs	r2, #4
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2184      	movs	r1, #132	@ 0x84
 8002304:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002306:	23a4      	movs	r3, #164	@ 0xa4
 8002308:	18fb      	adds	r3, r7, r3
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2204      	movs	r2, #4
 800230e:	4013      	ands	r3, r2
 8002310:	d011      	beq.n	8002336 <HAL_UART_IRQHandler+0x126>
 8002312:	239c      	movs	r3, #156	@ 0x9c
 8002314:	18fb      	adds	r3, r7, r3
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2201      	movs	r2, #1
 800231a:	4013      	ands	r3, r2
 800231c:	d00b      	beq.n	8002336 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2204      	movs	r2, #4
 8002324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2284      	movs	r2, #132	@ 0x84
 800232a:	589b      	ldr	r3, [r3, r2]
 800232c:	2202      	movs	r2, #2
 800232e:	431a      	orrs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2184      	movs	r1, #132	@ 0x84
 8002334:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002336:	23a4      	movs	r3, #164	@ 0xa4
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2208      	movs	r2, #8
 800233e:	4013      	ands	r3, r2
 8002340:	d017      	beq.n	8002372 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002342:	23a0      	movs	r3, #160	@ 0xa0
 8002344:	18fb      	adds	r3, r7, r3
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2220      	movs	r2, #32
 800234a:	4013      	ands	r3, r2
 800234c:	d105      	bne.n	800235a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800234e:	239c      	movs	r3, #156	@ 0x9c
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2201      	movs	r2, #1
 8002356:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002358:	d00b      	beq.n	8002372 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2208      	movs	r2, #8
 8002360:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2284      	movs	r2, #132	@ 0x84
 8002366:	589b      	ldr	r3, [r3, r2]
 8002368:	2208      	movs	r2, #8
 800236a:	431a      	orrs	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2184      	movs	r1, #132	@ 0x84
 8002370:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002372:	23a4      	movs	r3, #164	@ 0xa4
 8002374:	18fb      	adds	r3, r7, r3
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	2380      	movs	r3, #128	@ 0x80
 800237a:	011b      	lsls	r3, r3, #4
 800237c:	4013      	ands	r3, r2
 800237e:	d013      	beq.n	80023a8 <HAL_UART_IRQHandler+0x198>
 8002380:	23a0      	movs	r3, #160	@ 0xa0
 8002382:	18fb      	adds	r3, r7, r3
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	2380      	movs	r3, #128	@ 0x80
 8002388:	04db      	lsls	r3, r3, #19
 800238a:	4013      	ands	r3, r2
 800238c:	d00c      	beq.n	80023a8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2280      	movs	r2, #128	@ 0x80
 8002394:	0112      	lsls	r2, r2, #4
 8002396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2284      	movs	r2, #132	@ 0x84
 800239c:	589b      	ldr	r3, [r3, r2]
 800239e:	2220      	movs	r2, #32
 80023a0:	431a      	orrs	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2184      	movs	r1, #132	@ 0x84
 80023a6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2284      	movs	r2, #132	@ 0x84
 80023ac:	589b      	ldr	r3, [r3, r2]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d100      	bne.n	80023b4 <HAL_UART_IRQHandler+0x1a4>
 80023b2:	e1ff      	b.n	80027b4 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80023b4:	23a4      	movs	r3, #164	@ 0xa4
 80023b6:	18fb      	adds	r3, r7, r3
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2220      	movs	r2, #32
 80023bc:	4013      	ands	r3, r2
 80023be:	d00e      	beq.n	80023de <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80023c0:	23a0      	movs	r3, #160	@ 0xa0
 80023c2:	18fb      	adds	r3, r7, r3
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2220      	movs	r2, #32
 80023c8:	4013      	ands	r3, r2
 80023ca:	d008      	beq.n	80023de <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d004      	beq.n	80023de <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	0010      	movs	r0, r2
 80023dc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2284      	movs	r2, #132	@ 0x84
 80023e2:	589b      	ldr	r3, [r3, r2]
 80023e4:	2194      	movs	r1, #148	@ 0x94
 80023e6:	187a      	adds	r2, r7, r1
 80023e8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	2240      	movs	r2, #64	@ 0x40
 80023f2:	4013      	ands	r3, r2
 80023f4:	2b40      	cmp	r3, #64	@ 0x40
 80023f6:	d004      	beq.n	8002402 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80023f8:	187b      	adds	r3, r7, r1
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2228      	movs	r2, #40	@ 0x28
 80023fe:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002400:	d047      	beq.n	8002492 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	0018      	movs	r0, r3
 8002406:	f000 fdb9 	bl	8002f7c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	2240      	movs	r2, #64	@ 0x40
 8002412:	4013      	ands	r3, r2
 8002414:	2b40      	cmp	r3, #64	@ 0x40
 8002416:	d137      	bne.n	8002488 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002418:	f3ef 8310 	mrs	r3, PRIMASK
 800241c:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800241e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002420:	2090      	movs	r0, #144	@ 0x90
 8002422:	183a      	adds	r2, r7, r0
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	2301      	movs	r3, #1
 8002428:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800242a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800242c:	f383 8810 	msr	PRIMASK, r3
}
 8002430:	46c0      	nop			@ (mov r8, r8)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2140      	movs	r1, #64	@ 0x40
 800243e:	438a      	bics	r2, r1
 8002440:	609a      	str	r2, [r3, #8]
 8002442:	183b      	adds	r3, r7, r0
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002448:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800244a:	f383 8810 	msr	PRIMASK, r3
}
 800244e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002454:	2b00      	cmp	r3, #0
 8002456:	d012      	beq.n	800247e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800245c:	4a14      	ldr	r2, [pc, #80]	@ (80024b0 <HAL_UART_IRQHandler+0x2a0>)
 800245e:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002464:	0018      	movs	r0, r3
 8002466:	f7fe fe79 	bl	800115c <HAL_DMA_Abort_IT>
 800246a:	1e03      	subs	r3, r0, #0
 800246c:	d01a      	beq.n	80024a4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002472:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002478:	0018      	movs	r0, r3
 800247a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800247c:	e012      	b.n	80024a4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	0018      	movs	r0, r3
 8002482:	f7fe fb05 	bl	8000a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002486:	e00d      	b.n	80024a4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	0018      	movs	r0, r3
 800248c:	f7fe fb00 	bl	8000a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002490:	e008      	b.n	80024a4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	0018      	movs	r0, r3
 8002496:	f7fe fafb 	bl	8000a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2284      	movs	r2, #132	@ 0x84
 800249e:	2100      	movs	r1, #0
 80024a0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80024a2:	e187      	b.n	80027b4 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024a4:	46c0      	nop			@ (mov r8, r8)
    return;
 80024a6:	e185      	b.n	80027b4 <HAL_UART_IRQHandler+0x5a4>
 80024a8:	0000080f 	.word	0x0000080f
 80024ac:	04000120 	.word	0x04000120
 80024b0:	08003045 	.word	0x08003045

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d000      	beq.n	80024be <HAL_UART_IRQHandler+0x2ae>
 80024bc:	e139      	b.n	8002732 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80024be:	23a4      	movs	r3, #164	@ 0xa4
 80024c0:	18fb      	adds	r3, r7, r3
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2210      	movs	r2, #16
 80024c6:	4013      	ands	r3, r2
 80024c8:	d100      	bne.n	80024cc <HAL_UART_IRQHandler+0x2bc>
 80024ca:	e132      	b.n	8002732 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80024cc:	23a0      	movs	r3, #160	@ 0xa0
 80024ce:	18fb      	adds	r3, r7, r3
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2210      	movs	r2, #16
 80024d4:	4013      	ands	r3, r2
 80024d6:	d100      	bne.n	80024da <HAL_UART_IRQHandler+0x2ca>
 80024d8:	e12b      	b.n	8002732 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2210      	movs	r2, #16
 80024e0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	2240      	movs	r2, #64	@ 0x40
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b40      	cmp	r3, #64	@ 0x40
 80024ee:	d000      	beq.n	80024f2 <HAL_UART_IRQHandler+0x2e2>
 80024f0:	e09f      	b.n	8002632 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	685a      	ldr	r2, [r3, #4]
 80024fa:	217e      	movs	r1, #126	@ 0x7e
 80024fc:	187b      	adds	r3, r7, r1
 80024fe:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002500:	187b      	adds	r3, r7, r1
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d100      	bne.n	800250a <HAL_UART_IRQHandler+0x2fa>
 8002508:	e156      	b.n	80027b8 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2258      	movs	r2, #88	@ 0x58
 800250e:	5a9b      	ldrh	r3, [r3, r2]
 8002510:	187a      	adds	r2, r7, r1
 8002512:	8812      	ldrh	r2, [r2, #0]
 8002514:	429a      	cmp	r2, r3
 8002516:	d300      	bcc.n	800251a <HAL_UART_IRQHandler+0x30a>
 8002518:	e14e      	b.n	80027b8 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	187a      	adds	r2, r7, r1
 800251e:	215a      	movs	r1, #90	@ 0x5a
 8002520:	8812      	ldrh	r2, [r2, #0]
 8002522:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	2b20      	cmp	r3, #32
 800252c:	d06f      	beq.n	800260e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800252e:	f3ef 8310 	mrs	r3, PRIMASK
 8002532:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002536:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002538:	2301      	movs	r3, #1
 800253a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800253c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800253e:	f383 8810 	msr	PRIMASK, r3
}
 8002542:	46c0      	nop			@ (mov r8, r8)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	499e      	ldr	r1, [pc, #632]	@ (80027c8 <HAL_UART_IRQHandler+0x5b8>)
 8002550:	400a      	ands	r2, r1
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002556:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800255a:	f383 8810 	msr	PRIMASK, r3
}
 800255e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002560:	f3ef 8310 	mrs	r3, PRIMASK
 8002564:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002568:	677b      	str	r3, [r7, #116]	@ 0x74
 800256a:	2301      	movs	r3, #1
 800256c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800256e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002570:	f383 8810 	msr	PRIMASK, r3
}
 8002574:	46c0      	nop			@ (mov r8, r8)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2101      	movs	r1, #1
 8002582:	438a      	bics	r2, r1
 8002584:	609a      	str	r2, [r3, #8]
 8002586:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002588:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800258a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800258c:	f383 8810 	msr	PRIMASK, r3
}
 8002590:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002592:	f3ef 8310 	mrs	r3, PRIMASK
 8002596:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002598:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800259a:	673b      	str	r3, [r7, #112]	@ 0x70
 800259c:	2301      	movs	r3, #1
 800259e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025a2:	f383 8810 	msr	PRIMASK, r3
}
 80025a6:	46c0      	nop			@ (mov r8, r8)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2140      	movs	r1, #64	@ 0x40
 80025b4:	438a      	bics	r2, r1
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80025ba:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025be:	f383 8810 	msr	PRIMASK, r3
}
 80025c2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2280      	movs	r2, #128	@ 0x80
 80025c8:	2120      	movs	r1, #32
 80025ca:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025d2:	f3ef 8310 	mrs	r3, PRIMASK
 80025d6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80025d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80025dc:	2301      	movs	r3, #1
 80025de:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025e2:	f383 8810 	msr	PRIMASK, r3
}
 80025e6:	46c0      	nop			@ (mov r8, r8)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2110      	movs	r1, #16
 80025f4:	438a      	bics	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025fe:	f383 8810 	msr	PRIMASK, r3
}
 8002602:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002608:	0018      	movs	r0, r3
 800260a:	f7fe fd6f 	bl	80010ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2202      	movs	r2, #2
 8002612:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2258      	movs	r2, #88	@ 0x58
 8002618:	5a9a      	ldrh	r2, [r3, r2]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	215a      	movs	r1, #90	@ 0x5a
 800261e:	5a5b      	ldrh	r3, [r3, r1]
 8002620:	b29b      	uxth	r3, r3
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	b29a      	uxth	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	0011      	movs	r1, r2
 800262a:	0018      	movs	r0, r3
 800262c:	f000 f8d8 	bl	80027e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002630:	e0c2      	b.n	80027b8 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2258      	movs	r2, #88	@ 0x58
 8002636:	5a99      	ldrh	r1, [r3, r2]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	225a      	movs	r2, #90	@ 0x5a
 800263c:	5a9b      	ldrh	r3, [r3, r2]
 800263e:	b29a      	uxth	r2, r3
 8002640:	208e      	movs	r0, #142	@ 0x8e
 8002642:	183b      	adds	r3, r7, r0
 8002644:	1a8a      	subs	r2, r1, r2
 8002646:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	225a      	movs	r2, #90	@ 0x5a
 800264c:	5a9b      	ldrh	r3, [r3, r2]
 800264e:	b29b      	uxth	r3, r3
 8002650:	2b00      	cmp	r3, #0
 8002652:	d100      	bne.n	8002656 <HAL_UART_IRQHandler+0x446>
 8002654:	e0b2      	b.n	80027bc <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 8002656:	183b      	adds	r3, r7, r0
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d100      	bne.n	8002660 <HAL_UART_IRQHandler+0x450>
 800265e:	e0ad      	b.n	80027bc <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002660:	f3ef 8310 	mrs	r3, PRIMASK
 8002664:	60fb      	str	r3, [r7, #12]
  return(result);
 8002666:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002668:	2488      	movs	r4, #136	@ 0x88
 800266a:	193a      	adds	r2, r7, r4
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	2301      	movs	r3, #1
 8002670:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	f383 8810 	msr	PRIMASK, r3
}
 8002678:	46c0      	nop			@ (mov r8, r8)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4951      	ldr	r1, [pc, #324]	@ (80027cc <HAL_UART_IRQHandler+0x5bc>)
 8002686:	400a      	ands	r2, r1
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	193b      	adds	r3, r7, r4
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	f383 8810 	msr	PRIMASK, r3
}
 8002696:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002698:	f3ef 8310 	mrs	r3, PRIMASK
 800269c:	61bb      	str	r3, [r7, #24]
  return(result);
 800269e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026a0:	2484      	movs	r4, #132	@ 0x84
 80026a2:	193a      	adds	r2, r7, r4
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	2301      	movs	r3, #1
 80026a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	f383 8810 	msr	PRIMASK, r3
}
 80026b0:	46c0      	nop			@ (mov r8, r8)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2101      	movs	r1, #1
 80026be:	438a      	bics	r2, r1
 80026c0:	609a      	str	r2, [r3, #8]
 80026c2:	193b      	adds	r3, r7, r4
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026c8:	6a3b      	ldr	r3, [r7, #32]
 80026ca:	f383 8810 	msr	PRIMASK, r3
}
 80026ce:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2280      	movs	r2, #128	@ 0x80
 80026d4:	2120      	movs	r1, #32
 80026d6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026e4:	f3ef 8310 	mrs	r3, PRIMASK
 80026e8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026ec:	2480      	movs	r4, #128	@ 0x80
 80026ee:	193a      	adds	r2, r7, r4
 80026f0:	6013      	str	r3, [r2, #0]
 80026f2:	2301      	movs	r3, #1
 80026f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026f8:	f383 8810 	msr	PRIMASK, r3
}
 80026fc:	46c0      	nop			@ (mov r8, r8)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2110      	movs	r1, #16
 800270a:	438a      	bics	r2, r1
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	193b      	adds	r3, r7, r4
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002716:	f383 8810 	msr	PRIMASK, r3
}
 800271a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2202      	movs	r2, #2
 8002720:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002722:	183b      	adds	r3, r7, r0
 8002724:	881a      	ldrh	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	0011      	movs	r1, r2
 800272a:	0018      	movs	r0, r3
 800272c:	f000 f858 	bl	80027e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002730:	e044      	b.n	80027bc <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002732:	23a4      	movs	r3, #164	@ 0xa4
 8002734:	18fb      	adds	r3, r7, r3
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	2380      	movs	r3, #128	@ 0x80
 800273a:	035b      	lsls	r3, r3, #13
 800273c:	4013      	ands	r3, r2
 800273e:	d010      	beq.n	8002762 <HAL_UART_IRQHandler+0x552>
 8002740:	239c      	movs	r3, #156	@ 0x9c
 8002742:	18fb      	adds	r3, r7, r3
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	2380      	movs	r3, #128	@ 0x80
 8002748:	03db      	lsls	r3, r3, #15
 800274a:	4013      	ands	r3, r2
 800274c:	d009      	beq.n	8002762 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2280      	movs	r2, #128	@ 0x80
 8002754:	0352      	lsls	r2, r2, #13
 8002756:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	0018      	movs	r0, r3
 800275c:	f000 fe6c 	bl	8003438 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002760:	e02f      	b.n	80027c2 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002762:	23a4      	movs	r3, #164	@ 0xa4
 8002764:	18fb      	adds	r3, r7, r3
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2280      	movs	r2, #128	@ 0x80
 800276a:	4013      	ands	r3, r2
 800276c:	d00f      	beq.n	800278e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800276e:	23a0      	movs	r3, #160	@ 0xa0
 8002770:	18fb      	adds	r3, r7, r3
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2280      	movs	r2, #128	@ 0x80
 8002776:	4013      	ands	r3, r2
 8002778:	d009      	beq.n	800278e <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800277e:	2b00      	cmp	r3, #0
 8002780:	d01e      	beq.n	80027c0 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	0010      	movs	r0, r2
 800278a:	4798      	blx	r3
    }
    return;
 800278c:	e018      	b.n	80027c0 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800278e:	23a4      	movs	r3, #164	@ 0xa4
 8002790:	18fb      	adds	r3, r7, r3
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2240      	movs	r2, #64	@ 0x40
 8002796:	4013      	ands	r3, r2
 8002798:	d013      	beq.n	80027c2 <HAL_UART_IRQHandler+0x5b2>
 800279a:	23a0      	movs	r3, #160	@ 0xa0
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2240      	movs	r2, #64	@ 0x40
 80027a2:	4013      	ands	r3, r2
 80027a4:	d00d      	beq.n	80027c2 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	0018      	movs	r0, r3
 80027aa:	f000 fc62 	bl	8003072 <UART_EndTransmit_IT>
    return;
 80027ae:	e008      	b.n	80027c2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80027b0:	46c0      	nop			@ (mov r8, r8)
 80027b2:	e006      	b.n	80027c2 <HAL_UART_IRQHandler+0x5b2>
    return;
 80027b4:	46c0      	nop			@ (mov r8, r8)
 80027b6:	e004      	b.n	80027c2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80027b8:	46c0      	nop			@ (mov r8, r8)
 80027ba:	e002      	b.n	80027c2 <HAL_UART_IRQHandler+0x5b2>
      return;
 80027bc:	46c0      	nop			@ (mov r8, r8)
 80027be:	e000      	b.n	80027c2 <HAL_UART_IRQHandler+0x5b2>
    return;
 80027c0:	46c0      	nop			@ (mov r8, r8)
  }

}
 80027c2:	46bd      	mov	sp, r7
 80027c4:	b02b      	add	sp, #172	@ 0xac
 80027c6:	bd90      	pop	{r4, r7, pc}
 80027c8:	fffffeff 	.word	0xfffffeff
 80027cc:	fffffedf 	.word	0xfffffedf

080027d0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80027d8:	46c0      	nop			@ (mov r8, r8)
 80027da:	46bd      	mov	sp, r7
 80027dc:	b002      	add	sp, #8
 80027de:	bd80      	pop	{r7, pc}

080027e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	000a      	movs	r2, r1
 80027ea:	1cbb      	adds	r3, r7, #2
 80027ec:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80027ee:	46c0      	nop			@ (mov r8, r8)
 80027f0:	46bd      	mov	sp, r7
 80027f2:	b002      	add	sp, #8
 80027f4:	bd80      	pop	{r7, pc}
	...

080027f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002800:	231e      	movs	r3, #30
 8002802:	18fb      	adds	r3, r7, r3
 8002804:	2200      	movs	r2, #0
 8002806:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	431a      	orrs	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	4313      	orrs	r3, r2
 800281e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a8d      	ldr	r2, [pc, #564]	@ (8002a5c <UART_SetConfig+0x264>)
 8002828:	4013      	ands	r3, r2
 800282a:	0019      	movs	r1, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	430a      	orrs	r2, r1
 8002834:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	4a88      	ldr	r2, [pc, #544]	@ (8002a60 <UART_SetConfig+0x268>)
 800283e:	4013      	ands	r3, r2
 8002840:	0019      	movs	r1, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68da      	ldr	r2, [r3, #12]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	4313      	orrs	r3, r2
 800285c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	4a7f      	ldr	r2, [pc, #508]	@ (8002a64 <UART_SetConfig+0x26c>)
 8002866:	4013      	ands	r3, r2
 8002868:	0019      	movs	r1, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	697a      	ldr	r2, [r7, #20]
 8002870:	430a      	orrs	r2, r1
 8002872:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a7b      	ldr	r2, [pc, #492]	@ (8002a68 <UART_SetConfig+0x270>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d127      	bne.n	80028ce <UART_SetConfig+0xd6>
 800287e:	4b7b      	ldr	r3, [pc, #492]	@ (8002a6c <UART_SetConfig+0x274>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	2203      	movs	r2, #3
 8002884:	4013      	ands	r3, r2
 8002886:	2b03      	cmp	r3, #3
 8002888:	d00d      	beq.n	80028a6 <UART_SetConfig+0xae>
 800288a:	d81b      	bhi.n	80028c4 <UART_SetConfig+0xcc>
 800288c:	2b02      	cmp	r3, #2
 800288e:	d014      	beq.n	80028ba <UART_SetConfig+0xc2>
 8002890:	d818      	bhi.n	80028c4 <UART_SetConfig+0xcc>
 8002892:	2b00      	cmp	r3, #0
 8002894:	d002      	beq.n	800289c <UART_SetConfig+0xa4>
 8002896:	2b01      	cmp	r3, #1
 8002898:	d00a      	beq.n	80028b0 <UART_SetConfig+0xb8>
 800289a:	e013      	b.n	80028c4 <UART_SetConfig+0xcc>
 800289c:	231f      	movs	r3, #31
 800289e:	18fb      	adds	r3, r7, r3
 80028a0:	2200      	movs	r2, #0
 80028a2:	701a      	strb	r2, [r3, #0]
 80028a4:	e021      	b.n	80028ea <UART_SetConfig+0xf2>
 80028a6:	231f      	movs	r3, #31
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	2202      	movs	r2, #2
 80028ac:	701a      	strb	r2, [r3, #0]
 80028ae:	e01c      	b.n	80028ea <UART_SetConfig+0xf2>
 80028b0:	231f      	movs	r3, #31
 80028b2:	18fb      	adds	r3, r7, r3
 80028b4:	2204      	movs	r2, #4
 80028b6:	701a      	strb	r2, [r3, #0]
 80028b8:	e017      	b.n	80028ea <UART_SetConfig+0xf2>
 80028ba:	231f      	movs	r3, #31
 80028bc:	18fb      	adds	r3, r7, r3
 80028be:	2208      	movs	r2, #8
 80028c0:	701a      	strb	r2, [r3, #0]
 80028c2:	e012      	b.n	80028ea <UART_SetConfig+0xf2>
 80028c4:	231f      	movs	r3, #31
 80028c6:	18fb      	adds	r3, r7, r3
 80028c8:	2210      	movs	r2, #16
 80028ca:	701a      	strb	r2, [r3, #0]
 80028cc:	e00d      	b.n	80028ea <UART_SetConfig+0xf2>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a67      	ldr	r2, [pc, #412]	@ (8002a70 <UART_SetConfig+0x278>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d104      	bne.n	80028e2 <UART_SetConfig+0xea>
 80028d8:	231f      	movs	r3, #31
 80028da:	18fb      	adds	r3, r7, r3
 80028dc:	2200      	movs	r2, #0
 80028de:	701a      	strb	r2, [r3, #0]
 80028e0:	e003      	b.n	80028ea <UART_SetConfig+0xf2>
 80028e2:	231f      	movs	r3, #31
 80028e4:	18fb      	adds	r3, r7, r3
 80028e6:	2210      	movs	r2, #16
 80028e8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69da      	ldr	r2, [r3, #28]
 80028ee:	2380      	movs	r3, #128	@ 0x80
 80028f0:	021b      	lsls	r3, r3, #8
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d15c      	bne.n	80029b0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80028f6:	231f      	movs	r3, #31
 80028f8:	18fb      	adds	r3, r7, r3
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b08      	cmp	r3, #8
 80028fe:	d015      	beq.n	800292c <UART_SetConfig+0x134>
 8002900:	dc18      	bgt.n	8002934 <UART_SetConfig+0x13c>
 8002902:	2b04      	cmp	r3, #4
 8002904:	d00d      	beq.n	8002922 <UART_SetConfig+0x12a>
 8002906:	dc15      	bgt.n	8002934 <UART_SetConfig+0x13c>
 8002908:	2b00      	cmp	r3, #0
 800290a:	d002      	beq.n	8002912 <UART_SetConfig+0x11a>
 800290c:	2b02      	cmp	r3, #2
 800290e:	d005      	beq.n	800291c <UART_SetConfig+0x124>
 8002910:	e010      	b.n	8002934 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002912:	f7ff fa3f 	bl	8001d94 <HAL_RCC_GetPCLK1Freq>
 8002916:	0003      	movs	r3, r0
 8002918:	61bb      	str	r3, [r7, #24]
        break;
 800291a:	e012      	b.n	8002942 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800291c:	4b55      	ldr	r3, [pc, #340]	@ (8002a74 <UART_SetConfig+0x27c>)
 800291e:	61bb      	str	r3, [r7, #24]
        break;
 8002920:	e00f      	b.n	8002942 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002922:	f7ff f9d7 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8002926:	0003      	movs	r3, r0
 8002928:	61bb      	str	r3, [r7, #24]
        break;
 800292a:	e00a      	b.n	8002942 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800292c:	2380      	movs	r3, #128	@ 0x80
 800292e:	021b      	lsls	r3, r3, #8
 8002930:	61bb      	str	r3, [r7, #24]
        break;
 8002932:	e006      	b.n	8002942 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002934:	2300      	movs	r3, #0
 8002936:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002938:	231e      	movs	r3, #30
 800293a:	18fb      	adds	r3, r7, r3
 800293c:	2201      	movs	r2, #1
 800293e:	701a      	strb	r2, [r3, #0]
        break;
 8002940:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d100      	bne.n	800294a <UART_SetConfig+0x152>
 8002948:	e07a      	b.n	8002a40 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	005a      	lsls	r2, r3, #1
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	085b      	lsrs	r3, r3, #1
 8002954:	18d2      	adds	r2, r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	0019      	movs	r1, r3
 800295c:	0010      	movs	r0, r2
 800295e:	f7fd fbe5 	bl	800012c <__udivsi3>
 8002962:	0003      	movs	r3, r0
 8002964:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	2b0f      	cmp	r3, #15
 800296a:	d91c      	bls.n	80029a6 <UART_SetConfig+0x1ae>
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	2380      	movs	r3, #128	@ 0x80
 8002970:	025b      	lsls	r3, r3, #9
 8002972:	429a      	cmp	r2, r3
 8002974:	d217      	bcs.n	80029a6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	b29a      	uxth	r2, r3
 800297a:	200e      	movs	r0, #14
 800297c:	183b      	adds	r3, r7, r0
 800297e:	210f      	movs	r1, #15
 8002980:	438a      	bics	r2, r1
 8002982:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	085b      	lsrs	r3, r3, #1
 8002988:	b29b      	uxth	r3, r3
 800298a:	2207      	movs	r2, #7
 800298c:	4013      	ands	r3, r2
 800298e:	b299      	uxth	r1, r3
 8002990:	183b      	adds	r3, r7, r0
 8002992:	183a      	adds	r2, r7, r0
 8002994:	8812      	ldrh	r2, [r2, #0]
 8002996:	430a      	orrs	r2, r1
 8002998:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	183a      	adds	r2, r7, r0
 80029a0:	8812      	ldrh	r2, [r2, #0]
 80029a2:	60da      	str	r2, [r3, #12]
 80029a4:	e04c      	b.n	8002a40 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80029a6:	231e      	movs	r3, #30
 80029a8:	18fb      	adds	r3, r7, r3
 80029aa:	2201      	movs	r2, #1
 80029ac:	701a      	strb	r2, [r3, #0]
 80029ae:	e047      	b.n	8002a40 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80029b0:	231f      	movs	r3, #31
 80029b2:	18fb      	adds	r3, r7, r3
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	2b08      	cmp	r3, #8
 80029b8:	d015      	beq.n	80029e6 <UART_SetConfig+0x1ee>
 80029ba:	dc18      	bgt.n	80029ee <UART_SetConfig+0x1f6>
 80029bc:	2b04      	cmp	r3, #4
 80029be:	d00d      	beq.n	80029dc <UART_SetConfig+0x1e4>
 80029c0:	dc15      	bgt.n	80029ee <UART_SetConfig+0x1f6>
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d002      	beq.n	80029cc <UART_SetConfig+0x1d4>
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d005      	beq.n	80029d6 <UART_SetConfig+0x1de>
 80029ca:	e010      	b.n	80029ee <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029cc:	f7ff f9e2 	bl	8001d94 <HAL_RCC_GetPCLK1Freq>
 80029d0:	0003      	movs	r3, r0
 80029d2:	61bb      	str	r3, [r7, #24]
        break;
 80029d4:	e012      	b.n	80029fc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029d6:	4b27      	ldr	r3, [pc, #156]	@ (8002a74 <UART_SetConfig+0x27c>)
 80029d8:	61bb      	str	r3, [r7, #24]
        break;
 80029da:	e00f      	b.n	80029fc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029dc:	f7ff f97a 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 80029e0:	0003      	movs	r3, r0
 80029e2:	61bb      	str	r3, [r7, #24]
        break;
 80029e4:	e00a      	b.n	80029fc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029e6:	2380      	movs	r3, #128	@ 0x80
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	61bb      	str	r3, [r7, #24]
        break;
 80029ec:	e006      	b.n	80029fc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80029f2:	231e      	movs	r3, #30
 80029f4:	18fb      	adds	r3, r7, r3
 80029f6:	2201      	movs	r2, #1
 80029f8:	701a      	strb	r2, [r3, #0]
        break;
 80029fa:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d01e      	beq.n	8002a40 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	085a      	lsrs	r2, r3, #1
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	18d2      	adds	r2, r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	0019      	movs	r1, r3
 8002a12:	0010      	movs	r0, r2
 8002a14:	f7fd fb8a 	bl	800012c <__udivsi3>
 8002a18:	0003      	movs	r3, r0
 8002a1a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	2b0f      	cmp	r3, #15
 8002a20:	d90a      	bls.n	8002a38 <UART_SetConfig+0x240>
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	2380      	movs	r3, #128	@ 0x80
 8002a26:	025b      	lsls	r3, r3, #9
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d205      	bcs.n	8002a38 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	60da      	str	r2, [r3, #12]
 8002a36:	e003      	b.n	8002a40 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002a38:	231e      	movs	r3, #30
 8002a3a:	18fb      	adds	r3, r7, r3
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002a4c:	231e      	movs	r3, #30
 8002a4e:	18fb      	adds	r3, r7, r3
 8002a50:	781b      	ldrb	r3, [r3, #0]
}
 8002a52:	0018      	movs	r0, r3
 8002a54:	46bd      	mov	sp, r7
 8002a56:	b008      	add	sp, #32
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	46c0      	nop			@ (mov r8, r8)
 8002a5c:	ffff69f3 	.word	0xffff69f3
 8002a60:	ffffcfff 	.word	0xffffcfff
 8002a64:	fffff4ff 	.word	0xfffff4ff
 8002a68:	40013800 	.word	0x40013800
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40004400 	.word	0x40004400
 8002a74:	007a1200 	.word	0x007a1200

08002a78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a84:	2208      	movs	r2, #8
 8002a86:	4013      	ands	r3, r2
 8002a88:	d00b      	beq.n	8002aa2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	4a4a      	ldr	r2, [pc, #296]	@ (8002bbc <UART_AdvFeatureConfig+0x144>)
 8002a92:	4013      	ands	r3, r2
 8002a94:	0019      	movs	r1, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	d00b      	beq.n	8002ac4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	4a43      	ldr	r2, [pc, #268]	@ (8002bc0 <UART_AdvFeatureConfig+0x148>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	0019      	movs	r1, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac8:	2202      	movs	r2, #2
 8002aca:	4013      	ands	r3, r2
 8002acc:	d00b      	beq.n	8002ae6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	4a3b      	ldr	r2, [pc, #236]	@ (8002bc4 <UART_AdvFeatureConfig+0x14c>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	0019      	movs	r1, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aea:	2204      	movs	r2, #4
 8002aec:	4013      	ands	r3, r2
 8002aee:	d00b      	beq.n	8002b08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	4a34      	ldr	r2, [pc, #208]	@ (8002bc8 <UART_AdvFeatureConfig+0x150>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	0019      	movs	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0c:	2210      	movs	r2, #16
 8002b0e:	4013      	ands	r3, r2
 8002b10:	d00b      	beq.n	8002b2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	4a2c      	ldr	r2, [pc, #176]	@ (8002bcc <UART_AdvFeatureConfig+0x154>)
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	0019      	movs	r1, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	2220      	movs	r2, #32
 8002b30:	4013      	ands	r3, r2
 8002b32:	d00b      	beq.n	8002b4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	4a25      	ldr	r2, [pc, #148]	@ (8002bd0 <UART_AdvFeatureConfig+0x158>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	0019      	movs	r1, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b50:	2240      	movs	r2, #64	@ 0x40
 8002b52:	4013      	ands	r3, r2
 8002b54:	d01d      	beq.n	8002b92 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd4 <UART_AdvFeatureConfig+0x15c>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	0019      	movs	r1, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b72:	2380      	movs	r3, #128	@ 0x80
 8002b74:	035b      	lsls	r3, r3, #13
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d10b      	bne.n	8002b92 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	4a15      	ldr	r2, [pc, #84]	@ (8002bd8 <UART_AdvFeatureConfig+0x160>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	0019      	movs	r1, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b96:	2280      	movs	r2, #128	@ 0x80
 8002b98:	4013      	ands	r3, r2
 8002b9a:	d00b      	beq.n	8002bb4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8002bdc <UART_AdvFeatureConfig+0x164>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	0019      	movs	r1, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	605a      	str	r2, [r3, #4]
  }
}
 8002bb4:	46c0      	nop			@ (mov r8, r8)
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b002      	add	sp, #8
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	ffff7fff 	.word	0xffff7fff
 8002bc0:	fffdffff 	.word	0xfffdffff
 8002bc4:	fffeffff 	.word	0xfffeffff
 8002bc8:	fffbffff 	.word	0xfffbffff
 8002bcc:	ffffefff 	.word	0xffffefff
 8002bd0:	ffffdfff 	.word	0xffffdfff
 8002bd4:	ffefffff 	.word	0xffefffff
 8002bd8:	ff9fffff 	.word	0xff9fffff
 8002bdc:	fff7ffff 	.word	0xfff7ffff

08002be0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b092      	sub	sp, #72	@ 0x48
 8002be4:	af02      	add	r7, sp, #8
 8002be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2284      	movs	r2, #132	@ 0x84
 8002bec:	2100      	movs	r1, #0
 8002bee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002bf0:	f7fe f994 	bl	8000f1c <HAL_GetTick>
 8002bf4:	0003      	movs	r3, r0
 8002bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2208      	movs	r2, #8
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b08      	cmp	r3, #8
 8002c04:	d12c      	bne.n	8002c60 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c08:	2280      	movs	r2, #128	@ 0x80
 8002c0a:	0391      	lsls	r1, r2, #14
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	4a46      	ldr	r2, [pc, #280]	@ (8002d28 <UART_CheckIdleState+0x148>)
 8002c10:	9200      	str	r2, [sp, #0]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f000 f88c 	bl	8002d30 <UART_WaitOnFlagUntilTimeout>
 8002c18:	1e03      	subs	r3, r0, #0
 8002c1a:	d021      	beq.n	8002c60 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c1c:	f3ef 8310 	mrs	r3, PRIMASK
 8002c20:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002c24:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c26:	2301      	movs	r3, #1
 8002c28:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c2c:	f383 8810 	msr	PRIMASK, r3
}
 8002c30:	46c0      	nop			@ (mov r8, r8)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2180      	movs	r1, #128	@ 0x80
 8002c3e:	438a      	bics	r2, r1
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c48:	f383 8810 	msr	PRIMASK, r3
}
 8002c4c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2220      	movs	r2, #32
 8002c52:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2278      	movs	r2, #120	@ 0x78
 8002c58:	2100      	movs	r1, #0
 8002c5a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e05f      	b.n	8002d20 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2204      	movs	r2, #4
 8002c68:	4013      	ands	r3, r2
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d146      	bne.n	8002cfc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c70:	2280      	movs	r2, #128	@ 0x80
 8002c72:	03d1      	lsls	r1, r2, #15
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	4a2c      	ldr	r2, [pc, #176]	@ (8002d28 <UART_CheckIdleState+0x148>)
 8002c78:	9200      	str	r2, [sp, #0]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f000 f858 	bl	8002d30 <UART_WaitOnFlagUntilTimeout>
 8002c80:	1e03      	subs	r3, r0, #0
 8002c82:	d03b      	beq.n	8002cfc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c84:	f3ef 8310 	mrs	r3, PRIMASK
 8002c88:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c8e:	2301      	movs	r3, #1
 8002c90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	f383 8810 	msr	PRIMASK, r3
}
 8002c98:	46c0      	nop			@ (mov r8, r8)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4921      	ldr	r1, [pc, #132]	@ (8002d2c <UART_CheckIdleState+0x14c>)
 8002ca6:	400a      	ands	r2, r1
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f383 8810 	msr	PRIMASK, r3
}
 8002cb4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8002cba:	61bb      	str	r3, [r7, #24]
  return(result);
 8002cbc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	f383 8810 	msr	PRIMASK, r3
}
 8002cca:	46c0      	nop			@ (mov r8, r8)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689a      	ldr	r2, [r3, #8]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	438a      	bics	r2, r1
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cde:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	f383 8810 	msr	PRIMASK, r3
}
 8002ce6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2280      	movs	r2, #128	@ 0x80
 8002cec:	2120      	movs	r1, #32
 8002cee:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2278      	movs	r2, #120	@ 0x78
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e011      	b.n	8002d20 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2280      	movs	r2, #128	@ 0x80
 8002d06:	2120      	movs	r1, #32
 8002d08:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2278      	movs	r2, #120	@ 0x78
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	0018      	movs	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	b010      	add	sp, #64	@ 0x40
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	01ffffff 	.word	0x01ffffff
 8002d2c:	fffffedf 	.word	0xfffffedf

08002d30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	603b      	str	r3, [r7, #0]
 8002d3c:	1dfb      	adds	r3, r7, #7
 8002d3e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d40:	e051      	b.n	8002de6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	3301      	adds	r3, #1
 8002d46:	d04e      	beq.n	8002de6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d48:	f7fe f8e8 	bl	8000f1c <HAL_GetTick>
 8002d4c:	0002      	movs	r2, r0
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d302      	bcc.n	8002d5e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e051      	b.n	8002e06 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2204      	movs	r2, #4
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	d03b      	beq.n	8002de6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	2b80      	cmp	r3, #128	@ 0x80
 8002d72:	d038      	beq.n	8002de6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2b40      	cmp	r3, #64	@ 0x40
 8002d78:	d035      	beq.n	8002de6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	2208      	movs	r2, #8
 8002d82:	4013      	ands	r3, r2
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d111      	bne.n	8002dac <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	0018      	movs	r0, r3
 8002d94:	f000 f8f2 	bl	8002f7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2284      	movs	r2, #132	@ 0x84
 8002d9c:	2108      	movs	r1, #8
 8002d9e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2278      	movs	r2, #120	@ 0x78
 8002da4:	2100      	movs	r1, #0
 8002da6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e02c      	b.n	8002e06 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	69da      	ldr	r2, [r3, #28]
 8002db2:	2380      	movs	r3, #128	@ 0x80
 8002db4:	011b      	lsls	r3, r3, #4
 8002db6:	401a      	ands	r2, r3
 8002db8:	2380      	movs	r3, #128	@ 0x80
 8002dba:	011b      	lsls	r3, r3, #4
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d112      	bne.n	8002de6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2280      	movs	r2, #128	@ 0x80
 8002dc6:	0112      	lsls	r2, r2, #4
 8002dc8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	0018      	movs	r0, r3
 8002dce:	f000 f8d5 	bl	8002f7c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2284      	movs	r2, #132	@ 0x84
 8002dd6:	2120      	movs	r1, #32
 8002dd8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2278      	movs	r2, #120	@ 0x78
 8002dde:	2100      	movs	r1, #0
 8002de0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e00f      	b.n	8002e06 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	68ba      	ldr	r2, [r7, #8]
 8002dee:	4013      	ands	r3, r2
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	425a      	negs	r2, r3
 8002df6:	4153      	adcs	r3, r2
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	001a      	movs	r2, r3
 8002dfc:	1dfb      	adds	r3, r7, #7
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d09e      	beq.n	8002d42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	0018      	movs	r0, r3
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	b004      	add	sp, #16
 8002e0c:	bd80      	pop	{r7, pc}
	...

08002e10 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b090      	sub	sp, #64	@ 0x40
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	1dbb      	adds	r3, r7, #6
 8002e1c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	1dba      	adds	r2, r7, #6
 8002e28:	2158      	movs	r1, #88	@ 0x58
 8002e2a:	8812      	ldrh	r2, [r2, #0]
 8002e2c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	1dba      	adds	r2, r7, #6
 8002e32:	215a      	movs	r1, #90	@ 0x5a
 8002e34:	8812      	ldrh	r2, [r2, #0]
 8002e36:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	689a      	ldr	r2, [r3, #8]
 8002e42:	2380      	movs	r3, #128	@ 0x80
 8002e44:	015b      	lsls	r3, r3, #5
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d10d      	bne.n	8002e66 <UART_Start_Receive_IT+0x56>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d104      	bne.n	8002e5c <UART_Start_Receive_IT+0x4c>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	225c      	movs	r2, #92	@ 0x5c
 8002e56:	4946      	ldr	r1, [pc, #280]	@ (8002f70 <UART_Start_Receive_IT+0x160>)
 8002e58:	5299      	strh	r1, [r3, r2]
 8002e5a:	e01a      	b.n	8002e92 <UART_Start_Receive_IT+0x82>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	225c      	movs	r2, #92	@ 0x5c
 8002e60:	21ff      	movs	r1, #255	@ 0xff
 8002e62:	5299      	strh	r1, [r3, r2]
 8002e64:	e015      	b.n	8002e92 <UART_Start_Receive_IT+0x82>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10d      	bne.n	8002e8a <UART_Start_Receive_IT+0x7a>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d104      	bne.n	8002e80 <UART_Start_Receive_IT+0x70>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	225c      	movs	r2, #92	@ 0x5c
 8002e7a:	21ff      	movs	r1, #255	@ 0xff
 8002e7c:	5299      	strh	r1, [r3, r2]
 8002e7e:	e008      	b.n	8002e92 <UART_Start_Receive_IT+0x82>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	225c      	movs	r2, #92	@ 0x5c
 8002e84:	217f      	movs	r1, #127	@ 0x7f
 8002e86:	5299      	strh	r1, [r3, r2]
 8002e88:	e003      	b.n	8002e92 <UART_Start_Receive_IT+0x82>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	225c      	movs	r2, #92	@ 0x5c
 8002e8e:	2100      	movs	r1, #0
 8002e90:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2284      	movs	r2, #132	@ 0x84
 8002e96:	2100      	movs	r1, #0
 8002e98:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2280      	movs	r2, #128	@ 0x80
 8002e9e:	2122      	movs	r1, #34	@ 0x22
 8002ea0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ea2:	f3ef 8310 	mrs	r3, PRIMASK
 8002ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8002ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002eac:	2301      	movs	r3, #1
 8002eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb2:	f383 8810 	msr	PRIMASK, r3
}
 8002eb6:	46c0      	nop			@ (mov r8, r8)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002eca:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ece:	f383 8810 	msr	PRIMASK, r3
}
 8002ed2:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	2380      	movs	r3, #128	@ 0x80
 8002eda:	015b      	lsls	r3, r3, #5
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d107      	bne.n	8002ef0 <UART_Start_Receive_IT+0xe0>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d103      	bne.n	8002ef0 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4a22      	ldr	r2, [pc, #136]	@ (8002f74 <UART_Start_Receive_IT+0x164>)
 8002eec:	669a      	str	r2, [r3, #104]	@ 0x68
 8002eee:	e002      	b.n	8002ef6 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4a21      	ldr	r2, [pc, #132]	@ (8002f78 <UART_Start_Receive_IT+0x168>)
 8002ef4:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d019      	beq.n	8002f32 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002efe:	f3ef 8310 	mrs	r3, PRIMASK
 8002f02:	61fb      	str	r3, [r7, #28]
  return(result);
 8002f04:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f08:	2301      	movs	r3, #1
 8002f0a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f0c:	6a3b      	ldr	r3, [r7, #32]
 8002f0e:	f383 8810 	msr	PRIMASK, r3
}
 8002f12:	46c0      	nop			@ (mov r8, r8)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2190      	movs	r1, #144	@ 0x90
 8002f20:	0049      	lsls	r1, r1, #1
 8002f22:	430a      	orrs	r2, r1
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f28:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	f383 8810 	msr	PRIMASK, r3
}
 8002f30:	e018      	b.n	8002f64 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f32:	f3ef 8310 	mrs	r3, PRIMASK
 8002f36:	613b      	str	r3, [r7, #16]
  return(result);
 8002f38:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8002f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	f383 8810 	msr	PRIMASK, r3
}
 8002f46:	46c0      	nop			@ (mov r8, r8)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2120      	movs	r1, #32
 8002f54:	430a      	orrs	r2, r1
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f5a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	f383 8810 	msr	PRIMASK, r3
}
 8002f62:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	0018      	movs	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b010      	add	sp, #64	@ 0x40
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	46c0      	nop			@ (mov r8, r8)
 8002f70:	000001ff 	.word	0x000001ff
 8002f74:	08003281 	.word	0x08003281
 8002f78:	080030c9 	.word	0x080030c9

08002f7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b08e      	sub	sp, #56	@ 0x38
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f84:	f3ef 8310 	mrs	r3, PRIMASK
 8002f88:	617b      	str	r3, [r7, #20]
  return(result);
 8002f8a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f8e:	2301      	movs	r3, #1
 8002f90:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	f383 8810 	msr	PRIMASK, r3
}
 8002f98:	46c0      	nop			@ (mov r8, r8)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4926      	ldr	r1, [pc, #152]	@ (8003040 <UART_EndRxTransfer+0xc4>)
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	f383 8810 	msr	PRIMASK, r3
}
 8002fb4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fb6:	f3ef 8310 	mrs	r3, PRIMASK
 8002fba:	623b      	str	r3, [r7, #32]
  return(result);
 8002fbc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc6:	f383 8810 	msr	PRIMASK, r3
}
 8002fca:	46c0      	nop			@ (mov r8, r8)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	438a      	bics	r2, r1
 8002fda:	609a      	str	r2, [r3, #8]
 8002fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fde:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe2:	f383 8810 	msr	PRIMASK, r3
}
 8002fe6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d118      	bne.n	8003022 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ff0:	f3ef 8310 	mrs	r3, PRIMASK
 8002ff4:	60bb      	str	r3, [r7, #8]
  return(result);
 8002ff6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f383 8810 	msr	PRIMASK, r3
}
 8003004:	46c0      	nop			@ (mov r8, r8)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2110      	movs	r1, #16
 8003012:	438a      	bics	r2, r1
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003018:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	f383 8810 	msr	PRIMASK, r3
}
 8003020:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2280      	movs	r2, #128	@ 0x80
 8003026:	2120      	movs	r1, #32
 8003028:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003036:	46c0      	nop			@ (mov r8, r8)
 8003038:	46bd      	mov	sp, r7
 800303a:	b00e      	add	sp, #56	@ 0x38
 800303c:	bd80      	pop	{r7, pc}
 800303e:	46c0      	nop			@ (mov r8, r8)
 8003040:	fffffedf 	.word	0xfffffedf

08003044 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003050:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	225a      	movs	r2, #90	@ 0x5a
 8003056:	2100      	movs	r1, #0
 8003058:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2252      	movs	r2, #82	@ 0x52
 800305e:	2100      	movs	r1, #0
 8003060:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	0018      	movs	r0, r3
 8003066:	f7fd fd13 	bl	8000a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800306a:	46c0      	nop			@ (mov r8, r8)
 800306c:	46bd      	mov	sp, r7
 800306e:	b004      	add	sp, #16
 8003070:	bd80      	pop	{r7, pc}

08003072 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b086      	sub	sp, #24
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800307a:	f3ef 8310 	mrs	r3, PRIMASK
 800307e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003080:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	2301      	movs	r3, #1
 8003086:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f383 8810 	msr	PRIMASK, r3
}
 800308e:	46c0      	nop			@ (mov r8, r8)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2140      	movs	r1, #64	@ 0x40
 800309c:	438a      	bics	r2, r1
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	f383 8810 	msr	PRIMASK, r3
}
 80030aa:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2220      	movs	r2, #32
 80030b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	0018      	movs	r0, r3
 80030bc:	f7ff fb88 	bl	80027d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030c0:	46c0      	nop			@ (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b006      	add	sp, #24
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b094      	sub	sp, #80	@ 0x50
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80030d0:	204e      	movs	r0, #78	@ 0x4e
 80030d2:	183b      	adds	r3, r7, r0
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	215c      	movs	r1, #92	@ 0x5c
 80030d8:	5a52      	ldrh	r2, [r2, r1]
 80030da:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2280      	movs	r2, #128	@ 0x80
 80030e0:	589b      	ldr	r3, [r3, r2]
 80030e2:	2b22      	cmp	r3, #34	@ 0x22
 80030e4:	d000      	beq.n	80030e8 <UART_RxISR_8BIT+0x20>
 80030e6:	e0ba      	b.n	800325e <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	214c      	movs	r1, #76	@ 0x4c
 80030ee:	187b      	adds	r3, r7, r1
 80030f0:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80030f2:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80030f4:	187b      	adds	r3, r7, r1
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	183b      	adds	r3, r7, r0
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	b2d9      	uxtb	r1, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003104:	400a      	ands	r2, r1
 8003106:	b2d2      	uxtb	r2, r2
 8003108:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310e:	1c5a      	adds	r2, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	225a      	movs	r2, #90	@ 0x5a
 8003118:	5a9b      	ldrh	r3, [r3, r2]
 800311a:	b29b      	uxth	r3, r3
 800311c:	3b01      	subs	r3, #1
 800311e:	b299      	uxth	r1, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	225a      	movs	r2, #90	@ 0x5a
 8003124:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	225a      	movs	r2, #90	@ 0x5a
 800312a:	5a9b      	ldrh	r3, [r3, r2]
 800312c:	b29b      	uxth	r3, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	d000      	beq.n	8003134 <UART_RxISR_8BIT+0x6c>
 8003132:	e09c      	b.n	800326e <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003134:	f3ef 8310 	mrs	r3, PRIMASK
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800313a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800313c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800313e:	2301      	movs	r3, #1
 8003140:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003144:	f383 8810 	msr	PRIMASK, r3
}
 8003148:	46c0      	nop			@ (mov r8, r8)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4948      	ldr	r1, [pc, #288]	@ (8003278 <UART_RxISR_8BIT+0x1b0>)
 8003156:	400a      	ands	r2, r1
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800315c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800315e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003160:	f383 8810 	msr	PRIMASK, r3
}
 8003164:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003166:	f3ef 8310 	mrs	r3, PRIMASK
 800316a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800316c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800316e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003170:	2301      	movs	r3, #1
 8003172:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003176:	f383 8810 	msr	PRIMASK, r3
}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2101      	movs	r1, #1
 8003188:	438a      	bics	r2, r1
 800318a:	609a      	str	r2, [r3, #8]
 800318c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800318e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003192:	f383 8810 	msr	PRIMASK, r3
}
 8003196:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2280      	movs	r2, #128	@ 0x80
 800319c:	2120      	movs	r1, #32
 800319e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	2380      	movs	r3, #128	@ 0x80
 80031b4:	041b      	lsls	r3, r3, #16
 80031b6:	4013      	ands	r3, r2
 80031b8:	d018      	beq.n	80031ec <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ba:	f3ef 8310 	mrs	r3, PRIMASK
 80031be:	61bb      	str	r3, [r7, #24]
  return(result);
 80031c0:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80031c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80031c4:	2301      	movs	r3, #1
 80031c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	f383 8810 	msr	PRIMASK, r3
}
 80031ce:	46c0      	nop			@ (mov r8, r8)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4928      	ldr	r1, [pc, #160]	@ (800327c <UART_RxISR_8BIT+0x1b4>)
 80031dc:	400a      	ands	r2, r1
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031e2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	f383 8810 	msr	PRIMASK, r3
}
 80031ea:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d12f      	bne.n	8003254 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031fa:	f3ef 8310 	mrs	r3, PRIMASK
 80031fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8003200:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003202:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003204:	2301      	movs	r3, #1
 8003206:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	f383 8810 	msr	PRIMASK, r3
}
 800320e:	46c0      	nop			@ (mov r8, r8)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2110      	movs	r1, #16
 800321c:	438a      	bics	r2, r1
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003222:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	f383 8810 	msr	PRIMASK, r3
}
 800322a:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	2210      	movs	r2, #16
 8003234:	4013      	ands	r3, r2
 8003236:	2b10      	cmp	r3, #16
 8003238:	d103      	bne.n	8003242 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2210      	movs	r2, #16
 8003240:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2258      	movs	r2, #88	@ 0x58
 8003246:	5a9a      	ldrh	r2, [r3, r2]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	0011      	movs	r1, r2
 800324c:	0018      	movs	r0, r3
 800324e:	f7ff fac7 	bl	80027e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003252:	e00c      	b.n	800326e <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	0018      	movs	r0, r3
 8003258:	f7fd fbca 	bl	80009f0 <HAL_UART_RxCpltCallback>
}
 800325c:	e007      	b.n	800326e <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699a      	ldr	r2, [r3, #24]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2108      	movs	r1, #8
 800326a:	430a      	orrs	r2, r1
 800326c:	619a      	str	r2, [r3, #24]
}
 800326e:	46c0      	nop			@ (mov r8, r8)
 8003270:	46bd      	mov	sp, r7
 8003272:	b014      	add	sp, #80	@ 0x50
 8003274:	bd80      	pop	{r7, pc}
 8003276:	46c0      	nop			@ (mov r8, r8)
 8003278:	fffffedf 	.word	0xfffffedf
 800327c:	fbffffff 	.word	0xfbffffff

08003280 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b094      	sub	sp, #80	@ 0x50
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003288:	204e      	movs	r0, #78	@ 0x4e
 800328a:	183b      	adds	r3, r7, r0
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	215c      	movs	r1, #92	@ 0x5c
 8003290:	5a52      	ldrh	r2, [r2, r1]
 8003292:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2280      	movs	r2, #128	@ 0x80
 8003298:	589b      	ldr	r3, [r3, r2]
 800329a:	2b22      	cmp	r3, #34	@ 0x22
 800329c:	d000      	beq.n	80032a0 <UART_RxISR_16BIT+0x20>
 800329e:	e0ba      	b.n	8003416 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	214c      	movs	r1, #76	@ 0x4c
 80032a6:	187b      	adds	r3, r7, r1
 80032a8:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80032aa:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b0:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80032b2:	187b      	adds	r3, r7, r1
 80032b4:	183a      	adds	r2, r7, r0
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	8812      	ldrh	r2, [r2, #0]
 80032ba:	4013      	ands	r3, r2
 80032bc:	b29a      	uxth	r2, r3
 80032be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032c0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c6:	1c9a      	adds	r2, r3, #2
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	225a      	movs	r2, #90	@ 0x5a
 80032d0:	5a9b      	ldrh	r3, [r3, r2]
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b299      	uxth	r1, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	225a      	movs	r2, #90	@ 0x5a
 80032dc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	225a      	movs	r2, #90	@ 0x5a
 80032e2:	5a9b      	ldrh	r3, [r3, r2]
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d000      	beq.n	80032ec <UART_RxISR_16BIT+0x6c>
 80032ea:	e09c      	b.n	8003426 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ec:	f3ef 8310 	mrs	r3, PRIMASK
 80032f0:	623b      	str	r3, [r7, #32]
  return(result);
 80032f2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80032f6:	2301      	movs	r3, #1
 80032f8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fc:	f383 8810 	msr	PRIMASK, r3
}
 8003300:	46c0      	nop			@ (mov r8, r8)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4948      	ldr	r1, [pc, #288]	@ (8003430 <UART_RxISR_16BIT+0x1b0>)
 800330e:	400a      	ands	r2, r1
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003314:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003316:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003318:	f383 8810 	msr	PRIMASK, r3
}
 800331c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800331e:	f3ef 8310 	mrs	r3, PRIMASK
 8003322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8003324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003326:	643b      	str	r3, [r7, #64]	@ 0x40
 8003328:	2301      	movs	r3, #1
 800332a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800332e:	f383 8810 	msr	PRIMASK, r3
}
 8003332:	46c0      	nop			@ (mov r8, r8)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689a      	ldr	r2, [r3, #8]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2101      	movs	r1, #1
 8003340:	438a      	bics	r2, r1
 8003342:	609a      	str	r2, [r3, #8]
 8003344:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003346:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800334a:	f383 8810 	msr	PRIMASK, r3
}
 800334e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2280      	movs	r2, #128	@ 0x80
 8003354:	2120      	movs	r1, #32
 8003356:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	2380      	movs	r3, #128	@ 0x80
 800336c:	041b      	lsls	r3, r3, #16
 800336e:	4013      	ands	r3, r2
 8003370:	d018      	beq.n	80033a4 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003372:	f3ef 8310 	mrs	r3, PRIMASK
 8003376:	617b      	str	r3, [r7, #20]
  return(result);
 8003378:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800337a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800337c:	2301      	movs	r3, #1
 800337e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	f383 8810 	msr	PRIMASK, r3
}
 8003386:	46c0      	nop			@ (mov r8, r8)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4928      	ldr	r1, [pc, #160]	@ (8003434 <UART_RxISR_16BIT+0x1b4>)
 8003394:	400a      	ands	r2, r1
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800339a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	f383 8810 	msr	PRIMASK, r3
}
 80033a2:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d12f      	bne.n	800340c <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033b2:	f3ef 8310 	mrs	r3, PRIMASK
 80033b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80033b8:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80033bc:	2301      	movs	r3, #1
 80033be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f383 8810 	msr	PRIMASK, r3
}
 80033c6:	46c0      	nop			@ (mov r8, r8)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2110      	movs	r1, #16
 80033d4:	438a      	bics	r2, r1
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	f383 8810 	msr	PRIMASK, r3
}
 80033e2:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	2210      	movs	r2, #16
 80033ec:	4013      	ands	r3, r2
 80033ee:	2b10      	cmp	r3, #16
 80033f0:	d103      	bne.n	80033fa <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2210      	movs	r2, #16
 80033f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2258      	movs	r2, #88	@ 0x58
 80033fe:	5a9a      	ldrh	r2, [r3, r2]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	0011      	movs	r1, r2
 8003404:	0018      	movs	r0, r3
 8003406:	f7ff f9eb 	bl	80027e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800340a:	e00c      	b.n	8003426 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	0018      	movs	r0, r3
 8003410:	f7fd faee 	bl	80009f0 <HAL_UART_RxCpltCallback>
}
 8003414:	e007      	b.n	8003426 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	699a      	ldr	r2, [r3, #24]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2108      	movs	r1, #8
 8003422:	430a      	orrs	r2, r1
 8003424:	619a      	str	r2, [r3, #24]
}
 8003426:	46c0      	nop			@ (mov r8, r8)
 8003428:	46bd      	mov	sp, r7
 800342a:	b014      	add	sp, #80	@ 0x50
 800342c:	bd80      	pop	{r7, pc}
 800342e:	46c0      	nop			@ (mov r8, r8)
 8003430:	fffffedf 	.word	0xfffffedf
 8003434:	fbffffff 	.word	0xfbffffff

08003438 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003440:	46c0      	nop			@ (mov r8, r8)
 8003442:	46bd      	mov	sp, r7
 8003444:	b002      	add	sp, #8
 8003446:	bd80      	pop	{r7, pc}

08003448 <rand>:
 8003448:	4b16      	ldr	r3, [pc, #88]	@ (80034a4 <rand+0x5c>)
 800344a:	b510      	push	{r4, lr}
 800344c:	681c      	ldr	r4, [r3, #0]
 800344e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003450:	2b00      	cmp	r3, #0
 8003452:	d116      	bne.n	8003482 <rand+0x3a>
 8003454:	2018      	movs	r0, #24
 8003456:	f000 fa53 	bl	8003900 <malloc>
 800345a:	1e02      	subs	r2, r0, #0
 800345c:	6320      	str	r0, [r4, #48]	@ 0x30
 800345e:	d104      	bne.n	800346a <rand+0x22>
 8003460:	2152      	movs	r1, #82	@ 0x52
 8003462:	4b11      	ldr	r3, [pc, #68]	@ (80034a8 <rand+0x60>)
 8003464:	4811      	ldr	r0, [pc, #68]	@ (80034ac <rand+0x64>)
 8003466:	f000 f9e3 	bl	8003830 <__assert_func>
 800346a:	4b11      	ldr	r3, [pc, #68]	@ (80034b0 <rand+0x68>)
 800346c:	2100      	movs	r1, #0
 800346e:	6003      	str	r3, [r0, #0]
 8003470:	4b10      	ldr	r3, [pc, #64]	@ (80034b4 <rand+0x6c>)
 8003472:	6043      	str	r3, [r0, #4]
 8003474:	4b10      	ldr	r3, [pc, #64]	@ (80034b8 <rand+0x70>)
 8003476:	6083      	str	r3, [r0, #8]
 8003478:	230b      	movs	r3, #11
 800347a:	8183      	strh	r3, [r0, #12]
 800347c:	2001      	movs	r0, #1
 800347e:	6110      	str	r0, [r2, #16]
 8003480:	6151      	str	r1, [r2, #20]
 8003482:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8003484:	4a0d      	ldr	r2, [pc, #52]	@ (80034bc <rand+0x74>)
 8003486:	6920      	ldr	r0, [r4, #16]
 8003488:	6961      	ldr	r1, [r4, #20]
 800348a:	4b0d      	ldr	r3, [pc, #52]	@ (80034c0 <rand+0x78>)
 800348c:	f7fc ffc4 	bl	8000418 <__aeabi_lmul>
 8003490:	2201      	movs	r2, #1
 8003492:	2300      	movs	r3, #0
 8003494:	1880      	adds	r0, r0, r2
 8003496:	4159      	adcs	r1, r3
 8003498:	6120      	str	r0, [r4, #16]
 800349a:	6161      	str	r1, [r4, #20]
 800349c:	0048      	lsls	r0, r1, #1
 800349e:	0840      	lsrs	r0, r0, #1
 80034a0:	bd10      	pop	{r4, pc}
 80034a2:	46c0      	nop			@ (mov r8, r8)
 80034a4:	20000018 	.word	0x20000018
 80034a8:	080048f8 	.word	0x080048f8
 80034ac:	0800490f 	.word	0x0800490f
 80034b0:	abcd330e 	.word	0xabcd330e
 80034b4:	e66d1234 	.word	0xe66d1234
 80034b8:	0005deec 	.word	0x0005deec
 80034bc:	4c957f2d 	.word	0x4c957f2d
 80034c0:	5851f42d 	.word	0x5851f42d

080034c4 <std>:
 80034c4:	2300      	movs	r3, #0
 80034c6:	b510      	push	{r4, lr}
 80034c8:	0004      	movs	r4, r0
 80034ca:	6003      	str	r3, [r0, #0]
 80034cc:	6043      	str	r3, [r0, #4]
 80034ce:	6083      	str	r3, [r0, #8]
 80034d0:	8181      	strh	r1, [r0, #12]
 80034d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80034d4:	81c2      	strh	r2, [r0, #14]
 80034d6:	6103      	str	r3, [r0, #16]
 80034d8:	6143      	str	r3, [r0, #20]
 80034da:	6183      	str	r3, [r0, #24]
 80034dc:	0019      	movs	r1, r3
 80034de:	2208      	movs	r2, #8
 80034e0:	305c      	adds	r0, #92	@ 0x5c
 80034e2:	f000 f921 	bl	8003728 <memset>
 80034e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003514 <std+0x50>)
 80034e8:	6224      	str	r4, [r4, #32]
 80034ea:	6263      	str	r3, [r4, #36]	@ 0x24
 80034ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003518 <std+0x54>)
 80034ee:	62a3      	str	r3, [r4, #40]	@ 0x28
 80034f0:	4b0a      	ldr	r3, [pc, #40]	@ (800351c <std+0x58>)
 80034f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80034f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003520 <std+0x5c>)
 80034f6:	6323      	str	r3, [r4, #48]	@ 0x30
 80034f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003524 <std+0x60>)
 80034fa:	429c      	cmp	r4, r3
 80034fc:	d005      	beq.n	800350a <std+0x46>
 80034fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003528 <std+0x64>)
 8003500:	429c      	cmp	r4, r3
 8003502:	d002      	beq.n	800350a <std+0x46>
 8003504:	4b09      	ldr	r3, [pc, #36]	@ (800352c <std+0x68>)
 8003506:	429c      	cmp	r4, r3
 8003508:	d103      	bne.n	8003512 <std+0x4e>
 800350a:	0020      	movs	r0, r4
 800350c:	3058      	adds	r0, #88	@ 0x58
 800350e:	f000 f98b 	bl	8003828 <__retarget_lock_init_recursive>
 8003512:	bd10      	pop	{r4, pc}
 8003514:	08003691 	.word	0x08003691
 8003518:	080036b9 	.word	0x080036b9
 800351c:	080036f1 	.word	0x080036f1
 8003520:	0800371d 	.word	0x0800371d
 8003524:	200001b0 	.word	0x200001b0
 8003528:	20000218 	.word	0x20000218
 800352c:	20000280 	.word	0x20000280

08003530 <stdio_exit_handler>:
 8003530:	b510      	push	{r4, lr}
 8003532:	4a03      	ldr	r2, [pc, #12]	@ (8003540 <stdio_exit_handler+0x10>)
 8003534:	4903      	ldr	r1, [pc, #12]	@ (8003544 <stdio_exit_handler+0x14>)
 8003536:	4804      	ldr	r0, [pc, #16]	@ (8003548 <stdio_exit_handler+0x18>)
 8003538:	f000 f86c 	bl	8003614 <_fwalk_sglue>
 800353c:	bd10      	pop	{r4, pc}
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	2000000c 	.word	0x2000000c
 8003544:	08004139 	.word	0x08004139
 8003548:	2000001c 	.word	0x2000001c

0800354c <cleanup_stdio>:
 800354c:	6841      	ldr	r1, [r0, #4]
 800354e:	4b0b      	ldr	r3, [pc, #44]	@ (800357c <cleanup_stdio+0x30>)
 8003550:	b510      	push	{r4, lr}
 8003552:	0004      	movs	r4, r0
 8003554:	4299      	cmp	r1, r3
 8003556:	d001      	beq.n	800355c <cleanup_stdio+0x10>
 8003558:	f000 fdee 	bl	8004138 <_fflush_r>
 800355c:	68a1      	ldr	r1, [r4, #8]
 800355e:	4b08      	ldr	r3, [pc, #32]	@ (8003580 <cleanup_stdio+0x34>)
 8003560:	4299      	cmp	r1, r3
 8003562:	d002      	beq.n	800356a <cleanup_stdio+0x1e>
 8003564:	0020      	movs	r0, r4
 8003566:	f000 fde7 	bl	8004138 <_fflush_r>
 800356a:	68e1      	ldr	r1, [r4, #12]
 800356c:	4b05      	ldr	r3, [pc, #20]	@ (8003584 <cleanup_stdio+0x38>)
 800356e:	4299      	cmp	r1, r3
 8003570:	d002      	beq.n	8003578 <cleanup_stdio+0x2c>
 8003572:	0020      	movs	r0, r4
 8003574:	f000 fde0 	bl	8004138 <_fflush_r>
 8003578:	bd10      	pop	{r4, pc}
 800357a:	46c0      	nop			@ (mov r8, r8)
 800357c:	200001b0 	.word	0x200001b0
 8003580:	20000218 	.word	0x20000218
 8003584:	20000280 	.word	0x20000280

08003588 <global_stdio_init.part.0>:
 8003588:	b510      	push	{r4, lr}
 800358a:	4b09      	ldr	r3, [pc, #36]	@ (80035b0 <global_stdio_init.part.0+0x28>)
 800358c:	4a09      	ldr	r2, [pc, #36]	@ (80035b4 <global_stdio_init.part.0+0x2c>)
 800358e:	2104      	movs	r1, #4
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	4809      	ldr	r0, [pc, #36]	@ (80035b8 <global_stdio_init.part.0+0x30>)
 8003594:	2200      	movs	r2, #0
 8003596:	f7ff ff95 	bl	80034c4 <std>
 800359a:	2201      	movs	r2, #1
 800359c:	2109      	movs	r1, #9
 800359e:	4807      	ldr	r0, [pc, #28]	@ (80035bc <global_stdio_init.part.0+0x34>)
 80035a0:	f7ff ff90 	bl	80034c4 <std>
 80035a4:	2202      	movs	r2, #2
 80035a6:	2112      	movs	r1, #18
 80035a8:	4805      	ldr	r0, [pc, #20]	@ (80035c0 <global_stdio_init.part.0+0x38>)
 80035aa:	f7ff ff8b 	bl	80034c4 <std>
 80035ae:	bd10      	pop	{r4, pc}
 80035b0:	200002e8 	.word	0x200002e8
 80035b4:	08003531 	.word	0x08003531
 80035b8:	200001b0 	.word	0x200001b0
 80035bc:	20000218 	.word	0x20000218
 80035c0:	20000280 	.word	0x20000280

080035c4 <__sfp_lock_acquire>:
 80035c4:	b510      	push	{r4, lr}
 80035c6:	4802      	ldr	r0, [pc, #8]	@ (80035d0 <__sfp_lock_acquire+0xc>)
 80035c8:	f000 f92f 	bl	800382a <__retarget_lock_acquire_recursive>
 80035cc:	bd10      	pop	{r4, pc}
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	200002f1 	.word	0x200002f1

080035d4 <__sfp_lock_release>:
 80035d4:	b510      	push	{r4, lr}
 80035d6:	4802      	ldr	r0, [pc, #8]	@ (80035e0 <__sfp_lock_release+0xc>)
 80035d8:	f000 f928 	bl	800382c <__retarget_lock_release_recursive>
 80035dc:	bd10      	pop	{r4, pc}
 80035de:	46c0      	nop			@ (mov r8, r8)
 80035e0:	200002f1 	.word	0x200002f1

080035e4 <__sinit>:
 80035e4:	b510      	push	{r4, lr}
 80035e6:	0004      	movs	r4, r0
 80035e8:	f7ff ffec 	bl	80035c4 <__sfp_lock_acquire>
 80035ec:	6a23      	ldr	r3, [r4, #32]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d002      	beq.n	80035f8 <__sinit+0x14>
 80035f2:	f7ff ffef 	bl	80035d4 <__sfp_lock_release>
 80035f6:	bd10      	pop	{r4, pc}
 80035f8:	4b04      	ldr	r3, [pc, #16]	@ (800360c <__sinit+0x28>)
 80035fa:	6223      	str	r3, [r4, #32]
 80035fc:	4b04      	ldr	r3, [pc, #16]	@ (8003610 <__sinit+0x2c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1f6      	bne.n	80035f2 <__sinit+0xe>
 8003604:	f7ff ffc0 	bl	8003588 <global_stdio_init.part.0>
 8003608:	e7f3      	b.n	80035f2 <__sinit+0xe>
 800360a:	46c0      	nop			@ (mov r8, r8)
 800360c:	0800354d 	.word	0x0800354d
 8003610:	200002e8 	.word	0x200002e8

08003614 <_fwalk_sglue>:
 8003614:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003616:	0014      	movs	r4, r2
 8003618:	2600      	movs	r6, #0
 800361a:	9000      	str	r0, [sp, #0]
 800361c:	9101      	str	r1, [sp, #4]
 800361e:	68a5      	ldr	r5, [r4, #8]
 8003620:	6867      	ldr	r7, [r4, #4]
 8003622:	3f01      	subs	r7, #1
 8003624:	d504      	bpl.n	8003630 <_fwalk_sglue+0x1c>
 8003626:	6824      	ldr	r4, [r4, #0]
 8003628:	2c00      	cmp	r4, #0
 800362a:	d1f8      	bne.n	800361e <_fwalk_sglue+0xa>
 800362c:	0030      	movs	r0, r6
 800362e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003630:	89ab      	ldrh	r3, [r5, #12]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d908      	bls.n	8003648 <_fwalk_sglue+0x34>
 8003636:	220e      	movs	r2, #14
 8003638:	5eab      	ldrsh	r3, [r5, r2]
 800363a:	3301      	adds	r3, #1
 800363c:	d004      	beq.n	8003648 <_fwalk_sglue+0x34>
 800363e:	0029      	movs	r1, r5
 8003640:	9800      	ldr	r0, [sp, #0]
 8003642:	9b01      	ldr	r3, [sp, #4]
 8003644:	4798      	blx	r3
 8003646:	4306      	orrs	r6, r0
 8003648:	3568      	adds	r5, #104	@ 0x68
 800364a:	e7ea      	b.n	8003622 <_fwalk_sglue+0xe>

0800364c <siprintf>:
 800364c:	b40e      	push	{r1, r2, r3}
 800364e:	b510      	push	{r4, lr}
 8003650:	2400      	movs	r4, #0
 8003652:	490c      	ldr	r1, [pc, #48]	@ (8003684 <siprintf+0x38>)
 8003654:	b09d      	sub	sp, #116	@ 0x74
 8003656:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003658:	9002      	str	r0, [sp, #8]
 800365a:	9006      	str	r0, [sp, #24]
 800365c:	9107      	str	r1, [sp, #28]
 800365e:	9104      	str	r1, [sp, #16]
 8003660:	4809      	ldr	r0, [pc, #36]	@ (8003688 <siprintf+0x3c>)
 8003662:	490a      	ldr	r1, [pc, #40]	@ (800368c <siprintf+0x40>)
 8003664:	cb04      	ldmia	r3!, {r2}
 8003666:	9105      	str	r1, [sp, #20]
 8003668:	6800      	ldr	r0, [r0, #0]
 800366a:	a902      	add	r1, sp, #8
 800366c:	9301      	str	r3, [sp, #4]
 800366e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003670:	f000 fa62 	bl	8003b38 <_svfiprintf_r>
 8003674:	9b02      	ldr	r3, [sp, #8]
 8003676:	701c      	strb	r4, [r3, #0]
 8003678:	b01d      	add	sp, #116	@ 0x74
 800367a:	bc10      	pop	{r4}
 800367c:	bc08      	pop	{r3}
 800367e:	b003      	add	sp, #12
 8003680:	4718      	bx	r3
 8003682:	46c0      	nop			@ (mov r8, r8)
 8003684:	7fffffff 	.word	0x7fffffff
 8003688:	20000018 	.word	0x20000018
 800368c:	ffff0208 	.word	0xffff0208

08003690 <__sread>:
 8003690:	b570      	push	{r4, r5, r6, lr}
 8003692:	000c      	movs	r4, r1
 8003694:	250e      	movs	r5, #14
 8003696:	5f49      	ldrsh	r1, [r1, r5]
 8003698:	f000 f874 	bl	8003784 <_read_r>
 800369c:	2800      	cmp	r0, #0
 800369e:	db03      	blt.n	80036a8 <__sread+0x18>
 80036a0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80036a2:	181b      	adds	r3, r3, r0
 80036a4:	6563      	str	r3, [r4, #84]	@ 0x54
 80036a6:	bd70      	pop	{r4, r5, r6, pc}
 80036a8:	89a3      	ldrh	r3, [r4, #12]
 80036aa:	4a02      	ldr	r2, [pc, #8]	@ (80036b4 <__sread+0x24>)
 80036ac:	4013      	ands	r3, r2
 80036ae:	81a3      	strh	r3, [r4, #12]
 80036b0:	e7f9      	b.n	80036a6 <__sread+0x16>
 80036b2:	46c0      	nop			@ (mov r8, r8)
 80036b4:	ffffefff 	.word	0xffffefff

080036b8 <__swrite>:
 80036b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ba:	001f      	movs	r7, r3
 80036bc:	898b      	ldrh	r3, [r1, #12]
 80036be:	0005      	movs	r5, r0
 80036c0:	000c      	movs	r4, r1
 80036c2:	0016      	movs	r6, r2
 80036c4:	05db      	lsls	r3, r3, #23
 80036c6:	d505      	bpl.n	80036d4 <__swrite+0x1c>
 80036c8:	230e      	movs	r3, #14
 80036ca:	5ec9      	ldrsh	r1, [r1, r3]
 80036cc:	2200      	movs	r2, #0
 80036ce:	2302      	movs	r3, #2
 80036d0:	f000 f844 	bl	800375c <_lseek_r>
 80036d4:	89a3      	ldrh	r3, [r4, #12]
 80036d6:	4a05      	ldr	r2, [pc, #20]	@ (80036ec <__swrite+0x34>)
 80036d8:	0028      	movs	r0, r5
 80036da:	4013      	ands	r3, r2
 80036dc:	81a3      	strh	r3, [r4, #12]
 80036de:	0032      	movs	r2, r6
 80036e0:	230e      	movs	r3, #14
 80036e2:	5ee1      	ldrsh	r1, [r4, r3]
 80036e4:	003b      	movs	r3, r7
 80036e6:	f000 f861 	bl	80037ac <_write_r>
 80036ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036ec:	ffffefff 	.word	0xffffefff

080036f0 <__sseek>:
 80036f0:	b570      	push	{r4, r5, r6, lr}
 80036f2:	000c      	movs	r4, r1
 80036f4:	250e      	movs	r5, #14
 80036f6:	5f49      	ldrsh	r1, [r1, r5]
 80036f8:	f000 f830 	bl	800375c <_lseek_r>
 80036fc:	89a3      	ldrh	r3, [r4, #12]
 80036fe:	1c42      	adds	r2, r0, #1
 8003700:	d103      	bne.n	800370a <__sseek+0x1a>
 8003702:	4a05      	ldr	r2, [pc, #20]	@ (8003718 <__sseek+0x28>)
 8003704:	4013      	ands	r3, r2
 8003706:	81a3      	strh	r3, [r4, #12]
 8003708:	bd70      	pop	{r4, r5, r6, pc}
 800370a:	2280      	movs	r2, #128	@ 0x80
 800370c:	0152      	lsls	r2, r2, #5
 800370e:	4313      	orrs	r3, r2
 8003710:	81a3      	strh	r3, [r4, #12]
 8003712:	6560      	str	r0, [r4, #84]	@ 0x54
 8003714:	e7f8      	b.n	8003708 <__sseek+0x18>
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	ffffefff 	.word	0xffffefff

0800371c <__sclose>:
 800371c:	b510      	push	{r4, lr}
 800371e:	230e      	movs	r3, #14
 8003720:	5ec9      	ldrsh	r1, [r1, r3]
 8003722:	f000 f809 	bl	8003738 <_close_r>
 8003726:	bd10      	pop	{r4, pc}

08003728 <memset>:
 8003728:	0003      	movs	r3, r0
 800372a:	1882      	adds	r2, r0, r2
 800372c:	4293      	cmp	r3, r2
 800372e:	d100      	bne.n	8003732 <memset+0xa>
 8003730:	4770      	bx	lr
 8003732:	7019      	strb	r1, [r3, #0]
 8003734:	3301      	adds	r3, #1
 8003736:	e7f9      	b.n	800372c <memset+0x4>

08003738 <_close_r>:
 8003738:	2300      	movs	r3, #0
 800373a:	b570      	push	{r4, r5, r6, lr}
 800373c:	4d06      	ldr	r5, [pc, #24]	@ (8003758 <_close_r+0x20>)
 800373e:	0004      	movs	r4, r0
 8003740:	0008      	movs	r0, r1
 8003742:	602b      	str	r3, [r5, #0]
 8003744:	f7fd fa78 	bl	8000c38 <_close>
 8003748:	1c43      	adds	r3, r0, #1
 800374a:	d103      	bne.n	8003754 <_close_r+0x1c>
 800374c:	682b      	ldr	r3, [r5, #0]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d000      	beq.n	8003754 <_close_r+0x1c>
 8003752:	6023      	str	r3, [r4, #0]
 8003754:	bd70      	pop	{r4, r5, r6, pc}
 8003756:	46c0      	nop			@ (mov r8, r8)
 8003758:	200002ec 	.word	0x200002ec

0800375c <_lseek_r>:
 800375c:	b570      	push	{r4, r5, r6, lr}
 800375e:	0004      	movs	r4, r0
 8003760:	0008      	movs	r0, r1
 8003762:	0011      	movs	r1, r2
 8003764:	001a      	movs	r2, r3
 8003766:	2300      	movs	r3, #0
 8003768:	4d05      	ldr	r5, [pc, #20]	@ (8003780 <_lseek_r+0x24>)
 800376a:	602b      	str	r3, [r5, #0]
 800376c:	f7fd fa85 	bl	8000c7a <_lseek>
 8003770:	1c43      	adds	r3, r0, #1
 8003772:	d103      	bne.n	800377c <_lseek_r+0x20>
 8003774:	682b      	ldr	r3, [r5, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d000      	beq.n	800377c <_lseek_r+0x20>
 800377a:	6023      	str	r3, [r4, #0]
 800377c:	bd70      	pop	{r4, r5, r6, pc}
 800377e:	46c0      	nop			@ (mov r8, r8)
 8003780:	200002ec 	.word	0x200002ec

08003784 <_read_r>:
 8003784:	b570      	push	{r4, r5, r6, lr}
 8003786:	0004      	movs	r4, r0
 8003788:	0008      	movs	r0, r1
 800378a:	0011      	movs	r1, r2
 800378c:	001a      	movs	r2, r3
 800378e:	2300      	movs	r3, #0
 8003790:	4d05      	ldr	r5, [pc, #20]	@ (80037a8 <_read_r+0x24>)
 8003792:	602b      	str	r3, [r5, #0]
 8003794:	f7fd fa17 	bl	8000bc6 <_read>
 8003798:	1c43      	adds	r3, r0, #1
 800379a:	d103      	bne.n	80037a4 <_read_r+0x20>
 800379c:	682b      	ldr	r3, [r5, #0]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d000      	beq.n	80037a4 <_read_r+0x20>
 80037a2:	6023      	str	r3, [r4, #0]
 80037a4:	bd70      	pop	{r4, r5, r6, pc}
 80037a6:	46c0      	nop			@ (mov r8, r8)
 80037a8:	200002ec 	.word	0x200002ec

080037ac <_write_r>:
 80037ac:	b570      	push	{r4, r5, r6, lr}
 80037ae:	0004      	movs	r4, r0
 80037b0:	0008      	movs	r0, r1
 80037b2:	0011      	movs	r1, r2
 80037b4:	001a      	movs	r2, r3
 80037b6:	2300      	movs	r3, #0
 80037b8:	4d05      	ldr	r5, [pc, #20]	@ (80037d0 <_write_r+0x24>)
 80037ba:	602b      	str	r3, [r5, #0]
 80037bc:	f7fd fa20 	bl	8000c00 <_write>
 80037c0:	1c43      	adds	r3, r0, #1
 80037c2:	d103      	bne.n	80037cc <_write_r+0x20>
 80037c4:	682b      	ldr	r3, [r5, #0]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d000      	beq.n	80037cc <_write_r+0x20>
 80037ca:	6023      	str	r3, [r4, #0]
 80037cc:	bd70      	pop	{r4, r5, r6, pc}
 80037ce:	46c0      	nop			@ (mov r8, r8)
 80037d0:	200002ec 	.word	0x200002ec

080037d4 <__errno>:
 80037d4:	4b01      	ldr	r3, [pc, #4]	@ (80037dc <__errno+0x8>)
 80037d6:	6818      	ldr	r0, [r3, #0]
 80037d8:	4770      	bx	lr
 80037da:	46c0      	nop			@ (mov r8, r8)
 80037dc:	20000018 	.word	0x20000018

080037e0 <__libc_init_array>:
 80037e0:	b570      	push	{r4, r5, r6, lr}
 80037e2:	2600      	movs	r6, #0
 80037e4:	4c0c      	ldr	r4, [pc, #48]	@ (8003818 <__libc_init_array+0x38>)
 80037e6:	4d0d      	ldr	r5, [pc, #52]	@ (800381c <__libc_init_array+0x3c>)
 80037e8:	1b64      	subs	r4, r4, r5
 80037ea:	10a4      	asrs	r4, r4, #2
 80037ec:	42a6      	cmp	r6, r4
 80037ee:	d109      	bne.n	8003804 <__libc_init_array+0x24>
 80037f0:	2600      	movs	r6, #0
 80037f2:	f001 f811 	bl	8004818 <_init>
 80037f6:	4c0a      	ldr	r4, [pc, #40]	@ (8003820 <__libc_init_array+0x40>)
 80037f8:	4d0a      	ldr	r5, [pc, #40]	@ (8003824 <__libc_init_array+0x44>)
 80037fa:	1b64      	subs	r4, r4, r5
 80037fc:	10a4      	asrs	r4, r4, #2
 80037fe:	42a6      	cmp	r6, r4
 8003800:	d105      	bne.n	800380e <__libc_init_array+0x2e>
 8003802:	bd70      	pop	{r4, r5, r6, pc}
 8003804:	00b3      	lsls	r3, r6, #2
 8003806:	58eb      	ldr	r3, [r5, r3]
 8003808:	4798      	blx	r3
 800380a:	3601      	adds	r6, #1
 800380c:	e7ee      	b.n	80037ec <__libc_init_array+0xc>
 800380e:	00b3      	lsls	r3, r6, #2
 8003810:	58eb      	ldr	r3, [r5, r3]
 8003812:	4798      	blx	r3
 8003814:	3601      	adds	r6, #1
 8003816:	e7f2      	b.n	80037fe <__libc_init_array+0x1e>
 8003818:	080049d8 	.word	0x080049d8
 800381c:	080049d8 	.word	0x080049d8
 8003820:	080049dc 	.word	0x080049dc
 8003824:	080049d8 	.word	0x080049d8

08003828 <__retarget_lock_init_recursive>:
 8003828:	4770      	bx	lr

0800382a <__retarget_lock_acquire_recursive>:
 800382a:	4770      	bx	lr

0800382c <__retarget_lock_release_recursive>:
 800382c:	4770      	bx	lr
	...

08003830 <__assert_func>:
 8003830:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003832:	0014      	movs	r4, r2
 8003834:	001a      	movs	r2, r3
 8003836:	4b09      	ldr	r3, [pc, #36]	@ (800385c <__assert_func+0x2c>)
 8003838:	0005      	movs	r5, r0
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	000e      	movs	r6, r1
 800383e:	68d8      	ldr	r0, [r3, #12]
 8003840:	4b07      	ldr	r3, [pc, #28]	@ (8003860 <__assert_func+0x30>)
 8003842:	2c00      	cmp	r4, #0
 8003844:	d101      	bne.n	800384a <__assert_func+0x1a>
 8003846:	4b07      	ldr	r3, [pc, #28]	@ (8003864 <__assert_func+0x34>)
 8003848:	001c      	movs	r4, r3
 800384a:	4907      	ldr	r1, [pc, #28]	@ (8003868 <__assert_func+0x38>)
 800384c:	9301      	str	r3, [sp, #4]
 800384e:	9402      	str	r4, [sp, #8]
 8003850:	002b      	movs	r3, r5
 8003852:	9600      	str	r6, [sp, #0]
 8003854:	f000 fc9c 	bl	8004190 <fiprintf>
 8003858:	f000 fce2 	bl	8004220 <abort>
 800385c:	20000018 	.word	0x20000018
 8003860:	08004967 	.word	0x08004967
 8003864:	080049a2 	.word	0x080049a2
 8003868:	08004974 	.word	0x08004974

0800386c <_free_r>:
 800386c:	b570      	push	{r4, r5, r6, lr}
 800386e:	0005      	movs	r5, r0
 8003870:	1e0c      	subs	r4, r1, #0
 8003872:	d010      	beq.n	8003896 <_free_r+0x2a>
 8003874:	3c04      	subs	r4, #4
 8003876:	6823      	ldr	r3, [r4, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	da00      	bge.n	800387e <_free_r+0x12>
 800387c:	18e4      	adds	r4, r4, r3
 800387e:	0028      	movs	r0, r5
 8003880:	f000 f8ea 	bl	8003a58 <__malloc_lock>
 8003884:	4a1d      	ldr	r2, [pc, #116]	@ (80038fc <_free_r+0x90>)
 8003886:	6813      	ldr	r3, [r2, #0]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d105      	bne.n	8003898 <_free_r+0x2c>
 800388c:	6063      	str	r3, [r4, #4]
 800388e:	6014      	str	r4, [r2, #0]
 8003890:	0028      	movs	r0, r5
 8003892:	f000 f8e9 	bl	8003a68 <__malloc_unlock>
 8003896:	bd70      	pop	{r4, r5, r6, pc}
 8003898:	42a3      	cmp	r3, r4
 800389a:	d908      	bls.n	80038ae <_free_r+0x42>
 800389c:	6820      	ldr	r0, [r4, #0]
 800389e:	1821      	adds	r1, r4, r0
 80038a0:	428b      	cmp	r3, r1
 80038a2:	d1f3      	bne.n	800388c <_free_r+0x20>
 80038a4:	6819      	ldr	r1, [r3, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	1809      	adds	r1, r1, r0
 80038aa:	6021      	str	r1, [r4, #0]
 80038ac:	e7ee      	b.n	800388c <_free_r+0x20>
 80038ae:	001a      	movs	r2, r3
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <_free_r+0x4e>
 80038b6:	42a3      	cmp	r3, r4
 80038b8:	d9f9      	bls.n	80038ae <_free_r+0x42>
 80038ba:	6811      	ldr	r1, [r2, #0]
 80038bc:	1850      	adds	r0, r2, r1
 80038be:	42a0      	cmp	r0, r4
 80038c0:	d10b      	bne.n	80038da <_free_r+0x6e>
 80038c2:	6820      	ldr	r0, [r4, #0]
 80038c4:	1809      	adds	r1, r1, r0
 80038c6:	1850      	adds	r0, r2, r1
 80038c8:	6011      	str	r1, [r2, #0]
 80038ca:	4283      	cmp	r3, r0
 80038cc:	d1e0      	bne.n	8003890 <_free_r+0x24>
 80038ce:	6818      	ldr	r0, [r3, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	1841      	adds	r1, r0, r1
 80038d4:	6011      	str	r1, [r2, #0]
 80038d6:	6053      	str	r3, [r2, #4]
 80038d8:	e7da      	b.n	8003890 <_free_r+0x24>
 80038da:	42a0      	cmp	r0, r4
 80038dc:	d902      	bls.n	80038e4 <_free_r+0x78>
 80038de:	230c      	movs	r3, #12
 80038e0:	602b      	str	r3, [r5, #0]
 80038e2:	e7d5      	b.n	8003890 <_free_r+0x24>
 80038e4:	6820      	ldr	r0, [r4, #0]
 80038e6:	1821      	adds	r1, r4, r0
 80038e8:	428b      	cmp	r3, r1
 80038ea:	d103      	bne.n	80038f4 <_free_r+0x88>
 80038ec:	6819      	ldr	r1, [r3, #0]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	1809      	adds	r1, r1, r0
 80038f2:	6021      	str	r1, [r4, #0]
 80038f4:	6063      	str	r3, [r4, #4]
 80038f6:	6054      	str	r4, [r2, #4]
 80038f8:	e7ca      	b.n	8003890 <_free_r+0x24>
 80038fa:	46c0      	nop			@ (mov r8, r8)
 80038fc:	200002f8 	.word	0x200002f8

08003900 <malloc>:
 8003900:	b510      	push	{r4, lr}
 8003902:	4b03      	ldr	r3, [pc, #12]	@ (8003910 <malloc+0x10>)
 8003904:	0001      	movs	r1, r0
 8003906:	6818      	ldr	r0, [r3, #0]
 8003908:	f000 f826 	bl	8003958 <_malloc_r>
 800390c:	bd10      	pop	{r4, pc}
 800390e:	46c0      	nop			@ (mov r8, r8)
 8003910:	20000018 	.word	0x20000018

08003914 <sbrk_aligned>:
 8003914:	b570      	push	{r4, r5, r6, lr}
 8003916:	4e0f      	ldr	r6, [pc, #60]	@ (8003954 <sbrk_aligned+0x40>)
 8003918:	000d      	movs	r5, r1
 800391a:	6831      	ldr	r1, [r6, #0]
 800391c:	0004      	movs	r4, r0
 800391e:	2900      	cmp	r1, #0
 8003920:	d102      	bne.n	8003928 <sbrk_aligned+0x14>
 8003922:	f000 fc57 	bl	80041d4 <_sbrk_r>
 8003926:	6030      	str	r0, [r6, #0]
 8003928:	0029      	movs	r1, r5
 800392a:	0020      	movs	r0, r4
 800392c:	f000 fc52 	bl	80041d4 <_sbrk_r>
 8003930:	1c43      	adds	r3, r0, #1
 8003932:	d103      	bne.n	800393c <sbrk_aligned+0x28>
 8003934:	2501      	movs	r5, #1
 8003936:	426d      	negs	r5, r5
 8003938:	0028      	movs	r0, r5
 800393a:	bd70      	pop	{r4, r5, r6, pc}
 800393c:	2303      	movs	r3, #3
 800393e:	1cc5      	adds	r5, r0, #3
 8003940:	439d      	bics	r5, r3
 8003942:	42a8      	cmp	r0, r5
 8003944:	d0f8      	beq.n	8003938 <sbrk_aligned+0x24>
 8003946:	1a29      	subs	r1, r5, r0
 8003948:	0020      	movs	r0, r4
 800394a:	f000 fc43 	bl	80041d4 <_sbrk_r>
 800394e:	3001      	adds	r0, #1
 8003950:	d1f2      	bne.n	8003938 <sbrk_aligned+0x24>
 8003952:	e7ef      	b.n	8003934 <sbrk_aligned+0x20>
 8003954:	200002f4 	.word	0x200002f4

08003958 <_malloc_r>:
 8003958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800395a:	2203      	movs	r2, #3
 800395c:	1ccb      	adds	r3, r1, #3
 800395e:	4393      	bics	r3, r2
 8003960:	3308      	adds	r3, #8
 8003962:	0005      	movs	r5, r0
 8003964:	001f      	movs	r7, r3
 8003966:	2b0c      	cmp	r3, #12
 8003968:	d234      	bcs.n	80039d4 <_malloc_r+0x7c>
 800396a:	270c      	movs	r7, #12
 800396c:	42b9      	cmp	r1, r7
 800396e:	d833      	bhi.n	80039d8 <_malloc_r+0x80>
 8003970:	0028      	movs	r0, r5
 8003972:	f000 f871 	bl	8003a58 <__malloc_lock>
 8003976:	4e37      	ldr	r6, [pc, #220]	@ (8003a54 <_malloc_r+0xfc>)
 8003978:	6833      	ldr	r3, [r6, #0]
 800397a:	001c      	movs	r4, r3
 800397c:	2c00      	cmp	r4, #0
 800397e:	d12f      	bne.n	80039e0 <_malloc_r+0x88>
 8003980:	0039      	movs	r1, r7
 8003982:	0028      	movs	r0, r5
 8003984:	f7ff ffc6 	bl	8003914 <sbrk_aligned>
 8003988:	0004      	movs	r4, r0
 800398a:	1c43      	adds	r3, r0, #1
 800398c:	d15f      	bne.n	8003a4e <_malloc_r+0xf6>
 800398e:	6834      	ldr	r4, [r6, #0]
 8003990:	9400      	str	r4, [sp, #0]
 8003992:	9b00      	ldr	r3, [sp, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d14a      	bne.n	8003a2e <_malloc_r+0xd6>
 8003998:	2c00      	cmp	r4, #0
 800399a:	d052      	beq.n	8003a42 <_malloc_r+0xea>
 800399c:	6823      	ldr	r3, [r4, #0]
 800399e:	0028      	movs	r0, r5
 80039a0:	18e3      	adds	r3, r4, r3
 80039a2:	9900      	ldr	r1, [sp, #0]
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	f000 fc15 	bl	80041d4 <_sbrk_r>
 80039aa:	9b01      	ldr	r3, [sp, #4]
 80039ac:	4283      	cmp	r3, r0
 80039ae:	d148      	bne.n	8003a42 <_malloc_r+0xea>
 80039b0:	6823      	ldr	r3, [r4, #0]
 80039b2:	0028      	movs	r0, r5
 80039b4:	1aff      	subs	r7, r7, r3
 80039b6:	0039      	movs	r1, r7
 80039b8:	f7ff ffac 	bl	8003914 <sbrk_aligned>
 80039bc:	3001      	adds	r0, #1
 80039be:	d040      	beq.n	8003a42 <_malloc_r+0xea>
 80039c0:	6823      	ldr	r3, [r4, #0]
 80039c2:	19db      	adds	r3, r3, r7
 80039c4:	6023      	str	r3, [r4, #0]
 80039c6:	6833      	ldr	r3, [r6, #0]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	2a00      	cmp	r2, #0
 80039cc:	d133      	bne.n	8003a36 <_malloc_r+0xde>
 80039ce:	9b00      	ldr	r3, [sp, #0]
 80039d0:	6033      	str	r3, [r6, #0]
 80039d2:	e019      	b.n	8003a08 <_malloc_r+0xb0>
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	dac9      	bge.n	800396c <_malloc_r+0x14>
 80039d8:	230c      	movs	r3, #12
 80039da:	602b      	str	r3, [r5, #0]
 80039dc:	2000      	movs	r0, #0
 80039de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80039e0:	6821      	ldr	r1, [r4, #0]
 80039e2:	1bc9      	subs	r1, r1, r7
 80039e4:	d420      	bmi.n	8003a28 <_malloc_r+0xd0>
 80039e6:	290b      	cmp	r1, #11
 80039e8:	d90a      	bls.n	8003a00 <_malloc_r+0xa8>
 80039ea:	19e2      	adds	r2, r4, r7
 80039ec:	6027      	str	r7, [r4, #0]
 80039ee:	42a3      	cmp	r3, r4
 80039f0:	d104      	bne.n	80039fc <_malloc_r+0xa4>
 80039f2:	6032      	str	r2, [r6, #0]
 80039f4:	6863      	ldr	r3, [r4, #4]
 80039f6:	6011      	str	r1, [r2, #0]
 80039f8:	6053      	str	r3, [r2, #4]
 80039fa:	e005      	b.n	8003a08 <_malloc_r+0xb0>
 80039fc:	605a      	str	r2, [r3, #4]
 80039fe:	e7f9      	b.n	80039f4 <_malloc_r+0x9c>
 8003a00:	6862      	ldr	r2, [r4, #4]
 8003a02:	42a3      	cmp	r3, r4
 8003a04:	d10e      	bne.n	8003a24 <_malloc_r+0xcc>
 8003a06:	6032      	str	r2, [r6, #0]
 8003a08:	0028      	movs	r0, r5
 8003a0a:	f000 f82d 	bl	8003a68 <__malloc_unlock>
 8003a0e:	0020      	movs	r0, r4
 8003a10:	2207      	movs	r2, #7
 8003a12:	300b      	adds	r0, #11
 8003a14:	1d23      	adds	r3, r4, #4
 8003a16:	4390      	bics	r0, r2
 8003a18:	1ac2      	subs	r2, r0, r3
 8003a1a:	4298      	cmp	r0, r3
 8003a1c:	d0df      	beq.n	80039de <_malloc_r+0x86>
 8003a1e:	1a1b      	subs	r3, r3, r0
 8003a20:	50a3      	str	r3, [r4, r2]
 8003a22:	e7dc      	b.n	80039de <_malloc_r+0x86>
 8003a24:	605a      	str	r2, [r3, #4]
 8003a26:	e7ef      	b.n	8003a08 <_malloc_r+0xb0>
 8003a28:	0023      	movs	r3, r4
 8003a2a:	6864      	ldr	r4, [r4, #4]
 8003a2c:	e7a6      	b.n	800397c <_malloc_r+0x24>
 8003a2e:	9c00      	ldr	r4, [sp, #0]
 8003a30:	6863      	ldr	r3, [r4, #4]
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	e7ad      	b.n	8003992 <_malloc_r+0x3a>
 8003a36:	001a      	movs	r2, r3
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	42a3      	cmp	r3, r4
 8003a3c:	d1fb      	bne.n	8003a36 <_malloc_r+0xde>
 8003a3e:	2300      	movs	r3, #0
 8003a40:	e7da      	b.n	80039f8 <_malloc_r+0xa0>
 8003a42:	230c      	movs	r3, #12
 8003a44:	0028      	movs	r0, r5
 8003a46:	602b      	str	r3, [r5, #0]
 8003a48:	f000 f80e 	bl	8003a68 <__malloc_unlock>
 8003a4c:	e7c6      	b.n	80039dc <_malloc_r+0x84>
 8003a4e:	6007      	str	r7, [r0, #0]
 8003a50:	e7da      	b.n	8003a08 <_malloc_r+0xb0>
 8003a52:	46c0      	nop			@ (mov r8, r8)
 8003a54:	200002f8 	.word	0x200002f8

08003a58 <__malloc_lock>:
 8003a58:	b510      	push	{r4, lr}
 8003a5a:	4802      	ldr	r0, [pc, #8]	@ (8003a64 <__malloc_lock+0xc>)
 8003a5c:	f7ff fee5 	bl	800382a <__retarget_lock_acquire_recursive>
 8003a60:	bd10      	pop	{r4, pc}
 8003a62:	46c0      	nop			@ (mov r8, r8)
 8003a64:	200002f0 	.word	0x200002f0

08003a68 <__malloc_unlock>:
 8003a68:	b510      	push	{r4, lr}
 8003a6a:	4802      	ldr	r0, [pc, #8]	@ (8003a74 <__malloc_unlock+0xc>)
 8003a6c:	f7ff fede 	bl	800382c <__retarget_lock_release_recursive>
 8003a70:	bd10      	pop	{r4, pc}
 8003a72:	46c0      	nop			@ (mov r8, r8)
 8003a74:	200002f0 	.word	0x200002f0

08003a78 <__ssputs_r>:
 8003a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a7a:	688e      	ldr	r6, [r1, #8]
 8003a7c:	b085      	sub	sp, #20
 8003a7e:	001f      	movs	r7, r3
 8003a80:	000c      	movs	r4, r1
 8003a82:	680b      	ldr	r3, [r1, #0]
 8003a84:	9002      	str	r0, [sp, #8]
 8003a86:	9203      	str	r2, [sp, #12]
 8003a88:	42be      	cmp	r6, r7
 8003a8a:	d830      	bhi.n	8003aee <__ssputs_r+0x76>
 8003a8c:	210c      	movs	r1, #12
 8003a8e:	5e62      	ldrsh	r2, [r4, r1]
 8003a90:	2190      	movs	r1, #144	@ 0x90
 8003a92:	00c9      	lsls	r1, r1, #3
 8003a94:	420a      	tst	r2, r1
 8003a96:	d028      	beq.n	8003aea <__ssputs_r+0x72>
 8003a98:	2003      	movs	r0, #3
 8003a9a:	6921      	ldr	r1, [r4, #16]
 8003a9c:	1a5b      	subs	r3, r3, r1
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	6963      	ldr	r3, [r4, #20]
 8003aa2:	4343      	muls	r3, r0
 8003aa4:	9801      	ldr	r0, [sp, #4]
 8003aa6:	0fdd      	lsrs	r5, r3, #31
 8003aa8:	18ed      	adds	r5, r5, r3
 8003aaa:	1c7b      	adds	r3, r7, #1
 8003aac:	181b      	adds	r3, r3, r0
 8003aae:	106d      	asrs	r5, r5, #1
 8003ab0:	42ab      	cmp	r3, r5
 8003ab2:	d900      	bls.n	8003ab6 <__ssputs_r+0x3e>
 8003ab4:	001d      	movs	r5, r3
 8003ab6:	0552      	lsls	r2, r2, #21
 8003ab8:	d528      	bpl.n	8003b0c <__ssputs_r+0x94>
 8003aba:	0029      	movs	r1, r5
 8003abc:	9802      	ldr	r0, [sp, #8]
 8003abe:	f7ff ff4b 	bl	8003958 <_malloc_r>
 8003ac2:	1e06      	subs	r6, r0, #0
 8003ac4:	d02c      	beq.n	8003b20 <__ssputs_r+0xa8>
 8003ac6:	9a01      	ldr	r2, [sp, #4]
 8003ac8:	6921      	ldr	r1, [r4, #16]
 8003aca:	f000 fba0 	bl	800420e <memcpy>
 8003ace:	89a2      	ldrh	r2, [r4, #12]
 8003ad0:	4b18      	ldr	r3, [pc, #96]	@ (8003b34 <__ssputs_r+0xbc>)
 8003ad2:	401a      	ands	r2, r3
 8003ad4:	2380      	movs	r3, #128	@ 0x80
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	81a3      	strh	r3, [r4, #12]
 8003ada:	9b01      	ldr	r3, [sp, #4]
 8003adc:	6126      	str	r6, [r4, #16]
 8003ade:	18f6      	adds	r6, r6, r3
 8003ae0:	6026      	str	r6, [r4, #0]
 8003ae2:	003e      	movs	r6, r7
 8003ae4:	6165      	str	r5, [r4, #20]
 8003ae6:	1aed      	subs	r5, r5, r3
 8003ae8:	60a5      	str	r5, [r4, #8]
 8003aea:	42be      	cmp	r6, r7
 8003aec:	d900      	bls.n	8003af0 <__ssputs_r+0x78>
 8003aee:	003e      	movs	r6, r7
 8003af0:	0032      	movs	r2, r6
 8003af2:	9903      	ldr	r1, [sp, #12]
 8003af4:	6820      	ldr	r0, [r4, #0]
 8003af6:	f000 fb5b 	bl	80041b0 <memmove>
 8003afa:	2000      	movs	r0, #0
 8003afc:	68a3      	ldr	r3, [r4, #8]
 8003afe:	1b9b      	subs	r3, r3, r6
 8003b00:	60a3      	str	r3, [r4, #8]
 8003b02:	6823      	ldr	r3, [r4, #0]
 8003b04:	199b      	adds	r3, r3, r6
 8003b06:	6023      	str	r3, [r4, #0]
 8003b08:	b005      	add	sp, #20
 8003b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b0c:	002a      	movs	r2, r5
 8003b0e:	9802      	ldr	r0, [sp, #8]
 8003b10:	f000 fb8d 	bl	800422e <_realloc_r>
 8003b14:	1e06      	subs	r6, r0, #0
 8003b16:	d1e0      	bne.n	8003ada <__ssputs_r+0x62>
 8003b18:	6921      	ldr	r1, [r4, #16]
 8003b1a:	9802      	ldr	r0, [sp, #8]
 8003b1c:	f7ff fea6 	bl	800386c <_free_r>
 8003b20:	230c      	movs	r3, #12
 8003b22:	2001      	movs	r0, #1
 8003b24:	9a02      	ldr	r2, [sp, #8]
 8003b26:	4240      	negs	r0, r0
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	89a2      	ldrh	r2, [r4, #12]
 8003b2c:	3334      	adds	r3, #52	@ 0x34
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	81a3      	strh	r3, [r4, #12]
 8003b32:	e7e9      	b.n	8003b08 <__ssputs_r+0x90>
 8003b34:	fffffb7f 	.word	0xfffffb7f

08003b38 <_svfiprintf_r>:
 8003b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b3a:	b0a1      	sub	sp, #132	@ 0x84
 8003b3c:	9003      	str	r0, [sp, #12]
 8003b3e:	001d      	movs	r5, r3
 8003b40:	898b      	ldrh	r3, [r1, #12]
 8003b42:	000f      	movs	r7, r1
 8003b44:	0016      	movs	r6, r2
 8003b46:	061b      	lsls	r3, r3, #24
 8003b48:	d511      	bpl.n	8003b6e <_svfiprintf_r+0x36>
 8003b4a:	690b      	ldr	r3, [r1, #16]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d10e      	bne.n	8003b6e <_svfiprintf_r+0x36>
 8003b50:	2140      	movs	r1, #64	@ 0x40
 8003b52:	f7ff ff01 	bl	8003958 <_malloc_r>
 8003b56:	6038      	str	r0, [r7, #0]
 8003b58:	6138      	str	r0, [r7, #16]
 8003b5a:	2800      	cmp	r0, #0
 8003b5c:	d105      	bne.n	8003b6a <_svfiprintf_r+0x32>
 8003b5e:	230c      	movs	r3, #12
 8003b60:	9a03      	ldr	r2, [sp, #12]
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	2001      	movs	r0, #1
 8003b66:	4240      	negs	r0, r0
 8003b68:	e0cf      	b.n	8003d0a <_svfiprintf_r+0x1d2>
 8003b6a:	2340      	movs	r3, #64	@ 0x40
 8003b6c:	617b      	str	r3, [r7, #20]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	ac08      	add	r4, sp, #32
 8003b72:	6163      	str	r3, [r4, #20]
 8003b74:	3320      	adds	r3, #32
 8003b76:	7663      	strb	r3, [r4, #25]
 8003b78:	3310      	adds	r3, #16
 8003b7a:	76a3      	strb	r3, [r4, #26]
 8003b7c:	9507      	str	r5, [sp, #28]
 8003b7e:	0035      	movs	r5, r6
 8003b80:	782b      	ldrb	r3, [r5, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <_svfiprintf_r+0x52>
 8003b86:	2b25      	cmp	r3, #37	@ 0x25
 8003b88:	d148      	bne.n	8003c1c <_svfiprintf_r+0xe4>
 8003b8a:	1bab      	subs	r3, r5, r6
 8003b8c:	9305      	str	r3, [sp, #20]
 8003b8e:	42b5      	cmp	r5, r6
 8003b90:	d00b      	beq.n	8003baa <_svfiprintf_r+0x72>
 8003b92:	0032      	movs	r2, r6
 8003b94:	0039      	movs	r1, r7
 8003b96:	9803      	ldr	r0, [sp, #12]
 8003b98:	f7ff ff6e 	bl	8003a78 <__ssputs_r>
 8003b9c:	3001      	adds	r0, #1
 8003b9e:	d100      	bne.n	8003ba2 <_svfiprintf_r+0x6a>
 8003ba0:	e0ae      	b.n	8003d00 <_svfiprintf_r+0x1c8>
 8003ba2:	6963      	ldr	r3, [r4, #20]
 8003ba4:	9a05      	ldr	r2, [sp, #20]
 8003ba6:	189b      	adds	r3, r3, r2
 8003ba8:	6163      	str	r3, [r4, #20]
 8003baa:	782b      	ldrb	r3, [r5, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d100      	bne.n	8003bb2 <_svfiprintf_r+0x7a>
 8003bb0:	e0a6      	b.n	8003d00 <_svfiprintf_r+0x1c8>
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	4252      	negs	r2, r2
 8003bb8:	6062      	str	r2, [r4, #4]
 8003bba:	a904      	add	r1, sp, #16
 8003bbc:	3254      	adds	r2, #84	@ 0x54
 8003bbe:	1852      	adds	r2, r2, r1
 8003bc0:	1c6e      	adds	r6, r5, #1
 8003bc2:	6023      	str	r3, [r4, #0]
 8003bc4:	60e3      	str	r3, [r4, #12]
 8003bc6:	60a3      	str	r3, [r4, #8]
 8003bc8:	7013      	strb	r3, [r2, #0]
 8003bca:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003bcc:	4b54      	ldr	r3, [pc, #336]	@ (8003d20 <_svfiprintf_r+0x1e8>)
 8003bce:	2205      	movs	r2, #5
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	7831      	ldrb	r1, [r6, #0]
 8003bd4:	9305      	str	r3, [sp, #20]
 8003bd6:	f000 fb0f 	bl	80041f8 <memchr>
 8003bda:	1c75      	adds	r5, r6, #1
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	d11f      	bne.n	8003c20 <_svfiprintf_r+0xe8>
 8003be0:	6822      	ldr	r2, [r4, #0]
 8003be2:	06d3      	lsls	r3, r2, #27
 8003be4:	d504      	bpl.n	8003bf0 <_svfiprintf_r+0xb8>
 8003be6:	2353      	movs	r3, #83	@ 0x53
 8003be8:	a904      	add	r1, sp, #16
 8003bea:	185b      	adds	r3, r3, r1
 8003bec:	2120      	movs	r1, #32
 8003bee:	7019      	strb	r1, [r3, #0]
 8003bf0:	0713      	lsls	r3, r2, #28
 8003bf2:	d504      	bpl.n	8003bfe <_svfiprintf_r+0xc6>
 8003bf4:	2353      	movs	r3, #83	@ 0x53
 8003bf6:	a904      	add	r1, sp, #16
 8003bf8:	185b      	adds	r3, r3, r1
 8003bfa:	212b      	movs	r1, #43	@ 0x2b
 8003bfc:	7019      	strb	r1, [r3, #0]
 8003bfe:	7833      	ldrb	r3, [r6, #0]
 8003c00:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c02:	d016      	beq.n	8003c32 <_svfiprintf_r+0xfa>
 8003c04:	0035      	movs	r5, r6
 8003c06:	2100      	movs	r1, #0
 8003c08:	200a      	movs	r0, #10
 8003c0a:	68e3      	ldr	r3, [r4, #12]
 8003c0c:	782a      	ldrb	r2, [r5, #0]
 8003c0e:	1c6e      	adds	r6, r5, #1
 8003c10:	3a30      	subs	r2, #48	@ 0x30
 8003c12:	2a09      	cmp	r2, #9
 8003c14:	d950      	bls.n	8003cb8 <_svfiprintf_r+0x180>
 8003c16:	2900      	cmp	r1, #0
 8003c18:	d111      	bne.n	8003c3e <_svfiprintf_r+0x106>
 8003c1a:	e017      	b.n	8003c4c <_svfiprintf_r+0x114>
 8003c1c:	3501      	adds	r5, #1
 8003c1e:	e7af      	b.n	8003b80 <_svfiprintf_r+0x48>
 8003c20:	9b05      	ldr	r3, [sp, #20]
 8003c22:	6822      	ldr	r2, [r4, #0]
 8003c24:	1ac0      	subs	r0, r0, r3
 8003c26:	2301      	movs	r3, #1
 8003c28:	4083      	lsls	r3, r0
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	002e      	movs	r6, r5
 8003c2e:	6023      	str	r3, [r4, #0]
 8003c30:	e7cc      	b.n	8003bcc <_svfiprintf_r+0x94>
 8003c32:	9b07      	ldr	r3, [sp, #28]
 8003c34:	1d19      	adds	r1, r3, #4
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	9107      	str	r1, [sp, #28]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	db01      	blt.n	8003c42 <_svfiprintf_r+0x10a>
 8003c3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003c40:	e004      	b.n	8003c4c <_svfiprintf_r+0x114>
 8003c42:	425b      	negs	r3, r3
 8003c44:	60e3      	str	r3, [r4, #12]
 8003c46:	2302      	movs	r3, #2
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	6023      	str	r3, [r4, #0]
 8003c4c:	782b      	ldrb	r3, [r5, #0]
 8003c4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003c50:	d10c      	bne.n	8003c6c <_svfiprintf_r+0x134>
 8003c52:	786b      	ldrb	r3, [r5, #1]
 8003c54:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c56:	d134      	bne.n	8003cc2 <_svfiprintf_r+0x18a>
 8003c58:	9b07      	ldr	r3, [sp, #28]
 8003c5a:	3502      	adds	r5, #2
 8003c5c:	1d1a      	adds	r2, r3, #4
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	9207      	str	r2, [sp, #28]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	da01      	bge.n	8003c6a <_svfiprintf_r+0x132>
 8003c66:	2301      	movs	r3, #1
 8003c68:	425b      	negs	r3, r3
 8003c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c6c:	4e2d      	ldr	r6, [pc, #180]	@ (8003d24 <_svfiprintf_r+0x1ec>)
 8003c6e:	2203      	movs	r2, #3
 8003c70:	0030      	movs	r0, r6
 8003c72:	7829      	ldrb	r1, [r5, #0]
 8003c74:	f000 fac0 	bl	80041f8 <memchr>
 8003c78:	2800      	cmp	r0, #0
 8003c7a:	d006      	beq.n	8003c8a <_svfiprintf_r+0x152>
 8003c7c:	2340      	movs	r3, #64	@ 0x40
 8003c7e:	1b80      	subs	r0, r0, r6
 8003c80:	4083      	lsls	r3, r0
 8003c82:	6822      	ldr	r2, [r4, #0]
 8003c84:	3501      	adds	r5, #1
 8003c86:	4313      	orrs	r3, r2
 8003c88:	6023      	str	r3, [r4, #0]
 8003c8a:	7829      	ldrb	r1, [r5, #0]
 8003c8c:	2206      	movs	r2, #6
 8003c8e:	4826      	ldr	r0, [pc, #152]	@ (8003d28 <_svfiprintf_r+0x1f0>)
 8003c90:	1c6e      	adds	r6, r5, #1
 8003c92:	7621      	strb	r1, [r4, #24]
 8003c94:	f000 fab0 	bl	80041f8 <memchr>
 8003c98:	2800      	cmp	r0, #0
 8003c9a:	d038      	beq.n	8003d0e <_svfiprintf_r+0x1d6>
 8003c9c:	4b23      	ldr	r3, [pc, #140]	@ (8003d2c <_svfiprintf_r+0x1f4>)
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d122      	bne.n	8003ce8 <_svfiprintf_r+0x1b0>
 8003ca2:	2207      	movs	r2, #7
 8003ca4:	9b07      	ldr	r3, [sp, #28]
 8003ca6:	3307      	adds	r3, #7
 8003ca8:	4393      	bics	r3, r2
 8003caa:	3308      	adds	r3, #8
 8003cac:	9307      	str	r3, [sp, #28]
 8003cae:	6963      	ldr	r3, [r4, #20]
 8003cb0:	9a04      	ldr	r2, [sp, #16]
 8003cb2:	189b      	adds	r3, r3, r2
 8003cb4:	6163      	str	r3, [r4, #20]
 8003cb6:	e762      	b.n	8003b7e <_svfiprintf_r+0x46>
 8003cb8:	4343      	muls	r3, r0
 8003cba:	0035      	movs	r5, r6
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	189b      	adds	r3, r3, r2
 8003cc0:	e7a4      	b.n	8003c0c <_svfiprintf_r+0xd4>
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	200a      	movs	r0, #10
 8003cc6:	0019      	movs	r1, r3
 8003cc8:	3501      	adds	r5, #1
 8003cca:	6063      	str	r3, [r4, #4]
 8003ccc:	782a      	ldrb	r2, [r5, #0]
 8003cce:	1c6e      	adds	r6, r5, #1
 8003cd0:	3a30      	subs	r2, #48	@ 0x30
 8003cd2:	2a09      	cmp	r2, #9
 8003cd4:	d903      	bls.n	8003cde <_svfiprintf_r+0x1a6>
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0c8      	beq.n	8003c6c <_svfiprintf_r+0x134>
 8003cda:	9109      	str	r1, [sp, #36]	@ 0x24
 8003cdc:	e7c6      	b.n	8003c6c <_svfiprintf_r+0x134>
 8003cde:	4341      	muls	r1, r0
 8003ce0:	0035      	movs	r5, r6
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	1889      	adds	r1, r1, r2
 8003ce6:	e7f1      	b.n	8003ccc <_svfiprintf_r+0x194>
 8003ce8:	aa07      	add	r2, sp, #28
 8003cea:	9200      	str	r2, [sp, #0]
 8003cec:	0021      	movs	r1, r4
 8003cee:	003a      	movs	r2, r7
 8003cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8003d30 <_svfiprintf_r+0x1f8>)
 8003cf2:	9803      	ldr	r0, [sp, #12]
 8003cf4:	e000      	b.n	8003cf8 <_svfiprintf_r+0x1c0>
 8003cf6:	bf00      	nop
 8003cf8:	9004      	str	r0, [sp, #16]
 8003cfa:	9b04      	ldr	r3, [sp, #16]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	d1d6      	bne.n	8003cae <_svfiprintf_r+0x176>
 8003d00:	89bb      	ldrh	r3, [r7, #12]
 8003d02:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003d04:	065b      	lsls	r3, r3, #25
 8003d06:	d500      	bpl.n	8003d0a <_svfiprintf_r+0x1d2>
 8003d08:	e72c      	b.n	8003b64 <_svfiprintf_r+0x2c>
 8003d0a:	b021      	add	sp, #132	@ 0x84
 8003d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d0e:	aa07      	add	r2, sp, #28
 8003d10:	9200      	str	r2, [sp, #0]
 8003d12:	0021      	movs	r1, r4
 8003d14:	003a      	movs	r2, r7
 8003d16:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <_svfiprintf_r+0x1f8>)
 8003d18:	9803      	ldr	r0, [sp, #12]
 8003d1a:	f000 f87b 	bl	8003e14 <_printf_i>
 8003d1e:	e7eb      	b.n	8003cf8 <_svfiprintf_r+0x1c0>
 8003d20:	080049a3 	.word	0x080049a3
 8003d24:	080049a9 	.word	0x080049a9
 8003d28:	080049ad 	.word	0x080049ad
 8003d2c:	00000000 	.word	0x00000000
 8003d30:	08003a79 	.word	0x08003a79

08003d34 <_printf_common>:
 8003d34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d36:	0016      	movs	r6, r2
 8003d38:	9301      	str	r3, [sp, #4]
 8003d3a:	688a      	ldr	r2, [r1, #8]
 8003d3c:	690b      	ldr	r3, [r1, #16]
 8003d3e:	000c      	movs	r4, r1
 8003d40:	9000      	str	r0, [sp, #0]
 8003d42:	4293      	cmp	r3, r2
 8003d44:	da00      	bge.n	8003d48 <_printf_common+0x14>
 8003d46:	0013      	movs	r3, r2
 8003d48:	0022      	movs	r2, r4
 8003d4a:	6033      	str	r3, [r6, #0]
 8003d4c:	3243      	adds	r2, #67	@ 0x43
 8003d4e:	7812      	ldrb	r2, [r2, #0]
 8003d50:	2a00      	cmp	r2, #0
 8003d52:	d001      	beq.n	8003d58 <_printf_common+0x24>
 8003d54:	3301      	adds	r3, #1
 8003d56:	6033      	str	r3, [r6, #0]
 8003d58:	6823      	ldr	r3, [r4, #0]
 8003d5a:	069b      	lsls	r3, r3, #26
 8003d5c:	d502      	bpl.n	8003d64 <_printf_common+0x30>
 8003d5e:	6833      	ldr	r3, [r6, #0]
 8003d60:	3302      	adds	r3, #2
 8003d62:	6033      	str	r3, [r6, #0]
 8003d64:	6822      	ldr	r2, [r4, #0]
 8003d66:	2306      	movs	r3, #6
 8003d68:	0015      	movs	r5, r2
 8003d6a:	401d      	ands	r5, r3
 8003d6c:	421a      	tst	r2, r3
 8003d6e:	d027      	beq.n	8003dc0 <_printf_common+0x8c>
 8003d70:	0023      	movs	r3, r4
 8003d72:	3343      	adds	r3, #67	@ 0x43
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	1e5a      	subs	r2, r3, #1
 8003d78:	4193      	sbcs	r3, r2
 8003d7a:	6822      	ldr	r2, [r4, #0]
 8003d7c:	0692      	lsls	r2, r2, #26
 8003d7e:	d430      	bmi.n	8003de2 <_printf_common+0xae>
 8003d80:	0022      	movs	r2, r4
 8003d82:	9901      	ldr	r1, [sp, #4]
 8003d84:	9800      	ldr	r0, [sp, #0]
 8003d86:	9d08      	ldr	r5, [sp, #32]
 8003d88:	3243      	adds	r2, #67	@ 0x43
 8003d8a:	47a8      	blx	r5
 8003d8c:	3001      	adds	r0, #1
 8003d8e:	d025      	beq.n	8003ddc <_printf_common+0xa8>
 8003d90:	2206      	movs	r2, #6
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	2500      	movs	r5, #0
 8003d96:	4013      	ands	r3, r2
 8003d98:	2b04      	cmp	r3, #4
 8003d9a:	d105      	bne.n	8003da8 <_printf_common+0x74>
 8003d9c:	6833      	ldr	r3, [r6, #0]
 8003d9e:	68e5      	ldr	r5, [r4, #12]
 8003da0:	1aed      	subs	r5, r5, r3
 8003da2:	43eb      	mvns	r3, r5
 8003da4:	17db      	asrs	r3, r3, #31
 8003da6:	401d      	ands	r5, r3
 8003da8:	68a3      	ldr	r3, [r4, #8]
 8003daa:	6922      	ldr	r2, [r4, #16]
 8003dac:	4293      	cmp	r3, r2
 8003dae:	dd01      	ble.n	8003db4 <_printf_common+0x80>
 8003db0:	1a9b      	subs	r3, r3, r2
 8003db2:	18ed      	adds	r5, r5, r3
 8003db4:	2600      	movs	r6, #0
 8003db6:	42b5      	cmp	r5, r6
 8003db8:	d120      	bne.n	8003dfc <_printf_common+0xc8>
 8003dba:	2000      	movs	r0, #0
 8003dbc:	e010      	b.n	8003de0 <_printf_common+0xac>
 8003dbe:	3501      	adds	r5, #1
 8003dc0:	68e3      	ldr	r3, [r4, #12]
 8003dc2:	6832      	ldr	r2, [r6, #0]
 8003dc4:	1a9b      	subs	r3, r3, r2
 8003dc6:	42ab      	cmp	r3, r5
 8003dc8:	ddd2      	ble.n	8003d70 <_printf_common+0x3c>
 8003dca:	0022      	movs	r2, r4
 8003dcc:	2301      	movs	r3, #1
 8003dce:	9901      	ldr	r1, [sp, #4]
 8003dd0:	9800      	ldr	r0, [sp, #0]
 8003dd2:	9f08      	ldr	r7, [sp, #32]
 8003dd4:	3219      	adds	r2, #25
 8003dd6:	47b8      	blx	r7
 8003dd8:	3001      	adds	r0, #1
 8003dda:	d1f0      	bne.n	8003dbe <_printf_common+0x8a>
 8003ddc:	2001      	movs	r0, #1
 8003dde:	4240      	negs	r0, r0
 8003de0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003de2:	2030      	movs	r0, #48	@ 0x30
 8003de4:	18e1      	adds	r1, r4, r3
 8003de6:	3143      	adds	r1, #67	@ 0x43
 8003de8:	7008      	strb	r0, [r1, #0]
 8003dea:	0021      	movs	r1, r4
 8003dec:	1c5a      	adds	r2, r3, #1
 8003dee:	3145      	adds	r1, #69	@ 0x45
 8003df0:	7809      	ldrb	r1, [r1, #0]
 8003df2:	18a2      	adds	r2, r4, r2
 8003df4:	3243      	adds	r2, #67	@ 0x43
 8003df6:	3302      	adds	r3, #2
 8003df8:	7011      	strb	r1, [r2, #0]
 8003dfa:	e7c1      	b.n	8003d80 <_printf_common+0x4c>
 8003dfc:	0022      	movs	r2, r4
 8003dfe:	2301      	movs	r3, #1
 8003e00:	9901      	ldr	r1, [sp, #4]
 8003e02:	9800      	ldr	r0, [sp, #0]
 8003e04:	9f08      	ldr	r7, [sp, #32]
 8003e06:	321a      	adds	r2, #26
 8003e08:	47b8      	blx	r7
 8003e0a:	3001      	adds	r0, #1
 8003e0c:	d0e6      	beq.n	8003ddc <_printf_common+0xa8>
 8003e0e:	3601      	adds	r6, #1
 8003e10:	e7d1      	b.n	8003db6 <_printf_common+0x82>
	...

08003e14 <_printf_i>:
 8003e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e16:	b08b      	sub	sp, #44	@ 0x2c
 8003e18:	9206      	str	r2, [sp, #24]
 8003e1a:	000a      	movs	r2, r1
 8003e1c:	3243      	adds	r2, #67	@ 0x43
 8003e1e:	9307      	str	r3, [sp, #28]
 8003e20:	9005      	str	r0, [sp, #20]
 8003e22:	9203      	str	r2, [sp, #12]
 8003e24:	7e0a      	ldrb	r2, [r1, #24]
 8003e26:	000c      	movs	r4, r1
 8003e28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003e2a:	2a78      	cmp	r2, #120	@ 0x78
 8003e2c:	d809      	bhi.n	8003e42 <_printf_i+0x2e>
 8003e2e:	2a62      	cmp	r2, #98	@ 0x62
 8003e30:	d80b      	bhi.n	8003e4a <_printf_i+0x36>
 8003e32:	2a00      	cmp	r2, #0
 8003e34:	d100      	bne.n	8003e38 <_printf_i+0x24>
 8003e36:	e0ba      	b.n	8003fae <_printf_i+0x19a>
 8003e38:	497a      	ldr	r1, [pc, #488]	@ (8004024 <_printf_i+0x210>)
 8003e3a:	9104      	str	r1, [sp, #16]
 8003e3c:	2a58      	cmp	r2, #88	@ 0x58
 8003e3e:	d100      	bne.n	8003e42 <_printf_i+0x2e>
 8003e40:	e08e      	b.n	8003f60 <_printf_i+0x14c>
 8003e42:	0025      	movs	r5, r4
 8003e44:	3542      	adds	r5, #66	@ 0x42
 8003e46:	702a      	strb	r2, [r5, #0]
 8003e48:	e022      	b.n	8003e90 <_printf_i+0x7c>
 8003e4a:	0010      	movs	r0, r2
 8003e4c:	3863      	subs	r0, #99	@ 0x63
 8003e4e:	2815      	cmp	r0, #21
 8003e50:	d8f7      	bhi.n	8003e42 <_printf_i+0x2e>
 8003e52:	f7fc f961 	bl	8000118 <__gnu_thumb1_case_shi>
 8003e56:	0016      	.short	0x0016
 8003e58:	fff6001f 	.word	0xfff6001f
 8003e5c:	fff6fff6 	.word	0xfff6fff6
 8003e60:	001ffff6 	.word	0x001ffff6
 8003e64:	fff6fff6 	.word	0xfff6fff6
 8003e68:	fff6fff6 	.word	0xfff6fff6
 8003e6c:	0036009f 	.word	0x0036009f
 8003e70:	fff6007e 	.word	0xfff6007e
 8003e74:	00b0fff6 	.word	0x00b0fff6
 8003e78:	0036fff6 	.word	0x0036fff6
 8003e7c:	fff6fff6 	.word	0xfff6fff6
 8003e80:	0082      	.short	0x0082
 8003e82:	0025      	movs	r5, r4
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	3542      	adds	r5, #66	@ 0x42
 8003e88:	1d11      	adds	r1, r2, #4
 8003e8a:	6019      	str	r1, [r3, #0]
 8003e8c:	6813      	ldr	r3, [r2, #0]
 8003e8e:	702b      	strb	r3, [r5, #0]
 8003e90:	2301      	movs	r3, #1
 8003e92:	e09e      	b.n	8003fd2 <_printf_i+0x1be>
 8003e94:	6818      	ldr	r0, [r3, #0]
 8003e96:	6809      	ldr	r1, [r1, #0]
 8003e98:	1d02      	adds	r2, r0, #4
 8003e9a:	060d      	lsls	r5, r1, #24
 8003e9c:	d50b      	bpl.n	8003eb6 <_printf_i+0xa2>
 8003e9e:	6806      	ldr	r6, [r0, #0]
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	2e00      	cmp	r6, #0
 8003ea4:	da03      	bge.n	8003eae <_printf_i+0x9a>
 8003ea6:	232d      	movs	r3, #45	@ 0x2d
 8003ea8:	9a03      	ldr	r2, [sp, #12]
 8003eaa:	4276      	negs	r6, r6
 8003eac:	7013      	strb	r3, [r2, #0]
 8003eae:	4b5d      	ldr	r3, [pc, #372]	@ (8004024 <_printf_i+0x210>)
 8003eb0:	270a      	movs	r7, #10
 8003eb2:	9304      	str	r3, [sp, #16]
 8003eb4:	e018      	b.n	8003ee8 <_printf_i+0xd4>
 8003eb6:	6806      	ldr	r6, [r0, #0]
 8003eb8:	601a      	str	r2, [r3, #0]
 8003eba:	0649      	lsls	r1, r1, #25
 8003ebc:	d5f1      	bpl.n	8003ea2 <_printf_i+0x8e>
 8003ebe:	b236      	sxth	r6, r6
 8003ec0:	e7ef      	b.n	8003ea2 <_printf_i+0x8e>
 8003ec2:	6808      	ldr	r0, [r1, #0]
 8003ec4:	6819      	ldr	r1, [r3, #0]
 8003ec6:	c940      	ldmia	r1!, {r6}
 8003ec8:	0605      	lsls	r5, r0, #24
 8003eca:	d402      	bmi.n	8003ed2 <_printf_i+0xbe>
 8003ecc:	0640      	lsls	r0, r0, #25
 8003ece:	d500      	bpl.n	8003ed2 <_printf_i+0xbe>
 8003ed0:	b2b6      	uxth	r6, r6
 8003ed2:	6019      	str	r1, [r3, #0]
 8003ed4:	4b53      	ldr	r3, [pc, #332]	@ (8004024 <_printf_i+0x210>)
 8003ed6:	270a      	movs	r7, #10
 8003ed8:	9304      	str	r3, [sp, #16]
 8003eda:	2a6f      	cmp	r2, #111	@ 0x6f
 8003edc:	d100      	bne.n	8003ee0 <_printf_i+0xcc>
 8003ede:	3f02      	subs	r7, #2
 8003ee0:	0023      	movs	r3, r4
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	3343      	adds	r3, #67	@ 0x43
 8003ee6:	701a      	strb	r2, [r3, #0]
 8003ee8:	6863      	ldr	r3, [r4, #4]
 8003eea:	60a3      	str	r3, [r4, #8]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	db06      	blt.n	8003efe <_printf_i+0xea>
 8003ef0:	2104      	movs	r1, #4
 8003ef2:	6822      	ldr	r2, [r4, #0]
 8003ef4:	9d03      	ldr	r5, [sp, #12]
 8003ef6:	438a      	bics	r2, r1
 8003ef8:	6022      	str	r2, [r4, #0]
 8003efa:	4333      	orrs	r3, r6
 8003efc:	d00c      	beq.n	8003f18 <_printf_i+0x104>
 8003efe:	9d03      	ldr	r5, [sp, #12]
 8003f00:	0030      	movs	r0, r6
 8003f02:	0039      	movs	r1, r7
 8003f04:	f7fc f998 	bl	8000238 <__aeabi_uidivmod>
 8003f08:	9b04      	ldr	r3, [sp, #16]
 8003f0a:	3d01      	subs	r5, #1
 8003f0c:	5c5b      	ldrb	r3, [r3, r1]
 8003f0e:	702b      	strb	r3, [r5, #0]
 8003f10:	0033      	movs	r3, r6
 8003f12:	0006      	movs	r6, r0
 8003f14:	429f      	cmp	r7, r3
 8003f16:	d9f3      	bls.n	8003f00 <_printf_i+0xec>
 8003f18:	2f08      	cmp	r7, #8
 8003f1a:	d109      	bne.n	8003f30 <_printf_i+0x11c>
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	07db      	lsls	r3, r3, #31
 8003f20:	d506      	bpl.n	8003f30 <_printf_i+0x11c>
 8003f22:	6862      	ldr	r2, [r4, #4]
 8003f24:	6923      	ldr	r3, [r4, #16]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	dc02      	bgt.n	8003f30 <_printf_i+0x11c>
 8003f2a:	2330      	movs	r3, #48	@ 0x30
 8003f2c:	3d01      	subs	r5, #1
 8003f2e:	702b      	strb	r3, [r5, #0]
 8003f30:	9b03      	ldr	r3, [sp, #12]
 8003f32:	1b5b      	subs	r3, r3, r5
 8003f34:	6123      	str	r3, [r4, #16]
 8003f36:	9b07      	ldr	r3, [sp, #28]
 8003f38:	0021      	movs	r1, r4
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	9805      	ldr	r0, [sp, #20]
 8003f3e:	9b06      	ldr	r3, [sp, #24]
 8003f40:	aa09      	add	r2, sp, #36	@ 0x24
 8003f42:	f7ff fef7 	bl	8003d34 <_printf_common>
 8003f46:	3001      	adds	r0, #1
 8003f48:	d148      	bne.n	8003fdc <_printf_i+0x1c8>
 8003f4a:	2001      	movs	r0, #1
 8003f4c:	4240      	negs	r0, r0
 8003f4e:	b00b      	add	sp, #44	@ 0x2c
 8003f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f52:	2220      	movs	r2, #32
 8003f54:	6809      	ldr	r1, [r1, #0]
 8003f56:	430a      	orrs	r2, r1
 8003f58:	6022      	str	r2, [r4, #0]
 8003f5a:	2278      	movs	r2, #120	@ 0x78
 8003f5c:	4932      	ldr	r1, [pc, #200]	@ (8004028 <_printf_i+0x214>)
 8003f5e:	9104      	str	r1, [sp, #16]
 8003f60:	0021      	movs	r1, r4
 8003f62:	3145      	adds	r1, #69	@ 0x45
 8003f64:	700a      	strb	r2, [r1, #0]
 8003f66:	6819      	ldr	r1, [r3, #0]
 8003f68:	6822      	ldr	r2, [r4, #0]
 8003f6a:	c940      	ldmia	r1!, {r6}
 8003f6c:	0610      	lsls	r0, r2, #24
 8003f6e:	d402      	bmi.n	8003f76 <_printf_i+0x162>
 8003f70:	0650      	lsls	r0, r2, #25
 8003f72:	d500      	bpl.n	8003f76 <_printf_i+0x162>
 8003f74:	b2b6      	uxth	r6, r6
 8003f76:	6019      	str	r1, [r3, #0]
 8003f78:	07d3      	lsls	r3, r2, #31
 8003f7a:	d502      	bpl.n	8003f82 <_printf_i+0x16e>
 8003f7c:	2320      	movs	r3, #32
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	6023      	str	r3, [r4, #0]
 8003f82:	2e00      	cmp	r6, #0
 8003f84:	d001      	beq.n	8003f8a <_printf_i+0x176>
 8003f86:	2710      	movs	r7, #16
 8003f88:	e7aa      	b.n	8003ee0 <_printf_i+0xcc>
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	4393      	bics	r3, r2
 8003f90:	6023      	str	r3, [r4, #0]
 8003f92:	e7f8      	b.n	8003f86 <_printf_i+0x172>
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	680d      	ldr	r5, [r1, #0]
 8003f98:	1d10      	adds	r0, r2, #4
 8003f9a:	6949      	ldr	r1, [r1, #20]
 8003f9c:	6018      	str	r0, [r3, #0]
 8003f9e:	6813      	ldr	r3, [r2, #0]
 8003fa0:	062e      	lsls	r6, r5, #24
 8003fa2:	d501      	bpl.n	8003fa8 <_printf_i+0x194>
 8003fa4:	6019      	str	r1, [r3, #0]
 8003fa6:	e002      	b.n	8003fae <_printf_i+0x19a>
 8003fa8:	066d      	lsls	r5, r5, #25
 8003faa:	d5fb      	bpl.n	8003fa4 <_printf_i+0x190>
 8003fac:	8019      	strh	r1, [r3, #0]
 8003fae:	2300      	movs	r3, #0
 8003fb0:	9d03      	ldr	r5, [sp, #12]
 8003fb2:	6123      	str	r3, [r4, #16]
 8003fb4:	e7bf      	b.n	8003f36 <_printf_i+0x122>
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	1d11      	adds	r1, r2, #4
 8003fba:	6019      	str	r1, [r3, #0]
 8003fbc:	6815      	ldr	r5, [r2, #0]
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	0028      	movs	r0, r5
 8003fc2:	6862      	ldr	r2, [r4, #4]
 8003fc4:	f000 f918 	bl	80041f8 <memchr>
 8003fc8:	2800      	cmp	r0, #0
 8003fca:	d001      	beq.n	8003fd0 <_printf_i+0x1bc>
 8003fcc:	1b40      	subs	r0, r0, r5
 8003fce:	6060      	str	r0, [r4, #4]
 8003fd0:	6863      	ldr	r3, [r4, #4]
 8003fd2:	6123      	str	r3, [r4, #16]
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	9a03      	ldr	r2, [sp, #12]
 8003fd8:	7013      	strb	r3, [r2, #0]
 8003fda:	e7ac      	b.n	8003f36 <_printf_i+0x122>
 8003fdc:	002a      	movs	r2, r5
 8003fde:	6923      	ldr	r3, [r4, #16]
 8003fe0:	9906      	ldr	r1, [sp, #24]
 8003fe2:	9805      	ldr	r0, [sp, #20]
 8003fe4:	9d07      	ldr	r5, [sp, #28]
 8003fe6:	47a8      	blx	r5
 8003fe8:	3001      	adds	r0, #1
 8003fea:	d0ae      	beq.n	8003f4a <_printf_i+0x136>
 8003fec:	6823      	ldr	r3, [r4, #0]
 8003fee:	079b      	lsls	r3, r3, #30
 8003ff0:	d415      	bmi.n	800401e <_printf_i+0x20a>
 8003ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ff4:	68e0      	ldr	r0, [r4, #12]
 8003ff6:	4298      	cmp	r0, r3
 8003ff8:	daa9      	bge.n	8003f4e <_printf_i+0x13a>
 8003ffa:	0018      	movs	r0, r3
 8003ffc:	e7a7      	b.n	8003f4e <_printf_i+0x13a>
 8003ffe:	0022      	movs	r2, r4
 8004000:	2301      	movs	r3, #1
 8004002:	9906      	ldr	r1, [sp, #24]
 8004004:	9805      	ldr	r0, [sp, #20]
 8004006:	9e07      	ldr	r6, [sp, #28]
 8004008:	3219      	adds	r2, #25
 800400a:	47b0      	blx	r6
 800400c:	3001      	adds	r0, #1
 800400e:	d09c      	beq.n	8003f4a <_printf_i+0x136>
 8004010:	3501      	adds	r5, #1
 8004012:	68e3      	ldr	r3, [r4, #12]
 8004014:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004016:	1a9b      	subs	r3, r3, r2
 8004018:	42ab      	cmp	r3, r5
 800401a:	dcf0      	bgt.n	8003ffe <_printf_i+0x1ea>
 800401c:	e7e9      	b.n	8003ff2 <_printf_i+0x1de>
 800401e:	2500      	movs	r5, #0
 8004020:	e7f7      	b.n	8004012 <_printf_i+0x1fe>
 8004022:	46c0      	nop			@ (mov r8, r8)
 8004024:	080049b4 	.word	0x080049b4
 8004028:	080049c5 	.word	0x080049c5

0800402c <__sflush_r>:
 800402c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800402e:	220c      	movs	r2, #12
 8004030:	5e8b      	ldrsh	r3, [r1, r2]
 8004032:	0005      	movs	r5, r0
 8004034:	000c      	movs	r4, r1
 8004036:	071a      	lsls	r2, r3, #28
 8004038:	d456      	bmi.n	80040e8 <__sflush_r+0xbc>
 800403a:	684a      	ldr	r2, [r1, #4]
 800403c:	2a00      	cmp	r2, #0
 800403e:	dc02      	bgt.n	8004046 <__sflush_r+0x1a>
 8004040:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004042:	2a00      	cmp	r2, #0
 8004044:	dd4e      	ble.n	80040e4 <__sflush_r+0xb8>
 8004046:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004048:	2f00      	cmp	r7, #0
 800404a:	d04b      	beq.n	80040e4 <__sflush_r+0xb8>
 800404c:	2200      	movs	r2, #0
 800404e:	2080      	movs	r0, #128	@ 0x80
 8004050:	682e      	ldr	r6, [r5, #0]
 8004052:	602a      	str	r2, [r5, #0]
 8004054:	001a      	movs	r2, r3
 8004056:	0140      	lsls	r0, r0, #5
 8004058:	6a21      	ldr	r1, [r4, #32]
 800405a:	4002      	ands	r2, r0
 800405c:	4203      	tst	r3, r0
 800405e:	d033      	beq.n	80040c8 <__sflush_r+0x9c>
 8004060:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004062:	89a3      	ldrh	r3, [r4, #12]
 8004064:	075b      	lsls	r3, r3, #29
 8004066:	d506      	bpl.n	8004076 <__sflush_r+0x4a>
 8004068:	6863      	ldr	r3, [r4, #4]
 800406a:	1ad2      	subs	r2, r2, r3
 800406c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <__sflush_r+0x4a>
 8004072:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004074:	1ad2      	subs	r2, r2, r3
 8004076:	2300      	movs	r3, #0
 8004078:	0028      	movs	r0, r5
 800407a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800407c:	6a21      	ldr	r1, [r4, #32]
 800407e:	47b8      	blx	r7
 8004080:	89a2      	ldrh	r2, [r4, #12]
 8004082:	1c43      	adds	r3, r0, #1
 8004084:	d106      	bne.n	8004094 <__sflush_r+0x68>
 8004086:	6829      	ldr	r1, [r5, #0]
 8004088:	291d      	cmp	r1, #29
 800408a:	d846      	bhi.n	800411a <__sflush_r+0xee>
 800408c:	4b29      	ldr	r3, [pc, #164]	@ (8004134 <__sflush_r+0x108>)
 800408e:	40cb      	lsrs	r3, r1
 8004090:	07db      	lsls	r3, r3, #31
 8004092:	d542      	bpl.n	800411a <__sflush_r+0xee>
 8004094:	2300      	movs	r3, #0
 8004096:	6063      	str	r3, [r4, #4]
 8004098:	6923      	ldr	r3, [r4, #16]
 800409a:	6023      	str	r3, [r4, #0]
 800409c:	04d2      	lsls	r2, r2, #19
 800409e:	d505      	bpl.n	80040ac <__sflush_r+0x80>
 80040a0:	1c43      	adds	r3, r0, #1
 80040a2:	d102      	bne.n	80040aa <__sflush_r+0x7e>
 80040a4:	682b      	ldr	r3, [r5, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d100      	bne.n	80040ac <__sflush_r+0x80>
 80040aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80040ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040ae:	602e      	str	r6, [r5, #0]
 80040b0:	2900      	cmp	r1, #0
 80040b2:	d017      	beq.n	80040e4 <__sflush_r+0xb8>
 80040b4:	0023      	movs	r3, r4
 80040b6:	3344      	adds	r3, #68	@ 0x44
 80040b8:	4299      	cmp	r1, r3
 80040ba:	d002      	beq.n	80040c2 <__sflush_r+0x96>
 80040bc:	0028      	movs	r0, r5
 80040be:	f7ff fbd5 	bl	800386c <_free_r>
 80040c2:	2300      	movs	r3, #0
 80040c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80040c6:	e00d      	b.n	80040e4 <__sflush_r+0xb8>
 80040c8:	2301      	movs	r3, #1
 80040ca:	0028      	movs	r0, r5
 80040cc:	47b8      	blx	r7
 80040ce:	0002      	movs	r2, r0
 80040d0:	1c43      	adds	r3, r0, #1
 80040d2:	d1c6      	bne.n	8004062 <__sflush_r+0x36>
 80040d4:	682b      	ldr	r3, [r5, #0]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0c3      	beq.n	8004062 <__sflush_r+0x36>
 80040da:	2b1d      	cmp	r3, #29
 80040dc:	d001      	beq.n	80040e2 <__sflush_r+0xb6>
 80040de:	2b16      	cmp	r3, #22
 80040e0:	d11a      	bne.n	8004118 <__sflush_r+0xec>
 80040e2:	602e      	str	r6, [r5, #0]
 80040e4:	2000      	movs	r0, #0
 80040e6:	e01e      	b.n	8004126 <__sflush_r+0xfa>
 80040e8:	690e      	ldr	r6, [r1, #16]
 80040ea:	2e00      	cmp	r6, #0
 80040ec:	d0fa      	beq.n	80040e4 <__sflush_r+0xb8>
 80040ee:	680f      	ldr	r7, [r1, #0]
 80040f0:	600e      	str	r6, [r1, #0]
 80040f2:	1bba      	subs	r2, r7, r6
 80040f4:	9201      	str	r2, [sp, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	079b      	lsls	r3, r3, #30
 80040fa:	d100      	bne.n	80040fe <__sflush_r+0xd2>
 80040fc:	694a      	ldr	r2, [r1, #20]
 80040fe:	60a2      	str	r2, [r4, #8]
 8004100:	9b01      	ldr	r3, [sp, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	ddee      	ble.n	80040e4 <__sflush_r+0xb8>
 8004106:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004108:	0032      	movs	r2, r6
 800410a:	001f      	movs	r7, r3
 800410c:	0028      	movs	r0, r5
 800410e:	9b01      	ldr	r3, [sp, #4]
 8004110:	6a21      	ldr	r1, [r4, #32]
 8004112:	47b8      	blx	r7
 8004114:	2800      	cmp	r0, #0
 8004116:	dc07      	bgt.n	8004128 <__sflush_r+0xfc>
 8004118:	89a2      	ldrh	r2, [r4, #12]
 800411a:	2340      	movs	r3, #64	@ 0x40
 800411c:	2001      	movs	r0, #1
 800411e:	4313      	orrs	r3, r2
 8004120:	b21b      	sxth	r3, r3
 8004122:	81a3      	strh	r3, [r4, #12]
 8004124:	4240      	negs	r0, r0
 8004126:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004128:	9b01      	ldr	r3, [sp, #4]
 800412a:	1836      	adds	r6, r6, r0
 800412c:	1a1b      	subs	r3, r3, r0
 800412e:	9301      	str	r3, [sp, #4]
 8004130:	e7e6      	b.n	8004100 <__sflush_r+0xd4>
 8004132:	46c0      	nop			@ (mov r8, r8)
 8004134:	20400001 	.word	0x20400001

08004138 <_fflush_r>:
 8004138:	690b      	ldr	r3, [r1, #16]
 800413a:	b570      	push	{r4, r5, r6, lr}
 800413c:	0005      	movs	r5, r0
 800413e:	000c      	movs	r4, r1
 8004140:	2b00      	cmp	r3, #0
 8004142:	d102      	bne.n	800414a <_fflush_r+0x12>
 8004144:	2500      	movs	r5, #0
 8004146:	0028      	movs	r0, r5
 8004148:	bd70      	pop	{r4, r5, r6, pc}
 800414a:	2800      	cmp	r0, #0
 800414c:	d004      	beq.n	8004158 <_fflush_r+0x20>
 800414e:	6a03      	ldr	r3, [r0, #32]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <_fflush_r+0x20>
 8004154:	f7ff fa46 	bl	80035e4 <__sinit>
 8004158:	220c      	movs	r2, #12
 800415a:	5ea3      	ldrsh	r3, [r4, r2]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d0f1      	beq.n	8004144 <_fflush_r+0xc>
 8004160:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004162:	07d2      	lsls	r2, r2, #31
 8004164:	d404      	bmi.n	8004170 <_fflush_r+0x38>
 8004166:	059b      	lsls	r3, r3, #22
 8004168:	d402      	bmi.n	8004170 <_fflush_r+0x38>
 800416a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800416c:	f7ff fb5d 	bl	800382a <__retarget_lock_acquire_recursive>
 8004170:	0028      	movs	r0, r5
 8004172:	0021      	movs	r1, r4
 8004174:	f7ff ff5a 	bl	800402c <__sflush_r>
 8004178:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800417a:	0005      	movs	r5, r0
 800417c:	07db      	lsls	r3, r3, #31
 800417e:	d4e2      	bmi.n	8004146 <_fflush_r+0xe>
 8004180:	89a3      	ldrh	r3, [r4, #12]
 8004182:	059b      	lsls	r3, r3, #22
 8004184:	d4df      	bmi.n	8004146 <_fflush_r+0xe>
 8004186:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004188:	f7ff fb50 	bl	800382c <__retarget_lock_release_recursive>
 800418c:	e7db      	b.n	8004146 <_fflush_r+0xe>
	...

08004190 <fiprintf>:
 8004190:	b40e      	push	{r1, r2, r3}
 8004192:	b517      	push	{r0, r1, r2, r4, lr}
 8004194:	4c05      	ldr	r4, [pc, #20]	@ (80041ac <fiprintf+0x1c>)
 8004196:	ab05      	add	r3, sp, #20
 8004198:	cb04      	ldmia	r3!, {r2}
 800419a:	0001      	movs	r1, r0
 800419c:	6820      	ldr	r0, [r4, #0]
 800419e:	9301      	str	r3, [sp, #4]
 80041a0:	f000 f89c 	bl	80042dc <_vfiprintf_r>
 80041a4:	bc1e      	pop	{r1, r2, r3, r4}
 80041a6:	bc08      	pop	{r3}
 80041a8:	b003      	add	sp, #12
 80041aa:	4718      	bx	r3
 80041ac:	20000018 	.word	0x20000018

080041b0 <memmove>:
 80041b0:	b510      	push	{r4, lr}
 80041b2:	4288      	cmp	r0, r1
 80041b4:	d902      	bls.n	80041bc <memmove+0xc>
 80041b6:	188b      	adds	r3, r1, r2
 80041b8:	4298      	cmp	r0, r3
 80041ba:	d308      	bcc.n	80041ce <memmove+0x1e>
 80041bc:	2300      	movs	r3, #0
 80041be:	429a      	cmp	r2, r3
 80041c0:	d007      	beq.n	80041d2 <memmove+0x22>
 80041c2:	5ccc      	ldrb	r4, [r1, r3]
 80041c4:	54c4      	strb	r4, [r0, r3]
 80041c6:	3301      	adds	r3, #1
 80041c8:	e7f9      	b.n	80041be <memmove+0xe>
 80041ca:	5c8b      	ldrb	r3, [r1, r2]
 80041cc:	5483      	strb	r3, [r0, r2]
 80041ce:	3a01      	subs	r2, #1
 80041d0:	d2fb      	bcs.n	80041ca <memmove+0x1a>
 80041d2:	bd10      	pop	{r4, pc}

080041d4 <_sbrk_r>:
 80041d4:	2300      	movs	r3, #0
 80041d6:	b570      	push	{r4, r5, r6, lr}
 80041d8:	4d06      	ldr	r5, [pc, #24]	@ (80041f4 <_sbrk_r+0x20>)
 80041da:	0004      	movs	r4, r0
 80041dc:	0008      	movs	r0, r1
 80041de:	602b      	str	r3, [r5, #0]
 80041e0:	f7fc fd56 	bl	8000c90 <_sbrk>
 80041e4:	1c43      	adds	r3, r0, #1
 80041e6:	d103      	bne.n	80041f0 <_sbrk_r+0x1c>
 80041e8:	682b      	ldr	r3, [r5, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d000      	beq.n	80041f0 <_sbrk_r+0x1c>
 80041ee:	6023      	str	r3, [r4, #0]
 80041f0:	bd70      	pop	{r4, r5, r6, pc}
 80041f2:	46c0      	nop			@ (mov r8, r8)
 80041f4:	200002ec 	.word	0x200002ec

080041f8 <memchr>:
 80041f8:	b2c9      	uxtb	r1, r1
 80041fa:	1882      	adds	r2, r0, r2
 80041fc:	4290      	cmp	r0, r2
 80041fe:	d101      	bne.n	8004204 <memchr+0xc>
 8004200:	2000      	movs	r0, #0
 8004202:	4770      	bx	lr
 8004204:	7803      	ldrb	r3, [r0, #0]
 8004206:	428b      	cmp	r3, r1
 8004208:	d0fb      	beq.n	8004202 <memchr+0xa>
 800420a:	3001      	adds	r0, #1
 800420c:	e7f6      	b.n	80041fc <memchr+0x4>

0800420e <memcpy>:
 800420e:	2300      	movs	r3, #0
 8004210:	b510      	push	{r4, lr}
 8004212:	429a      	cmp	r2, r3
 8004214:	d100      	bne.n	8004218 <memcpy+0xa>
 8004216:	bd10      	pop	{r4, pc}
 8004218:	5ccc      	ldrb	r4, [r1, r3]
 800421a:	54c4      	strb	r4, [r0, r3]
 800421c:	3301      	adds	r3, #1
 800421e:	e7f8      	b.n	8004212 <memcpy+0x4>

08004220 <abort>:
 8004220:	2006      	movs	r0, #6
 8004222:	b510      	push	{r4, lr}
 8004224:	f000 fa40 	bl	80046a8 <raise>
 8004228:	2001      	movs	r0, #1
 800422a:	f7fc fcbf 	bl	8000bac <_exit>

0800422e <_realloc_r>:
 800422e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004230:	0006      	movs	r6, r0
 8004232:	000c      	movs	r4, r1
 8004234:	0015      	movs	r5, r2
 8004236:	2900      	cmp	r1, #0
 8004238:	d105      	bne.n	8004246 <_realloc_r+0x18>
 800423a:	0011      	movs	r1, r2
 800423c:	f7ff fb8c 	bl	8003958 <_malloc_r>
 8004240:	0004      	movs	r4, r0
 8004242:	0020      	movs	r0, r4
 8004244:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004246:	2a00      	cmp	r2, #0
 8004248:	d103      	bne.n	8004252 <_realloc_r+0x24>
 800424a:	f7ff fb0f 	bl	800386c <_free_r>
 800424e:	002c      	movs	r4, r5
 8004250:	e7f7      	b.n	8004242 <_realloc_r+0x14>
 8004252:	f000 fa49 	bl	80046e8 <_malloc_usable_size_r>
 8004256:	0007      	movs	r7, r0
 8004258:	4285      	cmp	r5, r0
 800425a:	d802      	bhi.n	8004262 <_realloc_r+0x34>
 800425c:	0843      	lsrs	r3, r0, #1
 800425e:	42ab      	cmp	r3, r5
 8004260:	d3ef      	bcc.n	8004242 <_realloc_r+0x14>
 8004262:	0029      	movs	r1, r5
 8004264:	0030      	movs	r0, r6
 8004266:	f7ff fb77 	bl	8003958 <_malloc_r>
 800426a:	9001      	str	r0, [sp, #4]
 800426c:	2800      	cmp	r0, #0
 800426e:	d101      	bne.n	8004274 <_realloc_r+0x46>
 8004270:	9c01      	ldr	r4, [sp, #4]
 8004272:	e7e6      	b.n	8004242 <_realloc_r+0x14>
 8004274:	002a      	movs	r2, r5
 8004276:	42bd      	cmp	r5, r7
 8004278:	d900      	bls.n	800427c <_realloc_r+0x4e>
 800427a:	003a      	movs	r2, r7
 800427c:	0021      	movs	r1, r4
 800427e:	9801      	ldr	r0, [sp, #4]
 8004280:	f7ff ffc5 	bl	800420e <memcpy>
 8004284:	0021      	movs	r1, r4
 8004286:	0030      	movs	r0, r6
 8004288:	f7ff faf0 	bl	800386c <_free_r>
 800428c:	e7f0      	b.n	8004270 <_realloc_r+0x42>

0800428e <__sfputc_r>:
 800428e:	6893      	ldr	r3, [r2, #8]
 8004290:	b510      	push	{r4, lr}
 8004292:	3b01      	subs	r3, #1
 8004294:	6093      	str	r3, [r2, #8]
 8004296:	2b00      	cmp	r3, #0
 8004298:	da04      	bge.n	80042a4 <__sfputc_r+0x16>
 800429a:	6994      	ldr	r4, [r2, #24]
 800429c:	42a3      	cmp	r3, r4
 800429e:	db07      	blt.n	80042b0 <__sfputc_r+0x22>
 80042a0:	290a      	cmp	r1, #10
 80042a2:	d005      	beq.n	80042b0 <__sfputc_r+0x22>
 80042a4:	6813      	ldr	r3, [r2, #0]
 80042a6:	1c58      	adds	r0, r3, #1
 80042a8:	6010      	str	r0, [r2, #0]
 80042aa:	7019      	strb	r1, [r3, #0]
 80042ac:	0008      	movs	r0, r1
 80042ae:	bd10      	pop	{r4, pc}
 80042b0:	f000 f930 	bl	8004514 <__swbuf_r>
 80042b4:	0001      	movs	r1, r0
 80042b6:	e7f9      	b.n	80042ac <__sfputc_r+0x1e>

080042b8 <__sfputs_r>:
 80042b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ba:	0006      	movs	r6, r0
 80042bc:	000f      	movs	r7, r1
 80042be:	0014      	movs	r4, r2
 80042c0:	18d5      	adds	r5, r2, r3
 80042c2:	42ac      	cmp	r4, r5
 80042c4:	d101      	bne.n	80042ca <__sfputs_r+0x12>
 80042c6:	2000      	movs	r0, #0
 80042c8:	e007      	b.n	80042da <__sfputs_r+0x22>
 80042ca:	7821      	ldrb	r1, [r4, #0]
 80042cc:	003a      	movs	r2, r7
 80042ce:	0030      	movs	r0, r6
 80042d0:	f7ff ffdd 	bl	800428e <__sfputc_r>
 80042d4:	3401      	adds	r4, #1
 80042d6:	1c43      	adds	r3, r0, #1
 80042d8:	d1f3      	bne.n	80042c2 <__sfputs_r+0xa>
 80042da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080042dc <_vfiprintf_r>:
 80042dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042de:	b0a1      	sub	sp, #132	@ 0x84
 80042e0:	000f      	movs	r7, r1
 80042e2:	0015      	movs	r5, r2
 80042e4:	001e      	movs	r6, r3
 80042e6:	9003      	str	r0, [sp, #12]
 80042e8:	2800      	cmp	r0, #0
 80042ea:	d004      	beq.n	80042f6 <_vfiprintf_r+0x1a>
 80042ec:	6a03      	ldr	r3, [r0, #32]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <_vfiprintf_r+0x1a>
 80042f2:	f7ff f977 	bl	80035e4 <__sinit>
 80042f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042f8:	07db      	lsls	r3, r3, #31
 80042fa:	d405      	bmi.n	8004308 <_vfiprintf_r+0x2c>
 80042fc:	89bb      	ldrh	r3, [r7, #12]
 80042fe:	059b      	lsls	r3, r3, #22
 8004300:	d402      	bmi.n	8004308 <_vfiprintf_r+0x2c>
 8004302:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004304:	f7ff fa91 	bl	800382a <__retarget_lock_acquire_recursive>
 8004308:	89bb      	ldrh	r3, [r7, #12]
 800430a:	071b      	lsls	r3, r3, #28
 800430c:	d502      	bpl.n	8004314 <_vfiprintf_r+0x38>
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d113      	bne.n	800433c <_vfiprintf_r+0x60>
 8004314:	0039      	movs	r1, r7
 8004316:	9803      	ldr	r0, [sp, #12]
 8004318:	f000 f93e 	bl	8004598 <__swsetup_r>
 800431c:	2800      	cmp	r0, #0
 800431e:	d00d      	beq.n	800433c <_vfiprintf_r+0x60>
 8004320:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004322:	07db      	lsls	r3, r3, #31
 8004324:	d503      	bpl.n	800432e <_vfiprintf_r+0x52>
 8004326:	2001      	movs	r0, #1
 8004328:	4240      	negs	r0, r0
 800432a:	b021      	add	sp, #132	@ 0x84
 800432c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800432e:	89bb      	ldrh	r3, [r7, #12]
 8004330:	059b      	lsls	r3, r3, #22
 8004332:	d4f8      	bmi.n	8004326 <_vfiprintf_r+0x4a>
 8004334:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004336:	f7ff fa79 	bl	800382c <__retarget_lock_release_recursive>
 800433a:	e7f4      	b.n	8004326 <_vfiprintf_r+0x4a>
 800433c:	2300      	movs	r3, #0
 800433e:	ac08      	add	r4, sp, #32
 8004340:	6163      	str	r3, [r4, #20]
 8004342:	3320      	adds	r3, #32
 8004344:	7663      	strb	r3, [r4, #25]
 8004346:	3310      	adds	r3, #16
 8004348:	76a3      	strb	r3, [r4, #26]
 800434a:	9607      	str	r6, [sp, #28]
 800434c:	002e      	movs	r6, r5
 800434e:	7833      	ldrb	r3, [r6, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d001      	beq.n	8004358 <_vfiprintf_r+0x7c>
 8004354:	2b25      	cmp	r3, #37	@ 0x25
 8004356:	d148      	bne.n	80043ea <_vfiprintf_r+0x10e>
 8004358:	1b73      	subs	r3, r6, r5
 800435a:	9305      	str	r3, [sp, #20]
 800435c:	42ae      	cmp	r6, r5
 800435e:	d00b      	beq.n	8004378 <_vfiprintf_r+0x9c>
 8004360:	002a      	movs	r2, r5
 8004362:	0039      	movs	r1, r7
 8004364:	9803      	ldr	r0, [sp, #12]
 8004366:	f7ff ffa7 	bl	80042b8 <__sfputs_r>
 800436a:	3001      	adds	r0, #1
 800436c:	d100      	bne.n	8004370 <_vfiprintf_r+0x94>
 800436e:	e0ae      	b.n	80044ce <_vfiprintf_r+0x1f2>
 8004370:	6963      	ldr	r3, [r4, #20]
 8004372:	9a05      	ldr	r2, [sp, #20]
 8004374:	189b      	adds	r3, r3, r2
 8004376:	6163      	str	r3, [r4, #20]
 8004378:	7833      	ldrb	r3, [r6, #0]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d100      	bne.n	8004380 <_vfiprintf_r+0xa4>
 800437e:	e0a6      	b.n	80044ce <_vfiprintf_r+0x1f2>
 8004380:	2201      	movs	r2, #1
 8004382:	2300      	movs	r3, #0
 8004384:	4252      	negs	r2, r2
 8004386:	6062      	str	r2, [r4, #4]
 8004388:	a904      	add	r1, sp, #16
 800438a:	3254      	adds	r2, #84	@ 0x54
 800438c:	1852      	adds	r2, r2, r1
 800438e:	1c75      	adds	r5, r6, #1
 8004390:	6023      	str	r3, [r4, #0]
 8004392:	60e3      	str	r3, [r4, #12]
 8004394:	60a3      	str	r3, [r4, #8]
 8004396:	7013      	strb	r3, [r2, #0]
 8004398:	65a3      	str	r3, [r4, #88]	@ 0x58
 800439a:	4b59      	ldr	r3, [pc, #356]	@ (8004500 <_vfiprintf_r+0x224>)
 800439c:	2205      	movs	r2, #5
 800439e:	0018      	movs	r0, r3
 80043a0:	7829      	ldrb	r1, [r5, #0]
 80043a2:	9305      	str	r3, [sp, #20]
 80043a4:	f7ff ff28 	bl	80041f8 <memchr>
 80043a8:	1c6e      	adds	r6, r5, #1
 80043aa:	2800      	cmp	r0, #0
 80043ac:	d11f      	bne.n	80043ee <_vfiprintf_r+0x112>
 80043ae:	6822      	ldr	r2, [r4, #0]
 80043b0:	06d3      	lsls	r3, r2, #27
 80043b2:	d504      	bpl.n	80043be <_vfiprintf_r+0xe2>
 80043b4:	2353      	movs	r3, #83	@ 0x53
 80043b6:	a904      	add	r1, sp, #16
 80043b8:	185b      	adds	r3, r3, r1
 80043ba:	2120      	movs	r1, #32
 80043bc:	7019      	strb	r1, [r3, #0]
 80043be:	0713      	lsls	r3, r2, #28
 80043c0:	d504      	bpl.n	80043cc <_vfiprintf_r+0xf0>
 80043c2:	2353      	movs	r3, #83	@ 0x53
 80043c4:	a904      	add	r1, sp, #16
 80043c6:	185b      	adds	r3, r3, r1
 80043c8:	212b      	movs	r1, #43	@ 0x2b
 80043ca:	7019      	strb	r1, [r3, #0]
 80043cc:	782b      	ldrb	r3, [r5, #0]
 80043ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80043d0:	d016      	beq.n	8004400 <_vfiprintf_r+0x124>
 80043d2:	002e      	movs	r6, r5
 80043d4:	2100      	movs	r1, #0
 80043d6:	200a      	movs	r0, #10
 80043d8:	68e3      	ldr	r3, [r4, #12]
 80043da:	7832      	ldrb	r2, [r6, #0]
 80043dc:	1c75      	adds	r5, r6, #1
 80043de:	3a30      	subs	r2, #48	@ 0x30
 80043e0:	2a09      	cmp	r2, #9
 80043e2:	d950      	bls.n	8004486 <_vfiprintf_r+0x1aa>
 80043e4:	2900      	cmp	r1, #0
 80043e6:	d111      	bne.n	800440c <_vfiprintf_r+0x130>
 80043e8:	e017      	b.n	800441a <_vfiprintf_r+0x13e>
 80043ea:	3601      	adds	r6, #1
 80043ec:	e7af      	b.n	800434e <_vfiprintf_r+0x72>
 80043ee:	9b05      	ldr	r3, [sp, #20]
 80043f0:	6822      	ldr	r2, [r4, #0]
 80043f2:	1ac0      	subs	r0, r0, r3
 80043f4:	2301      	movs	r3, #1
 80043f6:	4083      	lsls	r3, r0
 80043f8:	4313      	orrs	r3, r2
 80043fa:	0035      	movs	r5, r6
 80043fc:	6023      	str	r3, [r4, #0]
 80043fe:	e7cc      	b.n	800439a <_vfiprintf_r+0xbe>
 8004400:	9b07      	ldr	r3, [sp, #28]
 8004402:	1d19      	adds	r1, r3, #4
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	9107      	str	r1, [sp, #28]
 8004408:	2b00      	cmp	r3, #0
 800440a:	db01      	blt.n	8004410 <_vfiprintf_r+0x134>
 800440c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800440e:	e004      	b.n	800441a <_vfiprintf_r+0x13e>
 8004410:	425b      	negs	r3, r3
 8004412:	60e3      	str	r3, [r4, #12]
 8004414:	2302      	movs	r3, #2
 8004416:	4313      	orrs	r3, r2
 8004418:	6023      	str	r3, [r4, #0]
 800441a:	7833      	ldrb	r3, [r6, #0]
 800441c:	2b2e      	cmp	r3, #46	@ 0x2e
 800441e:	d10c      	bne.n	800443a <_vfiprintf_r+0x15e>
 8004420:	7873      	ldrb	r3, [r6, #1]
 8004422:	2b2a      	cmp	r3, #42	@ 0x2a
 8004424:	d134      	bne.n	8004490 <_vfiprintf_r+0x1b4>
 8004426:	9b07      	ldr	r3, [sp, #28]
 8004428:	3602      	adds	r6, #2
 800442a:	1d1a      	adds	r2, r3, #4
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	9207      	str	r2, [sp, #28]
 8004430:	2b00      	cmp	r3, #0
 8004432:	da01      	bge.n	8004438 <_vfiprintf_r+0x15c>
 8004434:	2301      	movs	r3, #1
 8004436:	425b      	negs	r3, r3
 8004438:	9309      	str	r3, [sp, #36]	@ 0x24
 800443a:	4d32      	ldr	r5, [pc, #200]	@ (8004504 <_vfiprintf_r+0x228>)
 800443c:	2203      	movs	r2, #3
 800443e:	0028      	movs	r0, r5
 8004440:	7831      	ldrb	r1, [r6, #0]
 8004442:	f7ff fed9 	bl	80041f8 <memchr>
 8004446:	2800      	cmp	r0, #0
 8004448:	d006      	beq.n	8004458 <_vfiprintf_r+0x17c>
 800444a:	2340      	movs	r3, #64	@ 0x40
 800444c:	1b40      	subs	r0, r0, r5
 800444e:	4083      	lsls	r3, r0
 8004450:	6822      	ldr	r2, [r4, #0]
 8004452:	3601      	adds	r6, #1
 8004454:	4313      	orrs	r3, r2
 8004456:	6023      	str	r3, [r4, #0]
 8004458:	7831      	ldrb	r1, [r6, #0]
 800445a:	2206      	movs	r2, #6
 800445c:	482a      	ldr	r0, [pc, #168]	@ (8004508 <_vfiprintf_r+0x22c>)
 800445e:	1c75      	adds	r5, r6, #1
 8004460:	7621      	strb	r1, [r4, #24]
 8004462:	f7ff fec9 	bl	80041f8 <memchr>
 8004466:	2800      	cmp	r0, #0
 8004468:	d040      	beq.n	80044ec <_vfiprintf_r+0x210>
 800446a:	4b28      	ldr	r3, [pc, #160]	@ (800450c <_vfiprintf_r+0x230>)
 800446c:	2b00      	cmp	r3, #0
 800446e:	d122      	bne.n	80044b6 <_vfiprintf_r+0x1da>
 8004470:	2207      	movs	r2, #7
 8004472:	9b07      	ldr	r3, [sp, #28]
 8004474:	3307      	adds	r3, #7
 8004476:	4393      	bics	r3, r2
 8004478:	3308      	adds	r3, #8
 800447a:	9307      	str	r3, [sp, #28]
 800447c:	6963      	ldr	r3, [r4, #20]
 800447e:	9a04      	ldr	r2, [sp, #16]
 8004480:	189b      	adds	r3, r3, r2
 8004482:	6163      	str	r3, [r4, #20]
 8004484:	e762      	b.n	800434c <_vfiprintf_r+0x70>
 8004486:	4343      	muls	r3, r0
 8004488:	002e      	movs	r6, r5
 800448a:	2101      	movs	r1, #1
 800448c:	189b      	adds	r3, r3, r2
 800448e:	e7a4      	b.n	80043da <_vfiprintf_r+0xfe>
 8004490:	2300      	movs	r3, #0
 8004492:	200a      	movs	r0, #10
 8004494:	0019      	movs	r1, r3
 8004496:	3601      	adds	r6, #1
 8004498:	6063      	str	r3, [r4, #4]
 800449a:	7832      	ldrb	r2, [r6, #0]
 800449c:	1c75      	adds	r5, r6, #1
 800449e:	3a30      	subs	r2, #48	@ 0x30
 80044a0:	2a09      	cmp	r2, #9
 80044a2:	d903      	bls.n	80044ac <_vfiprintf_r+0x1d0>
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d0c8      	beq.n	800443a <_vfiprintf_r+0x15e>
 80044a8:	9109      	str	r1, [sp, #36]	@ 0x24
 80044aa:	e7c6      	b.n	800443a <_vfiprintf_r+0x15e>
 80044ac:	4341      	muls	r1, r0
 80044ae:	002e      	movs	r6, r5
 80044b0:	2301      	movs	r3, #1
 80044b2:	1889      	adds	r1, r1, r2
 80044b4:	e7f1      	b.n	800449a <_vfiprintf_r+0x1be>
 80044b6:	aa07      	add	r2, sp, #28
 80044b8:	9200      	str	r2, [sp, #0]
 80044ba:	0021      	movs	r1, r4
 80044bc:	003a      	movs	r2, r7
 80044be:	4b14      	ldr	r3, [pc, #80]	@ (8004510 <_vfiprintf_r+0x234>)
 80044c0:	9803      	ldr	r0, [sp, #12]
 80044c2:	e000      	b.n	80044c6 <_vfiprintf_r+0x1ea>
 80044c4:	bf00      	nop
 80044c6:	9004      	str	r0, [sp, #16]
 80044c8:	9b04      	ldr	r3, [sp, #16]
 80044ca:	3301      	adds	r3, #1
 80044cc:	d1d6      	bne.n	800447c <_vfiprintf_r+0x1a0>
 80044ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044d0:	07db      	lsls	r3, r3, #31
 80044d2:	d405      	bmi.n	80044e0 <_vfiprintf_r+0x204>
 80044d4:	89bb      	ldrh	r3, [r7, #12]
 80044d6:	059b      	lsls	r3, r3, #22
 80044d8:	d402      	bmi.n	80044e0 <_vfiprintf_r+0x204>
 80044da:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80044dc:	f7ff f9a6 	bl	800382c <__retarget_lock_release_recursive>
 80044e0:	89bb      	ldrh	r3, [r7, #12]
 80044e2:	065b      	lsls	r3, r3, #25
 80044e4:	d500      	bpl.n	80044e8 <_vfiprintf_r+0x20c>
 80044e6:	e71e      	b.n	8004326 <_vfiprintf_r+0x4a>
 80044e8:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80044ea:	e71e      	b.n	800432a <_vfiprintf_r+0x4e>
 80044ec:	aa07      	add	r2, sp, #28
 80044ee:	9200      	str	r2, [sp, #0]
 80044f0:	0021      	movs	r1, r4
 80044f2:	003a      	movs	r2, r7
 80044f4:	4b06      	ldr	r3, [pc, #24]	@ (8004510 <_vfiprintf_r+0x234>)
 80044f6:	9803      	ldr	r0, [sp, #12]
 80044f8:	f7ff fc8c 	bl	8003e14 <_printf_i>
 80044fc:	e7e3      	b.n	80044c6 <_vfiprintf_r+0x1ea>
 80044fe:	46c0      	nop			@ (mov r8, r8)
 8004500:	080049a3 	.word	0x080049a3
 8004504:	080049a9 	.word	0x080049a9
 8004508:	080049ad 	.word	0x080049ad
 800450c:	00000000 	.word	0x00000000
 8004510:	080042b9 	.word	0x080042b9

08004514 <__swbuf_r>:
 8004514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004516:	0006      	movs	r6, r0
 8004518:	000d      	movs	r5, r1
 800451a:	0014      	movs	r4, r2
 800451c:	2800      	cmp	r0, #0
 800451e:	d004      	beq.n	800452a <__swbuf_r+0x16>
 8004520:	6a03      	ldr	r3, [r0, #32]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <__swbuf_r+0x16>
 8004526:	f7ff f85d 	bl	80035e4 <__sinit>
 800452a:	69a3      	ldr	r3, [r4, #24]
 800452c:	60a3      	str	r3, [r4, #8]
 800452e:	89a3      	ldrh	r3, [r4, #12]
 8004530:	071b      	lsls	r3, r3, #28
 8004532:	d502      	bpl.n	800453a <__swbuf_r+0x26>
 8004534:	6923      	ldr	r3, [r4, #16]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d109      	bne.n	800454e <__swbuf_r+0x3a>
 800453a:	0021      	movs	r1, r4
 800453c:	0030      	movs	r0, r6
 800453e:	f000 f82b 	bl	8004598 <__swsetup_r>
 8004542:	2800      	cmp	r0, #0
 8004544:	d003      	beq.n	800454e <__swbuf_r+0x3a>
 8004546:	2501      	movs	r5, #1
 8004548:	426d      	negs	r5, r5
 800454a:	0028      	movs	r0, r5
 800454c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800454e:	6923      	ldr	r3, [r4, #16]
 8004550:	6820      	ldr	r0, [r4, #0]
 8004552:	b2ef      	uxtb	r7, r5
 8004554:	1ac0      	subs	r0, r0, r3
 8004556:	6963      	ldr	r3, [r4, #20]
 8004558:	b2ed      	uxtb	r5, r5
 800455a:	4283      	cmp	r3, r0
 800455c:	dc05      	bgt.n	800456a <__swbuf_r+0x56>
 800455e:	0021      	movs	r1, r4
 8004560:	0030      	movs	r0, r6
 8004562:	f7ff fde9 	bl	8004138 <_fflush_r>
 8004566:	2800      	cmp	r0, #0
 8004568:	d1ed      	bne.n	8004546 <__swbuf_r+0x32>
 800456a:	68a3      	ldr	r3, [r4, #8]
 800456c:	3001      	adds	r0, #1
 800456e:	3b01      	subs	r3, #1
 8004570:	60a3      	str	r3, [r4, #8]
 8004572:	6823      	ldr	r3, [r4, #0]
 8004574:	1c5a      	adds	r2, r3, #1
 8004576:	6022      	str	r2, [r4, #0]
 8004578:	701f      	strb	r7, [r3, #0]
 800457a:	6963      	ldr	r3, [r4, #20]
 800457c:	4283      	cmp	r3, r0
 800457e:	d004      	beq.n	800458a <__swbuf_r+0x76>
 8004580:	89a3      	ldrh	r3, [r4, #12]
 8004582:	07db      	lsls	r3, r3, #31
 8004584:	d5e1      	bpl.n	800454a <__swbuf_r+0x36>
 8004586:	2d0a      	cmp	r5, #10
 8004588:	d1df      	bne.n	800454a <__swbuf_r+0x36>
 800458a:	0021      	movs	r1, r4
 800458c:	0030      	movs	r0, r6
 800458e:	f7ff fdd3 	bl	8004138 <_fflush_r>
 8004592:	2800      	cmp	r0, #0
 8004594:	d0d9      	beq.n	800454a <__swbuf_r+0x36>
 8004596:	e7d6      	b.n	8004546 <__swbuf_r+0x32>

08004598 <__swsetup_r>:
 8004598:	4b2d      	ldr	r3, [pc, #180]	@ (8004650 <__swsetup_r+0xb8>)
 800459a:	b570      	push	{r4, r5, r6, lr}
 800459c:	0005      	movs	r5, r0
 800459e:	6818      	ldr	r0, [r3, #0]
 80045a0:	000c      	movs	r4, r1
 80045a2:	2800      	cmp	r0, #0
 80045a4:	d004      	beq.n	80045b0 <__swsetup_r+0x18>
 80045a6:	6a03      	ldr	r3, [r0, #32]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <__swsetup_r+0x18>
 80045ac:	f7ff f81a 	bl	80035e4 <__sinit>
 80045b0:	220c      	movs	r2, #12
 80045b2:	5ea3      	ldrsh	r3, [r4, r2]
 80045b4:	071a      	lsls	r2, r3, #28
 80045b6:	d423      	bmi.n	8004600 <__swsetup_r+0x68>
 80045b8:	06da      	lsls	r2, r3, #27
 80045ba:	d407      	bmi.n	80045cc <__swsetup_r+0x34>
 80045bc:	2209      	movs	r2, #9
 80045be:	602a      	str	r2, [r5, #0]
 80045c0:	2240      	movs	r2, #64	@ 0x40
 80045c2:	2001      	movs	r0, #1
 80045c4:	4313      	orrs	r3, r2
 80045c6:	81a3      	strh	r3, [r4, #12]
 80045c8:	4240      	negs	r0, r0
 80045ca:	e03a      	b.n	8004642 <__swsetup_r+0xaa>
 80045cc:	075b      	lsls	r3, r3, #29
 80045ce:	d513      	bpl.n	80045f8 <__swsetup_r+0x60>
 80045d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80045d2:	2900      	cmp	r1, #0
 80045d4:	d008      	beq.n	80045e8 <__swsetup_r+0x50>
 80045d6:	0023      	movs	r3, r4
 80045d8:	3344      	adds	r3, #68	@ 0x44
 80045da:	4299      	cmp	r1, r3
 80045dc:	d002      	beq.n	80045e4 <__swsetup_r+0x4c>
 80045de:	0028      	movs	r0, r5
 80045e0:	f7ff f944 	bl	800386c <_free_r>
 80045e4:	2300      	movs	r3, #0
 80045e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80045e8:	2224      	movs	r2, #36	@ 0x24
 80045ea:	89a3      	ldrh	r3, [r4, #12]
 80045ec:	4393      	bics	r3, r2
 80045ee:	81a3      	strh	r3, [r4, #12]
 80045f0:	2300      	movs	r3, #0
 80045f2:	6063      	str	r3, [r4, #4]
 80045f4:	6923      	ldr	r3, [r4, #16]
 80045f6:	6023      	str	r3, [r4, #0]
 80045f8:	2308      	movs	r3, #8
 80045fa:	89a2      	ldrh	r2, [r4, #12]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	81a3      	strh	r3, [r4, #12]
 8004600:	6923      	ldr	r3, [r4, #16]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d10b      	bne.n	800461e <__swsetup_r+0x86>
 8004606:	21a0      	movs	r1, #160	@ 0xa0
 8004608:	2280      	movs	r2, #128	@ 0x80
 800460a:	89a3      	ldrh	r3, [r4, #12]
 800460c:	0089      	lsls	r1, r1, #2
 800460e:	0092      	lsls	r2, r2, #2
 8004610:	400b      	ands	r3, r1
 8004612:	4293      	cmp	r3, r2
 8004614:	d003      	beq.n	800461e <__swsetup_r+0x86>
 8004616:	0021      	movs	r1, r4
 8004618:	0028      	movs	r0, r5
 800461a:	f000 f897 	bl	800474c <__smakebuf_r>
 800461e:	220c      	movs	r2, #12
 8004620:	5ea3      	ldrsh	r3, [r4, r2]
 8004622:	2101      	movs	r1, #1
 8004624:	001a      	movs	r2, r3
 8004626:	400a      	ands	r2, r1
 8004628:	420b      	tst	r3, r1
 800462a:	d00b      	beq.n	8004644 <__swsetup_r+0xac>
 800462c:	2200      	movs	r2, #0
 800462e:	60a2      	str	r2, [r4, #8]
 8004630:	6962      	ldr	r2, [r4, #20]
 8004632:	4252      	negs	r2, r2
 8004634:	61a2      	str	r2, [r4, #24]
 8004636:	2000      	movs	r0, #0
 8004638:	6922      	ldr	r2, [r4, #16]
 800463a:	4282      	cmp	r2, r0
 800463c:	d101      	bne.n	8004642 <__swsetup_r+0xaa>
 800463e:	061a      	lsls	r2, r3, #24
 8004640:	d4be      	bmi.n	80045c0 <__swsetup_r+0x28>
 8004642:	bd70      	pop	{r4, r5, r6, pc}
 8004644:	0799      	lsls	r1, r3, #30
 8004646:	d400      	bmi.n	800464a <__swsetup_r+0xb2>
 8004648:	6962      	ldr	r2, [r4, #20]
 800464a:	60a2      	str	r2, [r4, #8]
 800464c:	e7f3      	b.n	8004636 <__swsetup_r+0x9e>
 800464e:	46c0      	nop			@ (mov r8, r8)
 8004650:	20000018 	.word	0x20000018

08004654 <_raise_r>:
 8004654:	b570      	push	{r4, r5, r6, lr}
 8004656:	0004      	movs	r4, r0
 8004658:	000d      	movs	r5, r1
 800465a:	291f      	cmp	r1, #31
 800465c:	d904      	bls.n	8004668 <_raise_r+0x14>
 800465e:	2316      	movs	r3, #22
 8004660:	6003      	str	r3, [r0, #0]
 8004662:	2001      	movs	r0, #1
 8004664:	4240      	negs	r0, r0
 8004666:	bd70      	pop	{r4, r5, r6, pc}
 8004668:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800466a:	2b00      	cmp	r3, #0
 800466c:	d004      	beq.n	8004678 <_raise_r+0x24>
 800466e:	008a      	lsls	r2, r1, #2
 8004670:	189b      	adds	r3, r3, r2
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	2a00      	cmp	r2, #0
 8004676:	d108      	bne.n	800468a <_raise_r+0x36>
 8004678:	0020      	movs	r0, r4
 800467a:	f000 f831 	bl	80046e0 <_getpid_r>
 800467e:	002a      	movs	r2, r5
 8004680:	0001      	movs	r1, r0
 8004682:	0020      	movs	r0, r4
 8004684:	f000 f81a 	bl	80046bc <_kill_r>
 8004688:	e7ed      	b.n	8004666 <_raise_r+0x12>
 800468a:	2a01      	cmp	r2, #1
 800468c:	d009      	beq.n	80046a2 <_raise_r+0x4e>
 800468e:	1c51      	adds	r1, r2, #1
 8004690:	d103      	bne.n	800469a <_raise_r+0x46>
 8004692:	2316      	movs	r3, #22
 8004694:	6003      	str	r3, [r0, #0]
 8004696:	2001      	movs	r0, #1
 8004698:	e7e5      	b.n	8004666 <_raise_r+0x12>
 800469a:	2100      	movs	r1, #0
 800469c:	0028      	movs	r0, r5
 800469e:	6019      	str	r1, [r3, #0]
 80046a0:	4790      	blx	r2
 80046a2:	2000      	movs	r0, #0
 80046a4:	e7df      	b.n	8004666 <_raise_r+0x12>
	...

080046a8 <raise>:
 80046a8:	b510      	push	{r4, lr}
 80046aa:	4b03      	ldr	r3, [pc, #12]	@ (80046b8 <raise+0x10>)
 80046ac:	0001      	movs	r1, r0
 80046ae:	6818      	ldr	r0, [r3, #0]
 80046b0:	f7ff ffd0 	bl	8004654 <_raise_r>
 80046b4:	bd10      	pop	{r4, pc}
 80046b6:	46c0      	nop			@ (mov r8, r8)
 80046b8:	20000018 	.word	0x20000018

080046bc <_kill_r>:
 80046bc:	2300      	movs	r3, #0
 80046be:	b570      	push	{r4, r5, r6, lr}
 80046c0:	4d06      	ldr	r5, [pc, #24]	@ (80046dc <_kill_r+0x20>)
 80046c2:	0004      	movs	r4, r0
 80046c4:	0008      	movs	r0, r1
 80046c6:	0011      	movs	r1, r2
 80046c8:	602b      	str	r3, [r5, #0]
 80046ca:	f7fc fa5f 	bl	8000b8c <_kill>
 80046ce:	1c43      	adds	r3, r0, #1
 80046d0:	d103      	bne.n	80046da <_kill_r+0x1e>
 80046d2:	682b      	ldr	r3, [r5, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d000      	beq.n	80046da <_kill_r+0x1e>
 80046d8:	6023      	str	r3, [r4, #0]
 80046da:	bd70      	pop	{r4, r5, r6, pc}
 80046dc:	200002ec 	.word	0x200002ec

080046e0 <_getpid_r>:
 80046e0:	b510      	push	{r4, lr}
 80046e2:	f7fc fa4d 	bl	8000b80 <_getpid>
 80046e6:	bd10      	pop	{r4, pc}

080046e8 <_malloc_usable_size_r>:
 80046e8:	1f0b      	subs	r3, r1, #4
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	1f18      	subs	r0, r3, #4
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	da01      	bge.n	80046f6 <_malloc_usable_size_r+0xe>
 80046f2:	580b      	ldr	r3, [r1, r0]
 80046f4:	18c0      	adds	r0, r0, r3
 80046f6:	4770      	bx	lr

080046f8 <__swhatbuf_r>:
 80046f8:	b570      	push	{r4, r5, r6, lr}
 80046fa:	000e      	movs	r6, r1
 80046fc:	001d      	movs	r5, r3
 80046fe:	230e      	movs	r3, #14
 8004700:	5ec9      	ldrsh	r1, [r1, r3]
 8004702:	0014      	movs	r4, r2
 8004704:	b096      	sub	sp, #88	@ 0x58
 8004706:	2900      	cmp	r1, #0
 8004708:	da0c      	bge.n	8004724 <__swhatbuf_r+0x2c>
 800470a:	89b2      	ldrh	r2, [r6, #12]
 800470c:	2380      	movs	r3, #128	@ 0x80
 800470e:	0011      	movs	r1, r2
 8004710:	4019      	ands	r1, r3
 8004712:	421a      	tst	r2, r3
 8004714:	d114      	bne.n	8004740 <__swhatbuf_r+0x48>
 8004716:	2380      	movs	r3, #128	@ 0x80
 8004718:	00db      	lsls	r3, r3, #3
 800471a:	2000      	movs	r0, #0
 800471c:	6029      	str	r1, [r5, #0]
 800471e:	6023      	str	r3, [r4, #0]
 8004720:	b016      	add	sp, #88	@ 0x58
 8004722:	bd70      	pop	{r4, r5, r6, pc}
 8004724:	466a      	mov	r2, sp
 8004726:	f000 f853 	bl	80047d0 <_fstat_r>
 800472a:	2800      	cmp	r0, #0
 800472c:	dbed      	blt.n	800470a <__swhatbuf_r+0x12>
 800472e:	23f0      	movs	r3, #240	@ 0xf0
 8004730:	9901      	ldr	r1, [sp, #4]
 8004732:	021b      	lsls	r3, r3, #8
 8004734:	4019      	ands	r1, r3
 8004736:	4b04      	ldr	r3, [pc, #16]	@ (8004748 <__swhatbuf_r+0x50>)
 8004738:	18c9      	adds	r1, r1, r3
 800473a:	424b      	negs	r3, r1
 800473c:	4159      	adcs	r1, r3
 800473e:	e7ea      	b.n	8004716 <__swhatbuf_r+0x1e>
 8004740:	2100      	movs	r1, #0
 8004742:	2340      	movs	r3, #64	@ 0x40
 8004744:	e7e9      	b.n	800471a <__swhatbuf_r+0x22>
 8004746:	46c0      	nop			@ (mov r8, r8)
 8004748:	ffffe000 	.word	0xffffe000

0800474c <__smakebuf_r>:
 800474c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800474e:	2602      	movs	r6, #2
 8004750:	898b      	ldrh	r3, [r1, #12]
 8004752:	0005      	movs	r5, r0
 8004754:	000c      	movs	r4, r1
 8004756:	b085      	sub	sp, #20
 8004758:	4233      	tst	r3, r6
 800475a:	d007      	beq.n	800476c <__smakebuf_r+0x20>
 800475c:	0023      	movs	r3, r4
 800475e:	3347      	adds	r3, #71	@ 0x47
 8004760:	6023      	str	r3, [r4, #0]
 8004762:	6123      	str	r3, [r4, #16]
 8004764:	2301      	movs	r3, #1
 8004766:	6163      	str	r3, [r4, #20]
 8004768:	b005      	add	sp, #20
 800476a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800476c:	ab03      	add	r3, sp, #12
 800476e:	aa02      	add	r2, sp, #8
 8004770:	f7ff ffc2 	bl	80046f8 <__swhatbuf_r>
 8004774:	9f02      	ldr	r7, [sp, #8]
 8004776:	9001      	str	r0, [sp, #4]
 8004778:	0039      	movs	r1, r7
 800477a:	0028      	movs	r0, r5
 800477c:	f7ff f8ec 	bl	8003958 <_malloc_r>
 8004780:	2800      	cmp	r0, #0
 8004782:	d108      	bne.n	8004796 <__smakebuf_r+0x4a>
 8004784:	220c      	movs	r2, #12
 8004786:	5ea3      	ldrsh	r3, [r4, r2]
 8004788:	059a      	lsls	r2, r3, #22
 800478a:	d4ed      	bmi.n	8004768 <__smakebuf_r+0x1c>
 800478c:	2203      	movs	r2, #3
 800478e:	4393      	bics	r3, r2
 8004790:	431e      	orrs	r6, r3
 8004792:	81a6      	strh	r6, [r4, #12]
 8004794:	e7e2      	b.n	800475c <__smakebuf_r+0x10>
 8004796:	2380      	movs	r3, #128	@ 0x80
 8004798:	89a2      	ldrh	r2, [r4, #12]
 800479a:	6020      	str	r0, [r4, #0]
 800479c:	4313      	orrs	r3, r2
 800479e:	81a3      	strh	r3, [r4, #12]
 80047a0:	9b03      	ldr	r3, [sp, #12]
 80047a2:	6120      	str	r0, [r4, #16]
 80047a4:	6167      	str	r7, [r4, #20]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00c      	beq.n	80047c4 <__smakebuf_r+0x78>
 80047aa:	0028      	movs	r0, r5
 80047ac:	230e      	movs	r3, #14
 80047ae:	5ee1      	ldrsh	r1, [r4, r3]
 80047b0:	f000 f820 	bl	80047f4 <_isatty_r>
 80047b4:	2800      	cmp	r0, #0
 80047b6:	d005      	beq.n	80047c4 <__smakebuf_r+0x78>
 80047b8:	2303      	movs	r3, #3
 80047ba:	89a2      	ldrh	r2, [r4, #12]
 80047bc:	439a      	bics	r2, r3
 80047be:	3b02      	subs	r3, #2
 80047c0:	4313      	orrs	r3, r2
 80047c2:	81a3      	strh	r3, [r4, #12]
 80047c4:	89a3      	ldrh	r3, [r4, #12]
 80047c6:	9a01      	ldr	r2, [sp, #4]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	81a3      	strh	r3, [r4, #12]
 80047cc:	e7cc      	b.n	8004768 <__smakebuf_r+0x1c>
	...

080047d0 <_fstat_r>:
 80047d0:	2300      	movs	r3, #0
 80047d2:	b570      	push	{r4, r5, r6, lr}
 80047d4:	4d06      	ldr	r5, [pc, #24]	@ (80047f0 <_fstat_r+0x20>)
 80047d6:	0004      	movs	r4, r0
 80047d8:	0008      	movs	r0, r1
 80047da:	0011      	movs	r1, r2
 80047dc:	602b      	str	r3, [r5, #0]
 80047de:	f7fc fa35 	bl	8000c4c <_fstat>
 80047e2:	1c43      	adds	r3, r0, #1
 80047e4:	d103      	bne.n	80047ee <_fstat_r+0x1e>
 80047e6:	682b      	ldr	r3, [r5, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d000      	beq.n	80047ee <_fstat_r+0x1e>
 80047ec:	6023      	str	r3, [r4, #0]
 80047ee:	bd70      	pop	{r4, r5, r6, pc}
 80047f0:	200002ec 	.word	0x200002ec

080047f4 <_isatty_r>:
 80047f4:	2300      	movs	r3, #0
 80047f6:	b570      	push	{r4, r5, r6, lr}
 80047f8:	4d06      	ldr	r5, [pc, #24]	@ (8004814 <_isatty_r+0x20>)
 80047fa:	0004      	movs	r4, r0
 80047fc:	0008      	movs	r0, r1
 80047fe:	602b      	str	r3, [r5, #0]
 8004800:	f7fc fa32 	bl	8000c68 <_isatty>
 8004804:	1c43      	adds	r3, r0, #1
 8004806:	d103      	bne.n	8004810 <_isatty_r+0x1c>
 8004808:	682b      	ldr	r3, [r5, #0]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d000      	beq.n	8004810 <_isatty_r+0x1c>
 800480e:	6023      	str	r3, [r4, #0]
 8004810:	bd70      	pop	{r4, r5, r6, pc}
 8004812:	46c0      	nop			@ (mov r8, r8)
 8004814:	200002ec 	.word	0x200002ec

08004818 <_init>:
 8004818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800481a:	46c0      	nop			@ (mov r8, r8)
 800481c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800481e:	bc08      	pop	{r3}
 8004820:	469e      	mov	lr, r3
 8004822:	4770      	bx	lr

08004824 <_fini>:
 8004824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004826:	46c0      	nop			@ (mov r8, r8)
 8004828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800482a:	bc08      	pop	{r3}
 800482c:	469e      	mov	lr, r3
 800482e:	4770      	bx	lr
