

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Fri Dec  2 13:12:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.454 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       14|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln72_fu_93_p2        |         +|   0|  0|  12|           4|           1|
    |arr_counter_1_fu_107_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln68_fu_87_p2       |      icmp|   0|  0|   9|           4|           5|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  36|          16|           7|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_arr_counter_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_counter_1         |   9|          2|    4|          8|
    |arr_counter_fu_44                  |   9|          2|    8|         16|
    |counter_fu_40                      |   9|          2|    4|          8|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   25|         50|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  1|   0|    1|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |arr_counter_fu_44  |  8|   0|    8|          0|
    |counter_fu_40      |  4|   0|    4|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 14|   0|   14|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_68_1|  return value|
|icmp_ln71       |   in|    1|     ap_none|                       icmp_ln71|        scalar|
|vla13_address0  |  out|    3|   ap_memory|                           vla13|         array|
|vla13_ce0       |  out|    1|   ap_memory|                           vla13|         array|
|vla13_we0       |  out|    1|   ap_memory|                           vla13|         array|
|vla13_d0        |  out|    8|   ap_memory|                           vla13|         array|
|str             |   in|    8|     ap_none|                             str|        scalar|
+----------------+-----+-----+------------+--------------------------------+--------------+

