$date
	Mon Sep 01 16:13:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! X $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 2 & S [1:0] $end
$scope module newMUX $end
$var wire 1 ' i0 $end
$var wire 1 ( i1 $end
$var wire 1 ) i2 $end
$var wire 1 * i3 $end
$var wire 1 ! o $end
$var wire 2 + sel [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
0*
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#5
1!
b1 &
b1 +
1#
1(
#10
0!
b10 &
b10 +
0#
0(
1"
1'
#15
b11 &
b11 +
1$
1)
1#
1(
#20
1!
b10 &
b10 +
1%
1*
0"
0'
#25
0!
b1 &
b1 +
0#
0(
1"
1'
#30
