#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d424243f30 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001d4242c8150_0 .net "PC", 31 0, v000001d4242774c0_0;  1 drivers
v000001d4242c7750_0 .var "clk", 0 0;
v000001d4242c8510_0 .net "clkout", 0 0, L_000001d424310d40;  1 drivers
v000001d4242c8b50_0 .net "cycles_consumed", 31 0, v000001d4242c6500_0;  1 drivers
v000001d4242c8ab0_0 .var "rst", 0 0;
S_000001d424244250 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001d424243f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d424262e10 .param/l "RType" 0 4 2, C4<000000>;
P_000001d424262e48 .param/l "add" 0 4 5, C4<100000>;
P_000001d424262e80 .param/l "addi" 0 4 8, C4<001000>;
P_000001d424262eb8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d424262ef0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d424262f28 .param/l "andi" 0 4 8, C4<001100>;
P_000001d424262f60 .param/l "beq" 0 4 10, C4<000100>;
P_000001d424262f98 .param/l "bne" 0 4 10, C4<000101>;
P_000001d424262fd0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001d424263008 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d424263040 .param/l "j" 0 4 12, C4<000010>;
P_000001d424263078 .param/l "jal" 0 4 12, C4<000011>;
P_000001d4242630b0 .param/l "jr" 0 4 6, C4<001000>;
P_000001d4242630e8 .param/l "lw" 0 4 8, C4<100011>;
P_000001d424263120 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d424263158 .param/l "or_" 0 4 5, C4<100101>;
P_000001d424263190 .param/l "ori" 0 4 8, C4<001101>;
P_000001d4242631c8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d424263200 .param/l "sll" 0 4 6, C4<000000>;
P_000001d424263238 .param/l "slt" 0 4 5, C4<101010>;
P_000001d424263270 .param/l "slti" 0 4 8, C4<101010>;
P_000001d4242632a8 .param/l "srl" 0 4 6, C4<000010>;
P_000001d4242632e0 .param/l "sub" 0 4 5, C4<100010>;
P_000001d424263318 .param/l "subu" 0 4 5, C4<100011>;
P_000001d424263350 .param/l "sw" 0 4 8, C4<101011>;
P_000001d424263388 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d4242633c0 .param/l "xori" 0 4 8, C4<001110>;
L_000001d424227350 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d424311ad0 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d424311440 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d424310cd0 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d424310f00 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d424311830 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d4243114b0 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d424310f70 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d424310d40 .functor OR 1, v000001d4242c7750_0, v000001d4242483f0_0, C4<0>, C4<0>;
L_000001d424310fe0 .functor OR 1, L_000001d4242c7e30, L_000001d4242c7bb0, C4<0>, C4<0>;
L_000001d4243113d0 .functor AND 1, L_000001d4242c85b0, L_000001d4242c7430, C4<1>, C4<1>;
L_000001d424311a60 .functor NOT 1, v000001d4242c8ab0_0, C4<0>, C4<0>, C4<0>;
L_000001d424311b40 .functor OR 1, L_000001d424323af0, L_000001d424323190, C4<0>, C4<0>;
L_000001d4243110c0 .functor OR 1, L_000001d424311b40, L_000001d424321f70, C4<0>, C4<0>;
L_000001d424311600 .functor OR 1, L_000001d424322790, L_000001d4243239b0, C4<0>, C4<0>;
L_000001d424311590 .functor AND 1, L_000001d4243232d0, L_000001d424311600, C4<1>, C4<1>;
L_000001d4243117c0 .functor OR 1, L_000001d424323410, L_000001d424322b50, C4<0>, C4<0>;
L_000001d424311670 .functor AND 1, L_000001d424321d90, L_000001d4243117c0, C4<1>, C4<1>;
L_000001d4243111a0 .functor NOT 1, L_000001d424310d40, C4<0>, C4<0>, C4<0>;
v000001d424277e20_0 .net "ALUOp", 3 0, v000001d424248210_0;  1 drivers
v000001d424279360_0 .net "ALUResult", 31 0, v000001d4242c1b60_0;  1 drivers
v000001d424278640_0 .net "ALUSrc", 0 0, v000001d424248710_0;  1 drivers
v000001d424278140_0 .net "ALUin2", 31 0, L_000001d424323910;  1 drivers
v000001d4242776a0_0 .net "MemReadEn", 0 0, v000001d4242482b0_0;  1 drivers
v000001d424279220_0 .net "MemWriteEn", 0 0, v000001d424247db0_0;  1 drivers
v000001d424278fa0_0 .net "MemtoReg", 0 0, v000001d424247e50_0;  1 drivers
v000001d4242777e0_0 .net "PC", 31 0, v000001d4242774c0_0;  alias, 1 drivers
v000001d4242786e0_0 .net "PCPlus1", 31 0, L_000001d4242c7390;  1 drivers
v000001d424278320_0 .net "PCsrc", 1 0, v000001d4242c1fc0_0;  1 drivers
v000001d4242781e0_0 .net "RegDst", 0 0, v000001d424247ef0_0;  1 drivers
v000001d424277560_0 .net "RegWriteEn", 0 0, v000001d4242485d0_0;  1 drivers
v000001d424278460_0 .net "WriteRegister", 4 0, L_000001d424321cf0;  1 drivers
v000001d424278280_0 .net *"_ivl_0", 0 0, L_000001d424227350;  1 drivers
L_000001d4242c8cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d424278500_0 .net/2u *"_ivl_10", 4 0, L_000001d4242c8cc0;  1 drivers
L_000001d4242c90b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d424278780_0 .net *"_ivl_101", 15 0, L_000001d4242c90b0;  1 drivers
v000001d4242783c0_0 .net *"_ivl_102", 31 0, L_000001d4242c7b10;  1 drivers
L_000001d4242c90f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d424278000_0 .net *"_ivl_105", 25 0, L_000001d4242c90f8;  1 drivers
L_000001d4242c9140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d424278c80_0 .net/2u *"_ivl_106", 31 0, L_000001d4242c9140;  1 drivers
v000001d424277d80_0 .net *"_ivl_108", 0 0, L_000001d4242c85b0;  1 drivers
L_000001d4242c9188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d424277600_0 .net/2u *"_ivl_110", 5 0, L_000001d4242c9188;  1 drivers
v000001d4242792c0_0 .net *"_ivl_112", 0 0, L_000001d4242c7430;  1 drivers
v000001d424277ec0_0 .net *"_ivl_115", 0 0, L_000001d4243113d0;  1 drivers
v000001d4242785a0_0 .net *"_ivl_116", 47 0, L_000001d4242c7ed0;  1 drivers
L_000001d4242c91d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d424278be0_0 .net *"_ivl_119", 15 0, L_000001d4242c91d0;  1 drivers
L_000001d4242c8d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d424277a60_0 .net/2u *"_ivl_12", 5 0, L_000001d4242c8d08;  1 drivers
v000001d4242780a0_0 .net *"_ivl_120", 47 0, L_000001d4242c8830;  1 drivers
L_000001d4242c9218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d424278820_0 .net *"_ivl_123", 15 0, L_000001d4242c9218;  1 drivers
v000001d4242788c0_0 .net *"_ivl_125", 0 0, L_000001d4242c7cf0;  1 drivers
v000001d424278960_0 .net *"_ivl_126", 31 0, L_000001d4242c8010;  1 drivers
v000001d424278a00_0 .net *"_ivl_128", 47 0, L_000001d4242c74d0;  1 drivers
v000001d424278aa0_0 .net *"_ivl_130", 47 0, L_000001d4242c80b0;  1 drivers
v000001d424278b40_0 .net *"_ivl_132", 47 0, L_000001d4242c7570;  1 drivers
v000001d424278dc0_0 .net *"_ivl_134", 47 0, L_000001d4242c8290;  1 drivers
L_000001d4242c9260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d424277880_0 .net/2u *"_ivl_138", 1 0, L_000001d4242c9260;  1 drivers
v000001d424277920_0 .net *"_ivl_14", 0 0, L_000001d4242c6d50;  1 drivers
v000001d424278d20_0 .net *"_ivl_140", 0 0, L_000001d4242c86f0;  1 drivers
L_000001d4242c92a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d424277f60_0 .net/2u *"_ivl_142", 1 0, L_000001d4242c92a8;  1 drivers
v000001d424278e60_0 .net *"_ivl_144", 0 0, L_000001d4242c88d0;  1 drivers
L_000001d4242c92f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d4242779c0_0 .net/2u *"_ivl_146", 1 0, L_000001d4242c92f0;  1 drivers
v000001d424277b00_0 .net *"_ivl_148", 0 0, L_000001d424321ed0;  1 drivers
L_000001d4242c9338 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d424278f00_0 .net/2u *"_ivl_150", 31 0, L_000001d4242c9338;  1 drivers
L_000001d4242c9380 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001d424277ba0_0 .net/2u *"_ivl_152", 31 0, L_000001d4242c9380;  1 drivers
v000001d424277c40_0 .net *"_ivl_154", 31 0, L_000001d424322830;  1 drivers
v000001d424277ce0_0 .net *"_ivl_156", 31 0, L_000001d4243221f0;  1 drivers
L_000001d4242c8d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d4242c44f0_0 .net/2u *"_ivl_16", 4 0, L_000001d4242c8d50;  1 drivers
v000001d4242c2c90_0 .net *"_ivl_160", 0 0, L_000001d424311a60;  1 drivers
L_000001d4242c9410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c35f0_0 .net/2u *"_ivl_162", 31 0, L_000001d4242c9410;  1 drivers
L_000001d4242c94e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d4242c3730_0 .net/2u *"_ivl_166", 5 0, L_000001d4242c94e8;  1 drivers
v000001d4242c4630_0 .net *"_ivl_168", 0 0, L_000001d424323af0;  1 drivers
L_000001d4242c9530 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d4242c4270_0 .net/2u *"_ivl_170", 5 0, L_000001d4242c9530;  1 drivers
v000001d4242c3cd0_0 .net *"_ivl_172", 0 0, L_000001d424323190;  1 drivers
v000001d4242c37d0_0 .net *"_ivl_175", 0 0, L_000001d424311b40;  1 drivers
L_000001d4242c9578 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d4242c3190_0 .net/2u *"_ivl_176", 5 0, L_000001d4242c9578;  1 drivers
v000001d4242c3e10_0 .net *"_ivl_178", 0 0, L_000001d424321f70;  1 drivers
v000001d4242c30f0_0 .net *"_ivl_181", 0 0, L_000001d4243110c0;  1 drivers
L_000001d4242c95c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c3eb0_0 .net/2u *"_ivl_182", 15 0, L_000001d4242c95c0;  1 drivers
v000001d4242c4090_0 .net *"_ivl_184", 31 0, L_000001d4243230f0;  1 drivers
v000001d4242c46d0_0 .net *"_ivl_187", 0 0, L_000001d424322470;  1 drivers
v000001d4242c3b90_0 .net *"_ivl_188", 15 0, L_000001d424323370;  1 drivers
v000001d4242c4b30_0 .net *"_ivl_19", 4 0, L_000001d4242c77f0;  1 drivers
v000001d4242c4450_0 .net *"_ivl_190", 31 0, L_000001d424322a10;  1 drivers
v000001d4242c3f50_0 .net *"_ivl_194", 31 0, L_000001d424323230;  1 drivers
L_000001d4242c9608 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c2fb0_0 .net *"_ivl_197", 25 0, L_000001d4242c9608;  1 drivers
L_000001d4242c9650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c2d30_0 .net/2u *"_ivl_198", 31 0, L_000001d4242c9650;  1 drivers
L_000001d4242c8c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c3370_0 .net/2u *"_ivl_2", 5 0, L_000001d4242c8c78;  1 drivers
v000001d4242c3870_0 .net *"_ivl_20", 4 0, L_000001d4242c8a10;  1 drivers
v000001d4242c2dd0_0 .net *"_ivl_200", 0 0, L_000001d4243232d0;  1 drivers
L_000001d4242c9698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c3050_0 .net/2u *"_ivl_202", 5 0, L_000001d4242c9698;  1 drivers
v000001d4242c4310_0 .net *"_ivl_204", 0 0, L_000001d424322790;  1 drivers
L_000001d4242c96e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d4242c4950_0 .net/2u *"_ivl_206", 5 0, L_000001d4242c96e0;  1 drivers
v000001d4242c2e70_0 .net *"_ivl_208", 0 0, L_000001d4243239b0;  1 drivers
v000001d4242c3410_0 .net *"_ivl_211", 0 0, L_000001d424311600;  1 drivers
v000001d4242c4590_0 .net *"_ivl_213", 0 0, L_000001d424311590;  1 drivers
L_000001d4242c9728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d4242c4770_0 .net/2u *"_ivl_214", 5 0, L_000001d4242c9728;  1 drivers
v000001d4242c3ff0_0 .net *"_ivl_216", 0 0, L_000001d424322330;  1 drivers
L_000001d4242c9770 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d4242c3af0_0 .net/2u *"_ivl_218", 31 0, L_000001d4242c9770;  1 drivers
v000001d4242c4130_0 .net *"_ivl_220", 31 0, L_000001d4243237d0;  1 drivers
v000001d4242c4810_0 .net *"_ivl_224", 31 0, L_000001d424322650;  1 drivers
L_000001d4242c97b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c3690_0 .net *"_ivl_227", 25 0, L_000001d4242c97b8;  1 drivers
L_000001d4242c9800 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c3230_0 .net/2u *"_ivl_228", 31 0, L_000001d4242c9800;  1 drivers
v000001d4242c3550_0 .net *"_ivl_230", 0 0, L_000001d424321d90;  1 drivers
L_000001d4242c9848 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c41d0_0 .net/2u *"_ivl_232", 5 0, L_000001d4242c9848;  1 drivers
v000001d4242c32d0_0 .net *"_ivl_234", 0 0, L_000001d424323410;  1 drivers
L_000001d4242c9890 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d4242c43b0_0 .net/2u *"_ivl_236", 5 0, L_000001d4242c9890;  1 drivers
v000001d4242c3c30_0 .net *"_ivl_238", 0 0, L_000001d424322b50;  1 drivers
v000001d4242c2f10_0 .net *"_ivl_24", 0 0, L_000001d424311440;  1 drivers
v000001d4242c34b0_0 .net *"_ivl_241", 0 0, L_000001d4243117c0;  1 drivers
v000001d4242c3910_0 .net *"_ivl_243", 0 0, L_000001d424311670;  1 drivers
L_000001d4242c98d8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d4242c48b0_0 .net/2u *"_ivl_244", 5 0, L_000001d4242c98d8;  1 drivers
v000001d4242c49f0_0 .net *"_ivl_246", 0 0, L_000001d424323870;  1 drivers
v000001d4242c4a90_0 .net *"_ivl_248", 31 0, L_000001d424322150;  1 drivers
L_000001d4242c8d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d4242c39b0_0 .net/2u *"_ivl_26", 4 0, L_000001d4242c8d98;  1 drivers
v000001d4242c3a50_0 .net *"_ivl_29", 4 0, L_000001d4242c8790;  1 drivers
v000001d4242c3d70_0 .net *"_ivl_32", 0 0, L_000001d424310cd0;  1 drivers
L_000001d4242c8de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d4242c5420_0 .net/2u *"_ivl_34", 4 0, L_000001d4242c8de0;  1 drivers
v000001d4242c5060_0 .net *"_ivl_37", 4 0, L_000001d4242c7110;  1 drivers
v000001d4242c60a0_0 .net *"_ivl_40", 0 0, L_000001d424310f00;  1 drivers
L_000001d4242c8e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c5ba0_0 .net/2u *"_ivl_42", 15 0, L_000001d4242c8e28;  1 drivers
v000001d4242c5100_0 .net *"_ivl_45", 15 0, L_000001d4242c6df0;  1 drivers
v000001d4242c5380_0 .net *"_ivl_48", 0 0, L_000001d424311830;  1 drivers
v000001d4242c5f60_0 .net *"_ivl_5", 5 0, L_000001d4242c7250;  1 drivers
L_000001d4242c8e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c63c0_0 .net/2u *"_ivl_50", 36 0, L_000001d4242c8e70;  1 drivers
L_000001d4242c8eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c4f20_0 .net/2u *"_ivl_52", 31 0, L_000001d4242c8eb8;  1 drivers
v000001d4242c5d80_0 .net *"_ivl_55", 4 0, L_000001d4242c79d0;  1 drivers
v000001d4242c5240_0 .net *"_ivl_56", 36 0, L_000001d4242c81f0;  1 drivers
v000001d4242c54c0_0 .net *"_ivl_58", 36 0, L_000001d4242c7d90;  1 drivers
v000001d4242c4e80_0 .net *"_ivl_62", 0 0, L_000001d4243114b0;  1 drivers
L_000001d4242c8f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c5560_0 .net/2u *"_ivl_64", 5 0, L_000001d4242c8f00;  1 drivers
v000001d4242c6000_0 .net *"_ivl_67", 5 0, L_000001d4242c6e90;  1 drivers
v000001d4242c6aa0_0 .net *"_ivl_70", 0 0, L_000001d424310f70;  1 drivers
L_000001d4242c8f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c5e20_0 .net/2u *"_ivl_72", 57 0, L_000001d4242c8f48;  1 drivers
L_000001d4242c8f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c5880_0 .net/2u *"_ivl_74", 31 0, L_000001d4242c8f90;  1 drivers
v000001d4242c56a0_0 .net *"_ivl_77", 25 0, L_000001d4242c7a70;  1 drivers
v000001d4242c5ec0_0 .net *"_ivl_78", 57 0, L_000001d4242c7610;  1 drivers
v000001d4242c4fc0_0 .net *"_ivl_8", 0 0, L_000001d424311ad0;  1 drivers
v000001d4242c6140_0 .net *"_ivl_80", 57 0, L_000001d4242c7f70;  1 drivers
L_000001d4242c8fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d4242c65a0_0 .net/2u *"_ivl_84", 31 0, L_000001d4242c8fd8;  1 drivers
L_000001d4242c9020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d4242c52e0_0 .net/2u *"_ivl_88", 5 0, L_000001d4242c9020;  1 drivers
v000001d4242c5740_0 .net *"_ivl_90", 0 0, L_000001d4242c7e30;  1 drivers
L_000001d4242c9068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d4242c61e0_0 .net/2u *"_ivl_92", 5 0, L_000001d4242c9068;  1 drivers
v000001d4242c6280_0 .net *"_ivl_94", 0 0, L_000001d4242c7bb0;  1 drivers
v000001d4242c51a0_0 .net *"_ivl_97", 0 0, L_000001d424310fe0;  1 drivers
v000001d4242c5600_0 .net *"_ivl_98", 47 0, L_000001d4242c8330;  1 drivers
v000001d4242c6320_0 .net "adderResult", 31 0, L_000001d4242c8650;  1 drivers
v000001d4242c6460_0 .net "address", 31 0, L_000001d4242c72f0;  1 drivers
v000001d4242c6b40_0 .net "clk", 0 0, L_000001d424310d40;  alias, 1 drivers
v000001d4242c6500_0 .var "cycles_consumed", 31 0;
o000001d424281048 .functor BUFZ 1, C4<z>; HiZ drive
v000001d4242c6640_0 .net "excep_flag", 0 0, o000001d424281048;  0 drivers
v000001d4242c66e0_0 .net "extImm", 31 0, L_000001d4243223d0;  1 drivers
v000001d4242c57e0_0 .net "funct", 5 0, L_000001d4242c71b0;  1 drivers
v000001d4242c5b00_0 .net "hlt", 0 0, v000001d4242483f0_0;  1 drivers
v000001d4242c5920_0 .net "imm", 15 0, L_000001d4242c8970;  1 drivers
v000001d4242c59c0_0 .net "immediate", 31 0, L_000001d424323b90;  1 drivers
v000001d4242c5a60_0 .net "input_clk", 0 0, v000001d4242c7750_0;  1 drivers
v000001d4242c5c40_0 .net "instruction", 31 0, L_000001d424322c90;  1 drivers
v000001d4242c5ce0_0 .net "memoryReadData", 31 0, v000001d4242c0760_0;  1 drivers
v000001d4242c6780_0 .net "nextPC", 31 0, L_000001d424322ab0;  1 drivers
v000001d4242c4de0_0 .net "opcode", 5 0, L_000001d4242c6fd0;  1 drivers
v000001d4242c6820_0 .net "rd", 4 0, L_000001d4242c7070;  1 drivers
v000001d4242c68c0_0 .net "readData1", 31 0, L_000001d424310e20;  1 drivers
v000001d4242c6960_0 .net "readData1_w", 31 0, L_000001d4243220b0;  1 drivers
v000001d4242c6a00_0 .net "readData2", 31 0, L_000001d424311130;  1 drivers
v000001d4242c4ca0_0 .net "rs", 4 0, L_000001d4242c7c50;  1 drivers
v000001d4242c4d40_0 .net "rst", 0 0, v000001d4242c8ab0_0;  1 drivers
v000001d4242c83d0_0 .net "rt", 4 0, L_000001d4242c7930;  1 drivers
v000001d4242c7890_0 .net "shamt", 31 0, L_000001d4242c76b0;  1 drivers
v000001d4242c6cb0_0 .net "wire_instruction", 31 0, L_000001d424310db0;  1 drivers
v000001d4242c8470_0 .net "writeData", 31 0, L_000001d424323a50;  1 drivers
v000001d4242c6f30_0 .net "zero", 0 0, L_000001d4243226f0;  1 drivers
L_000001d4242c7250 .part L_000001d424322c90, 26, 6;
L_000001d4242c6fd0 .functor MUXZ 6, L_000001d4242c7250, L_000001d4242c8c78, L_000001d424227350, C4<>;
L_000001d4242c6d50 .cmp/eq 6, L_000001d4242c6fd0, L_000001d4242c8d08;
L_000001d4242c77f0 .part L_000001d424322c90, 11, 5;
L_000001d4242c8a10 .functor MUXZ 5, L_000001d4242c77f0, L_000001d4242c8d50, L_000001d4242c6d50, C4<>;
L_000001d4242c7070 .functor MUXZ 5, L_000001d4242c8a10, L_000001d4242c8cc0, L_000001d424311ad0, C4<>;
L_000001d4242c8790 .part L_000001d424322c90, 21, 5;
L_000001d4242c7c50 .functor MUXZ 5, L_000001d4242c8790, L_000001d4242c8d98, L_000001d424311440, C4<>;
L_000001d4242c7110 .part L_000001d424322c90, 16, 5;
L_000001d4242c7930 .functor MUXZ 5, L_000001d4242c7110, L_000001d4242c8de0, L_000001d424310cd0, C4<>;
L_000001d4242c6df0 .part L_000001d424322c90, 0, 16;
L_000001d4242c8970 .functor MUXZ 16, L_000001d4242c6df0, L_000001d4242c8e28, L_000001d424310f00, C4<>;
L_000001d4242c79d0 .part L_000001d424322c90, 6, 5;
L_000001d4242c81f0 .concat [ 5 32 0 0], L_000001d4242c79d0, L_000001d4242c8eb8;
L_000001d4242c7d90 .functor MUXZ 37, L_000001d4242c81f0, L_000001d4242c8e70, L_000001d424311830, C4<>;
L_000001d4242c76b0 .part L_000001d4242c7d90, 0, 32;
L_000001d4242c6e90 .part L_000001d424322c90, 0, 6;
L_000001d4242c71b0 .functor MUXZ 6, L_000001d4242c6e90, L_000001d4242c8f00, L_000001d4243114b0, C4<>;
L_000001d4242c7a70 .part L_000001d424322c90, 0, 26;
L_000001d4242c7610 .concat [ 26 32 0 0], L_000001d4242c7a70, L_000001d4242c8f90;
L_000001d4242c7f70 .functor MUXZ 58, L_000001d4242c7610, L_000001d4242c8f48, L_000001d424310f70, C4<>;
L_000001d4242c72f0 .part L_000001d4242c7f70, 0, 32;
L_000001d4242c7390 .arith/sum 32, v000001d4242774c0_0, L_000001d4242c8fd8;
L_000001d4242c7e30 .cmp/eq 6, L_000001d4242c6fd0, L_000001d4242c9020;
L_000001d4242c7bb0 .cmp/eq 6, L_000001d4242c6fd0, L_000001d4242c9068;
L_000001d4242c8330 .concat [ 32 16 0 0], L_000001d4242c72f0, L_000001d4242c90b0;
L_000001d4242c7b10 .concat [ 6 26 0 0], L_000001d4242c6fd0, L_000001d4242c90f8;
L_000001d4242c85b0 .cmp/eq 32, L_000001d4242c7b10, L_000001d4242c9140;
L_000001d4242c7430 .cmp/eq 6, L_000001d4242c71b0, L_000001d4242c9188;
L_000001d4242c7ed0 .concat [ 32 16 0 0], L_000001d424310e20, L_000001d4242c91d0;
L_000001d4242c8830 .concat [ 32 16 0 0], v000001d4242774c0_0, L_000001d4242c9218;
L_000001d4242c7cf0 .part L_000001d4242c8970, 15, 1;
LS_000001d4242c8010_0_0 .concat [ 1 1 1 1], L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0;
LS_000001d4242c8010_0_4 .concat [ 1 1 1 1], L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0;
LS_000001d4242c8010_0_8 .concat [ 1 1 1 1], L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0;
LS_000001d4242c8010_0_12 .concat [ 1 1 1 1], L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0;
LS_000001d4242c8010_0_16 .concat [ 1 1 1 1], L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0;
LS_000001d4242c8010_0_20 .concat [ 1 1 1 1], L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0;
LS_000001d4242c8010_0_24 .concat [ 1 1 1 1], L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0;
LS_000001d4242c8010_0_28 .concat [ 1 1 1 1], L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0, L_000001d4242c7cf0;
LS_000001d4242c8010_1_0 .concat [ 4 4 4 4], LS_000001d4242c8010_0_0, LS_000001d4242c8010_0_4, LS_000001d4242c8010_0_8, LS_000001d4242c8010_0_12;
LS_000001d4242c8010_1_4 .concat [ 4 4 4 4], LS_000001d4242c8010_0_16, LS_000001d4242c8010_0_20, LS_000001d4242c8010_0_24, LS_000001d4242c8010_0_28;
L_000001d4242c8010 .concat [ 16 16 0 0], LS_000001d4242c8010_1_0, LS_000001d4242c8010_1_4;
L_000001d4242c74d0 .concat [ 16 32 0 0], L_000001d4242c8970, L_000001d4242c8010;
L_000001d4242c80b0 .arith/sum 48, L_000001d4242c8830, L_000001d4242c74d0;
L_000001d4242c7570 .functor MUXZ 48, L_000001d4242c80b0, L_000001d4242c7ed0, L_000001d4243113d0, C4<>;
L_000001d4242c8290 .functor MUXZ 48, L_000001d4242c7570, L_000001d4242c8330, L_000001d424310fe0, C4<>;
L_000001d4242c8650 .part L_000001d4242c8290, 0, 32;
L_000001d4242c86f0 .cmp/eq 2, v000001d4242c1fc0_0, L_000001d4242c9260;
L_000001d4242c88d0 .cmp/eq 2, v000001d4242c1fc0_0, L_000001d4242c92a8;
L_000001d424321ed0 .cmp/eq 2, v000001d4242c1fc0_0, L_000001d4242c92f0;
L_000001d424322830 .functor MUXZ 32, L_000001d4242c9380, L_000001d4242c9338, L_000001d424321ed0, C4<>;
L_000001d4243221f0 .functor MUXZ 32, L_000001d424322830, L_000001d4242c8650, L_000001d4242c88d0, C4<>;
L_000001d424322ab0 .functor MUXZ 32, L_000001d4243221f0, L_000001d4242c7390, L_000001d4242c86f0, C4<>;
L_000001d424322c90 .functor MUXZ 32, L_000001d424310db0, L_000001d4242c9410, L_000001d424311a60, C4<>;
L_000001d424323af0 .cmp/eq 6, L_000001d4242c6fd0, L_000001d4242c94e8;
L_000001d424323190 .cmp/eq 6, L_000001d4242c6fd0, L_000001d4242c9530;
L_000001d424321f70 .cmp/eq 6, L_000001d4242c6fd0, L_000001d4242c9578;
L_000001d4243230f0 .concat [ 16 16 0 0], L_000001d4242c8970, L_000001d4242c95c0;
L_000001d424322470 .part L_000001d4242c8970, 15, 1;
LS_000001d424323370_0_0 .concat [ 1 1 1 1], L_000001d424322470, L_000001d424322470, L_000001d424322470, L_000001d424322470;
LS_000001d424323370_0_4 .concat [ 1 1 1 1], L_000001d424322470, L_000001d424322470, L_000001d424322470, L_000001d424322470;
LS_000001d424323370_0_8 .concat [ 1 1 1 1], L_000001d424322470, L_000001d424322470, L_000001d424322470, L_000001d424322470;
LS_000001d424323370_0_12 .concat [ 1 1 1 1], L_000001d424322470, L_000001d424322470, L_000001d424322470, L_000001d424322470;
L_000001d424323370 .concat [ 4 4 4 4], LS_000001d424323370_0_0, LS_000001d424323370_0_4, LS_000001d424323370_0_8, LS_000001d424323370_0_12;
L_000001d424322a10 .concat [ 16 16 0 0], L_000001d4242c8970, L_000001d424323370;
L_000001d4243223d0 .functor MUXZ 32, L_000001d424322a10, L_000001d4243230f0, L_000001d4243110c0, C4<>;
L_000001d424323230 .concat [ 6 26 0 0], L_000001d4242c6fd0, L_000001d4242c9608;
L_000001d4243232d0 .cmp/eq 32, L_000001d424323230, L_000001d4242c9650;
L_000001d424322790 .cmp/eq 6, L_000001d4242c71b0, L_000001d4242c9698;
L_000001d4243239b0 .cmp/eq 6, L_000001d4242c71b0, L_000001d4242c96e0;
L_000001d424322330 .cmp/eq 6, L_000001d4242c6fd0, L_000001d4242c9728;
L_000001d4243237d0 .functor MUXZ 32, L_000001d4243223d0, L_000001d4242c9770, L_000001d424322330, C4<>;
L_000001d424323b90 .functor MUXZ 32, L_000001d4243237d0, L_000001d4242c76b0, L_000001d424311590, C4<>;
L_000001d424322650 .concat [ 6 26 0 0], L_000001d4242c6fd0, L_000001d4242c97b8;
L_000001d424321d90 .cmp/eq 32, L_000001d424322650, L_000001d4242c9800;
L_000001d424323410 .cmp/eq 6, L_000001d4242c71b0, L_000001d4242c9848;
L_000001d424322b50 .cmp/eq 6, L_000001d4242c71b0, L_000001d4242c9890;
L_000001d424323870 .cmp/eq 6, L_000001d4242c6fd0, L_000001d4242c98d8;
L_000001d424322150 .functor MUXZ 32, L_000001d424310e20, v000001d4242774c0_0, L_000001d424323870, C4<>;
L_000001d4243220b0 .functor MUXZ 32, L_000001d424322150, L_000001d424311130, L_000001d424311670, C4<>;
S_000001d4242443e0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d42425a900 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d4243116e0 .functor NOT 1, v000001d424248710_0, C4<0>, C4<0>, C4<0>;
v000001d424247950_0 .net *"_ivl_0", 0 0, L_000001d4243116e0;  1 drivers
v000001d424246c30_0 .net "in1", 31 0, L_000001d424311130;  alias, 1 drivers
v000001d4242480d0_0 .net "in2", 31 0, L_000001d424323b90;  alias, 1 drivers
v000001d4242479f0_0 .net "out", 31 0, L_000001d424323910;  alias, 1 drivers
v000001d424247d10_0 .net "s", 0 0, v000001d424248710_0;  alias, 1 drivers
L_000001d424323910 .functor MUXZ 32, L_000001d424323b90, L_000001d424311130, L_000001d4243116e0, C4<>;
S_000001d4241e4190 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d4242b80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d4242b80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001d4242b8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001d4242b8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001d4242b8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001d4242b81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d4242b81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d4242b8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001d4242b8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d4242b8298 .param/l "j" 0 4 12, C4<000010>;
P_000001d4242b82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d4242b8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001d4242b8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001d4242b8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d4242b83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d4242b83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d4242b8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d4242b8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001d4242b8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001d4242b84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d4242b8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001d4242b8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001d4242b8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001d4242b85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d4242b85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d4242b8618 .param/l "xori" 0 4 8, C4<001110>;
v000001d424248210_0 .var "ALUOp", 3 0;
v000001d424248710_0 .var "ALUSrc", 0 0;
v000001d4242482b0_0 .var "MemReadEn", 0 0;
v000001d424247db0_0 .var "MemWriteEn", 0 0;
v000001d424247e50_0 .var "MemtoReg", 0 0;
v000001d424247ef0_0 .var "RegDst", 0 0;
v000001d4242485d0_0 .var "RegWriteEn", 0 0;
v000001d424248350_0 .net "funct", 5 0, L_000001d4242c71b0;  alias, 1 drivers
v000001d4242483f0_0 .var "hlt", 0 0;
v000001d424248530_0 .net "opcode", 5 0, L_000001d4242c6fd0;  alias, 1 drivers
v000001d424248670_0 .net "rst", 0 0, v000001d4242c8ab0_0;  alias, 1 drivers
E_000001d42425a4c0 .event anyedge, v000001d424248670_0, v000001d424248530_0, v000001d424248350_0;
S_000001d4241e43e0 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d42425a2c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d424310db0 .functor BUFZ 32, L_000001d4243228d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d4242487b0_0 .net "Data_Out", 31 0, L_000001d424310db0;  alias, 1 drivers
v000001d424248850 .array "InstMem", 0 1023, 31 0;
v000001d4242488f0_0 .net *"_ivl_0", 31 0, L_000001d4243228d0;  1 drivers
v000001d424248a30_0 .net *"_ivl_3", 9 0, L_000001d4243225b0;  1 drivers
v000001d424248ad0_0 .net *"_ivl_4", 11 0, L_000001d424323550;  1 drivers
L_000001d4242c93c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d424224f80_0 .net *"_ivl_7", 1 0, L_000001d4242c93c8;  1 drivers
v000001d424225020_0 .net "addr", 31 0, v000001d4242774c0_0;  alias, 1 drivers
v000001d4242c0ee0_0 .var/i "i", 31 0;
L_000001d4243228d0 .array/port v000001d424248850, L_000001d424323550;
L_000001d4243225b0 .part v000001d4242774c0_0, 0, 10;
L_000001d424323550 .concat [ 10 2 0 0], L_000001d4243225b0, L_000001d4242c93c8;
S_000001d4241929c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d424310e20 .functor BUFZ 32, L_000001d424322290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d424311130 .functor BUFZ 32, L_000001d424322510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d4242c1480_0 .net *"_ivl_0", 31 0, L_000001d424322290;  1 drivers
v000001d4242c0b20_0 .net *"_ivl_10", 6 0, L_000001d424322010;  1 drivers
L_000001d4242c94a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d4242c24c0_0 .net *"_ivl_13", 1 0, L_000001d4242c94a0;  1 drivers
v000001d4242c0e40_0 .net *"_ivl_2", 6 0, L_000001d424323730;  1 drivers
L_000001d4242c9458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d4242c1c00_0 .net *"_ivl_5", 1 0, L_000001d4242c9458;  1 drivers
v000001d4242c0f80_0 .net *"_ivl_8", 31 0, L_000001d424322510;  1 drivers
v000001d4242c10c0_0 .net "clk", 0 0, L_000001d424310d40;  alias, 1 drivers
v000001d4242c1660_0 .var/i "i", 31 0;
v000001d4242c1ca0_0 .net "readData1", 31 0, L_000001d424310e20;  alias, 1 drivers
v000001d4242c2380_0 .net "readData2", 31 0, L_000001d424311130;  alias, 1 drivers
v000001d4242c0bc0_0 .net "readRegister1", 4 0, L_000001d4242c7c50;  alias, 1 drivers
v000001d4242c17a0_0 .net "readRegister2", 4 0, L_000001d4242c7930;  alias, 1 drivers
v000001d4242c15c0 .array "registers", 31 0, 31 0;
v000001d4242c0c60_0 .net "rst", 0 0, v000001d4242c8ab0_0;  alias, 1 drivers
v000001d4242c1a20_0 .net "we", 0 0, v000001d4242485d0_0;  alias, 1 drivers
v000001d4242c1d40_0 .net "writeData", 31 0, L_000001d424323a50;  alias, 1 drivers
v000001d4242c1700_0 .net "writeRegister", 4 0, L_000001d424321cf0;  alias, 1 drivers
E_000001d42425ab80/0 .event negedge, v000001d424248670_0;
E_000001d42425ab80/1 .event posedge, v000001d4242c10c0_0;
E_000001d42425ab80 .event/or E_000001d42425ab80/0, E_000001d42425ab80/1;
L_000001d424322290 .array/port v000001d4242c15c0, L_000001d424323730;
L_000001d424323730 .concat [ 5 2 0 0], L_000001d4242c7c50, L_000001d4242c9458;
L_000001d424322510 .array/port v000001d4242c15c0, L_000001d424322010;
L_000001d424322010 .concat [ 5 2 0 0], L_000001d4242c7930, L_000001d4242c94a0;
S_000001d424192b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d4241929c0;
 .timescale 0 0;
v000001d4242c1200_0 .var/i "i", 31 0;
S_000001d4241e1830 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d42425b0c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d424311050 .functor NOT 1, v000001d424247ef0_0, C4<0>, C4<0>, C4<0>;
v000001d4242c1160_0 .net *"_ivl_0", 0 0, L_000001d424311050;  1 drivers
v000001d4242c1520_0 .net "in1", 4 0, L_000001d4242c7930;  alias, 1 drivers
v000001d4242c1ac0_0 .net "in2", 4 0, L_000001d4242c7070;  alias, 1 drivers
v000001d4242c1340_0 .net "out", 4 0, L_000001d424321cf0;  alias, 1 drivers
v000001d4242c0d00_0 .net "s", 0 0, v000001d424247ef0_0;  alias, 1 drivers
L_000001d424321cf0 .functor MUXZ 5, L_000001d4242c7070, L_000001d4242c7930, L_000001d424311050, C4<>;
S_000001d4241e19c0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d42425a740 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d424310e90 .functor NOT 1, v000001d424247e50_0, C4<0>, C4<0>, C4<0>;
v000001d4242c1de0_0 .net *"_ivl_0", 0 0, L_000001d424310e90;  1 drivers
v000001d4242c1840_0 .net "in1", 31 0, v000001d4242c1b60_0;  alias, 1 drivers
v000001d4242c12a0_0 .net "in2", 31 0, v000001d4242c0760_0;  alias, 1 drivers
v000001d4242c1020_0 .net "out", 31 0, L_000001d424323a50;  alias, 1 drivers
v000001d4242c0da0_0 .net "s", 0 0, v000001d424247e50_0;  alias, 1 drivers
L_000001d424323a50 .functor MUXZ 32, v000001d4242c0760_0, v000001d4242c1b60_0, L_000001d424310e90, C4<>;
S_000001d4241cd9d0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d4241cdb60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d4241cdb98 .param/l "AND" 0 9 12, C4<0010>;
P_000001d4241cdbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d4241cdc08 .param/l "OR" 0 9 12, C4<0011>;
P_000001d4241cdc40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d4241cdc78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d4241cdcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d4241cdce8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d4241cdd20 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d4241cdd58 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d4241cdd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d4241cddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d4242c9920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d4242c18e0_0 .net/2u *"_ivl_0", 31 0, L_000001d4242c9920;  1 drivers
v000001d4242c1e80_0 .net "opSel", 3 0, v000001d424248210_0;  alias, 1 drivers
v000001d4242c1980_0 .net "operand1", 31 0, L_000001d4243220b0;  alias, 1 drivers
v000001d4242c13e0_0 .net "operand2", 31 0, L_000001d424323910;  alias, 1 drivers
v000001d4242c1b60_0 .var "result", 31 0;
v000001d4242c1f20_0 .net "zero", 0 0, L_000001d4243226f0;  alias, 1 drivers
E_000001d42425aa80 .event anyedge, v000001d424248210_0, v000001d4242c1980_0, v000001d4242479f0_0;
L_000001d4243226f0 .cmp/eq 32, v000001d4242c1b60_0, L_000001d4242c9920;
S_000001d424215ea0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001d4242c2680 .param/l "RType" 0 4 2, C4<000000>;
P_000001d4242c26b8 .param/l "add" 0 4 5, C4<100000>;
P_000001d4242c26f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001d4242c2728 .param/l "addu" 0 4 5, C4<100001>;
P_000001d4242c2760 .param/l "and_" 0 4 5, C4<100100>;
P_000001d4242c2798 .param/l "andi" 0 4 8, C4<001100>;
P_000001d4242c27d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d4242c2808 .param/l "bne" 0 4 10, C4<000101>;
P_000001d4242c2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d4242c2878 .param/l "j" 0 4 12, C4<000010>;
P_000001d4242c28b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d4242c28e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001d4242c2920 .param/l "lw" 0 4 8, C4<100011>;
P_000001d4242c2958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d4242c2990 .param/l "or_" 0 4 5, C4<100101>;
P_000001d4242c29c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d4242c2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d4242c2a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001d4242c2a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001d4242c2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d4242c2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001d4242c2b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001d4242c2b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001d4242c2b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001d4242c2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d4242c2bf8 .param/l "xori" 0 4 8, C4<001110>;
v000001d4242c1fc0_0 .var "PCsrc", 1 0;
v000001d4242c0800_0 .net "excep_flag", 0 0, o000001d424281048;  alias, 0 drivers
v000001d4242c2100_0 .net "funct", 5 0, L_000001d4242c71b0;  alias, 1 drivers
v000001d4242c2060_0 .net "opcode", 5 0, L_000001d4242c6fd0;  alias, 1 drivers
v000001d4242c08a0_0 .net "operand1", 31 0, L_000001d424310e20;  alias, 1 drivers
v000001d4242c21a0_0 .net "operand2", 31 0, L_000001d424323910;  alias, 1 drivers
v000001d4242c09e0_0 .net "rst", 0 0, v000001d4242c8ab0_0;  alias, 1 drivers
E_000001d42425ac40/0 .event anyedge, v000001d424248670_0, v000001d4242c0800_0, v000001d424248530_0, v000001d4242c1ca0_0;
E_000001d42425ac40/1 .event anyedge, v000001d4242479f0_0, v000001d424248350_0;
E_000001d42425ac40 .event/or E_000001d42425ac40/0, E_000001d42425ac40/1;
S_000001d424216030 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d4242c2240 .array "DataMem", 0 1023, 31 0;
v000001d4242c22e0_0 .net "address", 31 0, v000001d4242c1b60_0;  alias, 1 drivers
v000001d4242c2420_0 .net "clock", 0 0, L_000001d4243111a0;  1 drivers
v000001d4242c2560_0 .net "data", 31 0, L_000001d424311130;  alias, 1 drivers
v000001d4242c06c0_0 .var/i "i", 31 0;
v000001d4242c0760_0 .var "q", 31 0;
v000001d4242c0940_0 .net "rden", 0 0, v000001d4242482b0_0;  alias, 1 drivers
v000001d424279180_0 .net "wren", 0 0, v000001d424247db0_0;  alias, 1 drivers
E_000001d42425a1c0 .event posedge, v000001d4242c2420_0;
S_000001d4241fd4b0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001d424244250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d42425ad40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d424277740_0 .net "PCin", 31 0, L_000001d424322ab0;  alias, 1 drivers
v000001d4242774c0_0 .var "PCout", 31 0;
v000001d424279040_0 .net "clk", 0 0, L_000001d424310d40;  alias, 1 drivers
v000001d4242790e0_0 .net "rst", 0 0, v000001d4242c8ab0_0;  alias, 1 drivers
    .scope S_000001d424215ea0;
T_0 ;
    %wait E_000001d42425ac40;
    %load/vec4 v000001d4242c09e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d4242c1fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d4242c0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d4242c1fc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d4242c2060_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001d4242c08a0_0;
    %load/vec4 v000001d4242c21a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001d4242c2060_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001d4242c08a0_0;
    %load/vec4 v000001d4242c21a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001d4242c2060_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001d4242c2060_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001d4242c2060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001d4242c2100_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4242c1fc0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d4242c1fc0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d4241fd4b0;
T_1 ;
    %wait E_000001d42425ab80;
    %load/vec4 v000001d4242790e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d4242774c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d424277740_0;
    %assign/vec4 v000001d4242774c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d4241e43e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d4242c0ee0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d4242c0ee0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d4242c0ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %load/vec4 v000001d4242c0ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d4242c0ee0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d424248850, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d4241e4190;
T_3 ;
    %wait E_000001d42425a4c0;
    %load/vec4 v000001d424248670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d4242483f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d424248210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d424248710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d424247db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d424247e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d4242482b0_0, 0;
    %assign/vec4 v000001d424247ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d4242483f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d424248210_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d424248710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d4242485d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d424247db0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d424247e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d4242482b0_0, 0, 1;
    %store/vec4 v000001d424247ef0_0, 0, 1;
    %load/vec4 v000001d424248530_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242483f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424247ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %load/vec4 v000001d424248350_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424247ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d424247ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242482b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4242485d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424247e50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424247db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d424248710_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d424248210_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d4241929c0;
T_4 ;
    %wait E_000001d42425ab80;
    %fork t_1, S_000001d424192b50;
    %jmp t_0;
    .scope S_000001d424192b50;
t_1 ;
    %load/vec4 v000001d4242c0c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d4242c1200_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d4242c1200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d4242c1200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c15c0, 0, 4;
    %load/vec4 v000001d4242c1200_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d4242c1200_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d4242c1a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d4242c1d40_0;
    %load/vec4 v000001d4242c1700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c15c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c15c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d4241929c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d4241929c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d4242c1660_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d4242c1660_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d4242c1660_0;
    %ix/getv/s 4, v000001d4242c1660_0;
    %load/vec4a v000001d4242c15c0, 4;
    %ix/getv/s 4, v000001d4242c1660_0;
    %load/vec4a v000001d4242c15c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d4242c1660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d4242c1660_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d4241cd9d0;
T_6 ;
    %wait E_000001d42425aa80;
    %load/vec4 v000001d4242c1e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d4242c1980_0;
    %load/vec4 v000001d4242c13e0_0;
    %add;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d4242c1980_0;
    %load/vec4 v000001d4242c13e0_0;
    %sub;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d4242c1980_0;
    %load/vec4 v000001d4242c13e0_0;
    %and;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d4242c1980_0;
    %load/vec4 v000001d4242c13e0_0;
    %or;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d4242c1980_0;
    %load/vec4 v000001d4242c13e0_0;
    %xor;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d4242c1980_0;
    %load/vec4 v000001d4242c13e0_0;
    %or;
    %inv;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d4242c1980_0;
    %load/vec4 v000001d4242c13e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d4242c13e0_0;
    %load/vec4 v000001d4242c1980_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d4242c1980_0;
    %ix/getv 4, v000001d4242c13e0_0;
    %shiftl 4;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d4242c1980_0;
    %ix/getv 4, v000001d4242c13e0_0;
    %shiftr 4;
    %assign/vec4 v000001d4242c1b60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d424216030;
T_7 ;
    %wait E_000001d42425a1c0;
    %load/vec4 v000001d4242c0940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d4242c22e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d4242c2240, 4;
    %assign/vec4 v000001d4242c0760_0, 0;
T_7.0 ;
    %load/vec4 v000001d424279180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d4242c2560_0;
    %ix/getv 3, v000001d4242c22e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d424216030;
T_8 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d4242c2240, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001d424216030;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d4242c06c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d4242c06c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d4242c06c0_0;
    %load/vec4a v000001d4242c2240, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000001d4242c06c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d4242c06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d4242c06c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d424244250;
T_10 ;
    %wait E_000001d42425ab80;
    %load/vec4 v000001d4242c4d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d4242c6500_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d4242c6500_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d4242c6500_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d424243f30;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4242c7750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4242c8ab0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d424243f30;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d4242c7750_0;
    %inv;
    %assign/vec4 v000001d4242c7750_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d424243f30;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4242c8ab0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4242c8ab0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001d4242c8b50_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
