INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/cemit_replaced
	Log files: /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/cemit_replaced
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced.xo.compile_summary, at Wed Jun 14 16:03:30 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/cemit_replaced/v++_compile_cemit_replaced_guidance.html', at Wed Jun 14 16:03:30 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-242] Creating kernel: 'cemit_replaced'

===>The following messages were generated while  performing high-level synthesis for kernel: cemit_replaced Log file: /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced/cemit_replaced/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop 'VITIS_LOOP_144_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_60_1_VITIS_LOOP_61_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_42_2_VITIS_LOOP_43_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2_VITIS_LOOP_43_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_76_2_VITIS_LOOP_77_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_76_2_VITIS_LOOP_77_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_271_1_VITIS_LOOP_272_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_271_1_VITIS_LOOP_272_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_283_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_283_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_247_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_247_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_101_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_101_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 31, loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_141_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_141_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_633_1_VITIS_LOOP_634_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_153_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_153_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 31, loop 'VITIS_LOOP_193_1_VITIS_LOOP_194_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_105_1_VITIS_LOOP_106_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_1_VITIS_LOOP_106_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_131_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_131_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_59_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_62_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_134_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_33_2'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 271.66 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/cemit_replaced/system_estimate_cemit_replaced.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/shared/home/tz32/scalehls_vitis_test/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/cemit_replaced.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 9s
