<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_async
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_ptr_gray.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_ptr_gray.v</a>
time_elapsed: 0.057s
ram usage: 10848 KB
</pre>
<pre class="log">

module bsg_async_ptr_gray (
	w_clk_i,
	w_reset_i,
	w_inc_i,
	r_clk_i,
	w_ptr_binary_r_o,
	w_ptr_gray_r_o,
	w_ptr_gray_r_rsync_o
);
	parameter lg_size_p = -1;
	parameter use_negedge_for_launch_p = 0;
	parameter use_async_reset_p = 0;
	input w_clk_i;
	input w_reset_i;
	input w_inc_i;
	input r_clk_i;
	output [(lg_size_p - 1):0] w_ptr_binary_r_o;
	output [(lg_size_p - 1):0] w_ptr_gray_r_o;
	output [(lg_size_p - 1):0] w_ptr_gray_r_rsync_o;
	reg [(lg_size_p - 1):0] w_ptr_r;
	wire [(lg_size_p - 1):0] w_ptr_n;
	reg [(lg_size_p - 1):0] w_ptr_p1_r;
	wire [(lg_size_p - 1):0] w_ptr_p1_n;
	wire [(lg_size_p - 1):0] w_ptr_p2;
	wire [(lg_size_p - 1):0] w_ptr_gray_n;
	wire [(lg_size_p - 1):0] w_ptr_gray_r;
	wire [(lg_size_p - 1):0] w_ptr_gray_r_rsync;
	assign w_ptr_p2 = (w_ptr_p1_r + 1&#39;b1);
	assign w_ptr_n = (w_inc_i ? w_ptr_p1_r : w_ptr_r);
	assign w_ptr_p1_n = (w_inc_i ? w_ptr_p2 : w_ptr_p1_r);
	assign w_ptr_gray_n = (w_inc_i ? ((w_ptr_p1_r &gt;&gt; 1) ^ w_ptr_p1_r) : w_ptr_gray_r);
	generate
		if ((use_async_reset_p == 0)) begin : sync
			if (use_negedge_for_launch_p) begin
				always @(negedge w_clk_i)
					if (w_reset_i) begin
						w_ptr_r &lt;= 0;
						w_ptr_p1_r &lt;= 1;
					end
					else begin
						w_ptr_r &lt;= w_ptr_n;
						w_ptr_p1_r &lt;= w_ptr_p1_n;
					end
			end
			else begin
				always @(posedge w_clk_i)
					if (w_reset_i) begin
						w_ptr_r &lt;= 0;
						w_ptr_p1_r &lt;= 1;
					end
					else begin
						w_ptr_r &lt;= w_ptr_n;
						w_ptr_p1_r &lt;= w_ptr_p1_n;
					end
			end
		end
		else begin : async
			if (use_negedge_for_launch_p) begin : BSG_NO_CLOCK_GATE_1
				reg [(lg_size_p - 1):0] async_reset_w_ptr_r;
				reg [(lg_size_p - 1):0] async_reset_w_ptr_p1_r;
				always @(*) w_ptr_r = async_reset_w_ptr_r;
				always @(*) w_ptr_p1_r = async_reset_w_ptr_p1_r;
				always @(negedge w_clk_i or posedge w_reset_i)
					if (w_reset_i) begin
						async_reset_w_ptr_r &lt;= 0;
						async_reset_w_ptr_p1_r &lt;= 1;
					end
					else begin
						async_reset_w_ptr_r &lt;= w_ptr_n;
						async_reset_w_ptr_p1_r &lt;= w_ptr_p1_n;
					end
			end
			else begin : BSG_NO_CLOCK_GATE_2
				reg [(lg_size_p - 1):0] async_reset_w_ptr_r;
				reg [(lg_size_p - 1):0] async_reset_w_ptr_p1_r;
				always @(*) w_ptr_r = async_reset_w_ptr_r;
				always @(*) w_ptr_p1_r = async_reset_w_ptr_p1_r;
				always @(posedge w_clk_i or posedge w_reset_i)
					if (w_reset_i) begin
						async_reset_w_ptr_r &lt;= 0;
						async_reset_w_ptr_p1_r &lt;= 1;
					end
					else begin
						async_reset_w_ptr_r &lt;= w_ptr_n;
						async_reset_w_ptr_p1_r &lt;= w_ptr_p1_n;
					end
			end
		end
	endgenerate
	assign w_ptr_binary_r_o = w_ptr_r;
	bsg_launch_sync_sync #(
		.width_p(lg_size_p),
		.use_negedge_for_launch_p(use_negedge_for_launch_p),
		.use_async_reset_p(use_async_reset_p)
	) ptr_sync(
		.iclk_i(w_clk_i),
		.iclk_reset_i(w_reset_i),
		.oclk_i(r_clk_i),
		.iclk_data_i(w_ptr_gray_n),
		.iclk_data_o(w_ptr_gray_r),
		.oclk_data_o(w_ptr_gray_r_rsync)
	);
	assign w_ptr_gray_r_o = w_ptr_gray_r;
	assign w_ptr_gray_r_rsync_o = w_ptr_gray_r_rsync;
endmodule

</pre>
</body>