

Implementation tool: Xilinx Vivado v.2018.3.1
Project:             proj_hls_stream
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Wed Jun 05 12:07:31 CEST 2019

#=== Post-Implementation Resource usage ===
SLICE:          138
LUT:            295
FF:             484
DSP:              0
BRAM:             0
SRL:             24
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    5.383
CP achieved post-implementation:    4.756
Timing met
