
project_L0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007550  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a8  08007610  08007610  00017610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007db8  08007db8  000200bc  2**0
                  CONTENTS
  4 .ARM          00000000  08007db8  08007db8  000200bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007db8  08007db8  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007db8  08007db8  00017db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007dbc  08007dbc  00017dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  08007dc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200000bc  08007e7c  000200bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  08007e7c  00020338  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001684d  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c6b  00000000  00000000  00036931  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001128  00000000  00000000  000395a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fa8  00000000  00000000  0003a6c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017569  00000000  00000000  0003b670  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ecc9  00000000  00000000  00052bd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008cdb7  00000000  00000000  000618a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ee659  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f40  00000000  00000000  000ee6d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000bc 	.word	0x200000bc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080075f8 	.word	0x080075f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000c0 	.word	0x200000c0
 8000104:	080075f8 	.word	0x080075f8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <SPI_CS_LOW>:
 */

#include "TFT_display.h"

// ---- lower level functions ----
void SPI_CS_LOW() {HAL_GPIO_WritePin(CS_GPIO, CS_PIN, GPIO_PIN_RESET);}
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	4b04      	ldr	r3, [pc, #16]	; (800040c <SPI_CS_LOW+0x18>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	2180      	movs	r1, #128	; 0x80
 80003fe:	0018      	movs	r0, r3
 8000400:	f003 fc7b 	bl	8003cfa <HAL_GPIO_WritePin>
 8000404:	46c0      	nop			; (mov r8, r8)
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	46c0      	nop			; (mov r8, r8)
 800040c:	50000800 	.word	0x50000800

08000410 <SPI_CS_HIGH>:

void SPI_CS_HIGH() {HAL_GPIO_WritePin(CS_GPIO, CS_PIN, GPIO_PIN_SET);}
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
 8000414:	4b04      	ldr	r3, [pc, #16]	; (8000428 <SPI_CS_HIGH+0x18>)
 8000416:	2201      	movs	r2, #1
 8000418:	2180      	movs	r1, #128	; 0x80
 800041a:	0018      	movs	r0, r3
 800041c:	f003 fc6d 	bl	8003cfa <HAL_GPIO_WritePin>
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	50000800 	.word	0x50000800

0800042c <SPI_DC_LOW>:

void SPI_DC_LOW() {HAL_GPIO_WritePin(DC_GPIO, DC_PIN, GPIO_PIN_RESET);}
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
 8000430:	4b04      	ldr	r3, [pc, #16]	; (8000444 <SPI_DC_LOW+0x18>)
 8000432:	2200      	movs	r2, #0
 8000434:	2140      	movs	r1, #64	; 0x40
 8000436:	0018      	movs	r0, r3
 8000438:	f003 fc5f 	bl	8003cfa <HAL_GPIO_WritePin>
 800043c:	46c0      	nop			; (mov r8, r8)
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	50000400 	.word	0x50000400

08000448 <SPI_DC_HIGH>:

void SPI_DC_HIGH() {HAL_GPIO_WritePin(DC_GPIO, DC_PIN, GPIO_PIN_SET);}
 8000448:	b580      	push	{r7, lr}
 800044a:	af00      	add	r7, sp, #0
 800044c:	4b04      	ldr	r3, [pc, #16]	; (8000460 <SPI_DC_HIGH+0x18>)
 800044e:	2201      	movs	r2, #1
 8000450:	2140      	movs	r1, #64	; 0x40
 8000452:	0018      	movs	r0, r3
 8000454:	f003 fc51 	bl	8003cfa <HAL_GPIO_WritePin>
 8000458:	46c0      	nop			; (mov r8, r8)
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	50000400 	.word	0x50000400

08000464 <sendCommand>:

// still ripped but now im changing it
void sendCommand(uint8_t cmd, uint8_t *args, uint16_t numArgs, SPI_HandleTypeDef *hspi) {
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	60b9      	str	r1, [r7, #8]
 800046c:	0011      	movs	r1, r2
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	230f      	movs	r3, #15
 8000472:	18fb      	adds	r3, r7, r3
 8000474:	1c02      	adds	r2, r0, #0
 8000476:	701a      	strb	r2, [r3, #0]
 8000478:	230c      	movs	r3, #12
 800047a:	18fb      	adds	r3, r7, r3
 800047c:	1c0a      	adds	r2, r1, #0
 800047e:	801a      	strh	r2, [r3, #0]
	while (HAL_SPI_GetState(hspi) == HAL_SPI_STATE_BUSY_TX);		// block next transfer request while DMA transfer is ongoing
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	0018      	movs	r0, r3
 8000486:	f005 fe11 	bl	80060ac <HAL_SPI_GetState>
 800048a:	0003      	movs	r3, r0
 800048c:	2b03      	cmp	r3, #3
 800048e:	d0f8      	beq.n	8000482 <sendCommand+0x1e>
	SPI_CS_LOW();	// chip select
 8000490:	f7ff ffb0 	bl	80003f4 <SPI_CS_LOW>

	SPI_DC_LOW();	// command mode
 8000494:	f7ff ffca 	bl	800042c <SPI_DC_LOW>
	HAL_SPI_Transmit(hspi, &cmd, 1, 1000);	// not using DMA bc it's only 1 byte
 8000498:	23fa      	movs	r3, #250	; 0xfa
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	220f      	movs	r2, #15
 800049e:	18b9      	adds	r1, r7, r2
 80004a0:	6878      	ldr	r0, [r7, #4]
 80004a2:	2201      	movs	r2, #1
 80004a4:	f005 fb20 	bl	8005ae8 <HAL_SPI_Transmit>

	SPI_DC_HIGH();	// data mode
 80004a8:	f7ff ffce 	bl	8000448 <SPI_DC_HIGH>
	if (numArgs) {
 80004ac:	230c      	movs	r3, #12
 80004ae:	18fb      	adds	r3, r7, r3
 80004b0:	881b      	ldrh	r3, [r3, #0]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d007      	beq.n	80004c6 <sendCommand+0x62>
		HAL_SPI_Transmit_IT(hspi, args, numArgs);
 80004b6:	230c      	movs	r3, #12
 80004b8:	18fb      	adds	r3, r7, r3
 80004ba:	881a      	ldrh	r2, [r3, #0]
 80004bc:	68b9      	ldr	r1, [r7, #8]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	0018      	movs	r0, r3
 80004c2:	f005 fc5f 	bl	8005d84 <HAL_SPI_Transmit_IT>
//		HAL_SPI_Transmit_DMA(hspi, args, numArgs);
	}

//	SPI_CS_HIGH();	// chip select disable
}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	46bd      	mov	sp, r7
 80004ca:	b004      	add	sp, #16
 80004cc:	bd80      	pop	{r7, pc}
	...

080004d0 <HAL_SPI_TxCpltCallback>:

// DMA callback on transfer compelete
// using only for sending data, but not commands
// dont send request when transfer is ongoing
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	if (HAL_GPIO_ReadPin(CS_GPIO, CS_PIN) == GPIO_PIN_RESET) SPI_CS_HIGH();	// chip select disable
 80004d8:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <HAL_SPI_TxCpltCallback+0x24>)
 80004da:	2180      	movs	r1, #128	; 0x80
 80004dc:	0018      	movs	r0, r3
 80004de:	f003 fbef 	bl	8003cc0 <HAL_GPIO_ReadPin>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d101      	bne.n	80004ea <HAL_SPI_TxCpltCallback+0x1a>
 80004e6:	f7ff ff93 	bl	8000410 <SPI_CS_HIGH>
}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b002      	add	sp, #8
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	50000800 	.word	0x50000800

080004f8 <displayInit>:

// array parser heavily based on Adafruit library code
void displayInit(uint8_t *args, SPI_HandleTypeDef *hspi) {
 80004f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	6039      	str	r1, [r7, #0]
	uint8_t  numCommands, cmd, numArgs;
	uint16_t ms;
	uint8_t index = 0;
 8000502:	220b      	movs	r2, #11
 8000504:	0011      	movs	r1, r2
 8000506:	18bb      	adds	r3, r7, r2
 8000508:	2200      	movs	r2, #0
 800050a:	701a      	strb	r2, [r3, #0]
	uint8_t data;

	numCommands = args[index++];   // Number of commands to follow
 800050c:	000a      	movs	r2, r1
 800050e:	18bb      	adds	r3, r7, r2
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	18ba      	adds	r2, r7, r2
 8000514:	1c59      	adds	r1, r3, #1
 8000516:	7011      	strb	r1, [r2, #0]
 8000518:	001a      	movs	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	189a      	adds	r2, r3, r2
 800051e:	230f      	movs	r3, #15
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	7812      	ldrb	r2, [r2, #0]
 8000524:	701a      	strb	r2, [r3, #0]
	while(numCommands--) {                 // For each command...
 8000526:	e05e      	b.n	80005e6 <displayInit+0xee>
		cmd = args[index++];         // Read command
 8000528:	200b      	movs	r0, #11
 800052a:	183b      	adds	r3, r7, r0
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	183a      	adds	r2, r7, r0
 8000530:	1c59      	adds	r1, r3, #1
 8000532:	7011      	strb	r1, [r2, #0]
 8000534:	001a      	movs	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	189a      	adds	r2, r3, r2
 800053a:	230a      	movs	r3, #10
 800053c:	18fb      	adds	r3, r7, r3
 800053e:	7812      	ldrb	r2, [r2, #0]
 8000540:	701a      	strb	r2, [r3, #0]
		numArgs  = args[index++];    // Number of args to follow
 8000542:	183b      	adds	r3, r7, r0
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	183a      	adds	r2, r7, r0
 8000548:	1c59      	adds	r1, r3, #1
 800054a:	7011      	strb	r1, [r2, #0]
 800054c:	001a      	movs	r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	189a      	adds	r2, r3, r2
 8000552:	2609      	movs	r6, #9
 8000554:	19bb      	adds	r3, r7, r6
 8000556:	7812      	ldrb	r2, [r2, #0]
 8000558:	701a      	strb	r2, [r3, #0]
		ms       = numArgs & ST_CMD_DELAY;   // If hibit set, delay follows args
 800055a:	19bb      	adds	r3, r7, r6
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	b29a      	uxth	r2, r3
 8000560:	210c      	movs	r1, #12
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2180      	movs	r1, #128	; 0x80
 8000566:	400a      	ands	r2, r1
 8000568:	801a      	strh	r2, [r3, #0]
		numArgs &= ~ST_CMD_DELAY;            // Mask out delay bit
 800056a:	19bb      	adds	r3, r7, r6
 800056c:	19ba      	adds	r2, r7, r6
 800056e:	7812      	ldrb	r2, [r2, #0]
 8000570:	217f      	movs	r1, #127	; 0x7f
 8000572:	400a      	ands	r2, r1
 8000574:	701a      	strb	r2, [r3, #0]
		sendCommand(cmd, &args[index], numArgs, hspi);
 8000576:	0005      	movs	r5, r0
 8000578:	183b      	adds	r3, r7, r0
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	18d1      	adds	r1, r2, r3
 8000580:	19bb      	adds	r3, r7, r6
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	b29a      	uxth	r2, r3
 8000586:	683c      	ldr	r4, [r7, #0]
 8000588:	230a      	movs	r3, #10
 800058a:	18fb      	adds	r3, r7, r3
 800058c:	7818      	ldrb	r0, [r3, #0]
 800058e:	0023      	movs	r3, r4
 8000590:	f7ff ff68 	bl	8000464 <sendCommand>
		index += numArgs;
 8000594:	0028      	movs	r0, r5
 8000596:	183b      	adds	r3, r7, r0
 8000598:	1839      	adds	r1, r7, r0
 800059a:	19ba      	adds	r2, r7, r6
 800059c:	7809      	ldrb	r1, [r1, #0]
 800059e:	7812      	ldrb	r2, [r2, #0]
 80005a0:	188a      	adds	r2, r1, r2
 80005a2:	701a      	strb	r2, [r3, #0]

		if(ms) {
 80005a4:	210c      	movs	r1, #12
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	881b      	ldrh	r3, [r3, #0]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d01b      	beq.n	80005e6 <displayInit+0xee>
			ms = args[index++]; // Read post-command delay time (ms)
 80005ae:	220b      	movs	r2, #11
 80005b0:	18bb      	adds	r3, r7, r2
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	18ba      	adds	r2, r7, r2
 80005b6:	1c59      	adds	r1, r3, #1
 80005b8:	7011      	strb	r1, [r2, #0]
 80005ba:	001a      	movs	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	189b      	adds	r3, r3, r2
 80005c0:	781a      	ldrb	r2, [r3, #0]
 80005c2:	210c      	movs	r1, #12
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	801a      	strh	r2, [r3, #0]
			if(ms == 255) ms = 500;     // If 255, delay for 500 ms
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	2bff      	cmp	r3, #255	; 0xff
 80005ce:	d104      	bne.n	80005da <displayInit+0xe2>
 80005d0:	230c      	movs	r3, #12
 80005d2:	18fb      	adds	r3, r7, r3
 80005d4:	22fa      	movs	r2, #250	; 0xfa
 80005d6:	0052      	lsls	r2, r2, #1
 80005d8:	801a      	strh	r2, [r3, #0]
			HAL_Delay(ms);
 80005da:	230c      	movs	r3, #12
 80005dc:	18fb      	adds	r3, r7, r3
 80005de:	881b      	ldrh	r3, [r3, #0]
 80005e0:	0018      	movs	r0, r3
 80005e2:	f002 fd57 	bl	8003094 <HAL_Delay>
	while(numCommands--) {                 // For each command...
 80005e6:	220f      	movs	r2, #15
 80005e8:	18bb      	adds	r3, r7, r2
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	18ba      	adds	r2, r7, r2
 80005ee:	1e59      	subs	r1, r3, #1
 80005f0:	7011      	strb	r1, [r2, #0]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d198      	bne.n	8000528 <displayInit+0x30>
		}
	}

	// note: this line may be doing more work than I think
	// (hard to read in datasheet)
	data = 0xC0;
 80005f6:	2108      	movs	r1, #8
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	22c0      	movs	r2, #192	; 0xc0
 80005fc:	701a      	strb	r2, [r3, #0]
	sendCommand(ST77XX_MADCTL, &data, 1, hspi);
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	1879      	adds	r1, r7, r1
 8000602:	2201      	movs	r2, #1
 8000604:	2036      	movs	r0, #54	; 0x36
 8000606:	f7ff ff2d 	bl	8000464 <sendCommand>
}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	46bd      	mov	sp, r7
 800060e:	b005      	add	sp, #20
 8000610:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000614 <TFT_startup>:

void TFT_startup(SPI_HandleTypeDef *hspi) {
 8000614:	b590      	push	{r4, r7, lr}
 8000616:	b0a3      	sub	sp, #140	; 0x8c
 8000618:	af02      	add	r7, sp, #8
 800061a:	6078      	str	r0, [r7, #4]
	// startup sequence: rcmd1->rcmd2red->rcmd3
	uint8_t initCommands[] = {
 800061c:	240c      	movs	r4, #12
 800061e:	193a      	adds	r2, r7, r4
 8000620:	4b14      	ldr	r3, [pc, #80]	; (8000674 <TFT_startup+0x60>)
 8000622:	0010      	movs	r0, r2
 8000624:	0019      	movs	r1, r3
 8000626:	2371      	movs	r3, #113	; 0x71
 8000628:	001a      	movs	r2, r3
 800062a:	f006 fbd5 	bl	8006dd8 <memcpy>
			10,                           //     10 ms delay
		ST77XX_DISPON,    ST_CMD_DELAY, //  4: Main screen turn on, no args w/delay
			100	                        //     100 ms delay
	};

	displayInit(initCommands, hspi);
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	193b      	adds	r3, r7, r4
 8000632:	0011      	movs	r1, r2
 8000634:	0018      	movs	r0, r3
 8000636:	f7ff ff5f 	bl	80004f8 <displayInit>
	setAddrWindow(0, 0, WIDTH, HEIGHT, hspi);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	23a0      	movs	r3, #160	; 0xa0
 8000640:	2280      	movs	r2, #128	; 0x80
 8000642:	2100      	movs	r1, #0
 8000644:	2000      	movs	r0, #0
 8000646:	f000 f821 	bl	800068c <setAddrWindow>

	// set the global variables
	cursorX = 0;
 800064a:	4b0b      	ldr	r3, [pc, #44]	; (8000678 <TFT_startup+0x64>)
 800064c:	2200      	movs	r2, #0
 800064e:	701a      	strb	r2, [r3, #0]
	cursorY = 0;
 8000650:	4b0a      	ldr	r3, [pc, #40]	; (800067c <TFT_startup+0x68>)
 8000652:	2200      	movs	r2, #0
 8000654:	701a      	strb	r2, [r3, #0]
	textSize = 1;
 8000656:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <TFT_startup+0x6c>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
	textColor = ST77XX_BLACK;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <TFT_startup+0x70>)
 800065e:	2200      	movs	r2, #0
 8000660:	801a      	strh	r2, [r3, #0]
	bg = ST77XX_WHITE;
 8000662:	4b09      	ldr	r3, [pc, #36]	; (8000688 <TFT_startup+0x74>)
 8000664:	2201      	movs	r2, #1
 8000666:	4252      	negs	r2, r2
 8000668:	801a      	strh	r2, [r3, #0]
}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b021      	add	sp, #132	; 0x84
 8000670:	bd90      	pop	{r4, r7, pc}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	08007610 	.word	0x08007610
 8000678:	200000d8 	.word	0x200000d8
 800067c:	200000d9 	.word	0x200000d9
 8000680:	200000da 	.word	0x200000da
 8000684:	200000dc 	.word	0x200000dc
 8000688:	20000118 	.word	0x20000118

0800068c <setAddrWindow>:

// draw something: set addr window -> write to ram memory
// sets specific area on display to write pixels to
// x and y for upper left corner, w for width, h for height
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SPI_HandleTypeDef *hspi) {
 800068c:	b5b0      	push	{r4, r5, r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	0005      	movs	r5, r0
 8000694:	000c      	movs	r4, r1
 8000696:	0010      	movs	r0, r2
 8000698:	0019      	movs	r1, r3
 800069a:	1dbb      	adds	r3, r7, #6
 800069c:	1c2a      	adds	r2, r5, #0
 800069e:	801a      	strh	r2, [r3, #0]
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	1c22      	adds	r2, r4, #0
 80006a4:	801a      	strh	r2, [r3, #0]
 80006a6:	1cbb      	adds	r3, r7, #2
 80006a8:	1c02      	adds	r2, r0, #0
 80006aa:	801a      	strh	r2, [r3, #0]
 80006ac:	003b      	movs	r3, r7
 80006ae:	1c0a      	adds	r2, r1, #0
 80006b0:	801a      	strh	r2, [r3, #0]
	// not really needed for our display
	x += _xstart;
 80006b2:	1dbb      	adds	r3, r7, #6
 80006b4:	1dba      	adds	r2, r7, #6
 80006b6:	8812      	ldrh	r2, [r2, #0]
 80006b8:	801a      	strh	r2, [r3, #0]
	y += _ystart;
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	1d3a      	adds	r2, r7, #4
 80006be:	8812      	ldrh	r2, [r2, #0]
 80006c0:	801a      	strh	r2, [r3, #0]

	uint8_t temp[4];
	temp[0] = (x & (0xFF00)) >> 8;
 80006c2:	1dbb      	adds	r3, r7, #6
 80006c4:	881b      	ldrh	r3, [r3, #0]
 80006c6:	0a1b      	lsrs	r3, r3, #8
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	210c      	movs	r1, #12
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	701a      	strb	r2, [r3, #0]
	temp[1] = x & (0xFF);
 80006d2:	1dbb      	adds	r3, r7, #6
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	705a      	strb	r2, [r3, #1]
	temp[2] = ((x+w-1) & (0xFF00)) >> 8;
 80006dc:	1dbb      	adds	r3, r7, #6
 80006de:	881a      	ldrh	r2, [r3, #0]
 80006e0:	1cbb      	adds	r3, r7, #2
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	18d3      	adds	r3, r2, r3
 80006e6:	3b01      	subs	r3, #1
 80006e8:	121b      	asrs	r3, r3, #8
 80006ea:	b2da      	uxtb	r2, r3
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	709a      	strb	r2, [r3, #2]
	temp[3] = (x+w-1) & (0xFF);
 80006f0:	1dbb      	adds	r3, r7, #6
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	b2da      	uxtb	r2, r3
 80006f6:	1cbb      	adds	r3, r7, #2
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	18d3      	adds	r3, r2, r3
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	3b01      	subs	r3, #1
 8000702:	b2da      	uxtb	r2, r3
 8000704:	187b      	adds	r3, r7, r1
 8000706:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_CASET, temp, 4, hspi);
 8000708:	6a3b      	ldr	r3, [r7, #32]
 800070a:	000c      	movs	r4, r1
 800070c:	1879      	adds	r1, r7, r1
 800070e:	2204      	movs	r2, #4
 8000710:	202a      	movs	r0, #42	; 0x2a
 8000712:	f7ff fea7 	bl	8000464 <sendCommand>

	temp[0] = (y & (0xFF00)) >> 8;
 8000716:	1d3b      	adds	r3, r7, #4
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	0a1b      	lsrs	r3, r3, #8
 800071c:	b29b      	uxth	r3, r3
 800071e:	b2da      	uxtb	r2, r3
 8000720:	0021      	movs	r1, r4
 8000722:	187b      	adds	r3, r7, r1
 8000724:	701a      	strb	r2, [r3, #0]
	temp[1] = y & (0xFF);
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	b2da      	uxtb	r2, r3
 800072c:	187b      	adds	r3, r7, r1
 800072e:	705a      	strb	r2, [r3, #1]
	temp[2] = ((y+h-1) & (0xFF00)) >> 8;
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	881a      	ldrh	r2, [r3, #0]
 8000734:	003b      	movs	r3, r7
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	18d3      	adds	r3, r2, r3
 800073a:	3b01      	subs	r3, #1
 800073c:	121b      	asrs	r3, r3, #8
 800073e:	b2da      	uxtb	r2, r3
 8000740:	187b      	adds	r3, r7, r1
 8000742:	709a      	strb	r2, [r3, #2]
	temp[3] = (y+h-1) & (0x00FF);
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	881b      	ldrh	r3, [r3, #0]
 8000748:	b2da      	uxtb	r2, r3
 800074a:	003b      	movs	r3, r7
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	18d3      	adds	r3, r2, r3
 8000752:	b2db      	uxtb	r3, r3
 8000754:	3b01      	subs	r3, #1
 8000756:	b2da      	uxtb	r2, r3
 8000758:	187b      	adds	r3, r7, r1
 800075a:	70da      	strb	r2, [r3, #3]
	sendCommand(ST77XX_RASET, temp, 4, hspi);
 800075c:	6a3b      	ldr	r3, [r7, #32]
 800075e:	1879      	adds	r1, r7, r1
 8000760:	2204      	movs	r2, #4
 8000762:	202b      	movs	r0, #43	; 0x2b
 8000764:	f7ff fe7e 	bl	8000464 <sendCommand>
}
 8000768:	46c0      	nop			; (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b004      	add	sp, #16
 800076e:	bdb0      	pop	{r4, r5, r7, pc}

08000770 <colorFixer>:
// 8-bit spi bus wants msb first; in array, lowest index is sent first
// because L4 is little-endian
//   for 16-bit value, it sends lower byte before upper byte
//   resulting in device thinking lower byte is upper byte
// this switches byte order around
uint16_t colorFixer(uint16_t color) {
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	0002      	movs	r2, r0
 8000778:	1dbb      	adds	r3, r7, #6
 800077a:	801a      	strh	r2, [r3, #0]
	uint8_t a = color & 0xFF;
 800077c:	210f      	movs	r1, #15
 800077e:	187b      	adds	r3, r7, r1
 8000780:	1dba      	adds	r2, r7, #6
 8000782:	8812      	ldrh	r2, [r2, #0]
 8000784:	701a      	strb	r2, [r3, #0]
	uint8_t b = (color & 0xFF00) >> 8;
 8000786:	1dbb      	adds	r3, r7, #6
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	0a1b      	lsrs	r3, r3, #8
 800078c:	b29a      	uxth	r2, r3
 800078e:	200e      	movs	r0, #14
 8000790:	183b      	adds	r3, r7, r0
 8000792:	701a      	strb	r2, [r3, #0]
	uint16_t ret = (a << 8) | b;
 8000794:	187b      	adds	r3, r7, r1
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	021b      	lsls	r3, r3, #8
 800079a:	b21a      	sxth	r2, r3
 800079c:	183b      	adds	r3, r7, r0
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	4313      	orrs	r3, r2
 80007a4:	b21a      	sxth	r2, r3
 80007a6:	210c      	movs	r1, #12
 80007a8:	187b      	adds	r3, r7, r1
 80007aa:	801a      	strh	r2, [r3, #0]

	return ret;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	881b      	ldrh	r3, [r3, #0]
}
 80007b0:	0018      	movs	r0, r3
 80007b2:	46bd      	mov	sp, r7
 80007b4:	b004      	add	sp, #16
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <drawBuffer>:
	}

	sendCommand(ST77XX_RAMWR, colors, size*2, hspi);
}

void drawBuffer(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint8_t *buffer, uint16_t bufferSize, SPI_HandleTypeDef *hspi) {
 80007b8:	b5b0      	push	{r4, r5, r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af02      	add	r7, sp, #8
 80007be:	0005      	movs	r5, r0
 80007c0:	000c      	movs	r4, r1
 80007c2:	0010      	movs	r0, r2
 80007c4:	0019      	movs	r1, r3
 80007c6:	1dfb      	adds	r3, r7, #7
 80007c8:	1c2a      	adds	r2, r5, #0
 80007ca:	701a      	strb	r2, [r3, #0]
 80007cc:	1dbb      	adds	r3, r7, #6
 80007ce:	1c22      	adds	r2, r4, #0
 80007d0:	701a      	strb	r2, [r3, #0]
 80007d2:	1d7b      	adds	r3, r7, #5
 80007d4:	1c02      	adds	r2, r0, #0
 80007d6:	701a      	strb	r2, [r3, #0]
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	1c0a      	adds	r2, r1, #0
 80007dc:	701a      	strb	r2, [r3, #0]
	// just dont call this with out-of-range vals pls.
	if (x+w > WIDTH || y+h > HEIGHT) return;
 80007de:	1dfb      	adds	r3, r7, #7
 80007e0:	781a      	ldrb	r2, [r3, #0]
 80007e2:	1d7b      	adds	r3, r7, #5
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	18d3      	adds	r3, r2, r3
 80007e8:	2b80      	cmp	r3, #128	; 0x80
 80007ea:	dc29      	bgt.n	8000840 <drawBuffer+0x88>
 80007ec:	1dbb      	adds	r3, r7, #6
 80007ee:	781a      	ldrb	r2, [r3, #0]
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	18d3      	adds	r3, r2, r3
 80007f6:	2ba0      	cmp	r3, #160	; 0xa0
 80007f8:	dc22      	bgt.n	8000840 <drawBuffer+0x88>

	// also don't call this with buffer size too big bc there's not enough ram for all pixels of display
	if (bufferSize > 10240) return;
 80007fa:	231c      	movs	r3, #28
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	881a      	ldrh	r2, [r3, #0]
 8000800:	23a0      	movs	r3, #160	; 0xa0
 8000802:	019b      	lsls	r3, r3, #6
 8000804:	429a      	cmp	r2, r3
 8000806:	d81d      	bhi.n	8000844 <drawBuffer+0x8c>

	setAddrWindow(x, y, w, h, hspi);
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	b298      	uxth	r0, r3
 800080e:	1dbb      	adds	r3, r7, #6
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	b299      	uxth	r1, r3
 8000814:	1d7b      	adds	r3, r7, #5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b29a      	uxth	r2, r3
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	b29c      	uxth	r4, r3
 8000820:	6a3b      	ldr	r3, [r7, #32]
 8000822:	9300      	str	r3, [sp, #0]
 8000824:	0023      	movs	r3, r4
 8000826:	f7ff ff31 	bl	800068c <setAddrWindow>
	sendCommand(ST77XX_RAMWR, buffer, bufferSize*2, hspi);
 800082a:	231c      	movs	r3, #28
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	18db      	adds	r3, r3, r3
 8000832:	b29a      	uxth	r2, r3
 8000834:	6a3b      	ldr	r3, [r7, #32]
 8000836:	69b9      	ldr	r1, [r7, #24]
 8000838:	202c      	movs	r0, #44	; 0x2c
 800083a:	f7ff fe13 	bl	8000464 <sendCommand>
 800083e:	e002      	b.n	8000846 <drawBuffer+0x8e>
	if (x+w > WIDTH || y+h > HEIGHT) return;
 8000840:	46c0      	nop			; (mov r8, r8)
 8000842:	e000      	b.n	8000846 <drawBuffer+0x8e>
	if (bufferSize > 10240) return;
 8000844:	46c0      	nop			; (mov r8, r8)
}
 8000846:	46bd      	mov	sp, r7
 8000848:	b002      	add	sp, #8
 800084a:	bdb0      	pop	{r4, r5, r7, pc}

0800084c <fillScreen>:

//void fillScreen(uint16_t color, SPI_HandleTypeDef *hspi) {
//	fillRect(0, 0, WIDTH, HEIGHT, color, hspi);
//}

void fillScreen(uint16_t color, SPI_HandleTypeDef *hspi) {
 800084c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800084e:	b091      	sub	sp, #68	; 0x44
 8000850:	af04      	add	r7, sp, #16
 8000852:	61b9      	str	r1, [r7, #24]
 8000854:	221e      	movs	r2, #30
 8000856:	18ba      	adds	r2, r7, r2
 8000858:	1c01      	adds	r1, r0, #0
 800085a:	8011      	strh	r1, [r2, #0]
 800085c:	466a      	mov	r2, sp
 800085e:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = WIDTH*HEIGHT/4;
 8000860:	2012      	movs	r0, #18
 8000862:	2218      	movs	r2, #24
 8000864:	18b9      	adds	r1, r7, r2
 8000866:	180a      	adds	r2, r1, r0
 8000868:	21a0      	movs	r1, #160	; 0xa0
 800086a:	0149      	lsls	r1, r1, #5
 800086c:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 800086e:	2218      	movs	r2, #24
 8000870:	18ba      	adds	r2, r7, r2
 8000872:	1812      	adds	r2, r2, r0
 8000874:	8812      	ldrh	r2, [r2, #0]
 8000876:	0011      	movs	r1, r2
 8000878:	3901      	subs	r1, #1
 800087a:	6279      	str	r1, [r7, #36]	; 0x24
 800087c:	613a      	str	r2, [r7, #16]
 800087e:	2100      	movs	r1, #0
 8000880:	6179      	str	r1, [r7, #20]
 8000882:	6939      	ldr	r1, [r7, #16]
 8000884:	0f09      	lsrs	r1, r1, #28
 8000886:	6978      	ldr	r0, [r7, #20]
 8000888:	0106      	lsls	r6, r0, #4
 800088a:	430e      	orrs	r6, r1
 800088c:	6939      	ldr	r1, [r7, #16]
 800088e:	010d      	lsls	r5, r1, #4
 8000890:	60ba      	str	r2, [r7, #8]
 8000892:	2100      	movs	r1, #0
 8000894:	60f9      	str	r1, [r7, #12]
 8000896:	68bd      	ldr	r5, [r7, #8]
 8000898:	68fe      	ldr	r6, [r7, #12]
 800089a:	0029      	movs	r1, r5
 800089c:	0f09      	lsrs	r1, r1, #28
 800089e:	0030      	movs	r0, r6
 80008a0:	0104      	lsls	r4, r0, #4
 80008a2:	430c      	orrs	r4, r1
 80008a4:	0029      	movs	r1, r5
 80008a6:	010b      	lsls	r3, r1, #4
 80008a8:	0013      	movs	r3, r2
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	3301      	adds	r3, #1
 80008ae:	3307      	adds	r3, #7
 80008b0:	08db      	lsrs	r3, r3, #3
 80008b2:	00db      	lsls	r3, r3, #3
 80008b4:	466a      	mov	r2, sp
 80008b6:	1ad3      	subs	r3, r2, r3
 80008b8:	469d      	mov	sp, r3
 80008ba:	ab04      	add	r3, sp, #16
 80008bc:	3301      	adds	r3, #1
 80008be:	085b      	lsrs	r3, r3, #1
 80008c0:	005b      	lsls	r3, r3, #1
 80008c2:	623b      	str	r3, [r7, #32]
	int i;
	for (i = 0; i < bufferSize; i++) {
 80008c4:	2300      	movs	r3, #0
 80008c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80008c8:	e00e      	b.n	80008e8 <fillScreen+0x9c>
		buffer[i] = colorFixer(color);
 80008ca:	231e      	movs	r3, #30
 80008cc:	18fb      	adds	r3, r7, r3
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	0018      	movs	r0, r3
 80008d2:	f7ff ff4d 	bl	8000770 <colorFixer>
 80008d6:	0003      	movs	r3, r0
 80008d8:	0019      	movs	r1, r3
 80008da:	6a3b      	ldr	r3, [r7, #32]
 80008dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	52d1      	strh	r1, [r2, r3]
	for (i = 0; i < bufferSize; i++) {
 80008e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008e4:	3301      	adds	r3, #1
 80008e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80008e8:	2312      	movs	r3, #18
 80008ea:	2218      	movs	r2, #24
 80008ec:	4694      	mov	ip, r2
 80008ee:	44bc      	add	ip, r7
 80008f0:	4463      	add	r3, ip
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80008f6:	429a      	cmp	r2, r3
 80008f8:	dbe7      	blt.n	80008ca <fillScreen+0x7e>
	}

	for (i = 0; i < 4; i++) {
 80008fa:	2300      	movs	r3, #0
 80008fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80008fe:	e017      	b.n	8000930 <fillScreen+0xe4>
		drawBuffer(0, HEIGHT/4*i, WIDTH, HEIGHT/4, buffer, bufferSize, hspi);
 8000900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000902:	b2db      	uxtb	r3, r3
 8000904:	2228      	movs	r2, #40	; 0x28
 8000906:	4353      	muls	r3, r2
 8000908:	b2d9      	uxtb	r1, r3
 800090a:	6a3b      	ldr	r3, [r7, #32]
 800090c:	69ba      	ldr	r2, [r7, #24]
 800090e:	9202      	str	r2, [sp, #8]
 8000910:	2212      	movs	r2, #18
 8000912:	2018      	movs	r0, #24
 8000914:	4684      	mov	ip, r0
 8000916:	44bc      	add	ip, r7
 8000918:	4462      	add	r2, ip
 800091a:	8812      	ldrh	r2, [r2, #0]
 800091c:	9201      	str	r2, [sp, #4]
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	2328      	movs	r3, #40	; 0x28
 8000922:	2280      	movs	r2, #128	; 0x80
 8000924:	2000      	movs	r0, #0
 8000926:	f7ff ff47 	bl	80007b8 <drawBuffer>
	for (i = 0; i < 4; i++) {
 800092a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800092c:	3301      	adds	r3, #1
 800092e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000932:	2b03      	cmp	r3, #3
 8000934:	dde4      	ble.n	8000900 <fillScreen+0xb4>
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	469d      	mov	sp, r3
//		HAL_Delay(1000);
	}
}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	b00d      	add	sp, #52	; 0x34
 8000940:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000944 <drawChar>:
//		if (textSize == 1) drawVLine(cursorX+5, cursorY, 8, bg, hspi);
//		else fillRect(cursorX+5*textSize, cursorY, textSize, 8*textSize, bg, hspi);
//	}
//}

void drawChar(uint8_t ch, SPI_HandleTypeDef *hspi) {
 8000944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000946:	b095      	sub	sp, #84	; 0x54
 8000948:	af04      	add	r7, sp, #16
 800094a:	61b9      	str	r1, [r7, #24]
 800094c:	221f      	movs	r2, #31
 800094e:	18ba      	adds	r2, r7, r2
 8000950:	1c01      	adds	r1, r0, #0
 8000952:	7011      	strb	r1, [r2, #0]
 8000954:	466a      	mov	r2, sp
 8000956:	607a      	str	r2, [r7, #4]
	uint16_t bufferSize = 6*8*textSize*textSize;
 8000958:	4abf      	ldr	r2, [pc, #764]	; (8000c58 <drawChar+0x314>)
 800095a:	7812      	ldrb	r2, [r2, #0]
 800095c:	b292      	uxth	r2, r2
 800095e:	49be      	ldr	r1, [pc, #760]	; (8000c58 <drawChar+0x314>)
 8000960:	7809      	ldrb	r1, [r1, #0]
 8000962:	b289      	uxth	r1, r1
 8000964:	434a      	muls	r2, r1
 8000966:	b291      	uxth	r1, r2
 8000968:	221a      	movs	r2, #26
 800096a:	2018      	movs	r0, #24
 800096c:	4684      	mov	ip, r0
 800096e:	44bc      	add	ip, r7
 8000970:	4462      	add	r2, ip
 8000972:	2030      	movs	r0, #48	; 0x30
 8000974:	4341      	muls	r1, r0
 8000976:	8011      	strh	r1, [r2, #0]
	uint16_t buffer[bufferSize];
 8000978:	221a      	movs	r2, #26
 800097a:	2118      	movs	r1, #24
 800097c:	468c      	mov	ip, r1
 800097e:	44bc      	add	ip, r7
 8000980:	4462      	add	r2, ip
 8000982:	8812      	ldrh	r2, [r2, #0]
 8000984:	0011      	movs	r1, r2
 8000986:	3901      	subs	r1, #1
 8000988:	62f9      	str	r1, [r7, #44]	; 0x2c
 800098a:	613a      	str	r2, [r7, #16]
 800098c:	2100      	movs	r1, #0
 800098e:	6179      	str	r1, [r7, #20]
 8000990:	6939      	ldr	r1, [r7, #16]
 8000992:	0f09      	lsrs	r1, r1, #28
 8000994:	6978      	ldr	r0, [r7, #20]
 8000996:	0106      	lsls	r6, r0, #4
 8000998:	430e      	orrs	r6, r1
 800099a:	6939      	ldr	r1, [r7, #16]
 800099c:	010d      	lsls	r5, r1, #4
 800099e:	60ba      	str	r2, [r7, #8]
 80009a0:	2100      	movs	r1, #0
 80009a2:	60f9      	str	r1, [r7, #12]
 80009a4:	68bd      	ldr	r5, [r7, #8]
 80009a6:	68fe      	ldr	r6, [r7, #12]
 80009a8:	0029      	movs	r1, r5
 80009aa:	0f09      	lsrs	r1, r1, #28
 80009ac:	0030      	movs	r0, r6
 80009ae:	0104      	lsls	r4, r0, #4
 80009b0:	430c      	orrs	r4, r1
 80009b2:	0029      	movs	r1, r5
 80009b4:	010b      	lsls	r3, r1, #4
 80009b6:	0013      	movs	r3, r2
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	3301      	adds	r3, #1
 80009bc:	3307      	adds	r3, #7
 80009be:	08db      	lsrs	r3, r3, #3
 80009c0:	00db      	lsls	r3, r3, #3
 80009c2:	466a      	mov	r2, sp
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	469d      	mov	sp, r3
 80009c8:	ab04      	add	r3, sp, #16
 80009ca:	3301      	adds	r3, #1
 80009cc:	085b      	lsrs	r3, r3, #1
 80009ce:	005b      	lsls	r3, r3, #1
 80009d0:	62bb      	str	r3, [r7, #40]	; 0x28
	int16_t rowOffset, address;

	for (int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 80009d2:	2325      	movs	r3, #37	; 0x25
 80009d4:	2218      	movs	r2, #24
 80009d6:	4694      	mov	ip, r2
 80009d8:	44bc      	add	ip, r7
 80009da:	4463      	add	r3, ip
 80009dc:	2200      	movs	r2, #0
 80009de:	701a      	strb	r2, [r3, #0]
 80009e0:	e1f7      	b.n	8000dd2 <drawChar+0x48e>
		uint8_t line = font[ch*5+i];
 80009e2:	231f      	movs	r3, #31
 80009e4:	18fb      	adds	r3, r7, r3
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	0013      	movs	r3, r2
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	189a      	adds	r2, r3, r2
 80009ee:	2325      	movs	r3, #37	; 0x25
 80009f0:	2118      	movs	r1, #24
 80009f2:	468c      	mov	ip, r1
 80009f4:	44bc      	add	ip, r7
 80009f6:	4463      	add	r3, ip
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	b25b      	sxtb	r3, r3
 80009fc:	18d2      	adds	r2, r2, r3
 80009fe:	2324      	movs	r3, #36	; 0x24
 8000a00:	2118      	movs	r1, #24
 8000a02:	468c      	mov	ip, r1
 8000a04:	44bc      	add	ip, r7
 8000a06:	4463      	add	r3, ip
 8000a08:	4994      	ldr	r1, [pc, #592]	; (8000c5c <drawChar+0x318>)
 8000a0a:	5c8a      	ldrb	r2, [r1, r2]
 8000a0c:	701a      	strb	r2, [r3, #0]
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8000a0e:	2323      	movs	r3, #35	; 0x23
 8000a10:	2218      	movs	r2, #24
 8000a12:	4694      	mov	ip, r2
 8000a14:	44bc      	add	ip, r7
 8000a16:	4463      	add	r3, ip
 8000a18:	2200      	movs	r2, #0
 8000a1a:	701a      	strb	r2, [r3, #0]
 8000a1c:	e1c3      	b.n	8000da6 <drawChar+0x462>
			if (line & 1) {
 8000a1e:	2324      	movs	r3, #36	; 0x24
 8000a20:	2218      	movs	r2, #24
 8000a22:	4694      	mov	ip, r2
 8000a24:	44bc      	add	ip, r7
 8000a26:	4463      	add	r3, ip
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	d100      	bne.n	8000a32 <drawChar+0xee>
 8000a30:	e0c8      	b.n	8000bc4 <drawChar+0x280>
				if (textSize == 1) {
 8000a32:	4b89      	ldr	r3, [pc, #548]	; (8000c58 <drawChar+0x314>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d11c      	bne.n	8000a74 <drawChar+0x130>
					buffer[i+j*6] = colorFixer(textColor);
 8000a3a:	4b89      	ldr	r3, [pc, #548]	; (8000c60 <drawChar+0x31c>)
 8000a3c:	8818      	ldrh	r0, [r3, #0]
 8000a3e:	2325      	movs	r3, #37	; 0x25
 8000a40:	2218      	movs	r2, #24
 8000a42:	4694      	mov	ip, r2
 8000a44:	44bc      	add	ip, r7
 8000a46:	4463      	add	r3, ip
 8000a48:	2100      	movs	r1, #0
 8000a4a:	5659      	ldrsb	r1, [r3, r1]
 8000a4c:	2323      	movs	r3, #35	; 0x23
 8000a4e:	2218      	movs	r2, #24
 8000a50:	4694      	mov	ip, r2
 8000a52:	44bc      	add	ip, r7
 8000a54:	4463      	add	r3, ip
 8000a56:	2200      	movs	r2, #0
 8000a58:	569a      	ldrsb	r2, [r3, r2]
 8000a5a:	0013      	movs	r3, r2
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	189b      	adds	r3, r3, r2
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	18cc      	adds	r4, r1, r3
 8000a64:	f7ff fe84 	bl	8000770 <colorFixer>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a6e:	0062      	lsls	r2, r4, #1
 8000a70:	52d1      	strh	r1, [r2, r3]
 8000a72:	e182      	b.n	8000d7a <drawChar+0x436>
				}
				else {
					for (int8_t k = 0; k < textSize; k++) {
 8000a74:	2322      	movs	r3, #34	; 0x22
 8000a76:	2218      	movs	r2, #24
 8000a78:	4694      	mov	ip, r2
 8000a7a:	44bc      	add	ip, r7
 8000a7c:	4463      	add	r3, ip
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
 8000a82:	e092      	b.n	8000baa <drawChar+0x266>
						rowOffset = textSize*6;
 8000a84:	4b74      	ldr	r3, [pc, #464]	; (8000c58 <drawChar+0x314>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	1c1a      	adds	r2, r3, #0
 8000a8c:	1c13      	adds	r3, r2, #0
 8000a8e:	18db      	adds	r3, r3, r3
 8000a90:	189b      	adds	r3, r3, r2
 8000a92:	18db      	adds	r3, r3, r3
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	2326      	movs	r3, #38	; 0x26
 8000a98:	2118      	movs	r1, #24
 8000a9a:	468c      	mov	ip, r1
 8000a9c:	44bc      	add	ip, r7
 8000a9e:	4463      	add	r3, ip
 8000aa0:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 8000aa2:	2321      	movs	r3, #33	; 0x21
 8000aa4:	2218      	movs	r2, #24
 8000aa6:	4694      	mov	ip, r2
 8000aa8:	44bc      	add	ip, r7
 8000aaa:	4463      	add	r3, ip
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]
 8000ab0:	e064      	b.n	8000b7c <drawChar+0x238>
							address = (textSize*textSize*j*6)+(i*textSize);
 8000ab2:	4b69      	ldr	r3, [pc, #420]	; (8000c58 <drawChar+0x314>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	b29b      	uxth	r3, r3
 8000ab8:	4a67      	ldr	r2, [pc, #412]	; (8000c58 <drawChar+0x314>)
 8000aba:	7812      	ldrb	r2, [r2, #0]
 8000abc:	b292      	uxth	r2, r2
 8000abe:	4353      	muls	r3, r2
 8000ac0:	b29b      	uxth	r3, r3
 8000ac2:	2223      	movs	r2, #35	; 0x23
 8000ac4:	2118      	movs	r1, #24
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	44bc      	add	ip, r7
 8000aca:	4462      	add	r2, ip
 8000acc:	7812      	ldrb	r2, [r2, #0]
 8000ace:	b252      	sxtb	r2, r2
 8000ad0:	b292      	uxth	r2, r2
 8000ad2:	4353      	muls	r3, r2
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	1c1a      	adds	r2, r3, #0
 8000ad8:	1c13      	adds	r3, r2, #0
 8000ada:	18db      	adds	r3, r3, r3
 8000adc:	189b      	adds	r3, r3, r2
 8000ade:	18db      	adds	r3, r3, r3
 8000ae0:	b29a      	uxth	r2, r3
 8000ae2:	2325      	movs	r3, #37	; 0x25
 8000ae4:	2118      	movs	r1, #24
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	44bc      	add	ip, r7
 8000aea:	4463      	add	r3, ip
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	b29b      	uxth	r3, r3
 8000af2:	4959      	ldr	r1, [pc, #356]	; (8000c58 <drawChar+0x314>)
 8000af4:	7809      	ldrb	r1, [r1, #0]
 8000af6:	b289      	uxth	r1, r1
 8000af8:	434b      	muls	r3, r1
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	18d3      	adds	r3, r2, r3
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	210e      	movs	r1, #14
 8000b02:	2018      	movs	r0, #24
 8000b04:	183b      	adds	r3, r7, r0
 8000b06:	185b      	adds	r3, r3, r1
 8000b08:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 8000b0a:	2322      	movs	r3, #34	; 0x22
 8000b0c:	2218      	movs	r2, #24
 8000b0e:	4694      	mov	ip, r2
 8000b10:	44bc      	add	ip, r7
 8000b12:	4463      	add	r3, ip
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	b25b      	sxtb	r3, r3
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	2226      	movs	r2, #38	; 0x26
 8000b1c:	2418      	movs	r4, #24
 8000b1e:	46a4      	mov	ip, r4
 8000b20:	44bc      	add	ip, r7
 8000b22:	4462      	add	r2, ip
 8000b24:	8812      	ldrh	r2, [r2, #0]
 8000b26:	4353      	muls	r3, r2
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	2521      	movs	r5, #33	; 0x21
 8000b2c:	183b      	adds	r3, r7, r0
 8000b2e:	195b      	adds	r3, r3, r5
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	b25b      	sxtb	r3, r3
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	18d3      	adds	r3, r2, r3
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	183b      	adds	r3, r7, r0
 8000b3c:	185b      	adds	r3, r3, r1
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	18d3      	adds	r3, r2, r3
 8000b42:	b29a      	uxth	r2, r3
 8000b44:	183b      	adds	r3, r7, r0
 8000b46:	185b      	adds	r3, r3, r1
 8000b48:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(textColor);
 8000b4a:	4b45      	ldr	r3, [pc, #276]	; (8000c60 <drawChar+0x31c>)
 8000b4c:	881a      	ldrh	r2, [r3, #0]
 8000b4e:	0006      	movs	r6, r0
 8000b50:	183b      	adds	r3, r7, r0
 8000b52:	185b      	adds	r3, r3, r1
 8000b54:	2400      	movs	r4, #0
 8000b56:	5f1c      	ldrsh	r4, [r3, r4]
 8000b58:	0010      	movs	r0, r2
 8000b5a:	f7ff fe09 	bl	8000770 <colorFixer>
 8000b5e:	0003      	movs	r3, r0
 8000b60:	0019      	movs	r1, r3
 8000b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b64:	0062      	lsls	r2, r4, #1
 8000b66:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 8000b68:	19bb      	adds	r3, r7, r6
 8000b6a:	195b      	adds	r3, r3, r5
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	3301      	adds	r3, #1
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	19bb      	adds	r3, r7, r6
 8000b78:	195b      	adds	r3, r3, r5
 8000b7a:	701a      	strb	r2, [r3, #0]
 8000b7c:	2321      	movs	r3, #33	; 0x21
 8000b7e:	2218      	movs	r2, #24
 8000b80:	4694      	mov	ip, r2
 8000b82:	44bc      	add	ip, r7
 8000b84:	4463      	add	r3, ip
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	b25b      	sxtb	r3, r3
 8000b8a:	4a33      	ldr	r2, [pc, #204]	; (8000c58 <drawChar+0x314>)
 8000b8c:	7812      	ldrb	r2, [r2, #0]
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	db8f      	blt.n	8000ab2 <drawChar+0x16e>
					for (int8_t k = 0; k < textSize; k++) {
 8000b92:	2122      	movs	r1, #34	; 0x22
 8000b94:	2018      	movs	r0, #24
 8000b96:	183b      	adds	r3, r7, r0
 8000b98:	185b      	adds	r3, r3, r1
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	b25b      	sxtb	r3, r3
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	b2da      	uxtb	r2, r3
 8000ba4:	183b      	adds	r3, r7, r0
 8000ba6:	185b      	adds	r3, r3, r1
 8000ba8:	701a      	strb	r2, [r3, #0]
 8000baa:	2322      	movs	r3, #34	; 0x22
 8000bac:	2218      	movs	r2, #24
 8000bae:	4694      	mov	ip, r2
 8000bb0:	44bc      	add	ip, r7
 8000bb2:	4463      	add	r3, ip
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	b25b      	sxtb	r3, r3
 8000bb8:	4a27      	ldr	r2, [pc, #156]	; (8000c58 <drawChar+0x314>)
 8000bba:	7812      	ldrb	r2, [r2, #0]
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	da00      	bge.n	8000bc2 <drawChar+0x27e>
 8000bc0:	e760      	b.n	8000a84 <drawChar+0x140>
 8000bc2:	e0da      	b.n	8000d7a <drawChar+0x436>
						}
					}
//					fillRect(cursorX+i*textSize, cursorY+j*textSize, textSize, textSize, textColor, hspi);
				}
			} else if (bg != textColor) {
 8000bc4:	4b27      	ldr	r3, [pc, #156]	; (8000c64 <drawChar+0x320>)
 8000bc6:	881b      	ldrh	r3, [r3, #0]
 8000bc8:	b29a      	uxth	r2, r3
 8000bca:	4b25      	ldr	r3, [pc, #148]	; (8000c60 <drawChar+0x31c>)
 8000bcc:	881b      	ldrh	r3, [r3, #0]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d100      	bne.n	8000bd4 <drawChar+0x290>
 8000bd2:	e0d2      	b.n	8000d7a <drawChar+0x436>
				if (textSize == 1) {
 8000bd4:	4b20      	ldr	r3, [pc, #128]	; (8000c58 <drawChar+0x314>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d11d      	bne.n	8000c18 <drawChar+0x2d4>
					buffer[i+j*6] = colorFixer(bg);
 8000bdc:	4b21      	ldr	r3, [pc, #132]	; (8000c64 <drawChar+0x320>)
 8000bde:	881b      	ldrh	r3, [r3, #0]
 8000be0:	b298      	uxth	r0, r3
 8000be2:	2325      	movs	r3, #37	; 0x25
 8000be4:	2218      	movs	r2, #24
 8000be6:	4694      	mov	ip, r2
 8000be8:	44bc      	add	ip, r7
 8000bea:	4463      	add	r3, ip
 8000bec:	2100      	movs	r1, #0
 8000bee:	5659      	ldrsb	r1, [r3, r1]
 8000bf0:	2323      	movs	r3, #35	; 0x23
 8000bf2:	2218      	movs	r2, #24
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	44bc      	add	ip, r7
 8000bf8:	4463      	add	r3, ip
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	569a      	ldrsb	r2, [r3, r2]
 8000bfe:	0013      	movs	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	189b      	adds	r3, r3, r2
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	18cc      	adds	r4, r1, r3
 8000c08:	f7ff fdb2 	bl	8000770 <colorFixer>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	0019      	movs	r1, r3
 8000c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c12:	0062      	lsls	r2, r4, #1
 8000c14:	52d1      	strh	r1, [r2, r3]
 8000c16:	e0b0      	b.n	8000d7a <drawChar+0x436>
				}
				else {
					for (int8_t k = 0; k < textSize; k++) {
 8000c18:	2320      	movs	r3, #32
 8000c1a:	2218      	movs	r2, #24
 8000c1c:	4694      	mov	ip, r2
 8000c1e:	44bc      	add	ip, r7
 8000c20:	4463      	add	r3, ip
 8000c22:	2200      	movs	r2, #0
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	e09c      	b.n	8000d62 <drawChar+0x41e>
						rowOffset = textSize*6;
 8000c28:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <drawChar+0x314>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	1c1a      	adds	r2, r3, #0
 8000c30:	1c13      	adds	r3, r2, #0
 8000c32:	18db      	adds	r3, r3, r3
 8000c34:	189b      	adds	r3, r3, r2
 8000c36:	18db      	adds	r3, r3, r3
 8000c38:	b29a      	uxth	r2, r3
 8000c3a:	2326      	movs	r3, #38	; 0x26
 8000c3c:	2118      	movs	r1, #24
 8000c3e:	468c      	mov	ip, r1
 8000c40:	44bc      	add	ip, r7
 8000c42:	4463      	add	r3, ip
 8000c44:	801a      	strh	r2, [r3, #0]
						for (int8_t l = 0; l < textSize; l++) {
 8000c46:	231f      	movs	r3, #31
 8000c48:	2218      	movs	r2, #24
 8000c4a:	4694      	mov	ip, r2
 8000c4c:	44bc      	add	ip, r7
 8000c4e:	4463      	add	r3, ip
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
 8000c54:	e06e      	b.n	8000d34 <drawChar+0x3f0>
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	200000da 	.word	0x200000da
 8000c5c:	08007824 	.word	0x08007824
 8000c60:	200000dc 	.word	0x200000dc
 8000c64:	20000118 	.word	0x20000118
							address = (textSize*textSize*j*6)+(i*textSize);
 8000c68:	4bdc      	ldr	r3, [pc, #880]	; (8000fdc <drawChar+0x698>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	4adb      	ldr	r2, [pc, #876]	; (8000fdc <drawChar+0x698>)
 8000c70:	7812      	ldrb	r2, [r2, #0]
 8000c72:	b292      	uxth	r2, r2
 8000c74:	4353      	muls	r3, r2
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	2223      	movs	r2, #35	; 0x23
 8000c7a:	2118      	movs	r1, #24
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	44bc      	add	ip, r7
 8000c80:	4462      	add	r2, ip
 8000c82:	7812      	ldrb	r2, [r2, #0]
 8000c84:	b252      	sxtb	r2, r2
 8000c86:	b292      	uxth	r2, r2
 8000c88:	4353      	muls	r3, r2
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	1c1a      	adds	r2, r3, #0
 8000c8e:	1c13      	adds	r3, r2, #0
 8000c90:	18db      	adds	r3, r3, r3
 8000c92:	189b      	adds	r3, r3, r2
 8000c94:	18db      	adds	r3, r3, r3
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	2325      	movs	r3, #37	; 0x25
 8000c9a:	2118      	movs	r1, #24
 8000c9c:	468c      	mov	ip, r1
 8000c9e:	44bc      	add	ip, r7
 8000ca0:	4463      	add	r3, ip
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	49cc      	ldr	r1, [pc, #816]	; (8000fdc <drawChar+0x698>)
 8000caa:	7809      	ldrb	r1, [r1, #0]
 8000cac:	b289      	uxth	r1, r1
 8000cae:	434b      	muls	r3, r1
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	18d3      	adds	r3, r2, r3
 8000cb4:	b29a      	uxth	r2, r3
 8000cb6:	210e      	movs	r1, #14
 8000cb8:	2018      	movs	r0, #24
 8000cba:	183b      	adds	r3, r7, r0
 8000cbc:	185b      	adds	r3, r3, r1
 8000cbe:	801a      	strh	r2, [r3, #0]
							address += rowOffset*k+l;
 8000cc0:	2320      	movs	r3, #32
 8000cc2:	2218      	movs	r2, #24
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	44bc      	add	ip, r7
 8000cc8:	4463      	add	r3, ip
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	b25b      	sxtb	r3, r3
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	2226      	movs	r2, #38	; 0x26
 8000cd2:	2418      	movs	r4, #24
 8000cd4:	46a4      	mov	ip, r4
 8000cd6:	44bc      	add	ip, r7
 8000cd8:	4462      	add	r2, ip
 8000cda:	8812      	ldrh	r2, [r2, #0]
 8000cdc:	4353      	muls	r3, r2
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	251f      	movs	r5, #31
 8000ce2:	183b      	adds	r3, r7, r0
 8000ce4:	195b      	adds	r3, r3, r5
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	b25b      	sxtb	r3, r3
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	18d3      	adds	r3, r2, r3
 8000cee:	b29a      	uxth	r2, r3
 8000cf0:	183b      	adds	r3, r7, r0
 8000cf2:	185b      	adds	r3, r3, r1
 8000cf4:	881b      	ldrh	r3, [r3, #0]
 8000cf6:	18d3      	adds	r3, r2, r3
 8000cf8:	b29a      	uxth	r2, r3
 8000cfa:	183b      	adds	r3, r7, r0
 8000cfc:	185b      	adds	r3, r3, r1
 8000cfe:	801a      	strh	r2, [r3, #0]
							buffer[address] = colorFixer(bg);
 8000d00:	4bb7      	ldr	r3, [pc, #732]	; (8000fe0 <drawChar+0x69c>)
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	0006      	movs	r6, r0
 8000d08:	183b      	adds	r3, r7, r0
 8000d0a:	185b      	adds	r3, r3, r1
 8000d0c:	2400      	movs	r4, #0
 8000d0e:	5f1c      	ldrsh	r4, [r3, r4]
 8000d10:	0010      	movs	r0, r2
 8000d12:	f7ff fd2d 	bl	8000770 <colorFixer>
 8000d16:	0003      	movs	r3, r0
 8000d18:	0019      	movs	r1, r3
 8000d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d1c:	0062      	lsls	r2, r4, #1
 8000d1e:	52d1      	strh	r1, [r2, r3]
						for (int8_t l = 0; l < textSize; l++) {
 8000d20:	19bb      	adds	r3, r7, r6
 8000d22:	195b      	adds	r3, r3, r5
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	b25b      	sxtb	r3, r3
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	19bb      	adds	r3, r7, r6
 8000d30:	195b      	adds	r3, r3, r5
 8000d32:	701a      	strb	r2, [r3, #0]
 8000d34:	231f      	movs	r3, #31
 8000d36:	2218      	movs	r2, #24
 8000d38:	4694      	mov	ip, r2
 8000d3a:	44bc      	add	ip, r7
 8000d3c:	4463      	add	r3, ip
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	b25b      	sxtb	r3, r3
 8000d42:	4aa6      	ldr	r2, [pc, #664]	; (8000fdc <drawChar+0x698>)
 8000d44:	7812      	ldrb	r2, [r2, #0]
 8000d46:	4293      	cmp	r3, r2
 8000d48:	db8e      	blt.n	8000c68 <drawChar+0x324>
					for (int8_t k = 0; k < textSize; k++) {
 8000d4a:	2120      	movs	r1, #32
 8000d4c:	2018      	movs	r0, #24
 8000d4e:	183b      	adds	r3, r7, r0
 8000d50:	185b      	adds	r3, r3, r1
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	b25b      	sxtb	r3, r3
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	3301      	adds	r3, #1
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	183b      	adds	r3, r7, r0
 8000d5e:	185b      	adds	r3, r3, r1
 8000d60:	701a      	strb	r2, [r3, #0]
 8000d62:	2320      	movs	r3, #32
 8000d64:	2218      	movs	r2, #24
 8000d66:	4694      	mov	ip, r2
 8000d68:	44bc      	add	ip, r7
 8000d6a:	4463      	add	r3, ip
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	b25b      	sxtb	r3, r3
 8000d70:	4a9a      	ldr	r2, [pc, #616]	; (8000fdc <drawChar+0x698>)
 8000d72:	7812      	ldrb	r2, [r2, #0]
 8000d74:	4293      	cmp	r3, r2
 8000d76:	da00      	bge.n	8000d7a <drawChar+0x436>
 8000d78:	e756      	b.n	8000c28 <drawChar+0x2e4>
		for (int8_t j=0; j<8; j++, line >>= 1) {
 8000d7a:	2123      	movs	r1, #35	; 0x23
 8000d7c:	2018      	movs	r0, #24
 8000d7e:	183b      	adds	r3, r7, r0
 8000d80:	185b      	adds	r3, r3, r1
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	b25b      	sxtb	r3, r3
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	3301      	adds	r3, #1
 8000d8a:	b2da      	uxtb	r2, r3
 8000d8c:	183b      	adds	r3, r7, r0
 8000d8e:	185b      	adds	r3, r3, r1
 8000d90:	701a      	strb	r2, [r3, #0]
 8000d92:	2224      	movs	r2, #36	; 0x24
 8000d94:	183b      	adds	r3, r7, r0
 8000d96:	189b      	adds	r3, r3, r2
 8000d98:	2118      	movs	r1, #24
 8000d9a:	468c      	mov	ip, r1
 8000d9c:	44bc      	add	ip, r7
 8000d9e:	4462      	add	r2, ip
 8000da0:	7812      	ldrb	r2, [r2, #0]
 8000da2:	0852      	lsrs	r2, r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
 8000da6:	2323      	movs	r3, #35	; 0x23
 8000da8:	2218      	movs	r2, #24
 8000daa:	4694      	mov	ip, r2
 8000dac:	44bc      	add	ip, r7
 8000dae:	4463      	add	r3, ip
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	b25b      	sxtb	r3, r3
 8000db4:	2b07      	cmp	r3, #7
 8000db6:	dc00      	bgt.n	8000dba <drawChar+0x476>
 8000db8:	e631      	b.n	8000a1e <drawChar+0xda>
	for (int8_t i=0; i<5; i++ ) { // Char bitmap = 5 columns
 8000dba:	2125      	movs	r1, #37	; 0x25
 8000dbc:	2018      	movs	r0, #24
 8000dbe:	183b      	adds	r3, r7, r0
 8000dc0:	185b      	adds	r3, r3, r1
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	b25b      	sxtb	r3, r3
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	3301      	adds	r3, #1
 8000dca:	b2da      	uxtb	r2, r3
 8000dcc:	183b      	adds	r3, r7, r0
 8000dce:	185b      	adds	r3, r3, r1
 8000dd0:	701a      	strb	r2, [r3, #0]
 8000dd2:	2325      	movs	r3, #37	; 0x25
 8000dd4:	2218      	movs	r2, #24
 8000dd6:	4694      	mov	ip, r2
 8000dd8:	44bc      	add	ip, r7
 8000dda:	4463      	add	r3, ip
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	b25b      	sxtb	r3, r3
 8000de0:	2b04      	cmp	r3, #4
 8000de2:	dc00      	bgt.n	8000de6 <drawChar+0x4a2>
 8000de4:	e5fd      	b.n	80009e2 <drawChar+0x9e>
				}
			}
		}
	}

	if (bg != textColor) { // If opaque, draw vertical line for last column
 8000de6:	4b7e      	ldr	r3, [pc, #504]	; (8000fe0 <drawChar+0x69c>)
 8000de8:	881b      	ldrh	r3, [r3, #0]
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	4b7d      	ldr	r3, [pc, #500]	; (8000fe4 <drawChar+0x6a0>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d100      	bne.n	8000df6 <drawChar+0x4b2>
 8000df4:	e0cc      	b.n	8000f90 <drawChar+0x64c>
		for (int8_t j = 0; j < 8; j++) {
 8000df6:	231e      	movs	r3, #30
 8000df8:	2218      	movs	r2, #24
 8000dfa:	4694      	mov	ip, r2
 8000dfc:	44bc      	add	ip, r7
 8000dfe:	4463      	add	r3, ip
 8000e00:	2200      	movs	r2, #0
 8000e02:	701a      	strb	r2, [r3, #0]
 8000e04:	e0ba      	b.n	8000f7c <drawChar+0x638>
			if (textSize == 1) {
 8000e06:	4b75      	ldr	r3, [pc, #468]	; (8000fdc <drawChar+0x698>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d117      	bne.n	8000e3e <drawChar+0x4fa>
				buffer[5+j*6] = colorFixer(bg);
 8000e0e:	4b74      	ldr	r3, [pc, #464]	; (8000fe0 <drawChar+0x69c>)
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	b299      	uxth	r1, r3
 8000e14:	231e      	movs	r3, #30
 8000e16:	2218      	movs	r2, #24
 8000e18:	4694      	mov	ip, r2
 8000e1a:	44bc      	add	ip, r7
 8000e1c:	4463      	add	r3, ip
 8000e1e:	2200      	movs	r2, #0
 8000e20:	569a      	ldrsb	r2, [r3, r2]
 8000e22:	0013      	movs	r3, r2
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	189b      	adds	r3, r3, r2
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	1d5c      	adds	r4, r3, #5
 8000e2c:	0008      	movs	r0, r1
 8000e2e:	f7ff fc9f 	bl	8000770 <colorFixer>
 8000e32:	0003      	movs	r3, r0
 8000e34:	0019      	movs	r1, r3
 8000e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e38:	0062      	lsls	r2, r4, #1
 8000e3a:	52d1      	strh	r1, [r2, r3]
 8000e3c:	e092      	b.n	8000f64 <drawChar+0x620>
			}
			else {
				for (int8_t k = 0; k < textSize; k++) {
 8000e3e:	231d      	movs	r3, #29
 8000e40:	2218      	movs	r2, #24
 8000e42:	4694      	mov	ip, r2
 8000e44:	44bc      	add	ip, r7
 8000e46:	4463      	add	r3, ip
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
 8000e4c:	e07e      	b.n	8000f4c <drawChar+0x608>
					for (int8_t l = 0; l < textSize; l++) {
 8000e4e:	231c      	movs	r3, #28
 8000e50:	2218      	movs	r2, #24
 8000e52:	4694      	mov	ip, r2
 8000e54:	44bc      	add	ip, r7
 8000e56:	4463      	add	r3, ip
 8000e58:	2200      	movs	r2, #0
 8000e5a:	701a      	strb	r2, [r3, #0]
 8000e5c:	e05f      	b.n	8000f1e <drawChar+0x5da>
						address = (textSize*textSize*j*6)+(5*textSize);
 8000e5e:	4b5f      	ldr	r3, [pc, #380]	; (8000fdc <drawChar+0x698>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	4a5d      	ldr	r2, [pc, #372]	; (8000fdc <drawChar+0x698>)
 8000e66:	7812      	ldrb	r2, [r2, #0]
 8000e68:	b292      	uxth	r2, r2
 8000e6a:	4353      	muls	r3, r2
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	221e      	movs	r2, #30
 8000e70:	2118      	movs	r1, #24
 8000e72:	468c      	mov	ip, r1
 8000e74:	44bc      	add	ip, r7
 8000e76:	4462      	add	r2, ip
 8000e78:	7812      	ldrb	r2, [r2, #0]
 8000e7a:	b252      	sxtb	r2, r2
 8000e7c:	b292      	uxth	r2, r2
 8000e7e:	4353      	muls	r3, r2
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	1c1a      	adds	r2, r3, #0
 8000e84:	1c13      	adds	r3, r2, #0
 8000e86:	18db      	adds	r3, r3, r3
 8000e88:	189b      	adds	r3, r3, r2
 8000e8a:	18db      	adds	r3, r3, r3
 8000e8c:	b29a      	uxth	r2, r3
 8000e8e:	4b53      	ldr	r3, [pc, #332]	; (8000fdc <drawChar+0x698>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	1c19      	adds	r1, r3, #0
 8000e96:	0089      	lsls	r1, r1, #2
 8000e98:	18cb      	adds	r3, r1, r3
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	18d3      	adds	r3, r2, r3
 8000e9e:	b29a      	uxth	r2, r3
 8000ea0:	210e      	movs	r1, #14
 8000ea2:	2018      	movs	r0, #24
 8000ea4:	183b      	adds	r3, r7, r0
 8000ea6:	185b      	adds	r3, r3, r1
 8000ea8:	801a      	strh	r2, [r3, #0]
						address += rowOffset*k+l;
 8000eaa:	231d      	movs	r3, #29
 8000eac:	2218      	movs	r2, #24
 8000eae:	4694      	mov	ip, r2
 8000eb0:	44bc      	add	ip, r7
 8000eb2:	4463      	add	r3, ip
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	b25b      	sxtb	r3, r3
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	2226      	movs	r2, #38	; 0x26
 8000ebc:	2418      	movs	r4, #24
 8000ebe:	46a4      	mov	ip, r4
 8000ec0:	44bc      	add	ip, r7
 8000ec2:	4462      	add	r2, ip
 8000ec4:	8812      	ldrh	r2, [r2, #0]
 8000ec6:	4353      	muls	r3, r2
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	251c      	movs	r5, #28
 8000ecc:	183b      	adds	r3, r7, r0
 8000ece:	195b      	adds	r3, r3, r5
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	b25b      	sxtb	r3, r3
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	18d3      	adds	r3, r2, r3
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	183b      	adds	r3, r7, r0
 8000edc:	185b      	adds	r3, r3, r1
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	18d3      	adds	r3, r2, r3
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	183b      	adds	r3, r7, r0
 8000ee6:	185b      	adds	r3, r3, r1
 8000ee8:	801a      	strh	r2, [r3, #0]
						buffer[address] = colorFixer(bg);
 8000eea:	4b3d      	ldr	r3, [pc, #244]	; (8000fe0 <drawChar+0x69c>)
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	b29a      	uxth	r2, r3
 8000ef0:	0006      	movs	r6, r0
 8000ef2:	183b      	adds	r3, r7, r0
 8000ef4:	185b      	adds	r3, r3, r1
 8000ef6:	2400      	movs	r4, #0
 8000ef8:	5f1c      	ldrsh	r4, [r3, r4]
 8000efa:	0010      	movs	r0, r2
 8000efc:	f7ff fc38 	bl	8000770 <colorFixer>
 8000f00:	0003      	movs	r3, r0
 8000f02:	0019      	movs	r1, r3
 8000f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f06:	0062      	lsls	r2, r4, #1
 8000f08:	52d1      	strh	r1, [r2, r3]
					for (int8_t l = 0; l < textSize; l++) {
 8000f0a:	19bb      	adds	r3, r7, r6
 8000f0c:	195b      	adds	r3, r3, r5
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	b25b      	sxtb	r3, r3
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	3301      	adds	r3, #1
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	19bb      	adds	r3, r7, r6
 8000f1a:	195b      	adds	r3, r3, r5
 8000f1c:	701a      	strb	r2, [r3, #0]
 8000f1e:	231c      	movs	r3, #28
 8000f20:	2218      	movs	r2, #24
 8000f22:	4694      	mov	ip, r2
 8000f24:	44bc      	add	ip, r7
 8000f26:	4463      	add	r3, ip
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	b25b      	sxtb	r3, r3
 8000f2c:	4a2b      	ldr	r2, [pc, #172]	; (8000fdc <drawChar+0x698>)
 8000f2e:	7812      	ldrb	r2, [r2, #0]
 8000f30:	4293      	cmp	r3, r2
 8000f32:	db94      	blt.n	8000e5e <drawChar+0x51a>
				for (int8_t k = 0; k < textSize; k++) {
 8000f34:	211d      	movs	r1, #29
 8000f36:	2018      	movs	r0, #24
 8000f38:	183b      	adds	r3, r7, r0
 8000f3a:	185b      	adds	r3, r3, r1
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	b25b      	sxtb	r3, r3
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	3301      	adds	r3, #1
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	183b      	adds	r3, r7, r0
 8000f48:	185b      	adds	r3, r3, r1
 8000f4a:	701a      	strb	r2, [r3, #0]
 8000f4c:	231d      	movs	r3, #29
 8000f4e:	2218      	movs	r2, #24
 8000f50:	4694      	mov	ip, r2
 8000f52:	44bc      	add	ip, r7
 8000f54:	4463      	add	r3, ip
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	4a20      	ldr	r2, [pc, #128]	; (8000fdc <drawChar+0x698>)
 8000f5c:	7812      	ldrb	r2, [r2, #0]
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	da00      	bge.n	8000f64 <drawChar+0x620>
 8000f62:	e774      	b.n	8000e4e <drawChar+0x50a>
		for (int8_t j = 0; j < 8; j++) {
 8000f64:	211e      	movs	r1, #30
 8000f66:	2018      	movs	r0, #24
 8000f68:	183b      	adds	r3, r7, r0
 8000f6a:	185b      	adds	r3, r3, r1
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	b25b      	sxtb	r3, r3
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	3301      	adds	r3, #1
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	183b      	adds	r3, r7, r0
 8000f78:	185b      	adds	r3, r3, r1
 8000f7a:	701a      	strb	r2, [r3, #0]
 8000f7c:	231e      	movs	r3, #30
 8000f7e:	2218      	movs	r2, #24
 8000f80:	4694      	mov	ip, r2
 8000f82:	44bc      	add	ip, r7
 8000f84:	4463      	add	r3, ip
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	b25b      	sxtb	r3, r3
 8000f8a:	2b07      	cmp	r3, #7
 8000f8c:	dc00      	bgt.n	8000f90 <drawChar+0x64c>
 8000f8e:	e73a      	b.n	8000e06 <drawChar+0x4c2>
			}
		}
//		else fillRect(cursorX+5*textSize, cursorY, textSize, 8*textSize, bg, hspi);
	}

	drawBuffer(cursorX, cursorY, 6*textSize, 8*textSize, buffer, bufferSize, hspi);
 8000f90:	4b15      	ldr	r3, [pc, #84]	; (8000fe8 <drawChar+0x6a4>)
 8000f92:	7818      	ldrb	r0, [r3, #0]
 8000f94:	4b15      	ldr	r3, [pc, #84]	; (8000fec <drawChar+0x6a8>)
 8000f96:	7819      	ldrb	r1, [r3, #0]
 8000f98:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <drawChar+0x698>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	1c1a      	adds	r2, r3, #0
 8000f9e:	1c13      	adds	r3, r2, #0
 8000fa0:	18db      	adds	r3, r3, r3
 8000fa2:	189b      	adds	r3, r3, r2
 8000fa4:	18db      	adds	r3, r3, r3
 8000fa6:	b2dc      	uxtb	r4, r3
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <drawChar+0x698>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	b2dd      	uxtb	r5, r3
 8000fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	9202      	str	r2, [sp, #8]
 8000fb6:	221a      	movs	r2, #26
 8000fb8:	2618      	movs	r6, #24
 8000fba:	46b4      	mov	ip, r6
 8000fbc:	44bc      	add	ip, r7
 8000fbe:	4462      	add	r2, ip
 8000fc0:	8812      	ldrh	r2, [r2, #0]
 8000fc2:	9201      	str	r2, [sp, #4]
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	002b      	movs	r3, r5
 8000fc8:	0022      	movs	r2, r4
 8000fca:	f7ff fbf5 	bl	80007b8 <drawBuffer>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	469d      	mov	sp, r3
//	setCursor(cursorX+6, cursorY);
}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b011      	add	sp, #68	; 0x44
 8000fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fda:	46c0      	nop			; (mov r8, r8)
 8000fdc:	200000da 	.word	0x200000da
 8000fe0:	20000118 	.word	0x20000118
 8000fe4:	200000dc 	.word	0x200000dc
 8000fe8:	200000d8 	.word	0x200000d8
 8000fec:	200000d9 	.word	0x200000d9

08000ff0 <drawTextAt>:
	for (int i = 0; str[i] != '\0'; i++) {
		drawChar(str[i], hspi);
	}
}

void drawTextAt(uint8_t x, uint8_t y, char *str, SPI_HandleTypeDef *hspi) {
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b087      	sub	sp, #28
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60ba      	str	r2, [r7, #8]
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	240f      	movs	r4, #15
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	1c02      	adds	r2, r0, #0
 8001000:	701a      	strb	r2, [r3, #0]
 8001002:	200e      	movs	r0, #14
 8001004:	183b      	adds	r3, r7, r0
 8001006:	1c0a      	adds	r2, r1, #0
 8001008:	701a      	strb	r2, [r3, #0]
	// add text wrap
	int i = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	617b      	str	r3, [r7, #20]
	setCursor(x,y);
 800100e:	183b      	adds	r3, r7, r0
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	193b      	adds	r3, r7, r4
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	0011      	movs	r1, r2
 8001018:	0018      	movs	r0, r3
 800101a:	f000 f831 	bl	8001080 <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
 8001022:	e01d      	b.n	8001060 <drawTextAt+0x70>
		drawChar(str[i], hspi);
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	18d3      	adds	r3, r2, r3
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	0011      	movs	r1, r2
 8001030:	0018      	movs	r0, r3
 8001032:	f7ff fc87 	bl	8000944 <drawChar>
		setCursor(cursorX+textSize*6, cursorY);
 8001036:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <drawTextAt+0x84>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	1c1a      	adds	r2, r3, #0
 800103c:	1c13      	adds	r3, r2, #0
 800103e:	18db      	adds	r3, r3, r3
 8001040:	189b      	adds	r3, r3, r2
 8001042:	18db      	adds	r3, r3, r3
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <drawTextAt+0x88>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	18d3      	adds	r3, r2, r3
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b0b      	ldr	r3, [pc, #44]	; (800107c <drawTextAt+0x8c>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	0019      	movs	r1, r3
 8001054:	0010      	movs	r0, r2
 8001056:	f000 f813 	bl	8001080 <setCursor>
	for (i = 0; str[i] != '\0'; i++) {
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	3301      	adds	r3, #1
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	18d3      	adds	r3, r2, r3
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1db      	bne.n	8001024 <drawTextAt+0x34>
	}
//	setCursor(x+i*textSize*6, y);
}
 800106c:	46c0      	nop			; (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	b007      	add	sp, #28
 8001072:	bd90      	pop	{r4, r7, pc}
 8001074:	200000da 	.word	0x200000da
 8001078:	200000d8 	.word	0x200000d8
 800107c:	200000d9 	.word	0x200000d9

08001080 <setCursor>:

void setBackgroundColor(uint16_t color) {bg = color;}

void setCursor(uint8_t x, uint8_t y) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	0002      	movs	r2, r0
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	701a      	strb	r2, [r3, #0]
 800108c:	1dbb      	adds	r3, r7, #6
 800108e:	1c0a      	adds	r2, r1, #0
 8001090:	701a      	strb	r2, [r3, #0]
	cursorX = x;
 8001092:	4b06      	ldr	r3, [pc, #24]	; (80010ac <setCursor+0x2c>)
 8001094:	1dfa      	adds	r2, r7, #7
 8001096:	7812      	ldrb	r2, [r2, #0]
 8001098:	701a      	strb	r2, [r3, #0]
	cursorY = y;
 800109a:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <setCursor+0x30>)
 800109c:	1dba      	adds	r2, r7, #6
 800109e:	7812      	ldrb	r2, [r2, #0]
 80010a0:	701a      	strb	r2, [r3, #0]
}
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b002      	add	sp, #8
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	200000d8 	.word	0x200000d8
 80010b0:	200000d9 	.word	0x200000d9

080010b4 <clearScreen>:

void setTextSize(uint8_t size) {textSize = size;}

void setTextColor(uint16_t color) {textColor = color;}

void clearScreen(uint16_t backgroundColor, SPI_HandleTypeDef *hspi) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	0002      	movs	r2, r0
 80010bc:	6039      	str	r1, [r7, #0]
 80010be:	1dbb      	adds	r3, r7, #6
 80010c0:	801a      	strh	r2, [r3, #0]
	bg = backgroundColor;
 80010c2:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <clearScreen+0x2c>)
 80010c4:	1dba      	adds	r2, r7, #6
 80010c6:	8812      	ldrh	r2, [r2, #0]
 80010c8:	801a      	strh	r2, [r3, #0]
	fillScreen(backgroundColor, hspi);
 80010ca:	683a      	ldr	r2, [r7, #0]
 80010cc:	1dbb      	adds	r3, r7, #6
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	0011      	movs	r1, r2
 80010d2:	0018      	movs	r0, r3
 80010d4:	f7ff fbba 	bl	800084c <fillScreen>
}
 80010d8:	46c0      	nop			; (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	b002      	add	sp, #8
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000118 	.word	0x20000118

080010e4 <setTime>:


#include "clocks.h"

// set rtc time. uses perosnal struct as arg
void setTime(struct times *t) {
 80010e4:	b590      	push	{r4, r7, lr}
 80010e6:	b089      	sub	sp, #36	; 0x24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef stime = {0};	// change to malloc call? does that work in embedded?
 80010ec:	210c      	movs	r1, #12
 80010ee:	000c      	movs	r4, r1
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	0018      	movs	r0, r3
 80010f4:	2314      	movs	r3, #20
 80010f6:	001a      	movs	r2, r3
 80010f8:	2100      	movs	r1, #0
 80010fa:	f005 fe76 	bl	8006dea <memset>

	// set using args later
	stime.Hours = t->hr;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	781a      	ldrb	r2, [r3, #0]
 8001102:	0021      	movs	r1, r4
 8001104:	187b      	adds	r3, r7, r1
 8001106:	701a      	strb	r2, [r3, #0]
	stime.Minutes = t->min;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	785a      	ldrb	r2, [r3, #1]
 800110c:	187b      	adds	r3, r7, r1
 800110e:	705a      	strb	r2, [r3, #1]
	stime.Seconds = t->sec;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	789a      	ldrb	r2, [r3, #2]
 8001114:	187b      	adds	r3, r7, r1
 8001116:	709a      	strb	r2, [r3, #2]

	stime.TimeFormat = RTC_HOURFORMAT_24;
 8001118:	187b      	adds	r3, r7, r1
 800111a:	2200      	movs	r2, #0
 800111c:	70da      	strb	r2, [r3, #3]

	// not sure what these do, but probably fine if set to 0 or ignored
	stime.SubSeconds = 0;
 800111e:	187b      	adds	r3, r7, r1
 8001120:	2200      	movs	r2, #0
 8001122:	605a      	str	r2, [r3, #4]
	stime.SecondFraction = 0;
 8001124:	187b      	adds	r3, r7, r1
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]

	stime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;		// add daylight savings later?
 800112a:	187b      	adds	r3, r7, r1
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
	stime.StoreOperation = RTC_STOREOPERATION_SET;		// not sure what this does
 8001130:	187b      	adds	r3, r7, r1
 8001132:	2280      	movs	r2, #128	; 0x80
 8001134:	02d2      	lsls	r2, r2, #11
 8001136:	611a      	str	r2, [r3, #16]

	// do nothing until done
	// not following BCD format (4-bit digit 1, 4-bit digit 2)
	// while makes program hang? ignore instead?
//	while (HAL_RTC_SetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK);
	HAL_RTC_SetTime(&hrtc, &stime, RTC_FORMAT_BIN);
 8001138:	1879      	adds	r1, r7, r1
 800113a:	4b06      	ldr	r3, [pc, #24]	; (8001154 <setTime+0x70>)
 800113c:	2200      	movs	r2, #0
 800113e:	0018      	movs	r0, r3
 8001140:	f004 f868 	bl	8005214 <HAL_RTC_SetTime>

	runClockDisplay(&htim22);
 8001144:	4b04      	ldr	r3, [pc, #16]	; (8001158 <setTime+0x74>)
 8001146:	0018      	movs	r0, r3
 8001148:	f001 feda 	bl	8002f00 <runClockDisplay>
}
 800114c:	46c0      	nop			; (mov r8, r8)
 800114e:	46bd      	mov	sp, r7
 8001150:	b009      	add	sp, #36	; 0x24
 8001152:	bd90      	pop	{r4, r7, pc}
 8001154:	200001c0 	.word	0x200001c0
 8001158:	20000150 	.word	0x20000150

0800115c <setDate>:

// set rtc date. uses personal struct
void setDate(struct dates *d) {
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	// ---- date ----
	RTC_DateTypeDef sdate = {0};
 8001164:	240c      	movs	r4, #12
 8001166:	193b      	adds	r3, r7, r4
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]

	sdate.Month = d->month;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	789a      	ldrb	r2, [r3, #2]
 8001170:	193b      	adds	r3, r7, r4
 8001172:	705a      	strb	r2, [r3, #1]
	sdate.Date = d->date;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	78da      	ldrb	r2, [r3, #3]
 8001178:	193b      	adds	r3, r7, r4
 800117a:	709a      	strb	r2, [r3, #2]
	sdate.WeekDay = d->weekday;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	791a      	ldrb	r2, [r3, #4]
 8001180:	193b      	adds	r3, r7, r4
 8001182:	701a      	strb	r2, [r3, #0]
	sdate.Year = d->yr % 100; 		// set only between 0-99. part of the library (!?)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	2164      	movs	r1, #100	; 0x64
 800118a:	0018      	movs	r0, r3
 800118c:	f7ff f842 	bl	8000214 <__aeabi_uidivmod>
 8001190:	000b      	movs	r3, r1
 8001192:	b29b      	uxth	r3, r3
 8001194:	b2da      	uxtb	r2, r3
 8001196:	193b      	adds	r3, r7, r4
 8001198:	70da      	strb	r2, [r3, #3]

	HAL_RTC_SetDate(&hrtc, &sdate, RTC_FORMAT_BIN);
 800119a:	1939      	adds	r1, r7, r4
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <setDate+0x5c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	0018      	movs	r0, r3
 80011a2:	f004 f957 	bl	8005454 <HAL_RTC_SetDate>

	runClockDisplay(&htim22);
 80011a6:	4b05      	ldr	r3, [pc, #20]	; (80011bc <setDate+0x60>)
 80011a8:	0018      	movs	r0, r3
 80011aa:	f001 fea9 	bl	8002f00 <runClockDisplay>
}
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b005      	add	sp, #20
 80011b4:	bd90      	pop	{r4, r7, pc}
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	200001c0 	.word	0x200001c0
 80011bc:	20000150 	.word	0x20000150

080011c0 <setDateTime>:

void setDateTime(struct dates *d, struct times *t) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
	setDate(d);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff ffc5 	bl	800115c <setDate>
	setTime(t);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	0018      	movs	r0, r3
 80011d6:	f7ff ff85 	bl	80010e4 <setTime>
}
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	46bd      	mov	sp, r7
 80011de:	b002      	add	sp, #8
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <setAlarm>:

// for time of day+week
void setAlarm(struct alarmTimes *a) {
 80011e4:	b5b0      	push	{r4, r5, r7, lr}
 80011e6:	b092      	sub	sp, #72	; 0x48
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef salarm = {0};
 80011ec:	2520      	movs	r5, #32
 80011ee:	197b      	adds	r3, r7, r5
 80011f0:	0018      	movs	r0, r3
 80011f2:	2328      	movs	r3, #40	; 0x28
 80011f4:	001a      	movs	r2, r3
 80011f6:	2100      	movs	r1, #0
 80011f8:	f005 fdf7 	bl	8006dea <memset>
	RTC_TimeTypeDef salarmtime = {0};
 80011fc:	240c      	movs	r4, #12
 80011fe:	193b      	adds	r3, r7, r4
 8001200:	0018      	movs	r0, r3
 8001202:	2314      	movs	r3, #20
 8001204:	001a      	movs	r2, r3
 8001206:	2100      	movs	r1, #0
 8001208:	f005 fdef 	bl	8006dea <memset>

	watchAlarm = *a;	// this is probably fine (value at a is defined already)
 800120c:	4a23      	ldr	r2, [pc, #140]	; (800129c <setAlarm+0xb8>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	0010      	movs	r0, r2
 8001212:	0019      	movs	r1, r3
 8001214:	2304      	movs	r3, #4
 8001216:	001a      	movs	r2, r3
 8001218:	f005 fdde 	bl	8006dd8 <memcpy>

	// change to set with args
	salarmtime.Hours = a->hr;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	781a      	ldrb	r2, [r3, #0]
 8001220:	193b      	adds	r3, r7, r4
 8001222:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a->min;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	785a      	ldrb	r2, [r3, #1]
 8001228:	193b      	adds	r3, r7, r4
 800122a:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a->sec;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	789a      	ldrb	r2, [r3, #2]
 8001230:	193b      	adds	r3, r7, r4
 8001232:	709a      	strb	r2, [r3, #2]
	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 8001234:	193b      	adds	r3, r7, r4
 8001236:	2200      	movs	r2, #0
 8001238:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 800123a:	0021      	movs	r1, r4
 800123c:	187b      	adds	r3, r7, r1
 800123e:	2200      	movs	r2, #0
 8001240:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 8001242:	187b      	adds	r3, r7, r1
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001248:	187b      	adds	r3, r7, r1
 800124a:	2200      	movs	r2, #0
 800124c:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 800124e:	187b      	adds	r3, r7, r1
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 8001254:	197b      	adds	r3, r7, r5
 8001256:	187a      	adds	r2, r7, r1
 8001258:	ca13      	ldmia	r2!, {r0, r1, r4}
 800125a:	c313      	stmia	r3!, {r0, r1, r4}
 800125c:	ca03      	ldmia	r2!, {r0, r1}
 800125e:	c303      	stmia	r3!, {r0, r1}
//	salarm.AlarmMask = RTC_ALARMMASK_ALL;
	salarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001260:	197b      	adds	r3, r7, r5
 8001262:	2200      	movs	r2, #0
 8001264:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001266:	197b      	adds	r3, r7, r5
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 800126c:	197b      	adds	r3, r7, r5
 800126e:	2280      	movs	r2, #128	; 0x80
 8001270:	05d2      	lsls	r2, r2, #23
 8001272:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a->weekday;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	78d9      	ldrb	r1, [r3, #3]
 8001278:	197b      	adds	r3, r7, r5
 800127a:	2220      	movs	r2, #32
 800127c:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_A;			// change if using different alarm
 800127e:	197b      	adds	r3, r7, r5
 8001280:	2280      	movs	r2, #128	; 0x80
 8001282:	0052      	lsls	r2, r2, #1
 8001284:	625a      	str	r2, [r3, #36]	; 0x24

	// do nothing until done
	HAL_RTC_SetAlarm_IT(&hrtc, &salarm, RTC_FORMAT_BIN);
 8001286:	1979      	adds	r1, r7, r5
 8001288:	4b05      	ldr	r3, [pc, #20]	; (80012a0 <setAlarm+0xbc>)
 800128a:	2200      	movs	r2, #0
 800128c:	0018      	movs	r0, r3
 800128e:	f004 f9dd 	bl	800564c <HAL_RTC_SetAlarm_IT>
}
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	46bd      	mov	sp, r7
 8001296:	b012      	add	sp, #72	; 0x48
 8001298:	bdb0      	pop	{r4, r5, r7, pc}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	20000140 	.word	0x20000140
 80012a0:	200001c0 	.word	0x200001c0

080012a4 <setTimer>:

// set alarm for timer function of watch project
// using RTC alarm hardware
void setTimer(struct times *t_in) {
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	b097      	sub	sp, #92	; 0x5c
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef salarm = {0};
 80012ac:	2330      	movs	r3, #48	; 0x30
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	0018      	movs	r0, r3
 80012b2:	2328      	movs	r3, #40	; 0x28
 80012b4:	001a      	movs	r2, r3
 80012b6:	2100      	movs	r1, #0
 80012b8:	f005 fd97 	bl	8006dea <memset>
	RTC_TimeTypeDef salarmtime = {0};
 80012bc:	231c      	movs	r3, #28
 80012be:	18fb      	adds	r3, r7, r3
 80012c0:	0018      	movs	r0, r3
 80012c2:	2314      	movs	r3, #20
 80012c4:	001a      	movs	r2, r3
 80012c6:	2100      	movs	r1, #0
 80012c8:	f005 fd8f 	bl	8006dea <memset>

	// set global variables to hold value being set
	watchTimer = *t_in;
 80012cc:	4a66      	ldr	r2, [pc, #408]	; (8001468 <setTimer+0x1c4>)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	0010      	movs	r0, r2
 80012d2:	0019      	movs	r1, r3
 80012d4:	2303      	movs	r3, #3
 80012d6:	001a      	movs	r2, r3
 80012d8:	f005 fd7e 	bl	8006dd8 <memcpy>
	watchTimerSeconds = t_in->sec + t_in->min*60 + t_in->hr*3600;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	789b      	ldrb	r3, [r3, #2]
 80012e0:	0019      	movs	r1, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	785b      	ldrb	r3, [r3, #1]
 80012e6:	001a      	movs	r2, r3
 80012e8:	0013      	movs	r3, r2
 80012ea:	011b      	lsls	r3, r3, #4
 80012ec:	1a9b      	subs	r3, r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	18c9      	adds	r1, r1, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	001a      	movs	r2, r3
 80012f8:	0013      	movs	r3, r2
 80012fa:	011b      	lsls	r3, r3, #4
 80012fc:	1a9b      	subs	r3, r3, r2
 80012fe:	011a      	lsls	r2, r3, #4
 8001300:	1ad2      	subs	r2, r2, r3
 8001302:	0113      	lsls	r3, r2, #4
 8001304:	001a      	movs	r2, r3
 8001306:	0013      	movs	r3, r2
 8001308:	18cb      	adds	r3, r1, r3
 800130a:	001a      	movs	r2, r3
 800130c:	4b57      	ldr	r3, [pc, #348]	; (800146c <setTimer+0x1c8>)
 800130e:	601a      	str	r2, [r3, #0]

	// pull current RTC time
	struct dates d;
	struct times t;
	getDateTime(&d, &t);
 8001310:	2410      	movs	r4, #16
 8001312:	193a      	adds	r2, r7, r4
 8001314:	2314      	movs	r3, #20
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	0011      	movs	r1, r2
 800131a:	0018      	movs	r0, r3
 800131c:	f000 f8aa 	bl	8001474 <getDateTime>

	struct alarmTimes a;

	// adding timer value to current time so we can set an alarm time
	if (t.sec + t_in->sec > 60) {		// adding seconds
 8001320:	193b      	adds	r3, r7, r4
 8001322:	789b      	ldrb	r3, [r3, #2]
 8001324:	001a      	movs	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	789b      	ldrb	r3, [r3, #2]
 800132a:	18d3      	adds	r3, r2, r3
 800132c:	2b3c      	cmp	r3, #60	; 0x3c
 800132e:	dd49      	ble.n	80013c4 <setTimer+0x120>
		if (t.min + t_in->min > 60) {		// adding minutes
 8001330:	2310      	movs	r3, #16
 8001332:	18fb      	adds	r3, r7, r3
 8001334:	785b      	ldrb	r3, [r3, #1]
 8001336:	001a      	movs	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	785b      	ldrb	r3, [r3, #1]
 800133c:	18d3      	adds	r3, r2, r3
 800133e:	2b3c      	cmp	r3, #60	; 0x3c
 8001340:	dd30      	ble.n	80013a4 <setTimer+0x100>
			if (t.hr + t_in->hr > 24) {			// adding hours
 8001342:	2310      	movs	r3, #16
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	001a      	movs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	18d3      	adds	r3, r2, r3
 8001350:	2b18      	cmp	r3, #24
 8001352:	dd17      	ble.n	8001384 <setTimer+0xe0>
				a.weekday = ((d.weekday + t_in->hr/24) % 7) + 1;		// bc weekday count starts from 1
 8001354:	2314      	movs	r3, #20
 8001356:	18fb      	adds	r3, r7, r3
 8001358:	791b      	ldrb	r3, [r3, #4]
 800135a:	001c      	movs	r4, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2118      	movs	r1, #24
 8001362:	0018      	movs	r0, r3
 8001364:	f7fe fed0 	bl	8000108 <__udivsi3>
 8001368:	0003      	movs	r3, r0
 800136a:	b2db      	uxtb	r3, r3
 800136c:	18e3      	adds	r3, r4, r3
 800136e:	2107      	movs	r1, #7
 8001370:	0018      	movs	r0, r3
 8001372:	f7ff f839 	bl	80003e8 <__aeabi_idivmod>
 8001376:	000b      	movs	r3, r1
 8001378:	b2db      	uxtb	r3, r3
 800137a:	3301      	adds	r3, #1
 800137c:	b2da      	uxtb	r2, r3
 800137e:	230c      	movs	r3, #12
 8001380:	18fb      	adds	r3, r7, r3
 8001382:	70da      	strb	r2, [r3, #3]
			}
			a.hr = (t.hr + t_in->hr) % 24;
 8001384:	2310      	movs	r3, #16
 8001386:	18fb      	adds	r3, r7, r3
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	001a      	movs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	18d3      	adds	r3, r2, r3
 8001392:	2118      	movs	r1, #24
 8001394:	0018      	movs	r0, r3
 8001396:	f7ff f827 	bl	80003e8 <__aeabi_idivmod>
 800139a:	000b      	movs	r3, r1
 800139c:	b2da      	uxtb	r2, r3
 800139e:	230c      	movs	r3, #12
 80013a0:	18fb      	adds	r3, r7, r3
 80013a2:	701a      	strb	r2, [r3, #0]
		}
		a.min = (t.min + t_in->min) % 60;
 80013a4:	2310      	movs	r3, #16
 80013a6:	18fb      	adds	r3, r7, r3
 80013a8:	785b      	ldrb	r3, [r3, #1]
 80013aa:	001a      	movs	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	785b      	ldrb	r3, [r3, #1]
 80013b0:	18d3      	adds	r3, r2, r3
 80013b2:	213c      	movs	r1, #60	; 0x3c
 80013b4:	0018      	movs	r0, r3
 80013b6:	f7ff f817 	bl	80003e8 <__aeabi_idivmod>
 80013ba:	000b      	movs	r3, r1
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	230c      	movs	r3, #12
 80013c0:	18fb      	adds	r3, r7, r3
 80013c2:	705a      	strb	r2, [r3, #1]
	}
	a.sec = (t.sec + t_in->sec) % 60;
 80013c4:	2310      	movs	r3, #16
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	789b      	ldrb	r3, [r3, #2]
 80013ca:	001a      	movs	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	789b      	ldrb	r3, [r3, #2]
 80013d0:	18d3      	adds	r3, r2, r3
 80013d2:	213c      	movs	r1, #60	; 0x3c
 80013d4:	0018      	movs	r0, r3
 80013d6:	f7ff f807 	bl	80003e8 <__aeabi_idivmod>
 80013da:	000b      	movs	r3, r1
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	240c      	movs	r4, #12
 80013e0:	193b      	adds	r3, r7, r4
 80013e2:	709a      	strb	r2, [r3, #2]

	// setting RTC parameters
	salarmtime.Hours = a.hr;
 80013e4:	193b      	adds	r3, r7, r4
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	211c      	movs	r1, #28
 80013ea:	187b      	adds	r3, r7, r1
 80013ec:	701a      	strb	r2, [r3, #0]
	salarmtime.Minutes = a.min;
 80013ee:	193b      	adds	r3, r7, r4
 80013f0:	785a      	ldrb	r2, [r3, #1]
 80013f2:	187b      	adds	r3, r7, r1
 80013f4:	705a      	strb	r2, [r3, #1]
	salarmtime.Seconds = a.sec;
 80013f6:	193b      	adds	r3, r7, r4
 80013f8:	789a      	ldrb	r2, [r3, #2]
 80013fa:	187b      	adds	r3, r7, r1
 80013fc:	709a      	strb	r2, [r3, #2]
	salarmtime.TimeFormat = RTC_HOURFORMAT_24;
 80013fe:	187b      	adds	r3, r7, r1
 8001400:	2200      	movs	r2, #0
 8001402:	70da      	strb	r2, [r3, #3]
	salarmtime.SubSeconds = 0;
 8001404:	187b      	adds	r3, r7, r1
 8001406:	2200      	movs	r2, #0
 8001408:	605a      	str	r2, [r3, #4]
	salarmtime.SecondFraction = 0;
 800140a:	187b      	adds	r3, r7, r1
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
	salarmtime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001410:	187b      	adds	r3, r7, r1
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
	salarmtime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001416:	187b      	adds	r3, r7, r1
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]

	salarm.AlarmTime = salarmtime;
 800141c:	2030      	movs	r0, #48	; 0x30
 800141e:	183b      	adds	r3, r7, r0
 8001420:	187a      	adds	r2, r7, r1
 8001422:	ca62      	ldmia	r2!, {r1, r5, r6}
 8001424:	c362      	stmia	r3!, {r1, r5, r6}
 8001426:	ca22      	ldmia	r2!, {r1, r5}
 8001428:	c322      	stmia	r3!, {r1, r5}
	salarm.AlarmMask = RTC_ALARMMASK_NONE;
 800142a:	183b      	adds	r3, r7, r0
 800142c:	2200      	movs	r2, #0
 800142e:	615a      	str	r2, [r3, #20]
	salarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001430:	183b      	adds	r3, r7, r0
 8001432:	2200      	movs	r2, #0
 8001434:	619a      	str	r2, [r3, #24]
	salarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 8001436:	183b      	adds	r3, r7, r0
 8001438:	2280      	movs	r2, #128	; 0x80
 800143a:	05d2      	lsls	r2, r2, #23
 800143c:	61da      	str	r2, [r3, #28]
	salarm.AlarmDateWeekDay = a.weekday;
 800143e:	193b      	adds	r3, r7, r4
 8001440:	78d9      	ldrb	r1, [r3, #3]
 8001442:	183b      	adds	r3, r7, r0
 8001444:	2220      	movs	r2, #32
 8001446:	5499      	strb	r1, [r3, r2]
	salarm.Alarm = RTC_ALARM_B;			// change if using different alarm
 8001448:	183b      	adds	r3, r7, r0
 800144a:	2280      	movs	r2, #128	; 0x80
 800144c:	0092      	lsls	r2, r2, #2
 800144e:	625a      	str	r2, [r3, #36]	; 0x24

	HAL_RTC_SetAlarm_IT(&hrtc, &salarm, RTC_FORMAT_BIN);
 8001450:	1839      	adds	r1, r7, r0
 8001452:	4b07      	ldr	r3, [pc, #28]	; (8001470 <setTimer+0x1cc>)
 8001454:	2200      	movs	r2, #0
 8001456:	0018      	movs	r0, r3
 8001458:	f004 f8f8 	bl	800564c <HAL_RTC_SetAlarm_IT>

	runTimerDisplay();
 800145c:	f001 fd44 	bl	8002ee8 <runTimerDisplay>
}
 8001460:	46c0      	nop			; (mov r8, r8)
 8001462:	46bd      	mov	sp, r7
 8001464:	b017      	add	sp, #92	; 0x5c
 8001466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001468:	2000014c 	.word	0x2000014c
 800146c:	20000244 	.word	0x20000244
 8001470:	200001c0 	.word	0x200001c0

08001474 <getDateTime>:
	d->date = sdate.Date;
	d->weekday = sdate.WeekDay;
}

// not using getDate and getTime for efficiency (?)
void getDateTime(struct dates *d, struct times *t) {
 8001474:	b590      	push	{r4, r7, lr}
 8001476:	b089      	sub	sp, #36	; 0x24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
	RTC_DateTypeDef sdate;
	RTC_TimeTypeDef stime;

	// programming manual says to read time after date. something shadow registers.
	// not done automatically in HAL
	HAL_RTC_GetTime(&hrtc, &stime, RTC_FORMAT_BIN);
 800147e:	2308      	movs	r3, #8
 8001480:	18f9      	adds	r1, r7, r3
 8001482:	4b21      	ldr	r3, [pc, #132]	; (8001508 <getDateTime+0x94>)
 8001484:	2200      	movs	r2, #0
 8001486:	0018      	movs	r0, r3
 8001488:	f003 ff88 	bl	800539c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sdate, RTC_FORMAT_BIN);
 800148c:	241c      	movs	r4, #28
 800148e:	1939      	adds	r1, r7, r4
 8001490:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <getDateTime+0x94>)
 8001492:	2200      	movs	r2, #0
 8001494:	0018      	movs	r0, r3
 8001496:	f004 f88b 	bl	80055b0 <HAL_RTC_GetDate>

	d->yr = sdate.Year > 50 ? sdate.Year+1900 : sdate.Year+2000;		// make assumptions on whether it's 19xx or 20xx
 800149a:	193b      	adds	r3, r7, r4
 800149c:	78db      	ldrb	r3, [r3, #3]
 800149e:	2b32      	cmp	r3, #50	; 0x32
 80014a0:	d908      	bls.n	80014b4 <getDateTime+0x40>
 80014a2:	231c      	movs	r3, #28
 80014a4:	18fb      	adds	r3, r7, r3
 80014a6:	78db      	ldrb	r3, [r3, #3]
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	4a18      	ldr	r2, [pc, #96]	; (800150c <getDateTime+0x98>)
 80014ac:	4694      	mov	ip, r2
 80014ae:	4463      	add	r3, ip
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	e008      	b.n	80014c6 <getDateTime+0x52>
 80014b4:	231c      	movs	r3, #28
 80014b6:	18fb      	adds	r3, r7, r3
 80014b8:	78db      	ldrb	r3, [r3, #3]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	22fa      	movs	r2, #250	; 0xfa
 80014be:	00d2      	lsls	r2, r2, #3
 80014c0:	4694      	mov	ip, r2
 80014c2:	4463      	add	r3, ip
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	8013      	strh	r3, [r2, #0]
	d->month = sdate.Month;
 80014ca:	211c      	movs	r1, #28
 80014cc:	187b      	adds	r3, r7, r1
 80014ce:	785a      	ldrb	r2, [r3, #1]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	709a      	strb	r2, [r3, #2]
	d->date = sdate.Date;
 80014d4:	187b      	adds	r3, r7, r1
 80014d6:	789a      	ldrb	r2, [r3, #2]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	70da      	strb	r2, [r3, #3]
	d->weekday = sdate.WeekDay;
 80014dc:	187b      	adds	r3, r7, r1
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	711a      	strb	r2, [r3, #4]

	t->hr = stime.Hours;
 80014e4:	2108      	movs	r1, #8
 80014e6:	187b      	adds	r3, r7, r1
 80014e8:	781a      	ldrb	r2, [r3, #0]
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	701a      	strb	r2, [r3, #0]
	t->min = stime.Minutes;
 80014ee:	187b      	adds	r3, r7, r1
 80014f0:	785a      	ldrb	r2, [r3, #1]
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	705a      	strb	r2, [r3, #1]
	t->sec = stime.Seconds;
 80014f6:	187b      	adds	r3, r7, r1
 80014f8:	789a      	ldrb	r2, [r3, #2]
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	709a      	strb	r2, [r3, #2]
}
 80014fe:	46c0      	nop			; (mov r8, r8)
 8001500:	46bd      	mov	sp, r7
 8001502:	b009      	add	sp, #36	; 0x24
 8001504:	bd90      	pop	{r4, r7, pc}
 8001506:	46c0      	nop			; (mov r8, r8)
 8001508:	200001c0 	.word	0x200001c0
 800150c:	0000076c 	.word	0x0000076c

08001510 <peripheralClockConfig>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void peripheralClockConfig() {
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	; 0x28
 8001514:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001516:	003b      	movs	r3, r7
 8001518:	0018      	movs	r0, r3
 800151a:	2328      	movs	r3, #40	; 0x28
 800151c:	001a      	movs	r2, r3
 800151e:	2100      	movs	r1, #0
 8001520:	f005 fc63 	bl	8006dea <memset>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LPTIM1;
 8001524:	003b      	movs	r3, r7
 8001526:	22a0      	movs	r2, #160	; 0xa0
 8001528:	601a      	str	r2, [r3, #0]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800152a:	003b      	movs	r3, r7
 800152c:	2280      	movs	r2, #128	; 0x80
 800152e:	0252      	lsls	r2, r2, #9
 8001530:	605a      	str	r2, [r3, #4]
	PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8001532:	003b      	movs	r3, r7
 8001534:	22c0      	movs	r2, #192	; 0xc0
 8001536:	0312      	lsls	r2, r2, #12
 8001538:	621a      	str	r2, [r3, #32]

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800153a:	003b      	movs	r3, r7
 800153c:	0018      	movs	r0, r3
 800153e:	f003 fc57 	bl	8004df0 <HAL_RCCEx_PeriphCLKConfig>
 8001542:	1e03      	subs	r3, r0, #0
 8001544:	d001      	beq.n	800154a <peripheralClockConfig+0x3a>
	{
		Error_Handler();
 8001546:	f000 fbc3 	bl	8001cd0 <Error_Handler>
	}
}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	46bd      	mov	sp, r7
 800154e:	b00a      	add	sp, #40	; 0x28
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001558:	f001 fd3c 	bl	8002fd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155c:	f000 f83c 	bl	80015d8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  peripheralClockConfig();
 8001560:	f7ff ffd6 	bl	8001510 <peripheralClockConfig>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001564:	f000 fb22 	bl	8001bac <MX_GPIO_Init>
  MX_SPI1_Init();
 8001568:	f000 f9aa 	bl	80018c0 <MX_SPI1_Init>
  MX_ADC_Init();
 800156c:	f000 f8b8 	bl	80016e0 <MX_ADC_Init>
  MX_RTC_Init();
 8001570:	f000 f942 	bl	80017f8 <MX_RTC_Init>
  MX_TIM21_Init();
 8001574:	f000 f9e0 	bl	8001938 <MX_TIM21_Init>
  MX_LPTIM1_Init();
 8001578:	f000 f916 	bl	80017a8 <MX_LPTIM1_Init>
  MX_DMA_Init();
 800157c:	f000 faf8 	bl	8001b70 <MX_DMA_Init>
  MX_TIM22_Init();
 8001580:	f000 fa68 	bl	8001a54 <MX_TIM22_Init>
  /* USER CODE BEGIN 2 */
  	/* initialization for display */
	HAL_Delay(2000);
 8001584:	23fa      	movs	r3, #250	; 0xfa
 8001586:	00db      	lsls	r3, r3, #3
 8001588:	0018      	movs	r0, r3
 800158a:	f001 fd83 	bl	8003094 <HAL_Delay>
	TFT_startup(&hspi1);
 800158e:	4b0d      	ldr	r3, [pc, #52]	; (80015c4 <main+0x70>)
 8001590:	0018      	movs	r0, r3
 8001592:	f7ff f83f 	bl	8000614 <TFT_startup>
	clearScreen(ST77XX_WHITE, &hspi1);
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <main+0x70>)
 8001598:	4a0b      	ldr	r2, [pc, #44]	; (80015c8 <main+0x74>)
 800159a:	0019      	movs	r1, r3
 800159c:	0010      	movs	r0, r2
 800159e:	f7ff fd89 	bl	80010b4 <clearScreen>

	/* start updating display for ui */
	updateFace = 1;
 80015a2:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <main+0x78>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	701a      	strb	r2, [r3, #0]
	face = faceClock;
 80015a8:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <main+0x7c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
	updateClock = 1;
 80015ae:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <main+0x80>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	701a      	strb	r2, [r3, #0]
	runClockDisplay();
 80015b4:	f001 fca4 	bl	8002f00 <runClockDisplay>
//	  lineTest(&hspi1);
//	  charTest(&hspi1);
//	  textTest(bg, &hspi1);

	  // ui/nav tests or full run. uncomment when ready
	  updateDisplay(&hspi1);
 80015b8:	4b02      	ldr	r3, [pc, #8]	; (80015c4 <main+0x70>)
 80015ba:	0018      	movs	r0, r3
 80015bc:	f000 fb8e 	bl	8001cdc <updateDisplay>
 80015c0:	e7fa      	b.n	80015b8 <main+0x64>
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	200001ec 	.word	0x200001ec
 80015c8:	0000ffff 	.word	0x0000ffff
 80015cc:	2000018c 	.word	0x2000018c
 80015d0:	200000e0 	.word	0x200000e0
 80015d4:	2000012c 	.word	0x2000012c

080015d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d8:	b590      	push	{r4, r7, lr}
 80015da:	b09f      	sub	sp, #124	; 0x7c
 80015dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015de:	2440      	movs	r4, #64	; 0x40
 80015e0:	193b      	adds	r3, r7, r4
 80015e2:	0018      	movs	r0, r3
 80015e4:	2338      	movs	r3, #56	; 0x38
 80015e6:	001a      	movs	r2, r3
 80015e8:	2100      	movs	r1, #0
 80015ea:	f005 fbfe 	bl	8006dea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ee:	232c      	movs	r3, #44	; 0x2c
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	0018      	movs	r0, r3
 80015f4:	2314      	movs	r3, #20
 80015f6:	001a      	movs	r2, r3
 80015f8:	2100      	movs	r1, #0
 80015fa:	f005 fbf6 	bl	8006dea <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	0018      	movs	r0, r3
 8001602:	2328      	movs	r3, #40	; 0x28
 8001604:	001a      	movs	r2, r3
 8001606:	2100      	movs	r1, #0
 8001608:	f005 fbef 	bl	8006dea <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800160c:	4b31      	ldr	r3, [pc, #196]	; (80016d4 <SystemClock_Config+0xfc>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a31      	ldr	r2, [pc, #196]	; (80016d8 <SystemClock_Config+0x100>)
 8001612:	401a      	ands	r2, r3
 8001614:	4b2f      	ldr	r3, [pc, #188]	; (80016d4 <SystemClock_Config+0xfc>)
 8001616:	2180      	movs	r1, #128	; 0x80
 8001618:	0109      	lsls	r1, r1, #4
 800161a:	430a      	orrs	r2, r1
 800161c:	601a      	str	r2, [r3, #0]
  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800161e:	f002 fe5b 	bl	80042d8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001622:	4b2e      	ldr	r3, [pc, #184]	; (80016dc <SystemClock_Config+0x104>)
 8001624:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001626:	4b2d      	ldr	r3, [pc, #180]	; (80016dc <SystemClock_Config+0x104>)
 8001628:	492b      	ldr	r1, [pc, #172]	; (80016d8 <SystemClock_Config+0x100>)
 800162a:	400a      	ands	r2, r1
 800162c:	651a      	str	r2, [r3, #80]	; 0x50
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 800162e:	193b      	adds	r3, r7, r4
 8001630:	223c      	movs	r2, #60	; 0x3c
 8001632:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001634:	193b      	adds	r3, r7, r4
 8001636:	2280      	movs	r2, #128	; 0x80
 8001638:	0052      	lsls	r2, r2, #1
 800163a:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800163c:	0021      	movs	r1, r4
 800163e:	187b      	adds	r3, r7, r1
 8001640:	2201      	movs	r2, #1
 8001642:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001644:	187b      	adds	r3, r7, r1
 8001646:	2201      	movs	r2, #1
 8001648:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800164a:	187b      	adds	r3, r7, r1
 800164c:	2201      	movs	r2, #1
 800164e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001650:	187b      	adds	r3, r7, r1
 8001652:	2200      	movs	r2, #0
 8001654:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001656:	187b      	adds	r3, r7, r1
 8001658:	22a0      	movs	r2, #160	; 0xa0
 800165a:	0212      	lsls	r2, r2, #8
 800165c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800165e:	187b      	adds	r3, r7, r1
 8001660:	2200      	movs	r2, #0
 8001662:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001664:	187b      	adds	r3, r7, r1
 8001666:	0018      	movs	r0, r3
 8001668:	f002 fe44 	bl	80042f4 <HAL_RCC_OscConfig>
 800166c:	1e03      	subs	r3, r0, #0
 800166e:	d001      	beq.n	8001674 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001670:	f000 fb2e 	bl	8001cd0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001674:	212c      	movs	r1, #44	; 0x2c
 8001676:	187b      	adds	r3, r7, r1
 8001678:	220f      	movs	r2, #15
 800167a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800167c:	187b      	adds	r3, r7, r1
 800167e:	2200      	movs	r2, #0
 8001680:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001682:	187b      	adds	r3, r7, r1
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001688:	187b      	adds	r3, r7, r1
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800168e:	187b      	adds	r3, r7, r1
 8001690:	2200      	movs	r2, #0
 8001692:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001694:	187b      	adds	r3, r7, r1
 8001696:	2100      	movs	r1, #0
 8001698:	0018      	movs	r0, r3
 800169a:	f003 f9fb 	bl	8004a94 <HAL_RCC_ClockConfig>
 800169e:	1e03      	subs	r3, r0, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80016a2:	f000 fb15 	bl	8001cd0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LPTIM1;
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	22a0      	movs	r2, #160	; 0xa0
 80016aa:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80016ac:	1d3b      	adds	r3, r7, #4
 80016ae:	2280      	movs	r2, #128	; 0x80
 80016b0:	0292      	lsls	r2, r2, #10
 80016b2:	605a      	str	r2, [r3, #4]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	2200      	movs	r2, #0
 80016b8:	621a      	str	r2, [r3, #32]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	0018      	movs	r0, r3
 80016be:	f003 fb97 	bl	8004df0 <HAL_RCCEx_PeriphCLKConfig>
 80016c2:	1e03      	subs	r3, r0, #0
 80016c4:	d001      	beq.n	80016ca <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80016c6:	f000 fb03 	bl	8001cd0 <Error_Handler>
  }
}
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	46bd      	mov	sp, r7
 80016ce:	b01f      	add	sp, #124	; 0x7c
 80016d0:	bd90      	pop	{r4, r7, pc}
 80016d2:	46c0      	nop			; (mov r8, r8)
 80016d4:	40007000 	.word	0x40007000
 80016d8:	ffffe7ff 	.word	0xffffe7ff
 80016dc:	40021000 	.word	0x40021000

080016e0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016e6:	003b      	movs	r3, r7
 80016e8:	0018      	movs	r0, r3
 80016ea:	2308      	movs	r3, #8
 80016ec:	001a      	movs	r2, r3
 80016ee:	2100      	movs	r1, #0
 80016f0:	f005 fb7b 	bl	8006dea <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 80016f4:	4b2a      	ldr	r3, [pc, #168]	; (80017a0 <MX_ADC_Init+0xc0>)
 80016f6:	4a2b      	ldr	r2, [pc, #172]	; (80017a4 <MX_ADC_Init+0xc4>)
 80016f8:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80016fa:	4b29      	ldr	r3, [pc, #164]	; (80017a0 <MX_ADC_Init+0xc0>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8001700:	4b27      	ldr	r3, [pc, #156]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001702:	22c0      	movs	r2, #192	; 0xc0
 8001704:	0612      	lsls	r2, r2, #24
 8001706:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001708:	4b25      	ldr	r3, [pc, #148]	; (80017a0 <MX_ADC_Init+0xc0>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800170e:	4b24      	ldr	r3, [pc, #144]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001710:	2200      	movs	r2, #0
 8001712:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001714:	4b22      	ldr	r3, [pc, #136]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001716:	2201      	movs	r2, #1
 8001718:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800171a:	4b21      	ldr	r3, [pc, #132]	; (80017a0 <MX_ADC_Init+0xc0>)
 800171c:	2200      	movs	r2, #0
 800171e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001720:	4b1f      	ldr	r3, [pc, #124]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001722:	2220      	movs	r2, #32
 8001724:	2100      	movs	r1, #0
 8001726:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001728:	4b1d      	ldr	r3, [pc, #116]	; (80017a0 <MX_ADC_Init+0xc0>)
 800172a:	2221      	movs	r2, #33	; 0x21
 800172c:	2100      	movs	r1, #0
 800172e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001730:	4b1b      	ldr	r3, [pc, #108]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001732:	2200      	movs	r2, #0
 8001734:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001736:	4b1a      	ldr	r3, [pc, #104]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001738:	22c2      	movs	r2, #194	; 0xc2
 800173a:	32ff      	adds	r2, #255	; 0xff
 800173c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800173e:	4b18      	ldr	r3, [pc, #96]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001740:	222c      	movs	r2, #44	; 0x2c
 8001742:	2100      	movs	r1, #0
 8001744:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001746:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001748:	2204      	movs	r2, #4
 800174a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800174c:	4b14      	ldr	r3, [pc, #80]	; (80017a0 <MX_ADC_Init+0xc0>)
 800174e:	2200      	movs	r2, #0
 8001750:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001752:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8001758:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <MX_ADC_Init+0xc0>)
 800175a:	2200      	movs	r2, #0
 800175c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001760:	2200      	movs	r2, #0
 8001762:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001764:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001766:	0018      	movs	r0, r3
 8001768:	f001 fcb2 	bl	80030d0 <HAL_ADC_Init>
 800176c:	1e03      	subs	r3, r0, #0
 800176e:	d001      	beq.n	8001774 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8001770:	f000 faae 	bl	8001cd0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001774:	003b      	movs	r3, r7
 8001776:	2201      	movs	r2, #1
 8001778:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800177a:	003b      	movs	r3, r7
 800177c:	2280      	movs	r2, #128	; 0x80
 800177e:	0152      	lsls	r2, r2, #5
 8001780:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001782:	003a      	movs	r2, r7
 8001784:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <MX_ADC_Init+0xc0>)
 8001786:	0011      	movs	r1, r2
 8001788:	0018      	movs	r0, r3
 800178a:	f001 fe15 	bl	80033b8 <HAL_ADC_ConfigChannel>
 800178e:	1e03      	subs	r3, r0, #0
 8001790:	d001      	beq.n	8001796 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8001792:	f000 fa9d 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	46bd      	mov	sp, r7
 800179a:	b002      	add	sp, #8
 800179c:	bd80      	pop	{r7, pc}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	2000028c 	.word	0x2000028c
 80017a4:	40012400 	.word	0x40012400

080017a8 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80017ac:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <MX_LPTIM1_Init+0x44>)
 80017ae:	4a10      	ldr	r2, [pc, #64]	; (80017f0 <MX_LPTIM1_Init+0x48>)
 80017b0:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80017b2:	4b0e      	ldr	r3, [pc, #56]	; (80017ec <MX_LPTIM1_Init+0x44>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80017b8:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <MX_LPTIM1_Init+0x44>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80017be:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <MX_LPTIM1_Init+0x44>)
 80017c0:	4a0c      	ldr	r2, [pc, #48]	; (80017f4 <MX_LPTIM1_Init+0x4c>)
 80017c2:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80017c4:	4b09      	ldr	r3, [pc, #36]	; (80017ec <MX_LPTIM1_Init+0x44>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80017ca:	4b08      	ldr	r3, [pc, #32]	; (80017ec <MX_LPTIM1_Init+0x44>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80017d0:	4b06      	ldr	r3, [pc, #24]	; (80017ec <MX_LPTIM1_Init+0x44>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80017d6:	4b05      	ldr	r3, [pc, #20]	; (80017ec <MX_LPTIM1_Init+0x44>)
 80017d8:	0018      	movs	r0, r3
 80017da:	f002 fad9 	bl	8003d90 <HAL_LPTIM_Init>
 80017de:	1e03      	subs	r3, r0, #0
 80017e0:	d001      	beq.n	80017e6 <MX_LPTIM1_Init+0x3e>
  {
    Error_Handler();
 80017e2:	f000 fa75 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000190 	.word	0x20000190
 80017f0:	40007c00 	.word	0x40007c00
 80017f4:	0000ffff 	.word	0x0000ffff

080017f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80017fe:	1d3b      	adds	r3, r7, #4
 8001800:	0018      	movs	r0, r3
 8001802:	2314      	movs	r3, #20
 8001804:	001a      	movs	r2, r3
 8001806:	2100      	movs	r1, #0
 8001808:	f005 faef 	bl	8006dea <memset>
  RTC_DateTypeDef sDate = {0};
 800180c:	003b      	movs	r3, r7
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001812:	4b29      	ldr	r3, [pc, #164]	; (80018b8 <MX_RTC_Init+0xc0>)
 8001814:	4a29      	ldr	r2, [pc, #164]	; (80018bc <MX_RTC_Init+0xc4>)
 8001816:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001818:	4b27      	ldr	r3, [pc, #156]	; (80018b8 <MX_RTC_Init+0xc0>)
 800181a:	2200      	movs	r2, #0
 800181c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800181e:	4b26      	ldr	r3, [pc, #152]	; (80018b8 <MX_RTC_Init+0xc0>)
 8001820:	227f      	movs	r2, #127	; 0x7f
 8001822:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001824:	4b24      	ldr	r3, [pc, #144]	; (80018b8 <MX_RTC_Init+0xc0>)
 8001826:	22ff      	movs	r2, #255	; 0xff
 8001828:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800182a:	4b23      	ldr	r3, [pc, #140]	; (80018b8 <MX_RTC_Init+0xc0>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001830:	4b21      	ldr	r3, [pc, #132]	; (80018b8 <MX_RTC_Init+0xc0>)
 8001832:	2200      	movs	r2, #0
 8001834:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001836:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <MX_RTC_Init+0xc0>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800183c:	4b1e      	ldr	r3, [pc, #120]	; (80018b8 <MX_RTC_Init+0xc0>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001842:	4b1d      	ldr	r3, [pc, #116]	; (80018b8 <MX_RTC_Init+0xc0>)
 8001844:	0018      	movs	r0, r3
 8001846:	f003 fc47 	bl	80050d8 <HAL_RTC_Init>
 800184a:	1e03      	subs	r3, r0, #0
 800184c:	d001      	beq.n	8001852 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800184e:	f000 fa3f 	bl	8001cd0 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8001858:	1d3b      	adds	r3, r7, #4
 800185a:	2200      	movs	r2, #0
 800185c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	2200      	movs	r2, #0
 8001862:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	2200      	movs	r2, #0
 8001868:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001870:	1d39      	adds	r1, r7, #4
 8001872:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <MX_RTC_Init+0xc0>)
 8001874:	2200      	movs	r2, #0
 8001876:	0018      	movs	r0, r3
 8001878:	f003 fccc 	bl	8005214 <HAL_RTC_SetTime>
 800187c:	1e03      	subs	r3, r0, #0
 800187e:	d001      	beq.n	8001884 <MX_RTC_Init+0x8c>
  {
    Error_Handler();
 8001880:	f000 fa26 	bl	8001cd0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001884:	003b      	movs	r3, r7
 8001886:	2201      	movs	r2, #1
 8001888:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800188a:	003b      	movs	r3, r7
 800188c:	2201      	movs	r2, #1
 800188e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8001890:	003b      	movs	r3, r7
 8001892:	2201      	movs	r2, #1
 8001894:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8001896:	003b      	movs	r3, r7
 8001898:	2200      	movs	r2, #0
 800189a:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800189c:	0039      	movs	r1, r7
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_RTC_Init+0xc0>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	0018      	movs	r0, r3
 80018a4:	f003 fdd6 	bl	8005454 <HAL_RTC_SetDate>
 80018a8:	1e03      	subs	r3, r0, #0
 80018aa:	d001      	beq.n	80018b0 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 80018ac:	f000 fa10 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80018b0:	46c0      	nop			; (mov r8, r8)
 80018b2:	46bd      	mov	sp, r7
 80018b4:	b006      	add	sp, #24
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200001c0 	.word	0x200001c0
 80018bc:	40002800 	.word	0x40002800

080018c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018c4:	4b19      	ldr	r3, [pc, #100]	; (800192c <MX_SPI1_Init+0x6c>)
 80018c6:	4a1a      	ldr	r2, [pc, #104]	; (8001930 <MX_SPI1_Init+0x70>)
 80018c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ca:	4b18      	ldr	r3, [pc, #96]	; (800192c <MX_SPI1_Init+0x6c>)
 80018cc:	2282      	movs	r2, #130	; 0x82
 80018ce:	0052      	lsls	r2, r2, #1
 80018d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018d2:	4b16      	ldr	r3, [pc, #88]	; (800192c <MX_SPI1_Init+0x6c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018d8:	4b14      	ldr	r3, [pc, #80]	; (800192c <MX_SPI1_Init+0x6c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018de:	4b13      	ldr	r3, [pc, #76]	; (800192c <MX_SPI1_Init+0x6c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018e4:	4b11      	ldr	r3, [pc, #68]	; (800192c <MX_SPI1_Init+0x6c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <MX_SPI1_Init+0x6c>)
 80018ec:	2280      	movs	r2, #128	; 0x80
 80018ee:	0092      	lsls	r2, r2, #2
 80018f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018f2:	4b0e      	ldr	r3, [pc, #56]	; (800192c <MX_SPI1_Init+0x6c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <MX_SPI1_Init+0x6c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018fe:	4b0b      	ldr	r3, [pc, #44]	; (800192c <MX_SPI1_Init+0x6c>)
 8001900:	2200      	movs	r2, #0
 8001902:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001904:	4b09      	ldr	r3, [pc, #36]	; (800192c <MX_SPI1_Init+0x6c>)
 8001906:	2200      	movs	r2, #0
 8001908:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800190a:	4b08      	ldr	r3, [pc, #32]	; (800192c <MX_SPI1_Init+0x6c>)
 800190c:	2207      	movs	r2, #7
 800190e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001910:	4b06      	ldr	r3, [pc, #24]	; (800192c <MX_SPI1_Init+0x6c>)
 8001912:	0018      	movs	r0, r3
 8001914:	f004 f87e 	bl	8005a14 <HAL_SPI_Init>
 8001918:	1e03      	subs	r3, r0, #0
 800191a:	d001      	beq.n	8001920 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800191c:	f000 f9d8 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  hspi1.hdmatx = &hdma_spi1_tx;
 8001920:	4b02      	ldr	r3, [pc, #8]	; (800192c <MX_SPI1_Init+0x6c>)
 8001922:	4a04      	ldr	r2, [pc, #16]	; (8001934 <MX_SPI1_Init+0x74>)
 8001924:	649a      	str	r2, [r3, #72]	; 0x48
  /* USER CODE END SPI1_Init 2 */

}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	200001ec 	.word	0x200001ec
 8001930:	40013000 	.word	0x40013000
 8001934:	200002e8 	.word	0x200002e8

08001938 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	; 0x28
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193e:	2318      	movs	r3, #24
 8001940:	18fb      	adds	r3, r7, r3
 8001942:	0018      	movs	r0, r3
 8001944:	2310      	movs	r3, #16
 8001946:	001a      	movs	r2, r3
 8001948:	2100      	movs	r1, #0
 800194a:	f005 fa4e 	bl	8006dea <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194e:	2310      	movs	r3, #16
 8001950:	18fb      	adds	r3, r7, r3
 8001952:	0018      	movs	r0, r3
 8001954:	2308      	movs	r3, #8
 8001956:	001a      	movs	r2, r3
 8001958:	2100      	movs	r1, #0
 800195a:	f005 fa46 	bl	8006dea <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800195e:	003b      	movs	r3, r7
 8001960:	0018      	movs	r0, r3
 8001962:	2310      	movs	r3, #16
 8001964:	001a      	movs	r2, r3
 8001966:	2100      	movs	r1, #0
 8001968:	f005 fa3f 	bl	8006dea <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 800196c:	4b37      	ldr	r3, [pc, #220]	; (8001a4c <MX_TIM21_Init+0x114>)
 800196e:	4a38      	ldr	r2, [pc, #224]	; (8001a50 <MX_TIM21_Init+0x118>)
 8001970:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 8001972:	4b36      	ldr	r3, [pc, #216]	; (8001a4c <MX_TIM21_Init+0x114>)
 8001974:	2200      	movs	r2, #0
 8001976:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001978:	4b34      	ldr	r3, [pc, #208]	; (8001a4c <MX_TIM21_Init+0x114>)
 800197a:	2210      	movs	r2, #16
 800197c:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 0x8000;
 800197e:	4b33      	ldr	r3, [pc, #204]	; (8001a4c <MX_TIM21_Init+0x114>)
 8001980:	2280      	movs	r2, #128	; 0x80
 8001982:	0212      	lsls	r2, r2, #8
 8001984:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001986:	4b31      	ldr	r3, [pc, #196]	; (8001a4c <MX_TIM21_Init+0x114>)
 8001988:	2200      	movs	r2, #0
 800198a:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198c:	4b2f      	ldr	r3, [pc, #188]	; (8001a4c <MX_TIM21_Init+0x114>)
 800198e:	2200      	movs	r2, #0
 8001990:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8001992:	4b2e      	ldr	r3, [pc, #184]	; (8001a4c <MX_TIM21_Init+0x114>)
 8001994:	0018      	movs	r0, r3
 8001996:	f004 fd03 	bl	80063a0 <HAL_TIM_Base_Init>
 800199a:	1e03      	subs	r3, r0, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM21_Init+0x6a>
  {
    Error_Handler();
 800199e:	f000 f997 	bl	8001cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 80019a2:	2118      	movs	r1, #24
 80019a4:	187b      	adds	r3, r7, r1
 80019a6:	2280      	movs	r2, #128	; 0x80
 80019a8:	0192      	lsls	r2, r2, #6
 80019aa:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80019ac:	187b      	adds	r3, r7, r1
 80019ae:	2200      	movs	r2, #0
 80019b0:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80019b2:	187b      	adds	r3, r7, r1
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	2200      	movs	r2, #0
 80019bc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 80019be:	187a      	adds	r2, r7, r1
 80019c0:	4b22      	ldr	r3, [pc, #136]	; (8001a4c <MX_TIM21_Init+0x114>)
 80019c2:	0011      	movs	r1, r2
 80019c4:	0018      	movs	r0, r3
 80019c6:	f004 fea3 	bl	8006710 <HAL_TIM_ConfigClockSource>
 80019ca:	1e03      	subs	r3, r0, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM21_Init+0x9a>
  {
    Error_Handler();
 80019ce:	f000 f97f 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim21) != HAL_OK)
 80019d2:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <MX_TIM21_Init+0x114>)
 80019d4:	0018      	movs	r0, r3
 80019d6:	f004 fd31 	bl	800643c <HAL_TIM_OC_Init>
 80019da:	1e03      	subs	r3, r0, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM21_Init+0xaa>
  {
    Error_Handler();
 80019de:	f000 f977 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e2:	2110      	movs	r1, #16
 80019e4:	187b      	adds	r3, r7, r1
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ea:	187b      	adds	r3, r7, r1
 80019ec:	2200      	movs	r2, #0
 80019ee:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 80019f0:	187a      	adds	r2, r7, r1
 80019f2:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <MX_TIM21_Init+0x114>)
 80019f4:	0011      	movs	r1, r2
 80019f6:	0018      	movs	r0, r3
 80019f8:	f005 f964 	bl	8006cc4 <HAL_TIMEx_MasterConfigSynchronization>
 80019fc:	1e03      	subs	r3, r0, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM21_Init+0xcc>
  {
    Error_Handler();
 8001a00:	f000 f966 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim21, TIM21_ETR_LSE) != HAL_OK)
 8001a04:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <MX_TIM21_Init+0x114>)
 8001a06:	2103      	movs	r1, #3
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f005 f99e 	bl	8006d4a <HAL_TIMEx_RemapConfig>
 8001a0e:	1e03      	subs	r3, r0, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM21_Init+0xde>
  {
    Error_Handler();
 8001a12:	f000 f95d 	bl	8001cd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001a16:	003b      	movs	r3, r7
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001a1c:	003b      	movs	r3, r7
 8001a1e:	2200      	movs	r2, #0
 8001a20:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a22:	003b      	movs	r3, r7
 8001a24:	2200      	movs	r2, #0
 8001a26:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a28:	003b      	movs	r3, r7
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a2e:	0039      	movs	r1, r7
 8001a30:	4b06      	ldr	r3, [pc, #24]	; (8001a4c <MX_TIM21_Init+0x114>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	0018      	movs	r0, r3
 8001a36:	f004 fe1d 	bl	8006674 <HAL_TIM_OC_ConfigChannel>
 8001a3a:	1e03      	subs	r3, r0, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_TIM21_Init+0x10a>
  {
    Error_Handler();
 8001a3e:	f000 f947 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8001a42:	46c0      	nop			; (mov r8, r8)
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b00a      	add	sp, #40	; 0x28
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	20000250 	.word	0x20000250
 8001a50:	40010800 	.word	0x40010800

08001a54 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08a      	sub	sp, #40	; 0x28
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a5a:	2318      	movs	r3, #24
 8001a5c:	18fb      	adds	r3, r7, r3
 8001a5e:	0018      	movs	r0, r3
 8001a60:	2310      	movs	r3, #16
 8001a62:	001a      	movs	r2, r3
 8001a64:	2100      	movs	r1, #0
 8001a66:	f005 f9c0 	bl	8006dea <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6a:	2310      	movs	r3, #16
 8001a6c:	18fb      	adds	r3, r7, r3
 8001a6e:	0018      	movs	r0, r3
 8001a70:	2308      	movs	r3, #8
 8001a72:	001a      	movs	r2, r3
 8001a74:	2100      	movs	r1, #0
 8001a76:	f005 f9b8 	bl	8006dea <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a7a:	003b      	movs	r3, r7
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	2310      	movs	r3, #16
 8001a80:	001a      	movs	r2, r3
 8001a82:	2100      	movs	r1, #0
 8001a84:	f005 f9b1 	bl	8006dea <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8001a88:	4b37      	ldr	r3, [pc, #220]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001a8a:	4a38      	ldr	r2, [pc, #224]	; (8001b6c <MX_TIM22_Init+0x118>)
 8001a8c:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8001a8e:	4b36      	ldr	r3, [pc, #216]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001a94:	4b34      	ldr	r3, [pc, #208]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001a96:	2210      	movs	r2, #16
 8001a98:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 0x8000;
 8001a9a:	4b33      	ldr	r3, [pc, #204]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001a9c:	2280      	movs	r2, #128	; 0x80
 8001a9e:	0212      	lsls	r2, r2, #8
 8001aa0:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b31      	ldr	r3, [pc, #196]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b2f      	ldr	r3, [pc, #188]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8001aae:	4b2e      	ldr	r3, [pc, #184]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f004 fc75 	bl	80063a0 <HAL_TIM_Base_Init>
 8001ab6:	1e03      	subs	r3, r0, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM22_Init+0x6a>
  {
    Error_Handler();
 8001aba:	f000 f909 	bl	8001cd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8001abe:	2118      	movs	r1, #24
 8001ac0:	187b      	adds	r3, r7, r1
 8001ac2:	2280      	movs	r2, #128	; 0x80
 8001ac4:	0192      	lsls	r2, r2, #6
 8001ac6:	601a      	str	r2, [r3, #0]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8001ac8:	187b      	adds	r3, r7, r1
 8001aca:	2200      	movs	r2, #0
 8001acc:	605a      	str	r2, [r3, #4]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8001ace:	187b      	adds	r3, r7, r1
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  sClockSourceConfig.ClockFilter = 0;
 8001ad4:	187b      	adds	r3, r7, r1
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8001ada:	187a      	adds	r2, r7, r1
 8001adc:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001ade:	0011      	movs	r1, r2
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	f004 fe15 	bl	8006710 <HAL_TIM_ConfigClockSource>
 8001ae6:	1e03      	subs	r3, r0, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM22_Init+0x9a>
  {
    Error_Handler();
 8001aea:	f000 f8f1 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim22) != HAL_OK)
 8001aee:	4b1e      	ldr	r3, [pc, #120]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001af0:	0018      	movs	r0, r3
 8001af2:	f004 fca3 	bl	800643c <HAL_TIM_OC_Init>
 8001af6:	1e03      	subs	r3, r0, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM22_Init+0xaa>
  {
    Error_Handler();
 8001afa:	f000 f8e9 	bl	8001cd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afe:	2110      	movs	r1, #16
 8001b00:	187b      	adds	r3, r7, r1
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b06:	187b      	adds	r3, r7, r1
 8001b08:	2200      	movs	r2, #0
 8001b0a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8001b0c:	187a      	adds	r2, r7, r1
 8001b0e:	4b16      	ldr	r3, [pc, #88]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001b10:	0011      	movs	r1, r2
 8001b12:	0018      	movs	r0, r3
 8001b14:	f005 f8d6 	bl	8006cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b18:	1e03      	subs	r3, r0, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM22_Init+0xcc>
  {
    Error_Handler();
 8001b1c:	f000 f8d8 	bl	8001cd0 <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim22, TIM22_ETR_LSE) != HAL_OK)
 8001b20:	4b11      	ldr	r3, [pc, #68]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001b22:	2103      	movs	r1, #3
 8001b24:	0018      	movs	r0, r3
 8001b26:	f005 f910 	bl	8006d4a <HAL_TIMEx_RemapConfig>
 8001b2a:	1e03      	subs	r3, r0, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM22_Init+0xde>
  {
    Error_Handler();
 8001b2e:	f000 f8cf 	bl	8001cd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001b32:	003b      	movs	r3, r7
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001b38:	003b      	movs	r3, r7
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b3e:	003b      	movs	r3, r7
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b44:	003b      	movs	r3, r7
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b4a:	0039      	movs	r1, r7
 8001b4c:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <MX_TIM22_Init+0x114>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	0018      	movs	r0, r3
 8001b52:	f004 fd8f 	bl	8006674 <HAL_TIM_OC_ConfigChannel>
 8001b56:	1e03      	subs	r3, r0, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM22_Init+0x10a>
  {
    Error_Handler();
 8001b5a:	f000 f8b9 	bl	8001cd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */

}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	46bd      	mov	sp, r7
 8001b62:	b00a      	add	sp, #40	; 0x28
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	20000150 	.word	0x20000150
 8001b6c:	40011400 	.word	0x40011400

08001b70 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <MX_DMA_Init+0x38>)
 8001b78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ba8 <MX_DMA_Init+0x38>)
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	631a      	str	r2, [r3, #48]	; 0x30
 8001b82:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <MX_DMA_Init+0x38>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	2201      	movs	r2, #1
 8001b88:	4013      	ands	r3, r2
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2100      	movs	r1, #0
 8001b92:	200a      	movs	r0, #10
 8001b94:	f001 fd76 	bl	8003684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001b98:	200a      	movs	r0, #10
 8001b9a:	f001 fd88 	bl	80036ae <HAL_NVIC_EnableIRQ>

}
 8001b9e:	46c0      	nop			; (mov r8, r8)
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	b002      	add	sp, #8
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	40021000 	.word	0x40021000

08001bac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bac:	b590      	push	{r4, r7, lr}
 8001bae:	b089      	sub	sp, #36	; 0x24
 8001bb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb2:	240c      	movs	r4, #12
 8001bb4:	193b      	adds	r3, r7, r4
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	2314      	movs	r3, #20
 8001bba:	001a      	movs	r2, r3
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	f005 f914 	bl	8006dea <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc2:	4b3e      	ldr	r3, [pc, #248]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bc6:	4b3d      	ldr	r3, [pc, #244]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001bc8:	2104      	movs	r1, #4
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bce:	4b3b      	ldr	r3, [pc, #236]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60bb      	str	r3, [r7, #8]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bda:	4b38      	ldr	r3, [pc, #224]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bde:	4b37      	ldr	r3, [pc, #220]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001be0:	2101      	movs	r1, #1
 8001be2:	430a      	orrs	r2, r1
 8001be4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001be6:	4b35      	ldr	r3, [pc, #212]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bea:	2201      	movs	r2, #1
 8001bec:	4013      	ands	r3, r2
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf2:	4b32      	ldr	r3, [pc, #200]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001bf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bf6:	4b31      	ldr	r3, [pc, #196]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001bf8:	2102      	movs	r1, #2
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bfe:	4b2f      	ldr	r3, [pc, #188]	; (8001cbc <MX_GPIO_Init+0x110>)
 8001c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c02:	2202      	movs	r2, #2
 8001c04:	4013      	ands	r3, r2
 8001c06:	603b      	str	r3, [r7, #0]
 8001c08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 8001c0a:	4b2d      	ldr	r3, [pc, #180]	; (8001cc0 <MX_GPIO_Init+0x114>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2183      	movs	r1, #131	; 0x83
 8001c10:	0018      	movs	r0, r3
 8001c12:	f002 f872 	bl	8003cfa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_6, GPIO_PIN_RESET);
 8001c16:	4b2b      	ldr	r3, [pc, #172]	; (8001cc4 <MX_GPIO_Init+0x118>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2142      	movs	r1, #66	; 0x42
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f002 f86c 	bl	8003cfa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_7;
 8001c22:	0021      	movs	r1, r4
 8001c24:	187b      	adds	r3, r7, r1
 8001c26:	2283      	movs	r2, #131	; 0x83
 8001c28:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c2a:	187b      	adds	r3, r7, r1
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	187b      	adds	r3, r7, r1
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	187b      	adds	r3, r7, r1
 8001c38:	2200      	movs	r2, #0
 8001c3a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c3c:	000c      	movs	r4, r1
 8001c3e:	187b      	adds	r3, r7, r1
 8001c40:	4a1f      	ldr	r2, [pc, #124]	; (8001cc0 <MX_GPIO_Init+0x114>)
 8001c42:	0019      	movs	r1, r3
 8001c44:	0010      	movs	r0, r2
 8001c46:	f001 febd 	bl	80039c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 8001c4a:	0021      	movs	r1, r4
 8001c4c:	187b      	adds	r3, r7, r1
 8001c4e:	2242      	movs	r2, #66	; 0x42
 8001c50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c52:	187b      	adds	r3, r7, r1
 8001c54:	2201      	movs	r2, #1
 8001c56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	187b      	adds	r3, r7, r1
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	187b      	adds	r3, r7, r1
 8001c60:	2200      	movs	r2, #0
 8001c62:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c64:	000c      	movs	r4, r1
 8001c66:	187b      	adds	r3, r7, r1
 8001c68:	4a16      	ldr	r2, [pc, #88]	; (8001cc4 <MX_GPIO_Init+0x118>)
 8001c6a:	0019      	movs	r1, r3
 8001c6c:	0010      	movs	r0, r2
 8001c6e:	f001 fea9 	bl	80039c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c72:	0021      	movs	r1, r4
 8001c74:	187b      	adds	r3, r7, r1
 8001c76:	4a14      	ldr	r2, [pc, #80]	; (8001cc8 <MX_GPIO_Init+0x11c>)
 8001c78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c7a:	187b      	adds	r3, r7, r1
 8001c7c:	4a13      	ldr	r2, [pc, #76]	; (8001ccc <MX_GPIO_Init+0x120>)
 8001c7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c80:	187b      	adds	r3, r7, r1
 8001c82:	2202      	movs	r2, #2
 8001c84:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c86:	187b      	adds	r3, r7, r1
 8001c88:	4a0e      	ldr	r2, [pc, #56]	; (8001cc4 <MX_GPIO_Init+0x118>)
 8001c8a:	0019      	movs	r1, r3
 8001c8c:	0010      	movs	r0, r2
 8001c8e:	f001 fe99 	bl	80039c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2100      	movs	r1, #0
 8001c96:	2006      	movs	r0, #6
 8001c98:	f001 fcf4 	bl	8003684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8001c9c:	2006      	movs	r0, #6
 8001c9e:	f001 fd06 	bl	80036ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	2007      	movs	r0, #7
 8001ca8:	f001 fcec 	bl	8003684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001cac:	2007      	movs	r0, #7
 8001cae:	f001 fcfe 	bl	80036ae <HAL_NVIC_EnableIRQ>

}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	b009      	add	sp, #36	; 0x24
 8001cb8:	bd90      	pop	{r4, r7, pc}
 8001cba:	46c0      	nop			; (mov r8, r8)
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	50000800 	.word	0x50000800
 8001cc4:	50000400 	.word	0x50000400
 8001cc8:	0000e004 	.word	0x0000e004
 8001ccc:	10110000 	.word	0x10110000

08001cd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001cd4:	46c0      	nop			; (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
	...

08001cdc <updateDisplay>:
};

// update screen based on global variables
// going in main, so it's executing in a while loop
//   software interrupt on flag so that this doesn't run all the time?
void updateDisplay(SPI_HandleTypeDef *hspi) {
 8001cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cde:	b095      	sub	sp, #84	; 0x54
 8001ce0:	af02      	add	r7, sp, #8
 8001ce2:	6078      	str	r0, [r7, #4]
	uint8_t hr, min, sec;
	struct dates currentDate;
	struct times currentTime;
	// update main clock face
	// missing space for current time
	if (updateFace == 1) {
 8001ce4:	4bdc      	ldr	r3, [pc, #880]	; (8002058 <updateDisplay+0x37c>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d143      	bne.n	8001d76 <updateDisplay+0x9a>
		updateFace = 0;
 8001cee:	4bda      	ldr	r3, [pc, #872]	; (8002058 <updateDisplay+0x37c>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
		if (face == faceClock) {
 8001cf4:	4bd9      	ldr	r3, [pc, #868]	; (800205c <updateDisplay+0x380>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d10b      	bne.n	8001d14 <updateDisplay+0x38>
			clearScreen(ST77XX_CYAN, hspi);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4ad8      	ldr	r2, [pc, #864]	; (8002060 <updateDisplay+0x384>)
 8001d00:	0019      	movs	r1, r3
 8001d02:	0010      	movs	r0, r2
 8001d04:	f7ff f9d6 	bl	80010b4 <clearScreen>
			drawTextAt(0, HEIGHT-10, "main     ", hspi);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4ad6      	ldr	r2, [pc, #856]	; (8002064 <updateDisplay+0x388>)
 8001d0c:	2196      	movs	r1, #150	; 0x96
 8001d0e:	2000      	movs	r0, #0
 8001d10:	f7ff f96e 	bl	8000ff0 <drawTextAt>
		}
		if (face == faceTimer) {
 8001d14:	4bd1      	ldr	r3, [pc, #836]	; (800205c <updateDisplay+0x380>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d10c      	bne.n	8001d36 <updateDisplay+0x5a>
			clearScreen(ST77XX_GREEN, hspi);
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	23fc      	movs	r3, #252	; 0xfc
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	0011      	movs	r1, r2
 8001d24:	0018      	movs	r0, r3
 8001d26:	f7ff f9c5 	bl	80010b4 <clearScreen>
			drawTextAt(0, HEIGHT-10, "timer    ", hspi);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4ace      	ldr	r2, [pc, #824]	; (8002068 <updateDisplay+0x38c>)
 8001d2e:	2196      	movs	r1, #150	; 0x96
 8001d30:	2000      	movs	r0, #0
 8001d32:	f7ff f95d 	bl	8000ff0 <drawTextAt>
		}
		if (face == faceAlarm) {
 8001d36:	4bc9      	ldr	r3, [pc, #804]	; (800205c <updateDisplay+0x380>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d10b      	bne.n	8001d56 <updateDisplay+0x7a>
			clearScreen(ST77XX_MAGENTA, hspi);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4aca      	ldr	r2, [pc, #808]	; (800206c <updateDisplay+0x390>)
 8001d42:	0019      	movs	r1, r3
 8001d44:	0010      	movs	r0, r2
 8001d46:	f7ff f9b5 	bl	80010b4 <clearScreen>
			drawTextAt(0, HEIGHT-10, "alarm    ", hspi);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4ac8      	ldr	r2, [pc, #800]	; (8002070 <updateDisplay+0x394>)
 8001d4e:	2196      	movs	r1, #150	; 0x96
 8001d50:	2000      	movs	r0, #0
 8001d52:	f7ff f94d 	bl	8000ff0 <drawTextAt>
		}
		if (face == faceStopwatch) {
 8001d56:	4bc1      	ldr	r3, [pc, #772]	; (800205c <updateDisplay+0x380>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2b03      	cmp	r3, #3
 8001d5c:	d10b      	bne.n	8001d76 <updateDisplay+0x9a>
			clearScreen(ST77XX_YELLOW, hspi);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4ac4      	ldr	r2, [pc, #784]	; (8002074 <updateDisplay+0x398>)
 8001d62:	0019      	movs	r1, r3
 8001d64:	0010      	movs	r0, r2
 8001d66:	f7ff f9a5 	bl	80010b4 <clearScreen>
			drawTextAt(0, HEIGHT-10, "stopwatch", hspi);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4ac2      	ldr	r2, [pc, #776]	; (8002078 <updateDisplay+0x39c>)
 8001d6e:	2196      	movs	r1, #150	; 0x96
 8001d70:	2000      	movs	r0, #0
 8001d72:	f7ff f93d 	bl	8000ff0 <drawTextAt>
		}
	}
	if (face == faceClock) {
 8001d76:	4bb9      	ldr	r3, [pc, #740]	; (800205c <updateDisplay+0x380>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d000      	beq.n	8001d80 <updateDisplay+0xa4>
 8001d7e:	e0bb      	b.n	8001ef8 <updateDisplay+0x21c>
		if (updateClock == 1) {
 8001d80:	4bbe      	ldr	r3, [pc, #760]	; (800207c <updateDisplay+0x3a0>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d000      	beq.n	8001d8c <updateDisplay+0xb0>
 8001d8a:	e2db      	b.n	8002344 <updateDisplay+0x668>
			updateClock = 0;
 8001d8c:	4bbb      	ldr	r3, [pc, #748]	; (800207c <updateDisplay+0x3a0>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
			if (clockSet == 0) {
 8001d92:	4bbb      	ldr	r3, [pc, #748]	; (8002080 <updateDisplay+0x3a4>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d14e      	bne.n	8001e38 <updateDisplay+0x15c>
				drawTextAt(0, 0, "not setting", hspi);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4ab9      	ldr	r2, [pc, #740]	; (8002084 <updateDisplay+0x3a8>)
 8001d9e:	2100      	movs	r1, #0
 8001da0:	2000      	movs	r0, #0
 8001da2:	f7ff f925 	bl	8000ff0 <drawTextAt>
				drawTextAt(0, 10, "     ", hspi);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4ab7      	ldr	r2, [pc, #732]	; (8002088 <updateDisplay+0x3ac>)
 8001daa:	210a      	movs	r1, #10
 8001dac:	2000      	movs	r0, #0
 8001dae:	f7ff f91f 	bl	8000ff0 <drawTextAt>
				getDateTime(&currentDate, &currentTime);
 8001db2:	2108      	movs	r1, #8
 8001db4:	000c      	movs	r4, r1
 8001db6:	187a      	adds	r2, r7, r1
 8001db8:	250c      	movs	r5, #12
 8001dba:	197b      	adds	r3, r7, r5
 8001dbc:	0011      	movs	r1, r2
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	f7ff fb58 	bl	8001474 <getDateTime>
				sprintf(str, "%2u:%2u:%2u", currentTime.hr, currentTime.min, currentTime.sec);
 8001dc4:	0021      	movs	r1, r4
 8001dc6:	187b      	adds	r3, r7, r1
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	001a      	movs	r2, r3
 8001dcc:	187b      	adds	r3, r7, r1
 8001dce:	785b      	ldrb	r3, [r3, #1]
 8001dd0:	001c      	movs	r4, r3
 8001dd2:	187b      	adds	r3, r7, r1
 8001dd4:	789b      	ldrb	r3, [r3, #2]
 8001dd6:	49ad      	ldr	r1, [pc, #692]	; (800208c <updateDisplay+0x3b0>)
 8001dd8:	2614      	movs	r6, #20
 8001dda:	19b8      	adds	r0, r7, r6
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	0023      	movs	r3, r4
 8001de0:	f005 f80c 	bl	8006dfc <siprintf>
				drawTextAt(0, 60, str, hspi);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	19ba      	adds	r2, r7, r6
 8001de8:	213c      	movs	r1, #60	; 0x3c
 8001dea:	2000      	movs	r0, #0
 8001dec:	f7ff f900 	bl	8000ff0 <drawTextAt>
				sprintf(str, "%s, %2u, %4u   %s", monthNames[currentDate.month], currentDate.date, currentDate.yr, weekdayNames[currentDate.weekday]);
 8001df0:	197b      	adds	r3, r7, r5
 8001df2:	789b      	ldrb	r3, [r3, #2]
 8001df4:	001a      	movs	r2, r3
 8001df6:	4ba6      	ldr	r3, [pc, #664]	; (8002090 <updateDisplay+0x3b4>)
 8001df8:	0092      	lsls	r2, r2, #2
 8001dfa:	58d4      	ldr	r4, [r2, r3]
 8001dfc:	197b      	adds	r3, r7, r5
 8001dfe:	78db      	ldrb	r3, [r3, #3]
 8001e00:	001e      	movs	r6, r3
 8001e02:	002a      	movs	r2, r5
 8001e04:	197b      	adds	r3, r7, r5
 8001e06:	881b      	ldrh	r3, [r3, #0]
 8001e08:	001d      	movs	r5, r3
 8001e0a:	18bb      	adds	r3, r7, r2
 8001e0c:	791b      	ldrb	r3, [r3, #4]
 8001e0e:	001a      	movs	r2, r3
 8001e10:	4ba0      	ldr	r3, [pc, #640]	; (8002094 <updateDisplay+0x3b8>)
 8001e12:	0092      	lsls	r2, r2, #2
 8001e14:	58d3      	ldr	r3, [r2, r3]
 8001e16:	49a0      	ldr	r1, [pc, #640]	; (8002098 <updateDisplay+0x3bc>)
 8001e18:	2214      	movs	r2, #20
 8001e1a:	18b8      	adds	r0, r7, r2
 8001e1c:	9301      	str	r3, [sp, #4]
 8001e1e:	9500      	str	r5, [sp, #0]
 8001e20:	0033      	movs	r3, r6
 8001e22:	0022      	movs	r2, r4
 8001e24:	f004 ffea 	bl	8006dfc <siprintf>
				drawTextAt(0, 70, str, hspi);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2614      	movs	r6, #20
 8001e2c:	19ba      	adds	r2, r7, r6
 8001e2e:	2146      	movs	r1, #70	; 0x46
 8001e30:	2000      	movs	r0, #0
 8001e32:	f7ff f8dd 	bl	8000ff0 <drawTextAt>
			else if (stopwatchRunning == 1) {
				drawTextAt(0, 0, "running    ", hspi);
			}
		}
	}
}
 8001e36:	e285      	b.n	8002344 <updateDisplay+0x668>
			else if (clockSet == 1) {
 8001e38:	4b91      	ldr	r3, [pc, #580]	; (8002080 <updateDisplay+0x3a4>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d000      	beq.n	8001e42 <updateDisplay+0x166>
 8001e40:	e280      	b.n	8002344 <updateDisplay+0x668>
				drawTextAt(0, 0, "setting... ", hspi);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a95      	ldr	r2, [pc, #596]	; (800209c <updateDisplay+0x3c0>)
 8001e46:	2100      	movs	r1, #0
 8001e48:	2000      	movs	r0, #0
 8001e4a:	f7ff f8d1 	bl	8000ff0 <drawTextAt>
				switch (clockField) {
 8001e4e:	4b94      	ldr	r3, [pc, #592]	; (80020a0 <updateDisplay+0x3c4>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2b05      	cmp	r3, #5
 8001e54:	d827      	bhi.n	8001ea6 <updateDisplay+0x1ca>
 8001e56:	009a      	lsls	r2, r3, #2
 8001e58:	4b92      	ldr	r3, [pc, #584]	; (80020a4 <updateDisplay+0x3c8>)
 8001e5a:	18d3      	adds	r3, r2, r3
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	469f      	mov	pc, r3
					case 1: drawTextAt(0, 10, "min  ", hspi); break;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a91      	ldr	r2, [pc, #580]	; (80020a8 <updateDisplay+0x3cc>)
 8001e64:	210a      	movs	r1, #10
 8001e66:	2000      	movs	r0, #0
 8001e68:	f7ff f8c2 	bl	8000ff0 <drawTextAt>
 8001e6c:	e01c      	b.n	8001ea8 <updateDisplay+0x1cc>
					case 2: drawTextAt(0, 10, "hr   ", hspi); break;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4a8e      	ldr	r2, [pc, #568]	; (80020ac <updateDisplay+0x3d0>)
 8001e72:	210a      	movs	r1, #10
 8001e74:	2000      	movs	r0, #0
 8001e76:	f7ff f8bb 	bl	8000ff0 <drawTextAt>
 8001e7a:	e015      	b.n	8001ea8 <updateDisplay+0x1cc>
					case 3: drawTextAt(0, 10, "year ", hspi); break;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a8c      	ldr	r2, [pc, #560]	; (80020b0 <updateDisplay+0x3d4>)
 8001e80:	210a      	movs	r1, #10
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7ff f8b4 	bl	8000ff0 <drawTextAt>
 8001e88:	e00e      	b.n	8001ea8 <updateDisplay+0x1cc>
					case 4: drawTextAt(0, 10, "month", hspi); break;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a89      	ldr	r2, [pc, #548]	; (80020b4 <updateDisplay+0x3d8>)
 8001e8e:	210a      	movs	r1, #10
 8001e90:	2000      	movs	r0, #0
 8001e92:	f7ff f8ad 	bl	8000ff0 <drawTextAt>
 8001e96:	e007      	b.n	8001ea8 <updateDisplay+0x1cc>
					case 5: drawTextAt(0, 10, "day  ", hspi); break;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a87      	ldr	r2, [pc, #540]	; (80020b8 <updateDisplay+0x3dc>)
 8001e9c:	210a      	movs	r1, #10
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f7ff f8a6 	bl	8000ff0 <drawTextAt>
 8001ea4:	e000      	b.n	8001ea8 <updateDisplay+0x1cc>
					default: break;
 8001ea6:	46c0      	nop			; (mov r8, r8)
				sprintf(str, "%2u:%2u   ", tempClockTimes.hr, tempClockTimes.min);
 8001ea8:	4b84      	ldr	r3, [pc, #528]	; (80020bc <updateDisplay+0x3e0>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	001a      	movs	r2, r3
 8001eae:	4b83      	ldr	r3, [pc, #524]	; (80020bc <updateDisplay+0x3e0>)
 8001eb0:	785b      	ldrb	r3, [r3, #1]
 8001eb2:	4983      	ldr	r1, [pc, #524]	; (80020c0 <updateDisplay+0x3e4>)
 8001eb4:	2514      	movs	r5, #20
 8001eb6:	1978      	adds	r0, r7, r5
 8001eb8:	f004 ffa0 	bl	8006dfc <siprintf>
				drawTextAt(0, 60, str, hspi);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	197a      	adds	r2, r7, r5
 8001ec0:	213c      	movs	r1, #60	; 0x3c
 8001ec2:	2000      	movs	r0, #0
 8001ec4:	f7ff f894 	bl	8000ff0 <drawTextAt>
				sprintf(str, "%s, %2u, %4u      ", monthNames[tempClockDate.month], tempClockDate.date, tempClockDate.yr);
 8001ec8:	4b7e      	ldr	r3, [pc, #504]	; (80020c4 <updateDisplay+0x3e8>)
 8001eca:	789b      	ldrb	r3, [r3, #2]
 8001ecc:	001a      	movs	r2, r3
 8001ece:	4b70      	ldr	r3, [pc, #448]	; (8002090 <updateDisplay+0x3b4>)
 8001ed0:	0092      	lsls	r2, r2, #2
 8001ed2:	58d2      	ldr	r2, [r2, r3]
 8001ed4:	4b7b      	ldr	r3, [pc, #492]	; (80020c4 <updateDisplay+0x3e8>)
 8001ed6:	78db      	ldrb	r3, [r3, #3]
 8001ed8:	001c      	movs	r4, r3
 8001eda:	4b7a      	ldr	r3, [pc, #488]	; (80020c4 <updateDisplay+0x3e8>)
 8001edc:	881b      	ldrh	r3, [r3, #0]
 8001ede:	497a      	ldr	r1, [pc, #488]	; (80020c8 <updateDisplay+0x3ec>)
 8001ee0:	1978      	adds	r0, r7, r5
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	0023      	movs	r3, r4
 8001ee6:	f004 ff89 	bl	8006dfc <siprintf>
				drawTextAt(0, 70, str, hspi);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	197a      	adds	r2, r7, r5
 8001eee:	2146      	movs	r1, #70	; 0x46
 8001ef0:	2000      	movs	r0, #0
 8001ef2:	f7ff f87d 	bl	8000ff0 <drawTextAt>
}
 8001ef6:	e225      	b.n	8002344 <updateDisplay+0x668>
	else if (face == faceTimer) {
 8001ef8:	4b58      	ldr	r3, [pc, #352]	; (800205c <updateDisplay+0x380>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d000      	beq.n	8001f02 <updateDisplay+0x226>
 8001f00:	e115      	b.n	800212e <updateDisplay+0x452>
		if (updateTimer == 1) {
 8001f02:	4b72      	ldr	r3, [pc, #456]	; (80020cc <updateDisplay+0x3f0>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d000      	beq.n	8001f0e <updateDisplay+0x232>
 8001f0c:	e21a      	b.n	8002344 <updateDisplay+0x668>
			updateTimer = 0;
 8001f0e:	4b6f      	ldr	r3, [pc, #444]	; (80020cc <updateDisplay+0x3f0>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
			if (timerSet == 0) {
 8001f14:	4b6e      	ldr	r3, [pc, #440]	; (80020d0 <updateDisplay+0x3f4>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d000      	beq.n	8001f1e <updateDisplay+0x242>
 8001f1c:	e079      	b.n	8002012 <updateDisplay+0x336>
				timerVal = watchTimerSeconds;
 8001f1e:	4b6d      	ldr	r3, [pc, #436]	; (80020d4 <updateDisplay+0x3f8>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	63fb      	str	r3, [r7, #60]	; 0x3c
				if (timerVal != 0) {
 8001f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d03b      	beq.n	8001fa2 <updateDisplay+0x2c6>
					hr = timerVal / 3600;
 8001f2a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f2c:	23e1      	movs	r3, #225	; 0xe1
 8001f2e:	0119      	lsls	r1, r3, #4
 8001f30:	0010      	movs	r0, r2
 8001f32:	f7fe f8e9 	bl	8000108 <__udivsi3>
 8001f36:	0003      	movs	r3, r0
 8001f38:	001a      	movs	r2, r3
 8001f3a:	2443      	movs	r4, #67	; 0x43
 8001f3c:	193b      	adds	r3, r7, r4
 8001f3e:	701a      	strb	r2, [r3, #0]
					timerVal %= 3600;
 8001f40:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f42:	23e1      	movs	r3, #225	; 0xe1
 8001f44:	0119      	lsls	r1, r3, #4
 8001f46:	0010      	movs	r0, r2
 8001f48:	f7fe f964 	bl	8000214 <__aeabi_uidivmod>
 8001f4c:	000b      	movs	r3, r1
 8001f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
					min = timerVal / 60;
 8001f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f52:	213c      	movs	r1, #60	; 0x3c
 8001f54:	0018      	movs	r0, r3
 8001f56:	f7fe f8d7 	bl	8000108 <__udivsi3>
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	001a      	movs	r2, r3
 8001f5e:	2542      	movs	r5, #66	; 0x42
 8001f60:	197b      	adds	r3, r7, r5
 8001f62:	701a      	strb	r2, [r3, #0]
					timerVal %= 60;
 8001f64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f66:	213c      	movs	r1, #60	; 0x3c
 8001f68:	0018      	movs	r0, r3
 8001f6a:	f7fe f953 	bl	8000214 <__aeabi_uidivmod>
 8001f6e:	000b      	movs	r3, r1
 8001f70:	63fb      	str	r3, [r7, #60]	; 0x3c
					sec = timerVal;
 8001f72:	2141      	movs	r1, #65	; 0x41
 8001f74:	187b      	adds	r3, r7, r1
 8001f76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f78:	701a      	strb	r2, [r3, #0]
					sprintf(str, "%2u:%2u:%2u", hr, min, sec);
 8001f7a:	193b      	adds	r3, r7, r4
 8001f7c:	781a      	ldrb	r2, [r3, #0]
 8001f7e:	197b      	adds	r3, r7, r5
 8001f80:	781c      	ldrb	r4, [r3, #0]
 8001f82:	187b      	adds	r3, r7, r1
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	4941      	ldr	r1, [pc, #260]	; (800208c <updateDisplay+0x3b0>)
 8001f88:	2514      	movs	r5, #20
 8001f8a:	1978      	adds	r0, r7, r5
 8001f8c:	9300      	str	r3, [sp, #0]
 8001f8e:	0023      	movs	r3, r4
 8001f90:	f004 ff34 	bl	8006dfc <siprintf>
					drawTextAt(0, 60, str, hspi);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	197a      	adds	r2, r7, r5
 8001f98:	213c      	movs	r1, #60	; 0x3c
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7ff f828 	bl	8000ff0 <drawTextAt>
 8001fa0:	e005      	b.n	8001fae <updateDisplay+0x2d2>
					drawTextAt(0, 60, "        ", hspi);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a4c      	ldr	r2, [pc, #304]	; (80020d8 <updateDisplay+0x3fc>)
 8001fa6:	213c      	movs	r1, #60	; 0x3c
 8001fa8:	2000      	movs	r0, #0
 8001faa:	f7ff f821 	bl	8000ff0 <drawTextAt>
				drawTextAt(0, 10, "     ", hspi);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a35      	ldr	r2, [pc, #212]	; (8002088 <updateDisplay+0x3ac>)
 8001fb2:	210a      	movs	r1, #10
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	f7ff f81b 	bl	8000ff0 <drawTextAt>
				if (timerRunning == 0) {
 8001fba:	4b48      	ldr	r3, [pc, #288]	; (80020dc <updateDisplay+0x400>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d106      	bne.n	8001fd0 <updateDisplay+0x2f4>
					drawTextAt(0, 0, "not running", hspi);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a46      	ldr	r2, [pc, #280]	; (80020e0 <updateDisplay+0x404>)
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f7ff f811 	bl	8000ff0 <drawTextAt>
}
 8001fce:	e1b9      	b.n	8002344 <updateDisplay+0x668>
				else if (timerRunning == 1) {
 8001fd0:	4b42      	ldr	r3, [pc, #264]	; (80020dc <updateDisplay+0x400>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d000      	beq.n	8001fda <updateDisplay+0x2fe>
 8001fd8:	e1b4      	b.n	8002344 <updateDisplay+0x668>
					drawTextAt(0, 0, "running    ", hspi);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a41      	ldr	r2, [pc, #260]	; (80020e4 <updateDisplay+0x408>)
 8001fde:	2100      	movs	r1, #0
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	f7ff f805 	bl	8000ff0 <drawTextAt>
					sprintf(str, "%2u:%2u:%2u", tempTimer.hr, tempTimer.min, tempTimer.sec);
 8001fe6:	4b40      	ldr	r3, [pc, #256]	; (80020e8 <updateDisplay+0x40c>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	001a      	movs	r2, r3
 8001fec:	4b3e      	ldr	r3, [pc, #248]	; (80020e8 <updateDisplay+0x40c>)
 8001fee:	785b      	ldrb	r3, [r3, #1]
 8001ff0:	001c      	movs	r4, r3
 8001ff2:	4b3d      	ldr	r3, [pc, #244]	; (80020e8 <updateDisplay+0x40c>)
 8001ff4:	789b      	ldrb	r3, [r3, #2]
 8001ff6:	4925      	ldr	r1, [pc, #148]	; (800208c <updateDisplay+0x3b0>)
 8001ff8:	2514      	movs	r5, #20
 8001ffa:	1978      	adds	r0, r7, r5
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	0023      	movs	r3, r4
 8002000:	f004 fefc 	bl	8006dfc <siprintf>
					drawTextAt(0, 50, str, hspi);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	197a      	adds	r2, r7, r5
 8002008:	2132      	movs	r1, #50	; 0x32
 800200a:	2000      	movs	r0, #0
 800200c:	f7fe fff0 	bl	8000ff0 <drawTextAt>
}
 8002010:	e198      	b.n	8002344 <updateDisplay+0x668>
			else if (timerSet == 1) {
 8002012:	4b2f      	ldr	r3, [pc, #188]	; (80020d0 <updateDisplay+0x3f4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d000      	beq.n	800201c <updateDisplay+0x340>
 800201a:	e193      	b.n	8002344 <updateDisplay+0x668>
				drawTextAt(0, 0, "setting... ", hspi);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a1f      	ldr	r2, [pc, #124]	; (800209c <updateDisplay+0x3c0>)
 8002020:	2100      	movs	r1, #0
 8002022:	2000      	movs	r0, #0
 8002024:	f7fe ffe4 	bl	8000ff0 <drawTextAt>
				switch (timerField) {
 8002028:	4b30      	ldr	r3, [pc, #192]	; (80020ec <updateDisplay+0x410>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b02      	cmp	r3, #2
 800202e:	d00b      	beq.n	8002048 <updateDisplay+0x36c>
 8002030:	2b03      	cmp	r3, #3
 8002032:	d05f      	beq.n	80020f4 <updateDisplay+0x418>
 8002034:	2b01      	cmp	r3, #1
 8002036:	d000      	beq.n	800203a <updateDisplay+0x35e>
					default: break;
 8002038:	e063      	b.n	8002102 <updateDisplay+0x426>
					case 1: drawTextAt(0, 10, "sec  ", hspi); break;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a2c      	ldr	r2, [pc, #176]	; (80020f0 <updateDisplay+0x414>)
 800203e:	210a      	movs	r1, #10
 8002040:	2000      	movs	r0, #0
 8002042:	f7fe ffd5 	bl	8000ff0 <drawTextAt>
 8002046:	e05c      	b.n	8002102 <updateDisplay+0x426>
					case 2: drawTextAt(0, 10, "min  ", hspi); break;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a17      	ldr	r2, [pc, #92]	; (80020a8 <updateDisplay+0x3cc>)
 800204c:	210a      	movs	r1, #10
 800204e:	2000      	movs	r0, #0
 8002050:	f7fe ffce 	bl	8000ff0 <drawTextAt>
 8002054:	e055      	b.n	8002102 <updateDisplay+0x426>
 8002056:	46c0      	nop			; (mov r8, r8)
 8002058:	2000018c 	.word	0x2000018c
 800205c:	200000e4 	.word	0x200000e4
 8002060:	000007ff 	.word	0x000007ff
 8002064:	08007720 	.word	0x08007720
 8002068:	0800772c 	.word	0x0800772c
 800206c:	0000f81f 	.word	0x0000f81f
 8002070:	08007738 	.word	0x08007738
 8002074:	0000ffe0 	.word	0x0000ffe0
 8002078:	08007744 	.word	0x08007744
 800207c:	2000012c 	.word	0x2000012c
 8002080:	200000e8 	.word	0x200000e8
 8002084:	08007750 	.word	0x08007750
 8002088:	0800775c 	.word	0x0800775c
 800208c:	08007764 	.word	0x08007764
 8002090:	20000020 	.word	0x20000020
 8002094:	20000000 	.word	0x20000000
 8002098:	08007770 	.word	0x08007770
 800209c:	08007784 	.word	0x08007784
 80020a0:	200000ec 	.word	0x200000ec
 80020a4:	08007d24 	.word	0x08007d24
 80020a8:	08007790 	.word	0x08007790
 80020ac:	08007798 	.word	0x08007798
 80020b0:	080077a0 	.word	0x080077a0
 80020b4:	080077a8 	.word	0x080077a8
 80020b8:	080077b0 	.word	0x080077b0
 80020bc:	20000128 	.word	0x20000128
 80020c0:	080077b8 	.word	0x080077b8
 80020c4:	20000248 	.word	0x20000248
 80020c8:	080077c4 	.word	0x080077c4
 80020cc:	200001e8 	.word	0x200001e8
 80020d0:	200000f0 	.word	0x200000f0
 80020d4:	20000244 	.word	0x20000244
 80020d8:	080077d8 	.word	0x080077d8
 80020dc:	200000f8 	.word	0x200000f8
 80020e0:	080077e4 	.word	0x080077e4
 80020e4:	080077f0 	.word	0x080077f0
 80020e8:	2000011c 	.word	0x2000011c
 80020ec:	200000f4 	.word	0x200000f4
 80020f0:	080077fc 	.word	0x080077fc
					case 3: drawTextAt(0, 10, "hr   ", hspi); break;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a95      	ldr	r2, [pc, #596]	; (800234c <updateDisplay+0x670>)
 80020f8:	210a      	movs	r1, #10
 80020fa:	2000      	movs	r0, #0
 80020fc:	f7fe ff78 	bl	8000ff0 <drawTextAt>
 8002100:	46c0      	nop			; (mov r8, r8)
				sprintf(str, "%2u:%2u:%2u", tempTimer.hr, tempTimer.min, tempTimer.sec);
 8002102:	4b93      	ldr	r3, [pc, #588]	; (8002350 <updateDisplay+0x674>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	001a      	movs	r2, r3
 8002108:	4b91      	ldr	r3, [pc, #580]	; (8002350 <updateDisplay+0x674>)
 800210a:	785b      	ldrb	r3, [r3, #1]
 800210c:	001c      	movs	r4, r3
 800210e:	4b90      	ldr	r3, [pc, #576]	; (8002350 <updateDisplay+0x674>)
 8002110:	789b      	ldrb	r3, [r3, #2]
 8002112:	4990      	ldr	r1, [pc, #576]	; (8002354 <updateDisplay+0x678>)
 8002114:	2514      	movs	r5, #20
 8002116:	1978      	adds	r0, r7, r5
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	0023      	movs	r3, r4
 800211c:	f004 fe6e 	bl	8006dfc <siprintf>
				drawTextAt(0, 60, str, hspi);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	197a      	adds	r2, r7, r5
 8002124:	213c      	movs	r1, #60	; 0x3c
 8002126:	2000      	movs	r0, #0
 8002128:	f7fe ff62 	bl	8000ff0 <drawTextAt>
}
 800212c:	e10a      	b.n	8002344 <updateDisplay+0x668>
	else if (face == faceAlarm) {
 800212e:	4b8a      	ldr	r3, [pc, #552]	; (8002358 <updateDisplay+0x67c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2b02      	cmp	r3, #2
 8002134:	d000      	beq.n	8002138 <updateDisplay+0x45c>
 8002136:	e0a6      	b.n	8002286 <updateDisplay+0x5aa>
		if (updateAlarm == 1) {
 8002138:	4b88      	ldr	r3, [pc, #544]	; (800235c <updateDisplay+0x680>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b01      	cmp	r3, #1
 8002140:	d000      	beq.n	8002144 <updateDisplay+0x468>
 8002142:	e0ff      	b.n	8002344 <updateDisplay+0x668>
			updateAlarm = 0;
 8002144:	4b85      	ldr	r3, [pc, #532]	; (800235c <updateDisplay+0x680>)
 8002146:	2200      	movs	r2, #0
 8002148:	701a      	strb	r2, [r3, #0]
			if (alarmSet == 0) {
 800214a:	4b85      	ldr	r3, [pc, #532]	; (8002360 <updateDisplay+0x684>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d141      	bne.n	80021d6 <updateDisplay+0x4fa>
				drawTextAt(0, 10, "     ", hspi);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a83      	ldr	r2, [pc, #524]	; (8002364 <updateDisplay+0x688>)
 8002156:	210a      	movs	r1, #10
 8002158:	2000      	movs	r0, #0
 800215a:	f7fe ff49 	bl	8000ff0 <drawTextAt>
				if (alarmRunning == 0) {
 800215e:	4b82      	ldr	r3, [pc, #520]	; (8002368 <updateDisplay+0x68c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d10c      	bne.n	8002180 <updateDisplay+0x4a4>
					drawTextAt(0, 0, "not running", hspi);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4a80      	ldr	r2, [pc, #512]	; (800236c <updateDisplay+0x690>)
 800216a:	2100      	movs	r1, #0
 800216c:	2000      	movs	r0, #0
 800216e:	f7fe ff3f 	bl	8000ff0 <drawTextAt>
					drawTextAt(0, 60, "              ", hspi);		// clears line used in other cases. probably should wrap in graphics function
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a7e      	ldr	r2, [pc, #504]	; (8002370 <updateDisplay+0x694>)
 8002176:	213c      	movs	r1, #60	; 0x3c
 8002178:	2000      	movs	r0, #0
 800217a:	f7fe ff39 	bl	8000ff0 <drawTextAt>
}
 800217e:	e0e1      	b.n	8002344 <updateDisplay+0x668>
				else if (alarmRunning == 1) {
 8002180:	4b79      	ldr	r3, [pc, #484]	; (8002368 <updateDisplay+0x68c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d000      	beq.n	800218a <updateDisplay+0x4ae>
 8002188:	e0dc      	b.n	8002344 <updateDisplay+0x668>
					drawTextAt(0, 0, "running    ", hspi);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a79      	ldr	r2, [pc, #484]	; (8002374 <updateDisplay+0x698>)
 800218e:	2100      	movs	r1, #0
 8002190:	2000      	movs	r0, #0
 8002192:	f7fe ff2d 	bl	8000ff0 <drawTextAt>
					sprintf(str, "%2u:%2u:%2u %s", watchAlarm.hr, watchAlarm.min, watchAlarm.sec, weekdayNames[watchAlarm.weekday]);
 8002196:	4b78      	ldr	r3, [pc, #480]	; (8002378 <updateDisplay+0x69c>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	001d      	movs	r5, r3
 800219c:	4b76      	ldr	r3, [pc, #472]	; (8002378 <updateDisplay+0x69c>)
 800219e:	785b      	ldrb	r3, [r3, #1]
 80021a0:	001e      	movs	r6, r3
 80021a2:	4b75      	ldr	r3, [pc, #468]	; (8002378 <updateDisplay+0x69c>)
 80021a4:	789b      	ldrb	r3, [r3, #2]
 80021a6:	001c      	movs	r4, r3
 80021a8:	4b73      	ldr	r3, [pc, #460]	; (8002378 <updateDisplay+0x69c>)
 80021aa:	78db      	ldrb	r3, [r3, #3]
 80021ac:	001a      	movs	r2, r3
 80021ae:	4b73      	ldr	r3, [pc, #460]	; (800237c <updateDisplay+0x6a0>)
 80021b0:	0092      	lsls	r2, r2, #2
 80021b2:	58d3      	ldr	r3, [r2, r3]
 80021b4:	4972      	ldr	r1, [pc, #456]	; (8002380 <updateDisplay+0x6a4>)
 80021b6:	2214      	movs	r2, #20
 80021b8:	18b8      	adds	r0, r7, r2
 80021ba:	9301      	str	r3, [sp, #4]
 80021bc:	9400      	str	r4, [sp, #0]
 80021be:	0033      	movs	r3, r6
 80021c0:	002a      	movs	r2, r5
 80021c2:	f004 fe1b 	bl	8006dfc <siprintf>
					drawTextAt(0, 60, str, hspi);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2214      	movs	r2, #20
 80021ca:	18ba      	adds	r2, r7, r2
 80021cc:	213c      	movs	r1, #60	; 0x3c
 80021ce:	2000      	movs	r0, #0
 80021d0:	f7fe ff0e 	bl	8000ff0 <drawTextAt>
}
 80021d4:	e0b6      	b.n	8002344 <updateDisplay+0x668>
			else if (alarmSet == 1) {
 80021d6:	4b62      	ldr	r3, [pc, #392]	; (8002360 <updateDisplay+0x684>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d000      	beq.n	80021e0 <updateDisplay+0x504>
 80021de:	e0b1      	b.n	8002344 <updateDisplay+0x668>
				drawTextAt(0, 0, "setting... ", hspi);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a68      	ldr	r2, [pc, #416]	; (8002384 <updateDisplay+0x6a8>)
 80021e4:	2100      	movs	r1, #0
 80021e6:	2000      	movs	r0, #0
 80021e8:	f7fe ff02 	bl	8000ff0 <drawTextAt>
				switch (alarmField) {
 80021ec:	4b66      	ldr	r3, [pc, #408]	; (8002388 <updateDisplay+0x6ac>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d00f      	beq.n	8002214 <updateDisplay+0x538>
 80021f4:	dc02      	bgt.n	80021fc <updateDisplay+0x520>
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d005      	beq.n	8002206 <updateDisplay+0x52a>
					default: break;
 80021fa:	e020      	b.n	800223e <updateDisplay+0x562>
				switch (alarmField) {
 80021fc:	2b03      	cmp	r3, #3
 80021fe:	d010      	beq.n	8002222 <updateDisplay+0x546>
 8002200:	2b04      	cmp	r3, #4
 8002202:	d015      	beq.n	8002230 <updateDisplay+0x554>
					default: break;
 8002204:	e01b      	b.n	800223e <updateDisplay+0x562>
					case 1: drawTextAt(0, 10, "sec  ", hspi); break;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a60      	ldr	r2, [pc, #384]	; (800238c <updateDisplay+0x6b0>)
 800220a:	210a      	movs	r1, #10
 800220c:	2000      	movs	r0, #0
 800220e:	f7fe feef 	bl	8000ff0 <drawTextAt>
 8002212:	e014      	b.n	800223e <updateDisplay+0x562>
					case 2: drawTextAt(0, 10, "min  ", hspi); break;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a5e      	ldr	r2, [pc, #376]	; (8002390 <updateDisplay+0x6b4>)
 8002218:	210a      	movs	r1, #10
 800221a:	2000      	movs	r0, #0
 800221c:	f7fe fee8 	bl	8000ff0 <drawTextAt>
 8002220:	e00d      	b.n	800223e <updateDisplay+0x562>
					case 3: drawTextAt(0, 10, "hr   ", hspi); break;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a49      	ldr	r2, [pc, #292]	; (800234c <updateDisplay+0x670>)
 8002226:	210a      	movs	r1, #10
 8002228:	2000      	movs	r0, #0
 800222a:	f7fe fee1 	bl	8000ff0 <drawTextAt>
 800222e:	e006      	b.n	800223e <updateDisplay+0x562>
					case 4: drawTextAt(0, 10, "day  ", hspi); break;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a58      	ldr	r2, [pc, #352]	; (8002394 <updateDisplay+0x6b8>)
 8002234:	210a      	movs	r1, #10
 8002236:	2000      	movs	r0, #0
 8002238:	f7fe feda 	bl	8000ff0 <drawTextAt>
 800223c:	46c0      	nop			; (mov r8, r8)
				sprintf(str, "%2u:%2u:%2u %s", tempAlarm.hr, tempAlarm.min, tempAlarm.sec, weekdayNames[tempAlarm.weekday]);
 800223e:	4b56      	ldr	r3, [pc, #344]	; (8002398 <updateDisplay+0x6bc>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	b2db      	uxtb	r3, r3
 8002244:	001d      	movs	r5, r3
 8002246:	4b54      	ldr	r3, [pc, #336]	; (8002398 <updateDisplay+0x6bc>)
 8002248:	785b      	ldrb	r3, [r3, #1]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	001e      	movs	r6, r3
 800224e:	4b52      	ldr	r3, [pc, #328]	; (8002398 <updateDisplay+0x6bc>)
 8002250:	789b      	ldrb	r3, [r3, #2]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	001c      	movs	r4, r3
 8002256:	4b50      	ldr	r3, [pc, #320]	; (8002398 <updateDisplay+0x6bc>)
 8002258:	78db      	ldrb	r3, [r3, #3]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	001a      	movs	r2, r3
 800225e:	4b47      	ldr	r3, [pc, #284]	; (800237c <updateDisplay+0x6a0>)
 8002260:	0092      	lsls	r2, r2, #2
 8002262:	58d3      	ldr	r3, [r2, r3]
 8002264:	4946      	ldr	r1, [pc, #280]	; (8002380 <updateDisplay+0x6a4>)
 8002266:	2214      	movs	r2, #20
 8002268:	18b8      	adds	r0, r7, r2
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	9400      	str	r4, [sp, #0]
 800226e:	0033      	movs	r3, r6
 8002270:	002a      	movs	r2, r5
 8002272:	f004 fdc3 	bl	8006dfc <siprintf>
				drawTextAt(0, 60, str, hspi);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2214      	movs	r2, #20
 800227a:	18ba      	adds	r2, r7, r2
 800227c:	213c      	movs	r1, #60	; 0x3c
 800227e:	2000      	movs	r0, #0
 8002280:	f7fe feb6 	bl	8000ff0 <drawTextAt>
}
 8002284:	e05e      	b.n	8002344 <updateDisplay+0x668>
	else if (face == faceStopwatch) {
 8002286:	4b34      	ldr	r3, [pc, #208]	; (8002358 <updateDisplay+0x67c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2b03      	cmp	r3, #3
 800228c:	d15a      	bne.n	8002344 <updateDisplay+0x668>
		if (updateStopwatch == 1) {
 800228e:	4b43      	ldr	r3, [pc, #268]	; (800239c <updateDisplay+0x6c0>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b01      	cmp	r3, #1
 8002296:	d155      	bne.n	8002344 <updateDisplay+0x668>
			updateStopwatch = 0;
 8002298:	4b40      	ldr	r3, [pc, #256]	; (800239c <updateDisplay+0x6c0>)
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
			stopwatchVal = stopwatchCNT;
 800229e:	4b40      	ldr	r3, [pc, #256]	; (80023a0 <updateDisplay+0x6c4>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	647b      	str	r3, [r7, #68]	; 0x44
			hr = stopwatchVal / 3600;
 80022a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80022a6:	23e1      	movs	r3, #225	; 0xe1
 80022a8:	0119      	lsls	r1, r3, #4
 80022aa:	0010      	movs	r0, r2
 80022ac:	f7fd ff2c 	bl	8000108 <__udivsi3>
 80022b0:	0003      	movs	r3, r0
 80022b2:	001a      	movs	r2, r3
 80022b4:	2443      	movs	r4, #67	; 0x43
 80022b6:	193b      	adds	r3, r7, r4
 80022b8:	701a      	strb	r2, [r3, #0]
			stopwatchVal %= 3600;
 80022ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80022bc:	23e1      	movs	r3, #225	; 0xe1
 80022be:	0119      	lsls	r1, r3, #4
 80022c0:	0010      	movs	r0, r2
 80022c2:	f7fd ffa7 	bl	8000214 <__aeabi_uidivmod>
 80022c6:	000b      	movs	r3, r1
 80022c8:	647b      	str	r3, [r7, #68]	; 0x44
			min = stopwatchVal / 60;
 80022ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022cc:	213c      	movs	r1, #60	; 0x3c
 80022ce:	0018      	movs	r0, r3
 80022d0:	f7fd ff1a 	bl	8000108 <__udivsi3>
 80022d4:	0003      	movs	r3, r0
 80022d6:	001a      	movs	r2, r3
 80022d8:	2542      	movs	r5, #66	; 0x42
 80022da:	197b      	adds	r3, r7, r5
 80022dc:	701a      	strb	r2, [r3, #0]
			stopwatchVal %= 60;
 80022de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022e0:	213c      	movs	r1, #60	; 0x3c
 80022e2:	0018      	movs	r0, r3
 80022e4:	f7fd ff96 	bl	8000214 <__aeabi_uidivmod>
 80022e8:	000b      	movs	r3, r1
 80022ea:	647b      	str	r3, [r7, #68]	; 0x44
			sec = stopwatchVal;
 80022ec:	2141      	movs	r1, #65	; 0x41
 80022ee:	187b      	adds	r3, r7, r1
 80022f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80022f2:	701a      	strb	r2, [r3, #0]
			sprintf(str, "%2u:%2u:%2u", hr, min, sec);
 80022f4:	193b      	adds	r3, r7, r4
 80022f6:	781a      	ldrb	r2, [r3, #0]
 80022f8:	197b      	adds	r3, r7, r5
 80022fa:	781c      	ldrb	r4, [r3, #0]
 80022fc:	187b      	adds	r3, r7, r1
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	4914      	ldr	r1, [pc, #80]	; (8002354 <updateDisplay+0x678>)
 8002302:	2514      	movs	r5, #20
 8002304:	1978      	adds	r0, r7, r5
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	0023      	movs	r3, r4
 800230a:	f004 fd77 	bl	8006dfc <siprintf>
			drawTextAt(0, 60, str, hspi);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	197a      	adds	r2, r7, r5
 8002312:	213c      	movs	r1, #60	; 0x3c
 8002314:	2000      	movs	r0, #0
 8002316:	f7fe fe6b 	bl	8000ff0 <drawTextAt>
			if (stopwatchRunning == 0) {
 800231a:	4b22      	ldr	r3, [pc, #136]	; (80023a4 <updateDisplay+0x6c8>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <updateDisplay+0x654>
				drawTextAt(0, 0, "not running", hspi);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a11      	ldr	r2, [pc, #68]	; (800236c <updateDisplay+0x690>)
 8002326:	2100      	movs	r1, #0
 8002328:	2000      	movs	r0, #0
 800232a:	f7fe fe61 	bl	8000ff0 <drawTextAt>
}
 800232e:	e009      	b.n	8002344 <updateDisplay+0x668>
			else if (stopwatchRunning == 1) {
 8002330:	4b1c      	ldr	r3, [pc, #112]	; (80023a4 <updateDisplay+0x6c8>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d105      	bne.n	8002344 <updateDisplay+0x668>
				drawTextAt(0, 0, "running    ", hspi);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a0e      	ldr	r2, [pc, #56]	; (8002374 <updateDisplay+0x698>)
 800233c:	2100      	movs	r1, #0
 800233e:	2000      	movs	r0, #0
 8002340:	f7fe fe56 	bl	8000ff0 <drawTextAt>
}
 8002344:	46c0      	nop			; (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	b013      	add	sp, #76	; 0x4c
 800234a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800234c:	08007798 	.word	0x08007798
 8002350:	2000011c 	.word	0x2000011c
 8002354:	08007764 	.word	0x08007764
 8002358:	200000e4 	.word	0x200000e4
 800235c:	20000124 	.word	0x20000124
 8002360:	200000fc 	.word	0x200000fc
 8002364:	0800775c 	.word	0x0800775c
 8002368:	20000104 	.word	0x20000104
 800236c:	080077e4 	.word	0x080077e4
 8002370:	08007804 	.word	0x08007804
 8002374:	080077f0 	.word	0x080077f0
 8002378:	20000140 	.word	0x20000140
 800237c:	20000000 	.word	0x20000000
 8002380:	08007814 	.word	0x08007814
 8002384:	08007784 	.word	0x08007784
 8002388:	20000100 	.word	0x20000100
 800238c:	080077fc 	.word	0x080077fc
 8002390:	08007790 	.word	0x08007790
 8002394:	080077b0 	.word	0x080077b0
 8002398:	20000148 	.word	0x20000148
 800239c:	2000012b 	.word	0x2000012b
 80023a0:	20000120 	.word	0x20000120
 80023a4:	20000108 	.word	0x20000108

080023a8 <HAL_GPIO_EXTI_Callback>:

// this sure is a big callback
// need to complete
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80023a8:	b5b0      	push	{r4, r5, r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	0002      	movs	r2, r0
 80023b0:	1dbb      	adds	r3, r7, #6
 80023b2:	801a      	strh	r2, [r3, #0]
	/* program flow:
	 *   check current face used
	 *   check current variables and check button pressed
	 */
//	HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);	// should run for any button
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 80023b4:	4bb9      	ldr	r3, [pc, #740]	; (800269c <HAL_GPIO_EXTI_Callback+0x2f4>)
 80023b6:	2102      	movs	r1, #2
 80023b8:	0018      	movs	r0, r3
 80023ba:	f001 fcbb 	bl	8003d34 <HAL_GPIO_TogglePin>
	if (GPIO_Pin == BUTTON0) {
 80023be:	1dbb      	adds	r3, r7, #6
 80023c0:	881b      	ldrh	r3, [r3, #0]
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d110      	bne.n	80023e8 <HAL_GPIO_EXTI_Callback+0x40>
		face = (face + 1) % NUM_FACES;
 80023c6:	4bb6      	ldr	r3, [pc, #728]	; (80026a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	3301      	adds	r3, #1
 80023cc:	4ab5      	ldr	r2, [pc, #724]	; (80026a4 <HAL_GPIO_EXTI_Callback+0x2fc>)
 80023ce:	4013      	ands	r3, r2
 80023d0:	d504      	bpl.n	80023dc <HAL_GPIO_EXTI_Callback+0x34>
 80023d2:	3b01      	subs	r3, #1
 80023d4:	2204      	movs	r2, #4
 80023d6:	4252      	negs	r2, r2
 80023d8:	4313      	orrs	r3, r2
 80023da:	3301      	adds	r3, #1
 80023dc:	001a      	movs	r2, r3
 80023de:	4bb0      	ldr	r3, [pc, #704]	; (80026a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80023e0:	601a      	str	r2, [r3, #0]
		updateFace = 1;
 80023e2:	4bb1      	ldr	r3, [pc, #708]	; (80026a8 <HAL_GPIO_EXTI_Callback+0x300>)
 80023e4:	2201      	movs	r2, #1
 80023e6:	701a      	strb	r2, [r3, #0]
	}
	// use RTC
	if (face == faceClock) {
 80023e8:	4bad      	ldr	r3, [pc, #692]	; (80026a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d000      	beq.n	80023f2 <HAL_GPIO_EXTI_Callback+0x4a>
 80023f0:	e0d1      	b.n	8002596 <HAL_GPIO_EXTI_Callback+0x1ee>
		updateClock = 1;
 80023f2:	4bae      	ldr	r3, [pc, #696]	; (80026ac <HAL_GPIO_EXTI_Callback+0x304>)
 80023f4:	2201      	movs	r2, #1
 80023f6:	701a      	strb	r2, [r3, #0]
		if (GPIO_Pin == BUTTON1 && clockSet) {
 80023f8:	1dbb      	adds	r3, r7, #6
 80023fa:	881a      	ldrh	r2, [r3, #0]
 80023fc:	2380      	movs	r3, #128	; 0x80
 80023fe:	019b      	lsls	r3, r3, #6
 8002400:	429a      	cmp	r2, r3
 8002402:	d145      	bne.n	8002490 <HAL_GPIO_EXTI_Callback+0xe8>
 8002404:	4baa      	ldr	r3, [pc, #680]	; (80026b0 <HAL_GPIO_EXTI_Callback+0x308>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d041      	beq.n	8002490 <HAL_GPIO_EXTI_Callback+0xe8>
			// change fields up, do nothing if not setting clock
			switch (clockField) {
 800240c:	4ba9      	ldr	r3, [pc, #676]	; (80026b4 <HAL_GPIO_EXTI_Callback+0x30c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b05      	cmp	r3, #5
 8002412:	d83f      	bhi.n	8002494 <HAL_GPIO_EXTI_Callback+0xec>
 8002414:	009a      	lsls	r2, r3, #2
 8002416:	4ba8      	ldr	r3, [pc, #672]	; (80026b8 <HAL_GPIO_EXTI_Callback+0x310>)
 8002418:	18d3      	adds	r3, r2, r3
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	469f      	mov	pc, r3
				case 1: tempClockTimes.min = (tempClockTimes.min+1) % 60; break;
 800241e:	4ba7      	ldr	r3, [pc, #668]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 8002420:	785b      	ldrb	r3, [r3, #1]
 8002422:	3301      	adds	r3, #1
 8002424:	213c      	movs	r1, #60	; 0x3c
 8002426:	0018      	movs	r0, r3
 8002428:	f7fd ffde 	bl	80003e8 <__aeabi_idivmod>
 800242c:	000b      	movs	r3, r1
 800242e:	b2da      	uxtb	r2, r3
 8002430:	4ba2      	ldr	r3, [pc, #648]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 8002432:	705a      	strb	r2, [r3, #1]
 8002434:	e02f      	b.n	8002496 <HAL_GPIO_EXTI_Callback+0xee>
				case 2: tempClockTimes.hr = (tempClockTimes.hr+1) % 24; break;
 8002436:	4ba1      	ldr	r3, [pc, #644]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	3301      	adds	r3, #1
 800243c:	2118      	movs	r1, #24
 800243e:	0018      	movs	r0, r3
 8002440:	f7fd ffd2 	bl	80003e8 <__aeabi_idivmod>
 8002444:	000b      	movs	r3, r1
 8002446:	b2da      	uxtb	r2, r3
 8002448:	4b9c      	ldr	r3, [pc, #624]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 800244a:	701a      	strb	r2, [r3, #0]
 800244c:	e023      	b.n	8002496 <HAL_GPIO_EXTI_Callback+0xee>
				case 3: tempClockDate.yr++; break;		// supposed to be between large numbers. no need for bounds checking
 800244e:	4b9c      	ldr	r3, [pc, #624]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	3301      	adds	r3, #1
 8002454:	b29a      	uxth	r2, r3
 8002456:	4b9a      	ldr	r3, [pc, #616]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002458:	801a      	strh	r2, [r3, #0]
 800245a:	e01c      	b.n	8002496 <HAL_GPIO_EXTI_Callback+0xee>
				case 4: tempClockDate.month = (tempClockDate.month+1) % 12 + 1; break;
 800245c:	4b98      	ldr	r3, [pc, #608]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 800245e:	789b      	ldrb	r3, [r3, #2]
 8002460:	3301      	adds	r3, #1
 8002462:	210c      	movs	r1, #12
 8002464:	0018      	movs	r0, r3
 8002466:	f7fd ffbf 	bl	80003e8 <__aeabi_idivmod>
 800246a:	000b      	movs	r3, r1
 800246c:	b2db      	uxtb	r3, r3
 800246e:	3301      	adds	r3, #1
 8002470:	b2da      	uxtb	r2, r3
 8002472:	4b93      	ldr	r3, [pc, #588]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002474:	709a      	strb	r2, [r3, #2]
 8002476:	e00e      	b.n	8002496 <HAL_GPIO_EXTI_Callback+0xee>
				case 5: tempClockDate.date = (tempClockDate.date+1) % 31; break;		// make more robust?
 8002478:	4b91      	ldr	r3, [pc, #580]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 800247a:	78db      	ldrb	r3, [r3, #3]
 800247c:	3301      	adds	r3, #1
 800247e:	211f      	movs	r1, #31
 8002480:	0018      	movs	r0, r3
 8002482:	f7fd ffb1 	bl	80003e8 <__aeabi_idivmod>
 8002486:	000b      	movs	r3, r1
 8002488:	b2da      	uxtb	r2, r3
 800248a:	4b8d      	ldr	r3, [pc, #564]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 800248c:	70da      	strb	r2, [r3, #3]
 800248e:	e002      	b.n	8002496 <HAL_GPIO_EXTI_Callback+0xee>
				default: break;
			}
		}
 8002490:	46c0      	nop			; (mov r8, r8)
 8002492:	e000      	b.n	8002496 <HAL_GPIO_EXTI_Callback+0xee>
				default: break;
 8002494:	46c0      	nop			; (mov r8, r8)
		if (GPIO_Pin == BUTTON2 && clockSet) {
 8002496:	1dbb      	adds	r3, r7, #6
 8002498:	881a      	ldrh	r2, [r3, #0]
 800249a:	2380      	movs	r3, #128	; 0x80
 800249c:	01db      	lsls	r3, r3, #7
 800249e:	429a      	cmp	r2, r3
 80024a0:	d147      	bne.n	8002532 <HAL_GPIO_EXTI_Callback+0x18a>
 80024a2:	4b83      	ldr	r3, [pc, #524]	; (80026b0 <HAL_GPIO_EXTI_Callback+0x308>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d043      	beq.n	8002532 <HAL_GPIO_EXTI_Callback+0x18a>
			// change fields down, do nothing if not setting clock
			switch (clockField) {
 80024aa:	4b82      	ldr	r3, [pc, #520]	; (80026b4 <HAL_GPIO_EXTI_Callback+0x30c>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b05      	cmp	r3, #5
 80024b0:	d841      	bhi.n	8002536 <HAL_GPIO_EXTI_Callback+0x18e>
 80024b2:	009a      	lsls	r2, r3, #2
 80024b4:	4b83      	ldr	r3, [pc, #524]	; (80026c4 <HAL_GPIO_EXTI_Callback+0x31c>)
 80024b6:	18d3      	adds	r3, r2, r3
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	469f      	mov	pc, r3
				case 1: tempClockTimes.min = tempClockTimes.min == 0 ? 59 : tempClockTimes.min-1; break;
 80024bc:	4b7f      	ldr	r3, [pc, #508]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 80024be:	785b      	ldrb	r3, [r3, #1]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d004      	beq.n	80024ce <HAL_GPIO_EXTI_Callback+0x126>
 80024c4:	4b7d      	ldr	r3, [pc, #500]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 80024c6:	785b      	ldrb	r3, [r3, #1]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b2da      	uxtb	r2, r3
 80024cc:	e000      	b.n	80024d0 <HAL_GPIO_EXTI_Callback+0x128>
 80024ce:	223b      	movs	r2, #59	; 0x3b
 80024d0:	4b7a      	ldr	r3, [pc, #488]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 80024d2:	705a      	strb	r2, [r3, #1]
 80024d4:	e030      	b.n	8002538 <HAL_GPIO_EXTI_Callback+0x190>
				case 2: tempClockTimes.hr = tempClockTimes.hr == 0 ? 24 : tempClockTimes.hr-1; break;
 80024d6:	4b79      	ldr	r3, [pc, #484]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d004      	beq.n	80024e8 <HAL_GPIO_EXTI_Callback+0x140>
 80024de:	4b77      	ldr	r3, [pc, #476]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	3b01      	subs	r3, #1
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	e000      	b.n	80024ea <HAL_GPIO_EXTI_Callback+0x142>
 80024e8:	2218      	movs	r2, #24
 80024ea:	4b74      	ldr	r3, [pc, #464]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 80024ec:	701a      	strb	r2, [r3, #0]
 80024ee:	e023      	b.n	8002538 <HAL_GPIO_EXTI_Callback+0x190>
				case 3: tempClockDate.yr--; break;		// supposed to be from 1950-2050. no need to do bounds checking
 80024f0:	4b73      	ldr	r3, [pc, #460]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 80024f2:	881b      	ldrh	r3, [r3, #0]
 80024f4:	3b01      	subs	r3, #1
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	4b71      	ldr	r3, [pc, #452]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 80024fa:	801a      	strh	r2, [r3, #0]
 80024fc:	e01c      	b.n	8002538 <HAL_GPIO_EXTI_Callback+0x190>
				case 4: tempClockDate.month = tempClockDate.month == 1 ? 12 : tempClockDate.month-1; break;
 80024fe:	4b70      	ldr	r3, [pc, #448]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002500:	789b      	ldrb	r3, [r3, #2]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d004      	beq.n	8002510 <HAL_GPIO_EXTI_Callback+0x168>
 8002506:	4b6e      	ldr	r3, [pc, #440]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002508:	789b      	ldrb	r3, [r3, #2]
 800250a:	3b01      	subs	r3, #1
 800250c:	b2da      	uxtb	r2, r3
 800250e:	e000      	b.n	8002512 <HAL_GPIO_EXTI_Callback+0x16a>
 8002510:	220c      	movs	r2, #12
 8002512:	4b6b      	ldr	r3, [pc, #428]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002514:	709a      	strb	r2, [r3, #2]
 8002516:	e00f      	b.n	8002538 <HAL_GPIO_EXTI_Callback+0x190>
				case 5: tempClockDate.date = tempClockDate.date == 0 ? 31 : tempClockDate.date-1; break;
 8002518:	4b69      	ldr	r3, [pc, #420]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 800251a:	78db      	ldrb	r3, [r3, #3]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d004      	beq.n	800252a <HAL_GPIO_EXTI_Callback+0x182>
 8002520:	4b67      	ldr	r3, [pc, #412]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002522:	78db      	ldrb	r3, [r3, #3]
 8002524:	3b01      	subs	r3, #1
 8002526:	b2da      	uxtb	r2, r3
 8002528:	e000      	b.n	800252c <HAL_GPIO_EXTI_Callback+0x184>
 800252a:	221f      	movs	r2, #31
 800252c:	4b64      	ldr	r3, [pc, #400]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 800252e:	70da      	strb	r2, [r3, #3]
 8002530:	e002      	b.n	8002538 <HAL_GPIO_EXTI_Callback+0x190>
				default: break;
			}
		}
 8002532:	46c0      	nop			; (mov r8, r8)
 8002534:	e000      	b.n	8002538 <HAL_GPIO_EXTI_Callback+0x190>
				default: break;
 8002536:	46c0      	nop			; (mov r8, r8)
		if (GPIO_Pin == BUTTON3) {
 8002538:	1dbb      	adds	r3, r7, #6
 800253a:	881a      	ldrh	r2, [r3, #0]
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	021b      	lsls	r3, r3, #8
 8002540:	429a      	cmp	r2, r3
 8002542:	d000      	beq.n	8002546 <HAL_GPIO_EXTI_Callback+0x19e>
 8002544:	e26e      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
			clockField = (clockField + 1) % (NUM_CLOCKFIELDS + 1);
 8002546:	4b5b      	ldr	r3, [pc, #364]	; (80026b4 <HAL_GPIO_EXTI_Callback+0x30c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	3301      	adds	r3, #1
 800254c:	2106      	movs	r1, #6
 800254e:	0018      	movs	r0, r3
 8002550:	f7fd ff4a 	bl	80003e8 <__aeabi_idivmod>
 8002554:	000b      	movs	r3, r1
 8002556:	001a      	movs	r2, r3
 8002558:	4b56      	ldr	r3, [pc, #344]	; (80026b4 <HAL_GPIO_EXTI_Callback+0x30c>)
 800255a:	601a      	str	r2, [r3, #0]
			if (clockField != 0) {
 800255c:	4b55      	ldr	r3, [pc, #340]	; (80026b4 <HAL_GPIO_EXTI_Callback+0x30c>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00e      	beq.n	8002582 <HAL_GPIO_EXTI_Callback+0x1da>
				clockSet = 1;
 8002564:	4b52      	ldr	r3, [pc, #328]	; (80026b0 <HAL_GPIO_EXTI_Callback+0x308>)
 8002566:	2201      	movs	r2, #1
 8002568:	601a      	str	r2, [r3, #0]
				if (clockField == 1) getDateTime(&tempClockDate, &tempClockTimes);	// should pull current time on setting 1st field
 800256a:	4b52      	ldr	r3, [pc, #328]	; (80026b4 <HAL_GPIO_EXTI_Callback+0x30c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d000      	beq.n	8002574 <HAL_GPIO_EXTI_Callback+0x1cc>
 8002572:	e257      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
 8002574:	4a51      	ldr	r2, [pc, #324]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 8002576:	4b52      	ldr	r3, [pc, #328]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 8002578:	0011      	movs	r1, r2
 800257a:	0018      	movs	r0, r3
 800257c:	f7fe ff7a 	bl	8001474 <getDateTime>
			// clear stopwatch hw
			stopwatchRunning = 0;
			clearStopwatch();
		}
	}
}
 8002580:	e250      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
				clockSet = 0;
 8002582:	4b4b      	ldr	r3, [pc, #300]	; (80026b0 <HAL_GPIO_EXTI_Callback+0x308>)
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
				setDateTime(&tempClockDate, &tempClockTimes);
 8002588:	4a4c      	ldr	r2, [pc, #304]	; (80026bc <HAL_GPIO_EXTI_Callback+0x314>)
 800258a:	4b4d      	ldr	r3, [pc, #308]	; (80026c0 <HAL_GPIO_EXTI_Callback+0x318>)
 800258c:	0011      	movs	r1, r2
 800258e:	0018      	movs	r0, r3
 8002590:	f7fe fe16 	bl	80011c0 <setDateTime>
}
 8002594:	e246      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
	else if (face == faceTimer) {
 8002596:	4b42      	ldr	r3, [pc, #264]	; (80026a0 <HAL_GPIO_EXTI_Callback+0x2f8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d000      	beq.n	80025a0 <HAL_GPIO_EXTI_Callback+0x1f8>
 800259e:	e0f6      	b.n	800278e <HAL_GPIO_EXTI_Callback+0x3e6>
		updateTimer = 1;
 80025a0:	4b49      	ldr	r3, [pc, #292]	; (80026c8 <HAL_GPIO_EXTI_Callback+0x320>)
 80025a2:	2201      	movs	r2, #1
 80025a4:	701a      	strb	r2, [r3, #0]
		if (timerRunning == 0) {
 80025a6:	4b49      	ldr	r3, [pc, #292]	; (80026cc <HAL_GPIO_EXTI_Callback+0x324>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d000      	beq.n	80025b0 <HAL_GPIO_EXTI_Callback+0x208>
 80025ae:	e0cc      	b.n	800274a <HAL_GPIO_EXTI_Callback+0x3a2>
			if (GPIO_Pin == BUTTON1) {
 80025b0:	1dbb      	adds	r3, r7, #6
 80025b2:	881a      	ldrh	r2, [r3, #0]
 80025b4:	2380      	movs	r3, #128	; 0x80
 80025b6:	019b      	lsls	r3, r3, #6
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d134      	bne.n	8002626 <HAL_GPIO_EXTI_Callback+0x27e>
				if (timerSet == 0) timerRunning = 1;
 80025bc:	4b44      	ldr	r3, [pc, #272]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x328>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d103      	bne.n	80025cc <HAL_GPIO_EXTI_Callback+0x224>
 80025c4:	4b41      	ldr	r3, [pc, #260]	; (80026cc <HAL_GPIO_EXTI_Callback+0x324>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	e02d      	b.n	8002628 <HAL_GPIO_EXTI_Callback+0x280>
					switch (timerField) {
 80025cc:	4b41      	ldr	r3, [pc, #260]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x32c>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d010      	beq.n	80025f6 <HAL_GPIO_EXTI_Callback+0x24e>
 80025d4:	2b03      	cmp	r3, #3
 80025d6:	d01a      	beq.n	800260e <HAL_GPIO_EXTI_Callback+0x266>
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d000      	beq.n	80025de <HAL_GPIO_EXTI_Callback+0x236>
						default: break;
 80025dc:	e024      	b.n	8002628 <HAL_GPIO_EXTI_Callback+0x280>
						case 1: tempTimer.sec = (tempTimer.sec+1) % 60; break;
 80025de:	4b3e      	ldr	r3, [pc, #248]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 80025e0:	789b      	ldrb	r3, [r3, #2]
 80025e2:	3301      	adds	r3, #1
 80025e4:	213c      	movs	r1, #60	; 0x3c
 80025e6:	0018      	movs	r0, r3
 80025e8:	f7fd fefe 	bl	80003e8 <__aeabi_idivmod>
 80025ec:	000b      	movs	r3, r1
 80025ee:	b2da      	uxtb	r2, r3
 80025f0:	4b39      	ldr	r3, [pc, #228]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 80025f2:	709a      	strb	r2, [r3, #2]
 80025f4:	e018      	b.n	8002628 <HAL_GPIO_EXTI_Callback+0x280>
						case 2: tempTimer.min = (tempTimer.min+1) % 60; break;
 80025f6:	4b38      	ldr	r3, [pc, #224]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 80025f8:	785b      	ldrb	r3, [r3, #1]
 80025fa:	3301      	adds	r3, #1
 80025fc:	213c      	movs	r1, #60	; 0x3c
 80025fe:	0018      	movs	r0, r3
 8002600:	f7fd fef2 	bl	80003e8 <__aeabi_idivmod>
 8002604:	000b      	movs	r3, r1
 8002606:	b2da      	uxtb	r2, r3
 8002608:	4b33      	ldr	r3, [pc, #204]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 800260a:	705a      	strb	r2, [r3, #1]
 800260c:	e00c      	b.n	8002628 <HAL_GPIO_EXTI_Callback+0x280>
						case 3: tempTimer.hr = (tempTimer.hr+1) % 24; break;
 800260e:	4b32      	ldr	r3, [pc, #200]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	3301      	adds	r3, #1
 8002614:	2118      	movs	r1, #24
 8002616:	0018      	movs	r0, r3
 8002618:	f7fd fee6 	bl	80003e8 <__aeabi_idivmod>
 800261c:	000b      	movs	r3, r1
 800261e:	b2da      	uxtb	r2, r3
 8002620:	4b2d      	ldr	r3, [pc, #180]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002622:	701a      	strb	r2, [r3, #0]
 8002624:	e000      	b.n	8002628 <HAL_GPIO_EXTI_Callback+0x280>
				}
 8002626:	46c0      	nop			; (mov r8, r8)
			if (GPIO_Pin == BUTTON2) {
 8002628:	1dbb      	adds	r3, r7, #6
 800262a:	881a      	ldrh	r2, [r3, #0]
 800262c:	2380      	movs	r3, #128	; 0x80
 800262e:	01db      	lsls	r3, r3, #7
 8002630:	429a      	cmp	r2, r3
 8002632:	d153      	bne.n	80026dc <HAL_GPIO_EXTI_Callback+0x334>
				if (timerSet == 1) {
 8002634:	4b26      	ldr	r3, [pc, #152]	; (80026d0 <HAL_GPIO_EXTI_Callback+0x328>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d14f      	bne.n	80026dc <HAL_GPIO_EXTI_Callback+0x334>
					switch (timerField) {
 800263c:	4b25      	ldr	r3, [pc, #148]	; (80026d4 <HAL_GPIO_EXTI_Callback+0x32c>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b02      	cmp	r3, #2
 8002642:	d011      	beq.n	8002668 <HAL_GPIO_EXTI_Callback+0x2c0>
 8002644:	2b03      	cmp	r3, #3
 8002646:	d01c      	beq.n	8002682 <HAL_GPIO_EXTI_Callback+0x2da>
 8002648:	2b01      	cmp	r3, #1
 800264a:	d000      	beq.n	800264e <HAL_GPIO_EXTI_Callback+0x2a6>
						default: break;
 800264c:	e047      	b.n	80026de <HAL_GPIO_EXTI_Callback+0x336>
						case 1: tempTimer.sec = tempTimer.sec == 0 ? 59 : tempTimer.sec-1; break;
 800264e:	4b22      	ldr	r3, [pc, #136]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002650:	789b      	ldrb	r3, [r3, #2]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d004      	beq.n	8002660 <HAL_GPIO_EXTI_Callback+0x2b8>
 8002656:	4b20      	ldr	r3, [pc, #128]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002658:	789b      	ldrb	r3, [r3, #2]
 800265a:	3b01      	subs	r3, #1
 800265c:	b2da      	uxtb	r2, r3
 800265e:	e000      	b.n	8002662 <HAL_GPIO_EXTI_Callback+0x2ba>
 8002660:	223b      	movs	r2, #59	; 0x3b
 8002662:	4b1d      	ldr	r3, [pc, #116]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002664:	709a      	strb	r2, [r3, #2]
 8002666:	e03a      	b.n	80026de <HAL_GPIO_EXTI_Callback+0x336>
						case 2: tempTimer.min = tempTimer.min == 0 ? 59 : tempTimer.min-1; break;
 8002668:	4b1b      	ldr	r3, [pc, #108]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 800266a:	785b      	ldrb	r3, [r3, #1]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d004      	beq.n	800267a <HAL_GPIO_EXTI_Callback+0x2d2>
 8002670:	4b19      	ldr	r3, [pc, #100]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002672:	785b      	ldrb	r3, [r3, #1]
 8002674:	3b01      	subs	r3, #1
 8002676:	b2da      	uxtb	r2, r3
 8002678:	e000      	b.n	800267c <HAL_GPIO_EXTI_Callback+0x2d4>
 800267a:	223b      	movs	r2, #59	; 0x3b
 800267c:	4b16      	ldr	r3, [pc, #88]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 800267e:	705a      	strb	r2, [r3, #1]
 8002680:	e02d      	b.n	80026de <HAL_GPIO_EXTI_Callback+0x336>
						case 3: tempTimer.hr = tempTimer.hr == 0 ? 23 : tempTimer.hr-1; break;
 8002682:	4b15      	ldr	r3, [pc, #84]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d004      	beq.n	8002694 <HAL_GPIO_EXTI_Callback+0x2ec>
 800268a:	4b13      	ldr	r3, [pc, #76]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	3b01      	subs	r3, #1
 8002690:	b2da      	uxtb	r2, r3
 8002692:	e000      	b.n	8002696 <HAL_GPIO_EXTI_Callback+0x2ee>
 8002694:	2217      	movs	r2, #23
 8002696:	4b10      	ldr	r3, [pc, #64]	; (80026d8 <HAL_GPIO_EXTI_Callback+0x330>)
 8002698:	701a      	strb	r2, [r3, #0]
 800269a:	e020      	b.n	80026de <HAL_GPIO_EXTI_Callback+0x336>
 800269c:	50000400 	.word	0x50000400
 80026a0:	200000e4 	.word	0x200000e4
 80026a4:	80000003 	.word	0x80000003
 80026a8:	2000018c 	.word	0x2000018c
 80026ac:	2000012c 	.word	0x2000012c
 80026b0:	200000e8 	.word	0x200000e8
 80026b4:	200000ec 	.word	0x200000ec
 80026b8:	08007d3c 	.word	0x08007d3c
 80026bc:	20000128 	.word	0x20000128
 80026c0:	20000248 	.word	0x20000248
 80026c4:	08007d54 	.word	0x08007d54
 80026c8:	200001e8 	.word	0x200001e8
 80026cc:	200000f8 	.word	0x200000f8
 80026d0:	200000f0 	.word	0x200000f0
 80026d4:	200000f4 	.word	0x200000f4
 80026d8:	2000011c 	.word	0x2000011c
				}
 80026dc:	46c0      	nop			; (mov r8, r8)
			if (GPIO_Pin == BUTTON3) {
 80026de:	1dbb      	adds	r3, r7, #6
 80026e0:	881a      	ldrh	r2, [r3, #0]
 80026e2:	2380      	movs	r3, #128	; 0x80
 80026e4:	021b      	lsls	r3, r3, #8
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d000      	beq.n	80026ec <HAL_GPIO_EXTI_Callback+0x344>
 80026ea:	e19b      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
				timerField = (timerField + 1) % (NUM_TIMERFIELDS + 1);
 80026ec:	4bb1      	ldr	r3, [pc, #708]	; (80029b4 <HAL_GPIO_EXTI_Callback+0x60c>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	3301      	adds	r3, #1
 80026f2:	4ab1      	ldr	r2, [pc, #708]	; (80029b8 <HAL_GPIO_EXTI_Callback+0x610>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	d504      	bpl.n	8002702 <HAL_GPIO_EXTI_Callback+0x35a>
 80026f8:	3b01      	subs	r3, #1
 80026fa:	2204      	movs	r2, #4
 80026fc:	4252      	negs	r2, r2
 80026fe:	4313      	orrs	r3, r2
 8002700:	3301      	adds	r3, #1
 8002702:	001a      	movs	r2, r3
 8002704:	4bab      	ldr	r3, [pc, #684]	; (80029b4 <HAL_GPIO_EXTI_Callback+0x60c>)
 8002706:	601a      	str	r2, [r3, #0]
				if (timerField != 0) {
 8002708:	4baa      	ldr	r3, [pc, #680]	; (80029b4 <HAL_GPIO_EXTI_Callback+0x60c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d011      	beq.n	8002734 <HAL_GPIO_EXTI_Callback+0x38c>
					timerSet = 1;
 8002710:	4baa      	ldr	r3, [pc, #680]	; (80029bc <HAL_GPIO_EXTI_Callback+0x614>)
 8002712:	2201      	movs	r2, #1
 8002714:	601a      	str	r2, [r3, #0]
					if (timerField == 1) {
 8002716:	4ba7      	ldr	r3, [pc, #668]	; (80029b4 <HAL_GPIO_EXTI_Callback+0x60c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d000      	beq.n	8002720 <HAL_GPIO_EXTI_Callback+0x378>
 800271e:	e181      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
						tempTimer.sec = 0;
 8002720:	4ba7      	ldr	r3, [pc, #668]	; (80029c0 <HAL_GPIO_EXTI_Callback+0x618>)
 8002722:	2200      	movs	r2, #0
 8002724:	709a      	strb	r2, [r3, #2]
						tempTimer.min = 0;
 8002726:	4ba6      	ldr	r3, [pc, #664]	; (80029c0 <HAL_GPIO_EXTI_Callback+0x618>)
 8002728:	2200      	movs	r2, #0
 800272a:	705a      	strb	r2, [r3, #1]
						tempTimer.hr = 0;
 800272c:	4ba4      	ldr	r3, [pc, #656]	; (80029c0 <HAL_GPIO_EXTI_Callback+0x618>)
 800272e:	2200      	movs	r2, #0
 8002730:	701a      	strb	r2, [r3, #0]
}
 8002732:	e177      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
					timerSet = 0;
 8002734:	4ba1      	ldr	r3, [pc, #644]	; (80029bc <HAL_GPIO_EXTI_Callback+0x614>)
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]
					timerRunning = 1;	// careful where this gets set/unset
 800273a:	4ba2      	ldr	r3, [pc, #648]	; (80029c4 <HAL_GPIO_EXTI_Callback+0x61c>)
 800273c:	2201      	movs	r2, #1
 800273e:	601a      	str	r2, [r3, #0]
					setTimer(&tempTimer);
 8002740:	4b9f      	ldr	r3, [pc, #636]	; (80029c0 <HAL_GPIO_EXTI_Callback+0x618>)
 8002742:	0018      	movs	r0, r3
 8002744:	f7fe fdae 	bl	80012a4 <setTimer>
}
 8002748:	e16c      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
		else if (timerRunning == 1) {
 800274a:	4b9e      	ldr	r3, [pc, #632]	; (80029c4 <HAL_GPIO_EXTI_Callback+0x61c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d000      	beq.n	8002754 <HAL_GPIO_EXTI_Callback+0x3ac>
 8002752:	e167      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
			if (GPIO_Pin == BUTTON1) {
 8002754:	1dbb      	adds	r3, r7, #6
 8002756:	881a      	ldrh	r2, [r3, #0]
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	019b      	lsls	r3, r3, #6
 800275c:	429a      	cmp	r2, r3
 800275e:	d102      	bne.n	8002766 <HAL_GPIO_EXTI_Callback+0x3be>
				timerRunning = 1;
 8002760:	4b98      	ldr	r3, [pc, #608]	; (80029c4 <HAL_GPIO_EXTI_Callback+0x61c>)
 8002762:	2201      	movs	r2, #1
 8002764:	601a      	str	r2, [r3, #0]
			if (GPIO_Pin == BUTTON2) {
 8002766:	1dbb      	adds	r3, r7, #6
 8002768:	881a      	ldrh	r2, [r3, #0]
 800276a:	2380      	movs	r3, #128	; 0x80
 800276c:	01db      	lsls	r3, r3, #7
 800276e:	429a      	cmp	r2, r3
 8002770:	d102      	bne.n	8002778 <HAL_GPIO_EXTI_Callback+0x3d0>
				timerRunning = 0;
 8002772:	4b94      	ldr	r3, [pc, #592]	; (80029c4 <HAL_GPIO_EXTI_Callback+0x61c>)
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
			if (GPIO_Pin == BUTTON3) {
 8002778:	1dbb      	adds	r3, r7, #6
 800277a:	881a      	ldrh	r2, [r3, #0]
 800277c:	2380      	movs	r3, #128	; 0x80
 800277e:	021b      	lsls	r3, r3, #8
 8002780:	429a      	cmp	r2, r3
 8002782:	d000      	beq.n	8002786 <HAL_GPIO_EXTI_Callback+0x3de>
 8002784:	e14e      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
				timerRunning = 0;
 8002786:	4b8f      	ldr	r3, [pc, #572]	; (80029c4 <HAL_GPIO_EXTI_Callback+0x61c>)
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
}
 800278c:	e14a      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
	else if (face == faceAlarm) {
 800278e:	4b8e      	ldr	r3, [pc, #568]	; (80029c8 <HAL_GPIO_EXTI_Callback+0x620>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2b02      	cmp	r3, #2
 8002794:	d000      	beq.n	8002798 <HAL_GPIO_EXTI_Callback+0x3f0>
 8002796:	e0f6      	b.n	8002986 <HAL_GPIO_EXTI_Callback+0x5de>
		updateAlarm = 1;
 8002798:	4b8c      	ldr	r3, [pc, #560]	; (80029cc <HAL_GPIO_EXTI_Callback+0x624>)
 800279a:	2201      	movs	r2, #1
 800279c:	701a      	strb	r2, [r3, #0]
		if (alarmRunning == 0) {
 800279e:	4b8c      	ldr	r3, [pc, #560]	; (80029d0 <HAL_GPIO_EXTI_Callback+0x628>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d000      	beq.n	80027a8 <HAL_GPIO_EXTI_Callback+0x400>
 80027a6:	e0e0      	b.n	800296a <HAL_GPIO_EXTI_Callback+0x5c2>
			if (GPIO_Pin == BUTTON1 && alarmSet) {
 80027a8:	1dbb      	adds	r3, r7, #6
 80027aa:	881a      	ldrh	r2, [r3, #0]
 80027ac:	2380      	movs	r3, #128	; 0x80
 80027ae:	019b      	lsls	r3, r3, #6
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d146      	bne.n	8002842 <HAL_GPIO_EXTI_Callback+0x49a>
 80027b4:	4b87      	ldr	r3, [pc, #540]	; (80029d4 <HAL_GPIO_EXTI_Callback+0x62c>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d042      	beq.n	8002842 <HAL_GPIO_EXTI_Callback+0x49a>
				switch (alarmField) {
 80027bc:	4b86      	ldr	r3, [pc, #536]	; (80029d8 <HAL_GPIO_EXTI_Callback+0x630>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d015      	beq.n	80027f0 <HAL_GPIO_EXTI_Callback+0x448>
 80027c4:	dc02      	bgt.n	80027cc <HAL_GPIO_EXTI_Callback+0x424>
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d005      	beq.n	80027d6 <HAL_GPIO_EXTI_Callback+0x42e>
					default: break;
 80027ca:	e03b      	b.n	8002844 <HAL_GPIO_EXTI_Callback+0x49c>
				switch (alarmField) {
 80027cc:	2b03      	cmp	r3, #3
 80027ce:	d01c      	beq.n	800280a <HAL_GPIO_EXTI_Callback+0x462>
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d027      	beq.n	8002824 <HAL_GPIO_EXTI_Callback+0x47c>
					default: break;
 80027d4:	e036      	b.n	8002844 <HAL_GPIO_EXTI_Callback+0x49c>
					case 1: tempAlarm.sec = (tempAlarm.sec + 1) % 60; break;
 80027d6:	4b81      	ldr	r3, [pc, #516]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80027d8:	789b      	ldrb	r3, [r3, #2]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	3301      	adds	r3, #1
 80027de:	213c      	movs	r1, #60	; 0x3c
 80027e0:	0018      	movs	r0, r3
 80027e2:	f7fd fe01 	bl	80003e8 <__aeabi_idivmod>
 80027e6:	000b      	movs	r3, r1
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	4b7c      	ldr	r3, [pc, #496]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80027ec:	709a      	strb	r2, [r3, #2]
 80027ee:	e029      	b.n	8002844 <HAL_GPIO_EXTI_Callback+0x49c>
					case 2: tempAlarm.min = (tempAlarm.min + 1) % 60; break;
 80027f0:	4b7a      	ldr	r3, [pc, #488]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80027f2:	785b      	ldrb	r3, [r3, #1]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	3301      	adds	r3, #1
 80027f8:	213c      	movs	r1, #60	; 0x3c
 80027fa:	0018      	movs	r0, r3
 80027fc:	f7fd fdf4 	bl	80003e8 <__aeabi_idivmod>
 8002800:	000b      	movs	r3, r1
 8002802:	b2da      	uxtb	r2, r3
 8002804:	4b75      	ldr	r3, [pc, #468]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002806:	705a      	strb	r2, [r3, #1]
 8002808:	e01c      	b.n	8002844 <HAL_GPIO_EXTI_Callback+0x49c>
					case 3: tempAlarm.hr = (tempAlarm.hr + 1) % 24; break;
 800280a:	4b74      	ldr	r3, [pc, #464]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	b2db      	uxtb	r3, r3
 8002810:	3301      	adds	r3, #1
 8002812:	2118      	movs	r1, #24
 8002814:	0018      	movs	r0, r3
 8002816:	f7fd fde7 	bl	80003e8 <__aeabi_idivmod>
 800281a:	000b      	movs	r3, r1
 800281c:	b2da      	uxtb	r2, r3
 800281e:	4b6f      	ldr	r3, [pc, #444]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002820:	701a      	strb	r2, [r3, #0]
 8002822:	e00f      	b.n	8002844 <HAL_GPIO_EXTI_Callback+0x49c>
					case 4: tempAlarm.weekday = (tempAlarm.weekday + 1) % 7 + 1; break;
 8002824:	4b6d      	ldr	r3, [pc, #436]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002826:	78db      	ldrb	r3, [r3, #3]
 8002828:	b2db      	uxtb	r3, r3
 800282a:	3301      	adds	r3, #1
 800282c:	2107      	movs	r1, #7
 800282e:	0018      	movs	r0, r3
 8002830:	f7fd fdda 	bl	80003e8 <__aeabi_idivmod>
 8002834:	000b      	movs	r3, r1
 8002836:	b2db      	uxtb	r3, r3
 8002838:	3301      	adds	r3, #1
 800283a:	b2da      	uxtb	r2, r3
 800283c:	4b67      	ldr	r3, [pc, #412]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 800283e:	70da      	strb	r2, [r3, #3]
 8002840:	e000      	b.n	8002844 <HAL_GPIO_EXTI_Callback+0x49c>
			}
 8002842:	46c0      	nop			; (mov r8, r8)
			if (GPIO_Pin == BUTTON2 && alarmSet) {
 8002844:	1dbb      	adds	r3, r7, #6
 8002846:	881a      	ldrh	r2, [r3, #0]
 8002848:	2380      	movs	r3, #128	; 0x80
 800284a:	01db      	lsls	r3, r3, #7
 800284c:	429a      	cmp	r2, r3
 800284e:	d148      	bne.n	80028e2 <HAL_GPIO_EXTI_Callback+0x53a>
 8002850:	4b60      	ldr	r3, [pc, #384]	; (80029d4 <HAL_GPIO_EXTI_Callback+0x62c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d044      	beq.n	80028e2 <HAL_GPIO_EXTI_Callback+0x53a>
				switch (alarmField) {
 8002858:	4b5f      	ldr	r3, [pc, #380]	; (80029d8 <HAL_GPIO_EXTI_Callback+0x630>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b02      	cmp	r3, #2
 800285e:	d016      	beq.n	800288e <HAL_GPIO_EXTI_Callback+0x4e6>
 8002860:	dc02      	bgt.n	8002868 <HAL_GPIO_EXTI_Callback+0x4c0>
 8002862:	2b01      	cmp	r3, #1
 8002864:	d005      	beq.n	8002872 <HAL_GPIO_EXTI_Callback+0x4ca>
 8002866:	e03c      	b.n	80028e2 <HAL_GPIO_EXTI_Callback+0x53a>
 8002868:	2b03      	cmp	r3, #3
 800286a:	d01e      	beq.n	80028aa <HAL_GPIO_EXTI_Callback+0x502>
 800286c:	2b04      	cmp	r3, #4
 800286e:	d02a      	beq.n	80028c6 <HAL_GPIO_EXTI_Callback+0x51e>
 8002870:	e037      	b.n	80028e2 <HAL_GPIO_EXTI_Callback+0x53a>
					case 1: tempAlarm.sec = tempAlarm.sec == 0 ? 59 : tempAlarm.sec-1;
 8002872:	4b5a      	ldr	r3, [pc, #360]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002874:	789b      	ldrb	r3, [r3, #2]
 8002876:	b2db      	uxtb	r3, r3
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <HAL_GPIO_EXTI_Callback+0x4e0>
 800287c:	4b57      	ldr	r3, [pc, #348]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 800287e:	789b      	ldrb	r3, [r3, #2]
 8002880:	b2db      	uxtb	r3, r3
 8002882:	3b01      	subs	r3, #1
 8002884:	b2da      	uxtb	r2, r3
 8002886:	e000      	b.n	800288a <HAL_GPIO_EXTI_Callback+0x4e2>
 8002888:	223b      	movs	r2, #59	; 0x3b
 800288a:	4b54      	ldr	r3, [pc, #336]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 800288c:	709a      	strb	r2, [r3, #2]
					case 2: tempAlarm.min = tempAlarm.min == 0 ? 59 : tempAlarm.min-1;
 800288e:	4b53      	ldr	r3, [pc, #332]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002890:	785b      	ldrb	r3, [r3, #1]
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b00      	cmp	r3, #0
 8002896:	d005      	beq.n	80028a4 <HAL_GPIO_EXTI_Callback+0x4fc>
 8002898:	4b50      	ldr	r3, [pc, #320]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 800289a:	785b      	ldrb	r3, [r3, #1]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	3b01      	subs	r3, #1
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	e000      	b.n	80028a6 <HAL_GPIO_EXTI_Callback+0x4fe>
 80028a4:	223b      	movs	r2, #59	; 0x3b
 80028a6:	4b4d      	ldr	r3, [pc, #308]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80028a8:	705a      	strb	r2, [r3, #1]
					case 3: tempAlarm.hr = tempAlarm.hr == 0 ? 23 : tempAlarm.hr-1;
 80028aa:	4b4c      	ldr	r3, [pc, #304]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d005      	beq.n	80028c0 <HAL_GPIO_EXTI_Callback+0x518>
 80028b4:	4b49      	ldr	r3, [pc, #292]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	3b01      	subs	r3, #1
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	e000      	b.n	80028c2 <HAL_GPIO_EXTI_Callback+0x51a>
 80028c0:	2217      	movs	r2, #23
 80028c2:	4b46      	ldr	r3, [pc, #280]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80028c4:	701a      	strb	r2, [r3, #0]
					case 4: tempAlarm.weekday = tempAlarm.weekday == 1 ? 7 : tempAlarm.weekday-1;
 80028c6:	4b45      	ldr	r3, [pc, #276]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80028c8:	78db      	ldrb	r3, [r3, #3]
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d005      	beq.n	80028dc <HAL_GPIO_EXTI_Callback+0x534>
 80028d0:	4b42      	ldr	r3, [pc, #264]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80028d2:	78db      	ldrb	r3, [r3, #3]
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	3b01      	subs	r3, #1
 80028d8:	b2da      	uxtb	r2, r3
 80028da:	e000      	b.n	80028de <HAL_GPIO_EXTI_Callback+0x536>
 80028dc:	2207      	movs	r2, #7
 80028de:	4b3f      	ldr	r3, [pc, #252]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 80028e0:	70da      	strb	r2, [r3, #3]
			if (GPIO_Pin == BUTTON3) {
 80028e2:	1dbb      	adds	r3, r7, #6
 80028e4:	881a      	ldrh	r2, [r3, #0]
 80028e6:	2380      	movs	r3, #128	; 0x80
 80028e8:	021b      	lsls	r3, r3, #8
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d000      	beq.n	80028f0 <HAL_GPIO_EXTI_Callback+0x548>
 80028ee:	e099      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
				alarmField = (alarmField + 1) % (NUM_ALARMFIELDS + 1);
 80028f0:	4b39      	ldr	r3, [pc, #228]	; (80029d8 <HAL_GPIO_EXTI_Callback+0x630>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	3301      	adds	r3, #1
 80028f6:	2105      	movs	r1, #5
 80028f8:	0018      	movs	r0, r3
 80028fa:	f7fd fd75 	bl	80003e8 <__aeabi_idivmod>
 80028fe:	000b      	movs	r3, r1
 8002900:	001a      	movs	r2, r3
 8002902:	4b35      	ldr	r3, [pc, #212]	; (80029d8 <HAL_GPIO_EXTI_Callback+0x630>)
 8002904:	601a      	str	r2, [r3, #0]
				if (alarmField != 0) {
 8002906:	4b34      	ldr	r3, [pc, #208]	; (80029d8 <HAL_GPIO_EXTI_Callback+0x630>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d022      	beq.n	8002954 <HAL_GPIO_EXTI_Callback+0x5ac>
					alarmSet = 1;
 800290e:	4b31      	ldr	r3, [pc, #196]	; (80029d4 <HAL_GPIO_EXTI_Callback+0x62c>)
 8002910:	2201      	movs	r2, #1
 8002912:	601a      	str	r2, [r3, #0]
					if (alarmField == 1) {
 8002914:	4b30      	ldr	r3, [pc, #192]	; (80029d8 <HAL_GPIO_EXTI_Callback+0x630>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d000      	beq.n	800291e <HAL_GPIO_EXTI_Callback+0x576>
 800291c:	e082      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
						getDateTime(&d, &t);
 800291e:	210c      	movs	r1, #12
 8002920:	000c      	movs	r4, r1
 8002922:	187a      	adds	r2, r7, r1
 8002924:	2510      	movs	r5, #16
 8002926:	197b      	adds	r3, r7, r5
 8002928:	0011      	movs	r1, r2
 800292a:	0018      	movs	r0, r3
 800292c:	f7fe fda2 	bl	8001474 <getDateTime>
						tempAlarm.sec = t.sec;
 8002930:	0021      	movs	r1, r4
 8002932:	187b      	adds	r3, r7, r1
 8002934:	789a      	ldrb	r2, [r3, #2]
 8002936:	4b29      	ldr	r3, [pc, #164]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002938:	709a      	strb	r2, [r3, #2]
						tempAlarm.min = t.min;
 800293a:	187b      	adds	r3, r7, r1
 800293c:	785a      	ldrb	r2, [r3, #1]
 800293e:	4b27      	ldr	r3, [pc, #156]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002940:	705a      	strb	r2, [r3, #1]
						tempAlarm.hr = t.hr;
 8002942:	187b      	adds	r3, r7, r1
 8002944:	781a      	ldrb	r2, [r3, #0]
 8002946:	4b25      	ldr	r3, [pc, #148]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002948:	701a      	strb	r2, [r3, #0]
						tempAlarm.weekday = d.weekday;
 800294a:	197b      	adds	r3, r7, r5
 800294c:	791a      	ldrb	r2, [r3, #4]
 800294e:	4b23      	ldr	r3, [pc, #140]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002950:	70da      	strb	r2, [r3, #3]
}
 8002952:	e067      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
					alarmSet = 0;
 8002954:	4b1f      	ldr	r3, [pc, #124]	; (80029d4 <HAL_GPIO_EXTI_Callback+0x62c>)
 8002956:	2200      	movs	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
					alarmRunning = 1;
 800295a:	4b1d      	ldr	r3, [pc, #116]	; (80029d0 <HAL_GPIO_EXTI_Callback+0x628>)
 800295c:	2201      	movs	r2, #1
 800295e:	601a      	str	r2, [r3, #0]
					setAlarm(&tempAlarm);
 8002960:	4b1e      	ldr	r3, [pc, #120]	; (80029dc <HAL_GPIO_EXTI_Callback+0x634>)
 8002962:	0018      	movs	r0, r3
 8002964:	f7fe fc3e 	bl	80011e4 <setAlarm>
}
 8002968:	e05c      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
		else if (alarmRunning == 1) {
 800296a:	4b19      	ldr	r3, [pc, #100]	; (80029d0 <HAL_GPIO_EXTI_Callback+0x628>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d158      	bne.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
			if (GPIO_Pin == BUTTON3) {
 8002972:	1dbb      	adds	r3, r7, #6
 8002974:	881a      	ldrh	r2, [r3, #0]
 8002976:	2380      	movs	r3, #128	; 0x80
 8002978:	021b      	lsls	r3, r3, #8
 800297a:	429a      	cmp	r2, r3
 800297c:	d152      	bne.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
				alarmRunning = 0;
 800297e:	4b14      	ldr	r3, [pc, #80]	; (80029d0 <HAL_GPIO_EXTI_Callback+0x628>)
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
}
 8002984:	e04e      	b.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
	else if (face == faceStopwatch) {
 8002986:	4b10      	ldr	r3, [pc, #64]	; (80029c8 <HAL_GPIO_EXTI_Callback+0x620>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b03      	cmp	r3, #3
 800298c:	d14a      	bne.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
		updateStopwatch = 1;
 800298e:	4b14      	ldr	r3, [pc, #80]	; (80029e0 <HAL_GPIO_EXTI_Callback+0x638>)
 8002990:	2201      	movs	r2, #1
 8002992:	701a      	strb	r2, [r3, #0]
		if (GPIO_Pin == BUTTON1) {	// start/stop
 8002994:	1dbb      	adds	r3, r7, #6
 8002996:	881a      	ldrh	r2, [r3, #0]
 8002998:	2380      	movs	r3, #128	; 0x80
 800299a:	019b      	lsls	r3, r3, #6
 800299c:	429a      	cmp	r2, r3
 800299e:	d128      	bne.n	80029f2 <HAL_GPIO_EXTI_Callback+0x64a>
			if (stopwatchRunning == 0) {
 80029a0:	4b10      	ldr	r3, [pc, #64]	; (80029e4 <HAL_GPIO_EXTI_Callback+0x63c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d11f      	bne.n	80029e8 <HAL_GPIO_EXTI_Callback+0x640>
				stopwatchRunning = 1;
 80029a8:	4b0e      	ldr	r3, [pc, #56]	; (80029e4 <HAL_GPIO_EXTI_Callback+0x63c>)
 80029aa:	2201      	movs	r2, #1
 80029ac:	601a      	str	r2, [r3, #0]
				runStopwatch();
 80029ae:	f000 fa59 	bl	8002e64 <runStopwatch>
 80029b2:	e01e      	b.n	80029f2 <HAL_GPIO_EXTI_Callback+0x64a>
 80029b4:	200000f4 	.word	0x200000f4
 80029b8:	80000003 	.word	0x80000003
 80029bc:	200000f0 	.word	0x200000f0
 80029c0:	2000011c 	.word	0x2000011c
 80029c4:	200000f8 	.word	0x200000f8
 80029c8:	200000e4 	.word	0x200000e4
 80029cc:	20000124 	.word	0x20000124
 80029d0:	20000104 	.word	0x20000104
 80029d4:	200000fc 	.word	0x200000fc
 80029d8:	20000100 	.word	0x20000100
 80029dc:	20000148 	.word	0x20000148
 80029e0:	2000012b 	.word	0x2000012b
 80029e4:	20000108 	.word	0x20000108
				stopwatchRunning = 0;
 80029e8:	4b10      	ldr	r3, [pc, #64]	; (8002a2c <HAL_GPIO_EXTI_Callback+0x684>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
				pauseStopwatch();
 80029ee:	f000 fa47 	bl	8002e80 <pauseStopwatch>
		if (GPIO_Pin == BUTTON2) {
 80029f2:	1dbb      	adds	r3, r7, #6
 80029f4:	881a      	ldrh	r2, [r3, #0]
 80029f6:	2380      	movs	r3, #128	; 0x80
 80029f8:	01db      	lsls	r3, r3, #7
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d107      	bne.n	8002a0e <HAL_GPIO_EXTI_Callback+0x666>
			lapPrev = lapCurrent;
 80029fe:	4b0c      	ldr	r3, [pc, #48]	; (8002a30 <HAL_GPIO_EXTI_Callback+0x688>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	4b0c      	ldr	r3, [pc, #48]	; (8002a34 <HAL_GPIO_EXTI_Callback+0x68c>)
 8002a04:	601a      	str	r2, [r3, #0]
			lapCurrent = stopwatchCNT;
 8002a06:	4b0c      	ldr	r3, [pc, #48]	; (8002a38 <HAL_GPIO_EXTI_Callback+0x690>)
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	4b09      	ldr	r3, [pc, #36]	; (8002a30 <HAL_GPIO_EXTI_Callback+0x688>)
 8002a0c:	601a      	str	r2, [r3, #0]
		if (GPIO_Pin == BUTTON3) {
 8002a0e:	1dbb      	adds	r3, r7, #6
 8002a10:	881a      	ldrh	r2, [r3, #0]
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	021b      	lsls	r3, r3, #8
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d104      	bne.n	8002a24 <HAL_GPIO_EXTI_Callback+0x67c>
			stopwatchRunning = 0;
 8002a1a:	4b04      	ldr	r3, [pc, #16]	; (8002a2c <HAL_GPIO_EXTI_Callback+0x684>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
			clearStopwatch();
 8002a20:	f000 fa3a 	bl	8002e98 <clearStopwatch>
}
 8002a24:	46c0      	nop			; (mov r8, r8)
 8002a26:	46bd      	mov	sp, r7
 8002a28:	b006      	add	sp, #24
 8002a2a:	bdb0      	pop	{r4, r5, r7, pc}
 8002a2c:	20000108 	.word	0x20000108
 8002a30:	20000144 	.word	0x20000144
 8002a34:	200001e4 	.word	0x200001e4
 8002a38:	20000120 	.word	0x20000120

08002a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a40:	4b07      	ldr	r3, [pc, #28]	; (8002a60 <HAL_MspInit+0x24>)
 8002a42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a44:	4b06      	ldr	r3, [pc, #24]	; (8002a60 <HAL_MspInit+0x24>)
 8002a46:	2101      	movs	r1, #1
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a4c:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <HAL_MspInit+0x24>)
 8002a4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a50:	4b03      	ldr	r3, [pc, #12]	; (8002a60 <HAL_MspInit+0x24>)
 8002a52:	2180      	movs	r1, #128	; 0x80
 8002a54:	0549      	lsls	r1, r1, #21
 8002a56:	430a      	orrs	r2, r1
 8002a58:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40021000 	.word	0x40021000

08002a64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	230c      	movs	r3, #12
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	0018      	movs	r0, r3
 8002a72:	2314      	movs	r3, #20
 8002a74:	001a      	movs	r2, r3
 8002a76:	2100      	movs	r1, #0
 8002a78:	f004 f9b7 	bl	8006dea <memset>
  if(hadc->Instance==ADC1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a15      	ldr	r2, [pc, #84]	; (8002ad8 <HAL_ADC_MspInit+0x74>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d123      	bne.n	8002ace <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a86:	4b15      	ldr	r3, [pc, #84]	; (8002adc <HAL_ADC_MspInit+0x78>)
 8002a88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a8a:	4b14      	ldr	r3, [pc, #80]	; (8002adc <HAL_ADC_MspInit+0x78>)
 8002a8c:	2180      	movs	r1, #128	; 0x80
 8002a8e:	0089      	lsls	r1, r1, #2
 8002a90:	430a      	orrs	r2, r1
 8002a92:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a94:	4b11      	ldr	r3, [pc, #68]	; (8002adc <HAL_ADC_MspInit+0x78>)
 8002a96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a98:	4b10      	ldr	r3, [pc, #64]	; (8002adc <HAL_ADC_MspInit+0x78>)
 8002a9a:	2101      	movs	r1, #1
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002aa0:	4b0e      	ldr	r3, [pc, #56]	; (8002adc <HAL_ADC_MspInit+0x78>)
 8002aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration    
    PA0     ------> ADC_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002aac:	210c      	movs	r1, #12
 8002aae:	187b      	adds	r3, r7, r1
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ab4:	187b      	adds	r3, r7, r1
 8002ab6:	2203      	movs	r2, #3
 8002ab8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	187b      	adds	r3, r7, r1
 8002abc:	2200      	movs	r2, #0
 8002abe:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac0:	187a      	adds	r2, r7, r1
 8002ac2:	23a0      	movs	r3, #160	; 0xa0
 8002ac4:	05db      	lsls	r3, r3, #23
 8002ac6:	0011      	movs	r1, r2
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f000 ff7b 	bl	80039c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	b008      	add	sp, #32
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	40012400 	.word	0x40012400
 8002adc:	40021000 	.word	0x40021000

08002ae0 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a0a      	ldr	r2, [pc, #40]	; (8002b18 <HAL_LPTIM_MspInit+0x38>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d10e      	bne.n	8002b10 <HAL_LPTIM_MspInit+0x30>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8002af2:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <HAL_LPTIM_MspInit+0x3c>)
 8002af4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002af6:	4b09      	ldr	r3, [pc, #36]	; (8002b1c <HAL_LPTIM_MspInit+0x3c>)
 8002af8:	2180      	movs	r1, #128	; 0x80
 8002afa:	0609      	lsls	r1, r1, #24
 8002afc:	430a      	orrs	r2, r1
 8002afe:	639a      	str	r2, [r3, #56]	; 0x38
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8002b00:	2200      	movs	r2, #0
 8002b02:	2100      	movs	r1, #0
 8002b04:	200d      	movs	r0, #13
 8002b06:	f000 fdbd 	bl	8003684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8002b0a:	200d      	movs	r0, #13
 8002b0c:	f000 fdcf 	bl	80036ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 8002b10:	46c0      	nop			; (mov r8, r8)
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b002      	add	sp, #8
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40007c00 	.word	0x40007c00
 8002b1c:	40021000 	.word	0x40021000

08002b20 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a06      	ldr	r2, [pc, #24]	; (8002b48 <HAL_RTC_MspInit+0x28>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d106      	bne.n	8002b40 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b32:	4b06      	ldr	r3, [pc, #24]	; (8002b4c <HAL_RTC_MspInit+0x2c>)
 8002b34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b36:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <HAL_RTC_MspInit+0x2c>)
 8002b38:	2180      	movs	r1, #128	; 0x80
 8002b3a:	02c9      	lsls	r1, r1, #11
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002b40:	46c0      	nop			; (mov r8, r8)
 8002b42:	46bd      	mov	sp, r7
 8002b44:	b002      	add	sp, #8
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40002800 	.word	0x40002800
 8002b4c:	40021000 	.word	0x40021000

08002b50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b088      	sub	sp, #32
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b58:	230c      	movs	r3, #12
 8002b5a:	18fb      	adds	r3, r7, r3
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	2314      	movs	r3, #20
 8002b60:	001a      	movs	r2, r3
 8002b62:	2100      	movs	r1, #0
 8002b64:	f004 f941 	bl	8006dea <memset>
  if(hspi->Instance==SPI1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a30      	ldr	r2, [pc, #192]	; (8002c30 <HAL_SPI_MspInit+0xe0>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d15a      	bne.n	8002c28 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b72:	4b30      	ldr	r3, [pc, #192]	; (8002c34 <HAL_SPI_MspInit+0xe4>)
 8002b74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b76:	4b2f      	ldr	r3, [pc, #188]	; (8002c34 <HAL_SPI_MspInit+0xe4>)
 8002b78:	2180      	movs	r1, #128	; 0x80
 8002b7a:	0149      	lsls	r1, r1, #5
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b80:	4b2c      	ldr	r3, [pc, #176]	; (8002c34 <HAL_SPI_MspInit+0xe4>)
 8002b82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b84:	4b2b      	ldr	r3, [pc, #172]	; (8002c34 <HAL_SPI_MspInit+0xe4>)
 8002b86:	2101      	movs	r1, #1
 8002b88:	430a      	orrs	r2, r1
 8002b8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b8c:	4b29      	ldr	r3, [pc, #164]	; (8002c34 <HAL_SPI_MspInit+0xe4>)
 8002b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b90:	2201      	movs	r2, #1
 8002b92:	4013      	ands	r3, r2
 8002b94:	60bb      	str	r3, [r7, #8]
 8002b96:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002b98:	210c      	movs	r1, #12
 8002b9a:	187b      	adds	r3, r7, r1
 8002b9c:	22a0      	movs	r2, #160	; 0xa0
 8002b9e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba0:	187b      	adds	r3, r7, r1
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	187b      	adds	r3, r7, r1
 8002ba8:	2200      	movs	r2, #0
 8002baa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bac:	187b      	adds	r3, r7, r1
 8002bae:	2203      	movs	r2, #3
 8002bb0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002bb2:	187b      	adds	r3, r7, r1
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb8:	187a      	adds	r2, r7, r1
 8002bba:	23a0      	movs	r3, #160	; 0xa0
 8002bbc:	05db      	lsls	r3, r3, #23
 8002bbe:	0011      	movs	r1, r2
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f000 feff 	bl	80039c4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002bc6:	4b1c      	ldr	r3, [pc, #112]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002bc8:	4a1c      	ldr	r2, [pc, #112]	; (8002c3c <HAL_SPI_MspInit+0xec>)
 8002bca:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8002bcc:	4b1a      	ldr	r3, [pc, #104]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002bce:	2201      	movs	r2, #1
 8002bd0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bd2:	4b19      	ldr	r3, [pc, #100]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002bd4:	2210      	movs	r2, #16
 8002bd6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bd8:	4b17      	ldr	r3, [pc, #92]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bde:	4b16      	ldr	r3, [pc, #88]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002be0:	2280      	movs	r2, #128	; 0x80
 8002be2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002be4:	4b14      	ldr	r3, [pc, #80]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bea:	4b13      	ldr	r3, [pc, #76]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002bf0:	4b11      	ldr	r3, [pc, #68]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bf6:	4b10      	ldr	r3, [pc, #64]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002bfc:	4b0e      	ldr	r3, [pc, #56]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002bfe:	0018      	movs	r0, r3
 8002c00:	f000 fd72 	bl	80036e8 <HAL_DMA_Init>
 8002c04:	1e03      	subs	r3, r0, #0
 8002c06:	d001      	beq.n	8002c0c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8002c08:	f7ff f862 	bl	8001cd0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002c10:	649a      	str	r2, [r3, #72]	; 0x48
 8002c12:	4b09      	ldr	r3, [pc, #36]	; (8002c38 <HAL_SPI_MspInit+0xe8>)
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002c18:	2200      	movs	r2, #0
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	2019      	movs	r0, #25
 8002c1e:	f000 fd31 	bl	8003684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002c22:	2019      	movs	r0, #25
 8002c24:	f000 fd43 	bl	80036ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002c28:	46c0      	nop			; (mov r8, r8)
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	b008      	add	sp, #32
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	40013000 	.word	0x40013000
 8002c34:	40021000 	.word	0x40021000
 8002c38:	200002e8 	.word	0x200002e8
 8002c3c:	40020030 	.word	0x40020030

08002c40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM21)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a14      	ldr	r2, [pc, #80]	; (8002ca0 <HAL_TIM_Base_MspInit+0x60>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d10e      	bne.n	8002c70 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8002c52:	4b14      	ldr	r3, [pc, #80]	; (8002ca4 <HAL_TIM_Base_MspInit+0x64>)
 8002c54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c56:	4b13      	ldr	r3, [pc, #76]	; (8002ca4 <HAL_TIM_Base_MspInit+0x64>)
 8002c58:	2104      	movs	r1, #4
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	635a      	str	r2, [r3, #52]	; 0x34
    /* TIM21 interrupt Init */
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8002c5e:	2200      	movs	r2, #0
 8002c60:	2100      	movs	r1, #0
 8002c62:	2014      	movs	r0, #20
 8002c64:	f000 fd0e 	bl	8003684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8002c68:	2014      	movs	r0, #20
 8002c6a:	f000 fd20 	bl	80036ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8002c6e:	e012      	b.n	8002c96 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM22)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a0c      	ldr	r2, [pc, #48]	; (8002ca8 <HAL_TIM_Base_MspInit+0x68>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d10d      	bne.n	8002c96 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <HAL_TIM_Base_MspInit+0x64>)
 8002c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c7e:	4b09      	ldr	r3, [pc, #36]	; (8002ca4 <HAL_TIM_Base_MspInit+0x64>)
 8002c80:	2120      	movs	r1, #32
 8002c82:	430a      	orrs	r2, r1
 8002c84:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 8002c86:	2200      	movs	r2, #0
 8002c88:	2100      	movs	r1, #0
 8002c8a:	2016      	movs	r0, #22
 8002c8c:	f000 fcfa 	bl	8003684 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 8002c90:	2016      	movs	r0, #22
 8002c92:	f000 fd0c 	bl	80036ae <HAL_NVIC_EnableIRQ>
}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b002      	add	sp, #8
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)
 8002ca0:	40010800 	.word	0x40010800
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40011400 	.word	0x40011400

08002cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002cb0:	46c0      	nop			; (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cba:	e7fe      	b.n	8002cba <HardFault_Handler+0x4>

08002cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002cc0:	46c0      	nop			; (mov r8, r8)
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cd4:	f000 f9c8 	bl	8003068 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cd8:	46c0      	nop			; (mov r8, r8)
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002ce2:	2004      	movs	r0, #4
 8002ce4:	f001 f838 	bl	8003d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002ce8:	46c0      	nop			; (mov r8, r8)
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}

08002cee <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002cf2:	2380      	movs	r3, #128	; 0x80
 8002cf4:	019b      	lsls	r3, r3, #6
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f001 f82e 	bl	8003d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002cfc:	2380      	movs	r3, #128	; 0x80
 8002cfe:	01db      	lsls	r3, r3, #7
 8002d00:	0018      	movs	r0, r3
 8002d02:	f001 f829 	bl	8003d58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002d06:	2380      	movs	r3, #128	; 0x80
 8002d08:	021b      	lsls	r3, r3, #8
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f001 f824 	bl	8003d58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002d10:	46c0      	nop			; (mov r8, r8)
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002d1c:	4b03      	ldr	r3, [pc, #12]	; (8002d2c <DMA1_Channel2_3_IRQHandler+0x14>)
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f000 fda2 	bl	8003868 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002d24:	46c0      	nop			; (mov r8, r8)
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	200002e8 	.word	0x200002e8

08002d30 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002d34:	4b03      	ldr	r3, [pc, #12]	; (8002d44 <LPTIM1_IRQHandler+0x14>)
 8002d36:	0018      	movs	r0, r3
 8002d38:	f001 f92e 	bl	8003f98 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8002d3c:	46c0      	nop			; (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	46c0      	nop			; (mov r8, r8)
 8002d44:	20000190 	.word	0x20000190

08002d48 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8002d4c:	4b03      	ldr	r3, [pc, #12]	; (8002d5c <TIM21_IRQHandler+0x14>)
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f003 fba8 	bl	80064a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8002d54:	46c0      	nop			; (mov r8, r8)
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	46c0      	nop			; (mov r8, r8)
 8002d5c:	20000250 	.word	0x20000250

08002d60 <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 8002d64:	4b03      	ldr	r3, [pc, #12]	; (8002d74 <TIM22_IRQHandler+0x14>)
 8002d66:	0018      	movs	r0, r3
 8002d68:	f003 fb9c 	bl	80064a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	46c0      	nop			; (mov r8, r8)
 8002d74:	20000150 	.word	0x20000150

08002d78 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002d7c:	4b03      	ldr	r3, [pc, #12]	; (8002d8c <SPI1_IRQHandler+0x14>)
 8002d7e:	0018      	movs	r0, r3
 8002d80:	f003 f88e 	bl	8005ea0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002d84:	46c0      	nop			; (mov r8, r8)
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	46c0      	nop			; (mov r8, r8)
 8002d8c:	200001ec 	.word	0x200001ec

08002d90 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002d98:	4b11      	ldr	r3, [pc, #68]	; (8002de0 <_sbrk+0x50>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d102      	bne.n	8002da6 <_sbrk+0x16>
		heap_end = &end;
 8002da0:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <_sbrk+0x50>)
 8002da2:	4a10      	ldr	r2, [pc, #64]	; (8002de4 <_sbrk+0x54>)
 8002da4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002da6:	4b0e      	ldr	r3, [pc, #56]	; (8002de0 <_sbrk+0x50>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002dac:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <_sbrk+0x50>)
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	18d3      	adds	r3, r2, r3
 8002db4:	466a      	mov	r2, sp
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d907      	bls.n	8002dca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002dba:	f003 ffe3 	bl	8006d84 <__errno>
 8002dbe:	0003      	movs	r3, r0
 8002dc0:	220c      	movs	r2, #12
 8002dc2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	425b      	negs	r3, r3
 8002dc8:	e006      	b.n	8002dd8 <_sbrk+0x48>
	}

	heap_end += incr;
 8002dca:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <_sbrk+0x50>)
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	18d2      	adds	r2, r2, r3
 8002dd2:	4b03      	ldr	r3, [pc, #12]	; (8002de0 <_sbrk+0x50>)
 8002dd4:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
}
 8002dd8:	0018      	movs	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	b004      	add	sp, #16
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	2000010c 	.word	0x2000010c
 8002de4:	20000338 	.word	0x20000338

08002de8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8002dec:	4b17      	ldr	r3, [pc, #92]	; (8002e4c <SystemInit+0x64>)
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	4b16      	ldr	r3, [pc, #88]	; (8002e4c <SystemInit+0x64>)
 8002df2:	2180      	movs	r1, #128	; 0x80
 8002df4:	0049      	lsls	r1, r1, #1
 8002df6:	430a      	orrs	r2, r1
 8002df8:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8002dfa:	4b14      	ldr	r3, [pc, #80]	; (8002e4c <SystemInit+0x64>)
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	4b13      	ldr	r3, [pc, #76]	; (8002e4c <SystemInit+0x64>)
 8002e00:	4913      	ldr	r1, [pc, #76]	; (8002e50 <SystemInit+0x68>)
 8002e02:	400a      	ands	r2, r1
 8002e04:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002e06:	4b11      	ldr	r3, [pc, #68]	; (8002e4c <SystemInit+0x64>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	4b10      	ldr	r3, [pc, #64]	; (8002e4c <SystemInit+0x64>)
 8002e0c:	4911      	ldr	r1, [pc, #68]	; (8002e54 <SystemInit+0x6c>)
 8002e0e:	400a      	ands	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002e12:	4b0e      	ldr	r3, [pc, #56]	; (8002e4c <SystemInit+0x64>)
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	4b0d      	ldr	r3, [pc, #52]	; (8002e4c <SystemInit+0x64>)
 8002e18:	2101      	movs	r1, #1
 8002e1a:	438a      	bics	r2, r1
 8002e1c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002e1e:	4b0b      	ldr	r3, [pc, #44]	; (8002e4c <SystemInit+0x64>)
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	4b0a      	ldr	r3, [pc, #40]	; (8002e4c <SystemInit+0x64>)
 8002e24:	490c      	ldr	r1, [pc, #48]	; (8002e58 <SystemInit+0x70>)
 8002e26:	400a      	ands	r2, r1
 8002e28:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8002e2a:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <SystemInit+0x64>)
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	4b07      	ldr	r3, [pc, #28]	; (8002e4c <SystemInit+0x64>)
 8002e30:	490a      	ldr	r1, [pc, #40]	; (8002e5c <SystemInit+0x74>)
 8002e32:	400a      	ands	r2, r1
 8002e34:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002e36:	4b05      	ldr	r3, [pc, #20]	; (8002e4c <SystemInit+0x64>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e3c:	4b08      	ldr	r3, [pc, #32]	; (8002e60 <SystemInit+0x78>)
 8002e3e:	2280      	movs	r2, #128	; 0x80
 8002e40:	0512      	lsls	r2, r2, #20
 8002e42:	609a      	str	r2, [r3, #8]
#endif
}
 8002e44:	46c0      	nop			; (mov r8, r8)
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	46c0      	nop			; (mov r8, r8)
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	88ff400c 	.word	0x88ff400c
 8002e54:	fef6fff6 	.word	0xfef6fff6
 8002e58:	fffbffff 	.word	0xfffbffff
 8002e5c:	ff02ffff 	.word	0xff02ffff
 8002e60:	e000ed00 	.word	0xe000ed00

08002e64 <runStopwatch>:

// ---- Stopwatch functions ----
// set stopwatch. using lptimer. maybe better with regular timer?
// can operate in stop mode if using lptimer
// modify to update screen/set flags when necessary
void runStopwatch() {
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
	HAL_LPTIM_Counter_Start_IT(&hlptim1, 0x8000);
 8002e68:	2380      	movs	r3, #128	; 0x80
 8002e6a:	021a      	lsls	r2, r3, #8
 8002e6c:	4b03      	ldr	r3, [pc, #12]	; (8002e7c <runStopwatch+0x18>)
 8002e6e:	0011      	movs	r1, r2
 8002e70:	0018      	movs	r0, r3
 8002e72:	f001 f80d 	bl	8003e90 <HAL_LPTIM_Counter_Start_IT>
}
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	20000190 	.word	0x20000190

08002e80 <pauseStopwatch>:

// stop the timer or pause it or whatever.
// counter value might reset and screw up timekeeping? should save?
void pauseStopwatch() {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
	HAL_LPTIM_Counter_Stop_IT(&hlptim1);
 8002e84:	4b03      	ldr	r3, [pc, #12]	; (8002e94 <pauseStopwatch+0x14>)
 8002e86:	0018      	movs	r0, r3
 8002e88:	f001 f856 	bl	8003f38 <HAL_LPTIM_Counter_Stop_IT>
//	temp = hlptim->Instance->CNT;
}
 8002e8c:	46c0      	nop			; (mov r8, r8)
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	20000190 	.word	0x20000190

08002e98 <clearStopwatch>:

void clearStopwatch() {
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
	pauseStopwatch();
 8002e9c:	f7ff fff0 	bl	8002e80 <pauseStopwatch>
	stopwatchCNT = 0;
 8002ea0:	4b02      	ldr	r3, [pc, #8]	; (8002eac <clearStopwatch+0x14>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]
}
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20000120 	.word	0x20000120

08002eb0 <HAL_LPTIM_AutoReloadMatchCallback>:
// increment variable for stopwatch counting.
// update screen if on
// how to set lptim internal clock to LSE???
//   I FOUND IT: RCC->CCIPR LPTIMSEL (2-bits, 11=LSE clock for LPTIM)
//   now...does hal do this automatically?
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim) {
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
	// toggle pin, should toggle every 1s. change this pin
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <HAL_LPTIM_AutoReloadMatchCallback+0x2c>)
 8002eba:	2102      	movs	r1, #2
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	f000 ff39 	bl	8003d34 <HAL_GPIO_TogglePin>
	stopwatchCNT++;
 8002ec2:	4b07      	ldr	r3, [pc, #28]	; (8002ee0 <HAL_LPTIM_AutoReloadMatchCallback+0x30>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	1c5a      	adds	r2, r3, #1
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <HAL_LPTIM_AutoReloadMatchCallback+0x30>)
 8002eca:	601a      	str	r2, [r3, #0]
	updateStopwatch = 1;
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <HAL_LPTIM_AutoReloadMatchCallback+0x34>)
 8002ece:	2201      	movs	r2, #1
 8002ed0:	701a      	strb	r2, [r3, #0]
}
 8002ed2:	46c0      	nop			; (mov r8, r8)
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	b002      	add	sp, #8
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	50000400 	.word	0x50000400
 8002ee0:	20000120 	.word	0x20000120
 8002ee4:	2000012b 	.word	0x2000012b

08002ee8 <runTimerDisplay>:
// ---- also including clock functions that use the timer ----
// should this be changed to not have any args (for convenience)
// used for screen updates.
// else, we're setting rtc alarm
// uses TIM21 with LSE (external timer w/ remap and done already by ST).
void runTimerDisplay() {
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim21);
 8002eec:	4b03      	ldr	r3, [pc, #12]	; (8002efc <runTimerDisplay+0x14>)
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f003 fa82 	bl	80063f8 <HAL_TIM_Base_Start_IT>
}
 8002ef4:	46c0      	nop			; (mov r8, r8)
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	20000250 	.word	0x20000250

08002f00 <runClockDisplay>:

void stopTimerDisplay() {
	HAL_TIM_Base_Stop_IT(&htim21);
}

void runClockDisplay() {
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim22);
 8002f04:	4b03      	ldr	r3, [pc, #12]	; (8002f14 <runClockDisplay+0x14>)
 8002f06:	0018      	movs	r0, r3
 8002f08:	f003 fa76 	bl	80063f8 <HAL_TIM_Base_Start_IT>
}
 8002f0c:	46c0      	nop			; (mov r8, r8)
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	20000150 	.word	0x20000150

08002f18 <HAL_TIM_PeriodElapsedCallback>:

void stopClockDisplay() {
	HAL_TIM_Base_Stop_IT(&htim22);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM21) {
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a10      	ldr	r2, [pc, #64]	; (8002f68 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d111      	bne.n	8002f4e <HAL_TIM_PeriodElapsedCallback+0x36>
		updateTimer = 1;
 8002f2a:	4b10      	ldr	r3, [pc, #64]	; (8002f6c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	701a      	strb	r2, [r3, #0]
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
		// should toggle pin every 1s. change pin
		if (watchTimerSeconds != 0) {
 8002f30:	4b0f      	ldr	r3, [pc, #60]	; (8002f70 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d012      	beq.n	8002f5e <HAL_TIM_PeriodElapsedCallback+0x46>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8002f38:	4b0e      	ldr	r3, [pc, #56]	; (8002f74 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002f3a:	2102      	movs	r1, #2
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f000 fef9 	bl	8003d34 <HAL_GPIO_TogglePin>
			watchTimerSeconds--;
 8002f42:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	1e5a      	subs	r2, r3, #1
 8002f48:	4b09      	ldr	r3, [pc, #36]	; (8002f70 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002f4a:	601a      	str	r2, [r3, #0]
//		else stopTimerDisplay();
	}
	else if (htim->Instance == TIM22) {
		updateClock = 1;
	}
}
 8002f4c:	e007      	b.n	8002f5e <HAL_TIM_PeriodElapsedCallback+0x46>
	else if (htim->Instance == TIM22) {
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a09      	ldr	r2, [pc, #36]	; (8002f78 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d102      	bne.n	8002f5e <HAL_TIM_PeriodElapsedCallback+0x46>
		updateClock = 1;
 8002f58:	4b08      	ldr	r3, [pc, #32]	; (8002f7c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	701a      	strb	r2, [r3, #0]
}
 8002f5e:	46c0      	nop			; (mov r8, r8)
 8002f60:	46bd      	mov	sp, r7
 8002f62:	b002      	add	sp, #8
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	40010800 	.word	0x40010800
 8002f6c:	200001e8 	.word	0x200001e8
 8002f70:	20000244 	.word	0x20000244
 8002f74:	50000400 	.word	0x50000400
 8002f78:	40011400 	.word	0x40011400
 8002f7c:	2000012c 	.word	0x2000012c

08002f80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002f80:	480d      	ldr	r0, [pc, #52]	; (8002fb8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002f82:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002f84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f86:	e003      	b.n	8002f90 <LoopCopyDataInit>

08002f88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f88:	4b0c      	ldr	r3, [pc, #48]	; (8002fbc <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8002f8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f8e:	3104      	adds	r1, #4

08002f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f90:	480b      	ldr	r0, [pc, #44]	; (8002fc0 <LoopForever+0xa>)
  ldr  r3, =_edata
 8002f92:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <LoopForever+0xe>)
  adds  r2, r0, r1
 8002f94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002f98:	d3f6      	bcc.n	8002f88 <CopyDataInit>
  ldr  r2, =_sbss
 8002f9a:	4a0b      	ldr	r2, [pc, #44]	; (8002fc8 <LoopForever+0x12>)
  b  LoopFillZerobss
 8002f9c:	e002      	b.n	8002fa4 <LoopFillZerobss>

08002f9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002f9e:	2300      	movs	r3, #0
  str  r3, [r2]
 8002fa0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fa2:	3204      	adds	r2, #4

08002fa4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8002fa4:	4b09      	ldr	r3, [pc, #36]	; (8002fcc <LoopForever+0x16>)
  cmp  r2, r3
 8002fa6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002fa8:	d3f9      	bcc.n	8002f9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002faa:	f7ff ff1d 	bl	8002de8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fae:	f003 feef 	bl	8006d90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fb2:	f7fe facf 	bl	8001554 <main>

08002fb6 <LoopForever>:

LoopForever:
    b LoopForever
 8002fb6:	e7fe      	b.n	8002fb6 <LoopForever>
   ldr   r0, =_estack
 8002fb8:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8002fbc:	08007dc0 	.word	0x08007dc0
  ldr  r0, =_sdata
 8002fc0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002fc4:	200000bc 	.word	0x200000bc
  ldr  r2, =_sbss
 8002fc8:	200000bc 	.word	0x200000bc
  ldr  r3, = _ebss
 8002fcc:	20000338 	.word	0x20000338

08002fd0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fd0:	e7fe      	b.n	8002fd0 <ADC1_COMP_IRQHandler>
	...

08002fd4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002fda:	1dfb      	adds	r3, r7, #7
 8002fdc:	2200      	movs	r2, #0
 8002fde:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	; (8003010 <HAL_Init+0x3c>)
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <HAL_Init+0x3c>)
 8002fe6:	2140      	movs	r1, #64	; 0x40
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fec:	2000      	movs	r0, #0
 8002fee:	f000 f811 	bl	8003014 <HAL_InitTick>
 8002ff2:	1e03      	subs	r3, r0, #0
 8002ff4:	d003      	beq.n	8002ffe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002ff6:	1dfb      	adds	r3, r7, #7
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	701a      	strb	r2, [r3, #0]
 8002ffc:	e001      	b.n	8003002 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ffe:	f7ff fd1d 	bl	8002a3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003002:	1dfb      	adds	r3, r7, #7
 8003004:	781b      	ldrb	r3, [r3, #0]
}
 8003006:	0018      	movs	r0, r3
 8003008:	46bd      	mov	sp, r7
 800300a:	b002      	add	sp, #8
 800300c:	bd80      	pop	{r7, pc}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	40022000 	.word	0x40022000

08003014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800301c:	230f      	movs	r3, #15
 800301e:	18fb      	adds	r3, r7, r3
 8003020:	2200      	movs	r2, #0
 8003022:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8003024:	4b0f      	ldr	r3, [pc, #60]	; (8003064 <HAL_InitTick+0x50>)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	23fa      	movs	r3, #250	; 0xfa
 800302a:	0099      	lsls	r1, r3, #2
 800302c:	0010      	movs	r0, r2
 800302e:	f7fd f86b 	bl	8000108 <__udivsi3>
 8003032:	0003      	movs	r3, r0
 8003034:	0018      	movs	r0, r3
 8003036:	f000 fb4a 	bl	80036ce <HAL_SYSTICK_Config>
 800303a:	1e03      	subs	r3, r0, #0
 800303c:	d004      	beq.n	8003048 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 800303e:	230f      	movs	r3, #15
 8003040:	18fb      	adds	r3, r7, r3
 8003042:	2201      	movs	r2, #1
 8003044:	701a      	strb	r2, [r3, #0]
 8003046:	e006      	b.n	8003056 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8003048:	6879      	ldr	r1, [r7, #4]
 800304a:	2301      	movs	r3, #1
 800304c:	425b      	negs	r3, r3
 800304e:	2200      	movs	r2, #0
 8003050:	0018      	movs	r0, r3
 8003052:	f000 fb17 	bl	8003684 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8003056:	230f      	movs	r3, #15
 8003058:	18fb      	adds	r3, r7, r3
 800305a:	781b      	ldrb	r3, [r3, #0]
}
 800305c:	0018      	movs	r0, r3
 800305e:	46bd      	mov	sp, r7
 8003060:	b004      	add	sp, #16
 8003062:	bd80      	pop	{r7, pc}
 8003064:	20000054 	.word	0x20000054

08003068 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  uwTick++;
 800306c:	4b03      	ldr	r3, [pc, #12]	; (800307c <HAL_IncTick+0x14>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	1c5a      	adds	r2, r3, #1
 8003072:	4b02      	ldr	r3, [pc, #8]	; (800307c <HAL_IncTick+0x14>)
 8003074:	601a      	str	r2, [r3, #0]
}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20000330 	.word	0x20000330

08003080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  return uwTick;
 8003084:	4b02      	ldr	r3, [pc, #8]	; (8003090 <HAL_GetTick+0x10>)
 8003086:	681b      	ldr	r3, [r3, #0]
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	20000330 	.word	0x20000330

08003094 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800309c:	f7ff fff0 	bl	8003080 <HAL_GetTick>
 80030a0:	0003      	movs	r3, r0
 80030a2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	3301      	adds	r3, #1
 80030ac:	d002      	beq.n	80030b4 <HAL_Delay+0x20>
  {
    wait++;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	3301      	adds	r3, #1
 80030b2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030b4:	46c0      	nop			; (mov r8, r8)
 80030b6:	f7ff ffe3 	bl	8003080 <HAL_GetTick>
 80030ba:	0002      	movs	r2, r0
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d8f7      	bhi.n	80030b6 <HAL_Delay+0x22>
  {
  }
}
 80030c6:	46c0      	nop			; (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b004      	add	sp, #16
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e159      	b.n	8003396 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10a      	bne.n	8003100 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2250      	movs	r2, #80	; 0x50
 80030f4:	2100      	movs	r1, #0
 80030f6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	0018      	movs	r0, r3
 80030fc:	f7ff fcb2 	bl	8002a64 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003104:	2210      	movs	r2, #16
 8003106:	4013      	ands	r3, r2
 8003108:	2b10      	cmp	r3, #16
 800310a:	d005      	beq.n	8003118 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2204      	movs	r2, #4
 8003114:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003116:	d00b      	beq.n	8003130 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800311c:	2210      	movs	r2, #16
 800311e:	431a      	orrs	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2250      	movs	r2, #80	; 0x50
 8003128:	2100      	movs	r1, #0
 800312a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e132      	b.n	8003396 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003134:	4a9a      	ldr	r2, [pc, #616]	; (80033a0 <HAL_ADC_Init+0x2d0>)
 8003136:	4013      	ands	r3, r2
 8003138:	2202      	movs	r2, #2
 800313a:	431a      	orrs	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	2203      	movs	r2, #3
 8003148:	4013      	ands	r3, r2
 800314a:	2b01      	cmp	r3, #1
 800314c:	d108      	bne.n	8003160 <HAL_ADC_Init+0x90>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2201      	movs	r2, #1
 8003156:	4013      	ands	r3, r2
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <HAL_ADC_Init+0x90>
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <HAL_ADC_Init+0x92>
 8003160:	2300      	movs	r3, #0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d149      	bne.n	80031fa <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	23c0      	movs	r3, #192	; 0xc0
 800316c:	061b      	lsls	r3, r3, #24
 800316e:	429a      	cmp	r2, r3
 8003170:	d00b      	beq.n	800318a <HAL_ADC_Init+0xba>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	2380      	movs	r3, #128	; 0x80
 8003178:	05db      	lsls	r3, r3, #23
 800317a:	429a      	cmp	r2, r3
 800317c:	d005      	beq.n	800318a <HAL_ADC_Init+0xba>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685a      	ldr	r2, [r3, #4]
 8003182:	2380      	movs	r3, #128	; 0x80
 8003184:	061b      	lsls	r3, r3, #24
 8003186:	429a      	cmp	r2, r3
 8003188:	d111      	bne.n	80031ae <HAL_ADC_Init+0xde>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	691a      	ldr	r2, [r3, #16]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	0092      	lsls	r2, r2, #2
 8003196:	0892      	lsrs	r2, r2, #2
 8003198:	611a      	str	r2, [r3, #16]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6919      	ldr	r1, [r3, #16]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	611a      	str	r2, [r3, #16]
 80031ac:	e014      	b.n	80031d8 <HAL_ADC_Init+0x108>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	691a      	ldr	r2, [r3, #16]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	0092      	lsls	r2, r2, #2
 80031ba:	0892      	lsrs	r2, r2, #2
 80031bc:	611a      	str	r2, [r3, #16]
 80031be:	4b79      	ldr	r3, [pc, #484]	; (80033a4 <HAL_ADC_Init+0x2d4>)
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	4b78      	ldr	r3, [pc, #480]	; (80033a4 <HAL_ADC_Init+0x2d4>)
 80031c4:	4978      	ldr	r1, [pc, #480]	; (80033a8 <HAL_ADC_Init+0x2d8>)
 80031c6:	400a      	ands	r2, r1
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	4b76      	ldr	r3, [pc, #472]	; (80033a4 <HAL_ADC_Init+0x2d4>)
 80031cc:	6819      	ldr	r1, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	4b74      	ldr	r3, [pc, #464]	; (80033a4 <HAL_ADC_Init+0x2d4>)
 80031d4:	430a      	orrs	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68da      	ldr	r2, [r3, #12]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2118      	movs	r1, #24
 80031e4:	438a      	bics	r2, r1
 80031e6:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68d9      	ldr	r1, [r3, #12]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80031fa:	4b6a      	ldr	r3, [pc, #424]	; (80033a4 <HAL_ADC_Init+0x2d4>)
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	4b69      	ldr	r3, [pc, #420]	; (80033a4 <HAL_ADC_Init+0x2d4>)
 8003200:	496a      	ldr	r1, [pc, #424]	; (80033ac <HAL_ADC_Init+0x2dc>)
 8003202:	400a      	ands	r2, r1
 8003204:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8003206:	4b67      	ldr	r3, [pc, #412]	; (80033a4 <HAL_ADC_Init+0x2d4>)
 8003208:	6819      	ldr	r1, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800320e:	065a      	lsls	r2, r3, #25
 8003210:	4b64      	ldr	r3, [pc, #400]	; (80033a4 <HAL_ADC_Init+0x2d4>)
 8003212:	430a      	orrs	r2, r1
 8003214:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689a      	ldr	r2, [r3, #8]
 800321c:	2380      	movs	r3, #128	; 0x80
 800321e:	055b      	lsls	r3, r3, #21
 8003220:	4013      	ands	r3, r2
 8003222:	d108      	bne.n	8003236 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2180      	movs	r1, #128	; 0x80
 8003230:	0549      	lsls	r1, r1, #21
 8003232:	430a      	orrs	r2, r1
 8003234:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68da      	ldr	r2, [r3, #12]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	495b      	ldr	r1, [pc, #364]	; (80033b0 <HAL_ADC_Init+0x2e0>)
 8003242:	400a      	ands	r2, r1
 8003244:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68d9      	ldr	r1, [r3, #12]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	2b02      	cmp	r3, #2
 8003256:	d101      	bne.n	800325c <HAL_ADC_Init+0x18c>
 8003258:	2304      	movs	r3, #4
 800325a:	e000      	b.n	800325e <HAL_ADC_Init+0x18e>
 800325c:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800325e:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2020      	movs	r0, #32
 8003264:	5c1b      	ldrb	r3, [r3, r0]
 8003266:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003268:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	202c      	movs	r0, #44	; 0x2c
 800326e:	5c1b      	ldrb	r3, [r3, r0]
 8003270:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003272:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003278:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8003280:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003288:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003296:	23c2      	movs	r3, #194	; 0xc2
 8003298:	33ff      	adds	r3, #255	; 0xff
 800329a:	429a      	cmp	r2, r3
 800329c:	d00b      	beq.n	80032b6 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68d9      	ldr	r1, [r3, #12]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80032ac:	431a      	orrs	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2221      	movs	r2, #33	; 0x21
 80032ba:	5c9b      	ldrb	r3, [r3, r2]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d11a      	bne.n	80032f6 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2220      	movs	r2, #32
 80032c4:	5c9b      	ldrb	r3, [r3, r2]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d109      	bne.n	80032de <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68da      	ldr	r2, [r3, #12]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2180      	movs	r1, #128	; 0x80
 80032d6:	0249      	lsls	r1, r1, #9
 80032d8:	430a      	orrs	r2, r1
 80032da:	60da      	str	r2, [r3, #12]
 80032dc:	e00b      	b.n	80032f6 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e2:	2220      	movs	r2, #32
 80032e4:	431a      	orrs	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ee:	2201      	movs	r2, #1
 80032f0:	431a      	orrs	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d11f      	bne.n	800333e <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	691a      	ldr	r2, [r3, #16]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	492a      	ldr	r1, [pc, #168]	; (80033b4 <HAL_ADC_Init+0x2e4>)
 800330a:	400a      	ands	r2, r1
 800330c:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6919      	ldr	r1, [r3, #16]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800331c:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8003322:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	691a      	ldr	r2, [r3, #16]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2101      	movs	r1, #1
 8003338:	430a      	orrs	r2, r1
 800333a:	611a      	str	r2, [r3, #16]
 800333c:	e00e      	b.n	800335c <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	2201      	movs	r2, #1
 8003346:	4013      	ands	r3, r2
 8003348:	2b01      	cmp	r3, #1
 800334a:	d107      	bne.n	800335c <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	691a      	ldr	r2, [r3, #16]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2101      	movs	r1, #1
 8003358:	438a      	bics	r2, r1
 800335a:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	695a      	ldr	r2, [r3, #20]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2107      	movs	r1, #7
 8003368:	438a      	bics	r2, r1
 800336a:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6959      	ldr	r1, [r3, #20]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003388:	2203      	movs	r2, #3
 800338a:	4393      	bics	r3, r2
 800338c:	2201      	movs	r2, #1
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	0018      	movs	r0, r3
 8003398:	46bd      	mov	sp, r7
 800339a:	b002      	add	sp, #8
 800339c:	bd80      	pop	{r7, pc}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	fffffefd 	.word	0xfffffefd
 80033a4:	40012708 	.word	0x40012708
 80033a8:	ffc3ffff 	.word	0xffc3ffff
 80033ac:	fdffffff 	.word	0xfdffffff
 80033b0:	fffe0219 	.word	0xfffe0219
 80033b4:	fffffc03 	.word	0xfffffc03

080033b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2250      	movs	r2, #80	; 0x50
 80033c6:	5c9b      	ldrb	r3, [r3, r2]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d101      	bne.n	80033d0 <HAL_ADC_ConfigChannel+0x18>
 80033cc:	2302      	movs	r3, #2
 80033ce:	e085      	b.n	80034dc <HAL_ADC_ConfigChannel+0x124>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2250      	movs	r2, #80	; 0x50
 80033d4:	2101      	movs	r1, #1
 80033d6:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	2204      	movs	r2, #4
 80033e0:	4013      	ands	r3, r2
 80033e2:	d00b      	beq.n	80033fc <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e8:	2220      	movs	r2, #32
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2250      	movs	r2, #80	; 0x50
 80033f4:	2100      	movs	r1, #0
 80033f6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e06f      	b.n	80034dc <HAL_ADC_ConfigChannel+0x124>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	4a38      	ldr	r2, [pc, #224]	; (80034e4 <HAL_ADC_ConfigChannel+0x12c>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d035      	beq.n	8003472 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	035b      	lsls	r3, r3, #13
 8003412:	0b5a      	lsrs	r2, r3, #13
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	2380      	movs	r3, #128	; 0x80
 8003422:	02db      	lsls	r3, r3, #11
 8003424:	4013      	ands	r3, r2
 8003426:	d009      	beq.n	800343c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8003428:	4b2f      	ldr	r3, [pc, #188]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	4b2e      	ldr	r3, [pc, #184]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 800342e:	2180      	movs	r1, #128	; 0x80
 8003430:	0409      	lsls	r1, r1, #16
 8003432:	430a      	orrs	r2, r1
 8003434:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8003436:	200a      	movs	r0, #10
 8003438:	f000 f85e 	bl	80034f8 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	2380      	movs	r3, #128	; 0x80
 8003442:	029b      	lsls	r3, r3, #10
 8003444:	4013      	ands	r3, r2
 8003446:	d006      	beq.n	8003456 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8003448:	4b27      	ldr	r3, [pc, #156]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	4b26      	ldr	r3, [pc, #152]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 800344e:	2180      	movs	r1, #128	; 0x80
 8003450:	03c9      	lsls	r1, r1, #15
 8003452:	430a      	orrs	r2, r1
 8003454:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	2380      	movs	r3, #128	; 0x80
 800345c:	025b      	lsls	r3, r3, #9
 800345e:	4013      	ands	r3, r2
 8003460:	d037      	beq.n	80034d2 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8003462:	4b21      	ldr	r3, [pc, #132]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	4b20      	ldr	r3, [pc, #128]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 8003468:	2180      	movs	r1, #128	; 0x80
 800346a:	0449      	lsls	r1, r1, #17
 800346c:	430a      	orrs	r2, r1
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	e02f      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	035b      	lsls	r3, r3, #13
 800347e:	0b5b      	lsrs	r3, r3, #13
 8003480:	43d9      	mvns	r1, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	400a      	ands	r2, r1
 8003488:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	2380      	movs	r3, #128	; 0x80
 8003490:	02db      	lsls	r3, r3, #11
 8003492:	4013      	ands	r3, r2
 8003494:	d005      	beq.n	80034a2 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8003496:	4b14      	ldr	r3, [pc, #80]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	4b13      	ldr	r3, [pc, #76]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 800349c:	4913      	ldr	r1, [pc, #76]	; (80034ec <HAL_ADC_ConfigChannel+0x134>)
 800349e:	400a      	ands	r2, r1
 80034a0:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	2380      	movs	r3, #128	; 0x80
 80034a8:	029b      	lsls	r3, r3, #10
 80034aa:	4013      	ands	r3, r2
 80034ac:	d005      	beq.n	80034ba <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80034ae:	4b0e      	ldr	r3, [pc, #56]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	4b0d      	ldr	r3, [pc, #52]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 80034b4:	490e      	ldr	r1, [pc, #56]	; (80034f0 <HAL_ADC_ConfigChannel+0x138>)
 80034b6:	400a      	ands	r2, r1
 80034b8:	601a      	str	r2, [r3, #0]
    }
    
#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	2380      	movs	r3, #128	; 0x80
 80034c0:	025b      	lsls	r3, r3, #9
 80034c2:	4013      	ands	r3, r2
 80034c4:	d005      	beq.n	80034d2 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 80034c6:	4b08      	ldr	r3, [pc, #32]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	4b07      	ldr	r3, [pc, #28]	; (80034e8 <HAL_ADC_ConfigChannel+0x130>)
 80034cc:	4909      	ldr	r1, [pc, #36]	; (80034f4 <HAL_ADC_ConfigChannel+0x13c>)
 80034ce:	400a      	ands	r2, r1
 80034d0:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2250      	movs	r2, #80	; 0x50
 80034d6:	2100      	movs	r1, #0
 80034d8:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	0018      	movs	r0, r3
 80034de:	46bd      	mov	sp, r7
 80034e0:	b002      	add	sp, #8
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	00001001 	.word	0x00001001
 80034e8:	40012708 	.word	0x40012708
 80034ec:	ff7fffff 	.word	0xff7fffff
 80034f0:	ffbfffff 	.word	0xffbfffff
 80034f4:	feffffff 	.word	0xfeffffff

080034f8 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8003500:	4b0a      	ldr	r3, [pc, #40]	; (800352c <ADC_DelayMicroSecond+0x34>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	490a      	ldr	r1, [pc, #40]	; (8003530 <ADC_DelayMicroSecond+0x38>)
 8003506:	0018      	movs	r0, r3
 8003508:	f7fc fdfe 	bl	8000108 <__udivsi3>
 800350c:	0003      	movs	r3, r0
 800350e:	001a      	movs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4353      	muls	r3, r2
 8003514:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8003516:	e002      	b.n	800351e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	3b01      	subs	r3, #1
 800351c:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1f9      	bne.n	8003518 <ADC_DelayMicroSecond+0x20>
  } 
}
 8003524:	46c0      	nop			; (mov r8, r8)
 8003526:	46bd      	mov	sp, r7
 8003528:	b004      	add	sp, #16
 800352a:	bd80      	pop	{r7, pc}
 800352c:	20000054 	.word	0x20000054
 8003530:	000f4240 	.word	0x000f4240

08003534 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	0002      	movs	r2, r0
 800353c:	1dfb      	adds	r3, r7, #7
 800353e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003540:	1dfb      	adds	r3, r7, #7
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	001a      	movs	r2, r3
 8003546:	231f      	movs	r3, #31
 8003548:	401a      	ands	r2, r3
 800354a:	4b04      	ldr	r3, [pc, #16]	; (800355c <NVIC_EnableIRQ+0x28>)
 800354c:	2101      	movs	r1, #1
 800354e:	4091      	lsls	r1, r2
 8003550:	000a      	movs	r2, r1
 8003552:	601a      	str	r2, [r3, #0]
}
 8003554:	46c0      	nop			; (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	b002      	add	sp, #8
 800355a:	bd80      	pop	{r7, pc}
 800355c:	e000e100 	.word	0xe000e100

08003560 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003560:	b590      	push	{r4, r7, lr}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	0002      	movs	r2, r0
 8003568:	6039      	str	r1, [r7, #0]
 800356a:	1dfb      	adds	r3, r7, #7
 800356c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800356e:	1dfb      	adds	r3, r7, #7
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	2b7f      	cmp	r3, #127	; 0x7f
 8003574:	d932      	bls.n	80035dc <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003576:	4a2f      	ldr	r2, [pc, #188]	; (8003634 <NVIC_SetPriority+0xd4>)
 8003578:	1dfb      	adds	r3, r7, #7
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	0019      	movs	r1, r3
 800357e:	230f      	movs	r3, #15
 8003580:	400b      	ands	r3, r1
 8003582:	3b08      	subs	r3, #8
 8003584:	089b      	lsrs	r3, r3, #2
 8003586:	3306      	adds	r3, #6
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	18d3      	adds	r3, r2, r3
 800358c:	3304      	adds	r3, #4
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	1dfa      	adds	r2, r7, #7
 8003592:	7812      	ldrb	r2, [r2, #0]
 8003594:	0011      	movs	r1, r2
 8003596:	2203      	movs	r2, #3
 8003598:	400a      	ands	r2, r1
 800359a:	00d2      	lsls	r2, r2, #3
 800359c:	21ff      	movs	r1, #255	; 0xff
 800359e:	4091      	lsls	r1, r2
 80035a0:	000a      	movs	r2, r1
 80035a2:	43d2      	mvns	r2, r2
 80035a4:	401a      	ands	r2, r3
 80035a6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	019b      	lsls	r3, r3, #6
 80035ac:	22ff      	movs	r2, #255	; 0xff
 80035ae:	401a      	ands	r2, r3
 80035b0:	1dfb      	adds	r3, r7, #7
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	0018      	movs	r0, r3
 80035b6:	2303      	movs	r3, #3
 80035b8:	4003      	ands	r3, r0
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035be:	481d      	ldr	r0, [pc, #116]	; (8003634 <NVIC_SetPriority+0xd4>)
 80035c0:	1dfb      	adds	r3, r7, #7
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	001c      	movs	r4, r3
 80035c6:	230f      	movs	r3, #15
 80035c8:	4023      	ands	r3, r4
 80035ca:	3b08      	subs	r3, #8
 80035cc:	089b      	lsrs	r3, r3, #2
 80035ce:	430a      	orrs	r2, r1
 80035d0:	3306      	adds	r3, #6
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	18c3      	adds	r3, r0, r3
 80035d6:	3304      	adds	r3, #4
 80035d8:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80035da:	e027      	b.n	800362c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035dc:	4a16      	ldr	r2, [pc, #88]	; (8003638 <NVIC_SetPriority+0xd8>)
 80035de:	1dfb      	adds	r3, r7, #7
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	b25b      	sxtb	r3, r3
 80035e4:	089b      	lsrs	r3, r3, #2
 80035e6:	33c0      	adds	r3, #192	; 0xc0
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	589b      	ldr	r3, [r3, r2]
 80035ec:	1dfa      	adds	r2, r7, #7
 80035ee:	7812      	ldrb	r2, [r2, #0]
 80035f0:	0011      	movs	r1, r2
 80035f2:	2203      	movs	r2, #3
 80035f4:	400a      	ands	r2, r1
 80035f6:	00d2      	lsls	r2, r2, #3
 80035f8:	21ff      	movs	r1, #255	; 0xff
 80035fa:	4091      	lsls	r1, r2
 80035fc:	000a      	movs	r2, r1
 80035fe:	43d2      	mvns	r2, r2
 8003600:	401a      	ands	r2, r3
 8003602:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	019b      	lsls	r3, r3, #6
 8003608:	22ff      	movs	r2, #255	; 0xff
 800360a:	401a      	ands	r2, r3
 800360c:	1dfb      	adds	r3, r7, #7
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	0018      	movs	r0, r3
 8003612:	2303      	movs	r3, #3
 8003614:	4003      	ands	r3, r0
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800361a:	4807      	ldr	r0, [pc, #28]	; (8003638 <NVIC_SetPriority+0xd8>)
 800361c:	1dfb      	adds	r3, r7, #7
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	b25b      	sxtb	r3, r3
 8003622:	089b      	lsrs	r3, r3, #2
 8003624:	430a      	orrs	r2, r1
 8003626:	33c0      	adds	r3, #192	; 0xc0
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	501a      	str	r2, [r3, r0]
}
 800362c:	46c0      	nop			; (mov r8, r8)
 800362e:	46bd      	mov	sp, r7
 8003630:	b003      	add	sp, #12
 8003632:	bd90      	pop	{r4, r7, pc}
 8003634:	e000ed00 	.word	0xe000ed00
 8003638:	e000e100 	.word	0xe000e100

0800363c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3b01      	subs	r3, #1
 8003648:	4a0c      	ldr	r2, [pc, #48]	; (800367c <SysTick_Config+0x40>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d901      	bls.n	8003652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800364e:	2301      	movs	r3, #1
 8003650:	e010      	b.n	8003674 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003652:	4b0b      	ldr	r3, [pc, #44]	; (8003680 <SysTick_Config+0x44>)
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	3a01      	subs	r2, #1
 8003658:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365a:	2301      	movs	r3, #1
 800365c:	425b      	negs	r3, r3
 800365e:	2103      	movs	r1, #3
 8003660:	0018      	movs	r0, r3
 8003662:	f7ff ff7d 	bl	8003560 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003666:	4b06      	ldr	r3, [pc, #24]	; (8003680 <SysTick_Config+0x44>)
 8003668:	2200      	movs	r2, #0
 800366a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366c:	4b04      	ldr	r3, [pc, #16]	; (8003680 <SysTick_Config+0x44>)
 800366e:	2207      	movs	r2, #7
 8003670:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003672:	2300      	movs	r3, #0
}
 8003674:	0018      	movs	r0, r3
 8003676:	46bd      	mov	sp, r7
 8003678:	b002      	add	sp, #8
 800367a:	bd80      	pop	{r7, pc}
 800367c:	00ffffff 	.word	0x00ffffff
 8003680:	e000e010 	.word	0xe000e010

08003684 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	60b9      	str	r1, [r7, #8]
 800368c:	607a      	str	r2, [r7, #4]
 800368e:	210f      	movs	r1, #15
 8003690:	187b      	adds	r3, r7, r1
 8003692:	1c02      	adds	r2, r0, #0
 8003694:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	187b      	adds	r3, r7, r1
 800369a:	781b      	ldrb	r3, [r3, #0]
 800369c:	b25b      	sxtb	r3, r3
 800369e:	0011      	movs	r1, r2
 80036a0:	0018      	movs	r0, r3
 80036a2:	f7ff ff5d 	bl	8003560 <NVIC_SetPriority>
}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	46bd      	mov	sp, r7
 80036aa:	b004      	add	sp, #16
 80036ac:	bd80      	pop	{r7, pc}

080036ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ae:	b580      	push	{r7, lr}
 80036b0:	b082      	sub	sp, #8
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	0002      	movs	r2, r0
 80036b6:	1dfb      	adds	r3, r7, #7
 80036b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036ba:	1dfb      	adds	r3, r7, #7
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	b25b      	sxtb	r3, r3
 80036c0:	0018      	movs	r0, r3
 80036c2:	f7ff ff37 	bl	8003534 <NVIC_EnableIRQ>
}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	46bd      	mov	sp, r7
 80036ca:	b002      	add	sp, #8
 80036cc:	bd80      	pop	{r7, pc}

080036ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b082      	sub	sp, #8
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	0018      	movs	r0, r3
 80036da:	f7ff ffaf 	bl	800363c <SysTick_Config>
 80036de:	0003      	movs	r3, r0
}
 80036e0:	0018      	movs	r0, r3
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b002      	add	sp, #8
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e061      	b.n	80037be <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a32      	ldr	r2, [pc, #200]	; (80037c8 <HAL_DMA_Init+0xe0>)
 8003700:	4694      	mov	ip, r2
 8003702:	4463      	add	r3, ip
 8003704:	2114      	movs	r1, #20
 8003706:	0018      	movs	r0, r3
 8003708:	f7fc fcfe 	bl	8000108 <__udivsi3>
 800370c:	0003      	movs	r3, r0
 800370e:	009a      	lsls	r2, r3, #2
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a2d      	ldr	r2, [pc, #180]	; (80037cc <HAL_DMA_Init+0xe4>)
 8003718:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2225      	movs	r2, #37	; 0x25
 800371e:	2102      	movs	r1, #2
 8003720:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4a28      	ldr	r2, [pc, #160]	; (80037d0 <HAL_DMA_Init+0xe8>)
 800372e:	4013      	ands	r3, r2
 8003730:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800373a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003746:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003752:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	4313      	orrs	r3, r2
 800375e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689a      	ldr	r2, [r3, #8]
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	01db      	lsls	r3, r3, #7
 8003770:	429a      	cmp	r2, r3
 8003772:	d018      	beq.n	80037a6 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003774:	4b17      	ldr	r3, [pc, #92]	; (80037d4 <HAL_DMA_Init+0xec>)
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377c:	211c      	movs	r1, #28
 800377e:	400b      	ands	r3, r1
 8003780:	210f      	movs	r1, #15
 8003782:	4099      	lsls	r1, r3
 8003784:	000b      	movs	r3, r1
 8003786:	43d9      	mvns	r1, r3
 8003788:	4b12      	ldr	r3, [pc, #72]	; (80037d4 <HAL_DMA_Init+0xec>)
 800378a:	400a      	ands	r2, r1
 800378c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800378e:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <HAL_DMA_Init+0xec>)
 8003790:	6819      	ldr	r1, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379a:	201c      	movs	r0, #28
 800379c:	4003      	ands	r3, r0
 800379e:	409a      	lsls	r2, r3
 80037a0:	4b0c      	ldr	r3, [pc, #48]	; (80037d4 <HAL_DMA_Init+0xec>)
 80037a2:	430a      	orrs	r2, r1
 80037a4:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2225      	movs	r2, #37	; 0x25
 80037b0:	2101      	movs	r1, #1
 80037b2:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2224      	movs	r2, #36	; 0x24
 80037b8:	2100      	movs	r1, #0
 80037ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	0018      	movs	r0, r3
 80037c0:	46bd      	mov	sp, r7
 80037c2:	b004      	add	sp, #16
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	46c0      	nop			; (mov r8, r8)
 80037c8:	bffdfff8 	.word	0xbffdfff8
 80037cc:	40020000 	.word	0x40020000
 80037d0:	ffff800f 	.word	0xffff800f
 80037d4:	400200a8 	.word	0x400200a8

080037d8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037e0:	230f      	movs	r3, #15
 80037e2:	18fb      	adds	r3, r7, r3
 80037e4:	2200      	movs	r2, #0
 80037e6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2225      	movs	r2, #37	; 0x25
 80037ec:	5c9b      	ldrb	r3, [r3, r2]
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d007      	beq.n	8003804 <HAL_DMA_Abort_IT+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2204      	movs	r2, #4
 80037f8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80037fa:	230f      	movs	r3, #15
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	2201      	movs	r2, #1
 8003800:	701a      	strb	r2, [r3, #0]
 8003802:	e02a      	b.n	800385a <HAL_DMA_Abort_IT+0x82>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	210e      	movs	r1, #14
 8003810:	438a      	bics	r2, r1
 8003812:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2101      	movs	r1, #1
 8003820:	438a      	bics	r2, r1
 8003822:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003828:	221c      	movs	r2, #28
 800382a:	401a      	ands	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003830:	2101      	movs	r1, #1
 8003832:	4091      	lsls	r1, r2
 8003834:	000a      	movs	r2, r1
 8003836:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2225      	movs	r2, #37	; 0x25
 800383c:	2101      	movs	r1, #1
 800383e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2224      	movs	r2, #36	; 0x24
 8003844:	2100      	movs	r1, #0
 8003846:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800384c:	2b00      	cmp	r3, #0
 800384e:	d004      	beq.n	800385a <HAL_DMA_Abort_IT+0x82>
    {
      hdma->XferAbortCallback(hdma);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	0010      	movs	r0, r2
 8003858:	4798      	blx	r3
    }
  }
  return status;
 800385a:	230f      	movs	r3, #15
 800385c:	18fb      	adds	r3, r7, r3
 800385e:	781b      	ldrb	r3, [r3, #0]
}
 8003860:	0018      	movs	r0, r3
 8003862:	46bd      	mov	sp, r7
 8003864:	b004      	add	sp, #16
 8003866:	bd80      	pop	{r7, pc}

08003868 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003884:	221c      	movs	r2, #28
 8003886:	4013      	ands	r3, r2
 8003888:	2204      	movs	r2, #4
 800388a:	409a      	lsls	r2, r3
 800388c:	0013      	movs	r3, r2
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	4013      	ands	r3, r2
 8003892:	d026      	beq.n	80038e2 <HAL_DMA_IRQHandler+0x7a>
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2204      	movs	r2, #4
 8003898:	4013      	ands	r3, r2
 800389a:	d022      	beq.n	80038e2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2220      	movs	r2, #32
 80038a4:	4013      	ands	r3, r2
 80038a6:	d107      	bne.n	80038b8 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2104      	movs	r1, #4
 80038b4:	438a      	bics	r2, r1
 80038b6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038bc:	221c      	movs	r2, #28
 80038be:	401a      	ands	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c4:	2104      	movs	r1, #4
 80038c6:	4091      	lsls	r1, r2
 80038c8:	000a      	movs	r2, r1
 80038ca:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d100      	bne.n	80038d6 <HAL_DMA_IRQHandler+0x6e>
 80038d4:	e071      	b.n	80039ba <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	0010      	movs	r0, r2
 80038de:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80038e0:	e06b      	b.n	80039ba <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e6:	221c      	movs	r2, #28
 80038e8:	4013      	ands	r3, r2
 80038ea:	2202      	movs	r2, #2
 80038ec:	409a      	lsls	r2, r3
 80038ee:	0013      	movs	r3, r2
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	4013      	ands	r3, r2
 80038f4:	d02d      	beq.n	8003952 <HAL_DMA_IRQHandler+0xea>
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	2202      	movs	r2, #2
 80038fa:	4013      	ands	r3, r2
 80038fc:	d029      	beq.n	8003952 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2220      	movs	r2, #32
 8003906:	4013      	ands	r3, r2
 8003908:	d10b      	bne.n	8003922 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	210a      	movs	r1, #10
 8003916:	438a      	bics	r2, r1
 8003918:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2225      	movs	r2, #37	; 0x25
 800391e:	2101      	movs	r1, #1
 8003920:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003926:	221c      	movs	r2, #28
 8003928:	401a      	ands	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392e:	2102      	movs	r1, #2
 8003930:	4091      	lsls	r1, r2
 8003932:	000a      	movs	r2, r1
 8003934:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2224      	movs	r2, #36	; 0x24
 800393a:	2100      	movs	r1, #0
 800393c:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003942:	2b00      	cmp	r3, #0
 8003944:	d039      	beq.n	80039ba <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	0010      	movs	r0, r2
 800394e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003950:	e033      	b.n	80039ba <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003956:	221c      	movs	r2, #28
 8003958:	4013      	ands	r3, r2
 800395a:	2208      	movs	r2, #8
 800395c:	409a      	lsls	r2, r3
 800395e:	0013      	movs	r3, r2
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4013      	ands	r3, r2
 8003964:	d02a      	beq.n	80039bc <HAL_DMA_IRQHandler+0x154>
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2208      	movs	r2, #8
 800396a:	4013      	ands	r3, r2
 800396c:	d026      	beq.n	80039bc <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	210e      	movs	r1, #14
 800397a:	438a      	bics	r2, r1
 800397c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003982:	221c      	movs	r2, #28
 8003984:	401a      	ands	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398a:	2101      	movs	r1, #1
 800398c:	4091      	lsls	r1, r2
 800398e:	000a      	movs	r2, r1
 8003990:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2201      	movs	r2, #1
 8003996:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2225      	movs	r2, #37	; 0x25
 800399c:	2101      	movs	r1, #1
 800399e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2224      	movs	r2, #36	; 0x24
 80039a4:	2100      	movs	r1, #0
 80039a6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d005      	beq.n	80039bc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	0010      	movs	r0, r2
 80039b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	46c0      	nop			; (mov r8, r8)
}
 80039be:	46bd      	mov	sp, r7
 80039c0:	b004      	add	sp, #16
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80039d6:	2300      	movs	r3, #0
 80039d8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80039da:	e155      	b.n	8003c88 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2101      	movs	r1, #1
 80039e2:	697a      	ldr	r2, [r7, #20]
 80039e4:	4091      	lsls	r1, r2
 80039e6:	000a      	movs	r2, r1
 80039e8:	4013      	ands	r3, r2
 80039ea:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d100      	bne.n	80039f4 <HAL_GPIO_Init+0x30>
 80039f2:	e146      	b.n	8003c82 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d003      	beq.n	8003a04 <HAL_GPIO_Init+0x40>
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	2b12      	cmp	r3, #18
 8003a02:	d123      	bne.n	8003a4c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	08da      	lsrs	r2, r3, #3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	3208      	adds	r2, #8
 8003a0c:	0092      	lsls	r2, r2, #2
 8003a0e:	58d3      	ldr	r3, [r2, r3]
 8003a10:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	2207      	movs	r2, #7
 8003a16:	4013      	ands	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	220f      	movs	r2, #15
 8003a1c:	409a      	lsls	r2, r3
 8003a1e:	0013      	movs	r3, r2
 8003a20:	43da      	mvns	r2, r3
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	4013      	ands	r3, r2
 8003a26:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	691a      	ldr	r2, [r3, #16]
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	2107      	movs	r1, #7
 8003a30:	400b      	ands	r3, r1
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	409a      	lsls	r2, r3
 8003a36:	0013      	movs	r3, r2
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	08da      	lsrs	r2, r3, #3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3208      	adds	r2, #8
 8003a46:	0092      	lsls	r2, r2, #2
 8003a48:	6939      	ldr	r1, [r7, #16]
 8003a4a:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d00b      	beq.n	8003a6c <HAL_GPIO_Init+0xa8>
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d007      	beq.n	8003a6c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a60:	2b11      	cmp	r3, #17
 8003a62:	d003      	beq.n	8003a6c <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	2b12      	cmp	r3, #18
 8003a6a:	d130      	bne.n	8003ace <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	2203      	movs	r2, #3
 8003a78:	409a      	lsls	r2, r3
 8003a7a:	0013      	movs	r3, r2
 8003a7c:	43da      	mvns	r2, r3
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	4013      	ands	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	68da      	ldr	r2, [r3, #12]
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	409a      	lsls	r2, r3
 8003a8e:	0013      	movs	r3, r2
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	0013      	movs	r3, r2
 8003aaa:	43da      	mvns	r2, r3
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	091b      	lsrs	r3, r3, #4
 8003ab8:	2201      	movs	r2, #1
 8003aba:	401a      	ands	r2, r3
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	409a      	lsls	r2, r3
 8003ac0:	0013      	movs	r3, r2
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	2203      	movs	r2, #3
 8003ada:	409a      	lsls	r2, r3
 8003adc:	0013      	movs	r3, r2
 8003ade:	43da      	mvns	r2, r3
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2203      	movs	r2, #3
 8003aec:	401a      	ands	r2, r3
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	409a      	lsls	r2, r3
 8003af4:	0013      	movs	r3, r2
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	409a      	lsls	r2, r3
 8003b10:	0013      	movs	r3, r2
 8003b12:	43da      	mvns	r2, r3
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4013      	ands	r3, r2
 8003b18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	689a      	ldr	r2, [r3, #8]
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	409a      	lsls	r2, r3
 8003b24:	0013      	movs	r3, r2
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685a      	ldr	r2, [r3, #4]
 8003b36:	2380      	movs	r3, #128	; 0x80
 8003b38:	055b      	lsls	r3, r3, #21
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	d100      	bne.n	8003b40 <HAL_GPIO_Init+0x17c>
 8003b3e:	e0a0      	b.n	8003c82 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b40:	4b57      	ldr	r3, [pc, #348]	; (8003ca0 <HAL_GPIO_Init+0x2dc>)
 8003b42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b44:	4b56      	ldr	r3, [pc, #344]	; (8003ca0 <HAL_GPIO_Init+0x2dc>)
 8003b46:	2101      	movs	r1, #1
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8003b4c:	4a55      	ldr	r2, [pc, #340]	; (8003ca4 <HAL_GPIO_Init+0x2e0>)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	089b      	lsrs	r3, r3, #2
 8003b52:	3302      	adds	r3, #2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	589b      	ldr	r3, [r3, r2]
 8003b58:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	2203      	movs	r2, #3
 8003b5e:	4013      	ands	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	220f      	movs	r2, #15
 8003b64:	409a      	lsls	r2, r3
 8003b66:	0013      	movs	r3, r2
 8003b68:	43da      	mvns	r2, r3
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	23a0      	movs	r3, #160	; 0xa0
 8003b74:	05db      	lsls	r3, r3, #23
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d01f      	beq.n	8003bba <HAL_GPIO_Init+0x1f6>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a4a      	ldr	r2, [pc, #296]	; (8003ca8 <HAL_GPIO_Init+0x2e4>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d019      	beq.n	8003bb6 <HAL_GPIO_Init+0x1f2>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a49      	ldr	r2, [pc, #292]	; (8003cac <HAL_GPIO_Init+0x2e8>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d013      	beq.n	8003bb2 <HAL_GPIO_Init+0x1ee>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a48      	ldr	r2, [pc, #288]	; (8003cb0 <HAL_GPIO_Init+0x2ec>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00d      	beq.n	8003bae <HAL_GPIO_Init+0x1ea>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a47      	ldr	r2, [pc, #284]	; (8003cb4 <HAL_GPIO_Init+0x2f0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d007      	beq.n	8003baa <HAL_GPIO_Init+0x1e6>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a46      	ldr	r2, [pc, #280]	; (8003cb8 <HAL_GPIO_Init+0x2f4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d101      	bne.n	8003ba6 <HAL_GPIO_Init+0x1e2>
 8003ba2:	2305      	movs	r3, #5
 8003ba4:	e00a      	b.n	8003bbc <HAL_GPIO_Init+0x1f8>
 8003ba6:	2306      	movs	r3, #6
 8003ba8:	e008      	b.n	8003bbc <HAL_GPIO_Init+0x1f8>
 8003baa:	2304      	movs	r3, #4
 8003bac:	e006      	b.n	8003bbc <HAL_GPIO_Init+0x1f8>
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e004      	b.n	8003bbc <HAL_GPIO_Init+0x1f8>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e002      	b.n	8003bbc <HAL_GPIO_Init+0x1f8>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e000      	b.n	8003bbc <HAL_GPIO_Init+0x1f8>
 8003bba:	2300      	movs	r3, #0
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	2103      	movs	r1, #3
 8003bc0:	400a      	ands	r2, r1
 8003bc2:	0092      	lsls	r2, r2, #2
 8003bc4:	4093      	lsls	r3, r2
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bcc:	4935      	ldr	r1, [pc, #212]	; (8003ca4 <HAL_GPIO_Init+0x2e0>)
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	089b      	lsrs	r3, r3, #2
 8003bd2:	3302      	adds	r3, #2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bda:	4b38      	ldr	r3, [pc, #224]	; (8003cbc <HAL_GPIO_Init+0x2f8>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	43da      	mvns	r2, r3
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	4013      	ands	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	2380      	movs	r3, #128	; 0x80
 8003bf0:	025b      	lsls	r3, r3, #9
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	d003      	beq.n	8003bfe <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003bf6:	693a      	ldr	r2, [r7, #16]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003bfe:	4b2f      	ldr	r3, [pc, #188]	; (8003cbc <HAL_GPIO_Init+0x2f8>)
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003c04:	4b2d      	ldr	r3, [pc, #180]	; (8003cbc <HAL_GPIO_Init+0x2f8>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	43da      	mvns	r2, r3
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	4013      	ands	r3, r2
 8003c12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	2380      	movs	r3, #128	; 0x80
 8003c1a:	029b      	lsls	r3, r3, #10
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	d003      	beq.n	8003c28 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003c28:	4b24      	ldr	r3, [pc, #144]	; (8003cbc <HAL_GPIO_Init+0x2f8>)
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c2e:	4b23      	ldr	r3, [pc, #140]	; (8003cbc <HAL_GPIO_Init+0x2f8>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	43da      	mvns	r2, r3
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685a      	ldr	r2, [r3, #4]
 8003c42:	2380      	movs	r3, #128	; 0x80
 8003c44:	035b      	lsls	r3, r3, #13
 8003c46:	4013      	ands	r3, r2
 8003c48:	d003      	beq.n	8003c52 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c52:	4b1a      	ldr	r3, [pc, #104]	; (8003cbc <HAL_GPIO_Init+0x2f8>)
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003c58:	4b18      	ldr	r3, [pc, #96]	; (8003cbc <HAL_GPIO_Init+0x2f8>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	43da      	mvns	r2, r3
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	4013      	ands	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685a      	ldr	r2, [r3, #4]
 8003c6c:	2380      	movs	r3, #128	; 0x80
 8003c6e:	039b      	lsls	r3, r3, #14
 8003c70:	4013      	ands	r3, r2
 8003c72:	d003      	beq.n	8003c7c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c7c:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <HAL_GPIO_Init+0x2f8>)
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	3301      	adds	r3, #1
 8003c86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	40da      	lsrs	r2, r3
 8003c90:	1e13      	subs	r3, r2, #0
 8003c92:	d000      	beq.n	8003c96 <HAL_GPIO_Init+0x2d2>
 8003c94:	e6a2      	b.n	80039dc <HAL_GPIO_Init+0x18>
  }
}
 8003c96:	46c0      	nop			; (mov r8, r8)
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	b006      	add	sp, #24
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	46c0      	nop			; (mov r8, r8)
 8003ca0:	40021000 	.word	0x40021000
 8003ca4:	40010000 	.word	0x40010000
 8003ca8:	50000400 	.word	0x50000400
 8003cac:	50000800 	.word	0x50000800
 8003cb0:	50000c00 	.word	0x50000c00
 8003cb4:	50001000 	.word	0x50001000
 8003cb8:	50001c00 	.word	0x50001c00
 8003cbc:	40010400 	.word	0x40010400

08003cc0 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	000a      	movs	r2, r1
 8003cca:	1cbb      	adds	r3, r7, #2
 8003ccc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	1cba      	adds	r2, r7, #2
 8003cd4:	8812      	ldrh	r2, [r2, #0]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d004      	beq.n	8003ce4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003cda:	230f      	movs	r3, #15
 8003cdc:	18fb      	adds	r3, r7, r3
 8003cde:	2201      	movs	r2, #1
 8003ce0:	701a      	strb	r2, [r3, #0]
 8003ce2:	e003      	b.n	8003cec <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ce4:	230f      	movs	r3, #15
 8003ce6:	18fb      	adds	r3, r7, r3
 8003ce8:	2200      	movs	r2, #0
 8003cea:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003cec:	230f      	movs	r3, #15
 8003cee:	18fb      	adds	r3, r7, r3
 8003cf0:	781b      	ldrb	r3, [r3, #0]
}
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	b004      	add	sp, #16
 8003cf8:	bd80      	pop	{r7, pc}

08003cfa <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cfa:	b580      	push	{r7, lr}
 8003cfc:	b082      	sub	sp, #8
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
 8003d02:	0008      	movs	r0, r1
 8003d04:	0011      	movs	r1, r2
 8003d06:	1cbb      	adds	r3, r7, #2
 8003d08:	1c02      	adds	r2, r0, #0
 8003d0a:	801a      	strh	r2, [r3, #0]
 8003d0c:	1c7b      	adds	r3, r7, #1
 8003d0e:	1c0a      	adds	r2, r1, #0
 8003d10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8003d12:	1c7b      	adds	r3, r7, #1
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d004      	beq.n	8003d24 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d1a:	1cbb      	adds	r3, r7, #2
 8003d1c:	881a      	ldrh	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003d22:	e003      	b.n	8003d2c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003d24:	1cbb      	adds	r3, r7, #2
 8003d26:	881a      	ldrh	r2, [r3, #0]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d2c:	46c0      	nop			; (mov r8, r8)
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	b002      	add	sp, #8
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	000a      	movs	r2, r1
 8003d3e:	1cbb      	adds	r3, r7, #2
 8003d40:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	695a      	ldr	r2, [r3, #20]
 8003d46:	1cbb      	adds	r3, r7, #2
 8003d48:	881b      	ldrh	r3, [r3, #0]
 8003d4a:	405a      	eors	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	615a      	str	r2, [r3, #20]
}
 8003d50:	46c0      	nop			; (mov r8, r8)
 8003d52:	46bd      	mov	sp, r7
 8003d54:	b002      	add	sp, #8
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	0002      	movs	r2, r0
 8003d60:	1dbb      	adds	r3, r7, #6
 8003d62:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8003d64:	4b09      	ldr	r3, [pc, #36]	; (8003d8c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003d66:	695b      	ldr	r3, [r3, #20]
 8003d68:	1dba      	adds	r2, r7, #6
 8003d6a:	8812      	ldrh	r2, [r2, #0]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	d008      	beq.n	8003d82 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d70:	4b06      	ldr	r3, [pc, #24]	; (8003d8c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003d72:	1dba      	adds	r2, r7, #6
 8003d74:	8812      	ldrh	r2, [r2, #0]
 8003d76:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d78:	1dbb      	adds	r3, r7, #6
 8003d7a:	881b      	ldrh	r3, [r3, #0]
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	f7fe fb13 	bl	80023a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	46bd      	mov	sp, r7
 8003d86:	b002      	add	sp, #8
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	46c0      	nop			; (mov r8, r8)
 8003d8c:	40010400 	.word	0x40010400

08003d90 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e06c      	b.n	8003e7c <HAL_LPTIM_Init+0xec>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	222e      	movs	r2, #46	; 0x2e
 8003da6:	5c9b      	ldrb	r3, [r3, r2]
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d107      	bne.n	8003dbe <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	222d      	movs	r2, #45	; 0x2d
 8003db2:	2100      	movs	r1, #0
 8003db4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	0018      	movs	r0, r3
 8003dba:	f7fe fe91 	bl	8002ae0 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	222e      	movs	r2, #46	; 0x2e
 8003dc2:	2102      	movs	r1, #2
 8003dc4:	5499      	strb	r1, [r3, r2]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d005      	beq.n	8003de2 <HAL_LPTIM_Init+0x52>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dda:	2380      	movs	r3, #128	; 0x80
 8003ddc:	041b      	lsls	r3, r3, #16
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d103      	bne.n	8003dea <HAL_LPTIM_Init+0x5a>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	221e      	movs	r2, #30
 8003de6:	4393      	bics	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	4a25      	ldr	r2, [pc, #148]	; (8003e84 <HAL_LPTIM_Init+0xf4>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d003      	beq.n	8003dfc <HAL_LPTIM_Init+0x6c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	4a24      	ldr	r2, [pc, #144]	; (8003e88 <HAL_LPTIM_Init+0xf8>)
 8003df8:	4013      	ands	r3, r2
 8003dfa:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4a23      	ldr	r2, [pc, #140]	; (8003e8c <HAL_LPTIM_Init+0xfc>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8003e0c:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8003e12:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8003e18:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8003e1e:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d005      	beq.n	8003e3a <HAL_LPTIM_Init+0xaa>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e32:	2380      	movs	r3, #128	; 0x80
 8003e34:	041b      	lsls	r3, r3, #16
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d107      	bne.n	8003e4a <HAL_LPTIM_Init+0xba>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8003e42:	4313      	orrs	r3, r2
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60fb      	str	r3, [r7, #12]
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	4a0d      	ldr	r2, [pc, #52]	; (8003e84 <HAL_LPTIM_Init+0xf4>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d00a      	beq.n	8003e6a <HAL_LPTIM_Init+0xda>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003e5c:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8003e62:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	222e      	movs	r2, #46	; 0x2e
 8003e76:	2101      	movs	r1, #1
 8003e78:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	0018      	movs	r0, r3
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	b004      	add	sp, #16
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	0000ffff 	.word	0x0000ffff
 8003e88:	ffff1f3f 	.word	0xffff1f3f
 8003e8c:	ff19f1f8 	.word	0xff19f1f8

08003e90 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	222e      	movs	r2, #46	; 0x2e
 8003e9e:	2102      	movs	r1, #2
 8003ea0:	5499      	strb	r1, [r3, r2]

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 8003ea2:	4b23      	ldr	r3, [pc, #140]	; (8003f30 <HAL_LPTIM_Counter_Start_IT+0xa0>)
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	4b22      	ldr	r3, [pc, #136]	; (8003f30 <HAL_LPTIM_Counter_Start_IT+0xa0>)
 8003ea8:	2180      	movs	r1, #128	; 0x80
 8003eaa:	0589      	lsls	r1, r1, #22
 8003eac:	430a      	orrs	r2, r1
 8003eae:	601a      	str	r2, [r3, #0]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d00d      	beq.n	8003ed4 <HAL_LPTIM_Counter_Start_IT+0x44>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ebc:	2380      	movs	r3, #128	; 0x80
 8003ebe:	041b      	lsls	r3, r3, #16
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d107      	bne.n	8003ed4 <HAL_LPTIM_Counter_Start_IT+0x44>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	68da      	ldr	r2, [r3, #12]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4919      	ldr	r1, [pc, #100]	; (8003f34 <HAL_LPTIM_Counter_Start_IT+0xa4>)
 8003ed0:	400a      	ands	r2, r1
 8003ed2:	60da      	str	r2, [r3, #12]
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	689a      	ldr	r2, [r3, #8]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2110      	movs	r1, #16
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689a      	ldr	r2, [r3, #8]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2102      	movs	r1, #2
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	691a      	ldr	r2, [r3, #16]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2101      	movs	r1, #1
 8003f00:	430a      	orrs	r2, r1
 8003f02:	611a      	str	r2, [r3, #16]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	619a      	str	r2, [r3, #24]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	691a      	ldr	r2, [r3, #16]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2104      	movs	r1, #4
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	222e      	movs	r2, #46	; 0x2e
 8003f20:	2101      	movs	r1, #1
 8003f22:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	0018      	movs	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	b002      	add	sp, #8
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	40010400 	.word	0x40010400
 8003f34:	fffff1ff 	.word	0xfffff1ff

08003f38 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	222e      	movs	r2, #46	; 0x2e
 8003f44:	2102      	movs	r1, #2
 8003f46:	5499      	strb	r1, [r3, r2]

  /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT();
 8003f48:	4b11      	ldr	r3, [pc, #68]	; (8003f90 <HAL_LPTIM_Counter_Stop_IT+0x58>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4b10      	ldr	r3, [pc, #64]	; (8003f90 <HAL_LPTIM_Counter_Stop_IT+0x58>)
 8003f4e:	4911      	ldr	r1, [pc, #68]	; (8003f94 <HAL_LPTIM_Counter_Stop_IT+0x5c>)
 8003f50:	400a      	ands	r2, r1
 8003f52:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	0018      	movs	r0, r3
 8003f58:	f000 f8f0 	bl	800413c <LPTIM_Disable>

  /* Disable Autoreload write complete interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2110      	movs	r1, #16
 8003f68:	438a      	bics	r2, r1
 8003f6a:	609a      	str	r2, [r3, #8]

  /* Disable Autoreload match interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2102      	movs	r1, #2
 8003f78:	438a      	bics	r2, r1
 8003f7a:	609a      	str	r2, [r3, #8]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	222e      	movs	r2, #46	; 0x2e
 8003f80:	2101      	movs	r1, #1
 8003f82:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	0018      	movs	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b002      	add	sp, #8
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	46c0      	nop			; (mov r8, r8)
 8003f90:	40010400 	.word	0x40010400
 8003f94:	dfffffff 	.word	0xdfffffff

08003f98 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	4013      	ands	r3, r2
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d10e      	bne.n	8003fcc <HAL_LPTIM_IRQHandler+0x34>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d107      	bne.n	8003fcc <HAL_LPTIM_IRQHandler+0x34>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	f000 f888 	bl	80040dc <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d10e      	bne.n	8003ff8 <HAL_LPTIM_IRQHandler+0x60>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	2202      	movs	r2, #2
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d107      	bne.n	8003ff8 <HAL_LPTIM_IRQHandler+0x60>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2202      	movs	r2, #2
 8003fee:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	f7fe ff5c 	bl	8002eb0 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2204      	movs	r2, #4
 8004000:	4013      	ands	r3, r2
 8004002:	2b04      	cmp	r3, #4
 8004004:	d10e      	bne.n	8004024 <HAL_LPTIM_IRQHandler+0x8c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	2204      	movs	r2, #4
 800400e:	4013      	ands	r3, r2
 8004010:	2b04      	cmp	r3, #4
 8004012:	d107      	bne.n	8004024 <HAL_LPTIM_IRQHandler+0x8c>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2204      	movs	r2, #4
 800401a:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	0018      	movs	r0, r3
 8004020:	f000 f864 	bl	80040ec <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2208      	movs	r2, #8
 800402c:	4013      	ands	r3, r2
 800402e:	2b08      	cmp	r3, #8
 8004030:	d10e      	bne.n	8004050 <HAL_LPTIM_IRQHandler+0xb8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	2208      	movs	r2, #8
 800403a:	4013      	ands	r3, r2
 800403c:	2b08      	cmp	r3, #8
 800403e:	d107      	bne.n	8004050 <HAL_LPTIM_IRQHandler+0xb8>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2208      	movs	r2, #8
 8004046:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	0018      	movs	r0, r3
 800404c:	f000 f856 	bl	80040fc <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2210      	movs	r2, #16
 8004058:	4013      	ands	r3, r2
 800405a:	2b10      	cmp	r3, #16
 800405c:	d10e      	bne.n	800407c <HAL_LPTIM_IRQHandler+0xe4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	2210      	movs	r2, #16
 8004066:	4013      	ands	r3, r2
 8004068:	2b10      	cmp	r3, #16
 800406a:	d107      	bne.n	800407c <HAL_LPTIM_IRQHandler+0xe4>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2210      	movs	r2, #16
 8004072:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	0018      	movs	r0, r3
 8004078:	f000 f848 	bl	800410c <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2220      	movs	r2, #32
 8004084:	4013      	ands	r3, r2
 8004086:	2b20      	cmp	r3, #32
 8004088:	d10e      	bne.n	80040a8 <HAL_LPTIM_IRQHandler+0x110>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	2220      	movs	r2, #32
 8004092:	4013      	ands	r3, r2
 8004094:	2b20      	cmp	r3, #32
 8004096:	d107      	bne.n	80040a8 <HAL_LPTIM_IRQHandler+0x110>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2220      	movs	r2, #32
 800409e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	0018      	movs	r0, r3
 80040a4:	f000 f83a 	bl	800411c <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2240      	movs	r2, #64	; 0x40
 80040b0:	4013      	ands	r3, r2
 80040b2:	2b40      	cmp	r3, #64	; 0x40
 80040b4:	d10e      	bne.n	80040d4 <HAL_LPTIM_IRQHandler+0x13c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	2240      	movs	r2, #64	; 0x40
 80040be:	4013      	ands	r3, r2
 80040c0:	2b40      	cmp	r3, #64	; 0x40
 80040c2:	d107      	bne.n	80040d4 <HAL_LPTIM_IRQHandler+0x13c>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2240      	movs	r2, #64	; 0x40
 80040ca:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	0018      	movs	r0, r3
 80040d0:	f000 f82c 	bl	800412c <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80040d4:	46c0      	nop			; (mov r8, r8)
 80040d6:	46bd      	mov	sp, r7
 80040d8:	b002      	add	sp, #8
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80040e4:	46c0      	nop			; (mov r8, r8)
 80040e6:	46bd      	mov	sp, r7
 80040e8:	b002      	add	sp, #8
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b002      	add	sp, #8
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004104:	46c0      	nop			; (mov r8, r8)
 8004106:	46bd      	mov	sp, r7
 8004108:	b002      	add	sp, #8
 800410a:	bd80      	pop	{r7, pc}

0800410c <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8004114:	46c0      	nop			; (mov r8, r8)
 8004116:	46bd      	mov	sp, r7
 8004118:	b002      	add	sp, #8
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004124:	46c0      	nop			; (mov r8, r8)
 8004126:	46bd      	mov	sp, r7
 8004128:	b002      	add	sp, #8
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004134:	46c0      	nop			; (mov r8, r8)
 8004136:	46bd      	mov	sp, r7
 8004138:	b002      	add	sp, #8
 800413a:	bd80      	pop	{r7, pc}

0800413c <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *lptim)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b08a      	sub	sp, #40	; 0x28
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	627b      	str	r3, [r7, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004148:	b672      	cpsid	i

  __disable_irq();

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)lptim->Instance)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	001a      	movs	r2, r3
 8004150:	4b5e      	ldr	r3, [pc, #376]	; (80042cc <LPTIM_Disable+0x190>)
 8004152:	429a      	cmp	r2, r3
 8004154:	d000      	beq.n	8004158 <LPTIM_Disable+0x1c>
     case LPTIM2_BASE:
       tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
       break;
#endif /* LPTIM2 */
     default:
       break;
 8004156:	e006      	b.n	8004166 <LPTIM_Disable+0x2a>
       tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004158:	4b5d      	ldr	r3, [pc, #372]	; (80042d0 <LPTIM_Disable+0x194>)
 800415a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800415c:	23c0      	movs	r3, #192	; 0xc0
 800415e:	031b      	lsls	r3, r3, #12
 8004160:	4013      	ands	r3, r2
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
       break;
 8004164:	46c0      	nop			; (mov r8, r8)
  }

  /* Save LPTIM configuration registers */
  tmpIER = lptim->Instance->IER;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	623b      	str	r3, [r7, #32]
  tmpCFGR = lptim->Instance->CFGR;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	61fb      	str	r3, [r7, #28]
  tmpCMP = lptim->Instance->CMP;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	61bb      	str	r3, [r7, #24]
  tmpARR = lptim->Instance->ARR;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)lptim->Instance)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	001a      	movs	r2, r3
 800418c:	4b4f      	ldr	r3, [pc, #316]	; (80042cc <LPTIM_Disable+0x190>)
 800418e:	429a      	cmp	r2, r3
 8004190:	d000      	beq.n	8004194 <LPTIM_Disable+0x58>
       __HAL_RCC_LPTIM2_FORCE_RESET();
       __HAL_RCC_LPTIM2_RELEASE_RESET();
       break;
#endif /* LPTIM2 */
     default:
       break;
 8004192:	e00d      	b.n	80041b0 <LPTIM_Disable+0x74>
       __HAL_RCC_LPTIM1_FORCE_RESET();
 8004194:	4b4e      	ldr	r3, [pc, #312]	; (80042d0 <LPTIM_Disable+0x194>)
 8004196:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004198:	4b4d      	ldr	r3, [pc, #308]	; (80042d0 <LPTIM_Disable+0x194>)
 800419a:	2180      	movs	r1, #128	; 0x80
 800419c:	0609      	lsls	r1, r1, #24
 800419e:	430a      	orrs	r2, r1
 80041a0:	629a      	str	r2, [r3, #40]	; 0x28
       __HAL_RCC_LPTIM1_RELEASE_RESET();
 80041a2:	4b4b      	ldr	r3, [pc, #300]	; (80042d0 <LPTIM_Disable+0x194>)
 80041a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041a6:	4b4a      	ldr	r3, [pc, #296]	; (80042d0 <LPTIM_Disable+0x194>)
 80041a8:	0052      	lsls	r2, r2, #1
 80041aa:	0852      	lsrs	r2, r2, #1
 80041ac:	629a      	str	r2, [r3, #40]	; 0x28
       break;
 80041ae:	46c0      	nop			; (mov r8, r8)

  /*********** Restore LPTIM Config ***********/
  uint32_t Ref_Time;
  uint32_t Time_Elapsed;

  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d103      	bne.n	80041be <LPTIM_Disable+0x82>
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d100      	bne.n	80041be <LPTIM_Disable+0x82>
 80041bc:	e070      	b.n	80042a0 <LPTIM_Disable+0x164>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)lptim->Instance)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	001a      	movs	r2, r3
 80041c4:	4b41      	ldr	r3, [pc, #260]	; (80042cc <LPTIM_Disable+0x190>)
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d000      	beq.n	80041cc <LPTIM_Disable+0x90>
       case LPTIM2_BASE:
         __HAL_RCC_LPTIM2_CONFIG(0UL);
         break;
#endif /* LPTIM2 */
       default:
         break;
 80041ca:	e006      	b.n	80041da <LPTIM_Disable+0x9e>
         __HAL_RCC_LPTIM1_CONFIG(0UL);
 80041cc:	4b40      	ldr	r3, [pc, #256]	; (80042d0 <LPTIM_Disable+0x194>)
 80041ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041d0:	4b3f      	ldr	r3, [pc, #252]	; (80042d0 <LPTIM_Disable+0x194>)
 80041d2:	4940      	ldr	r1, [pc, #256]	; (80042d4 <LPTIM_Disable+0x198>)
 80041d4:	400a      	ands	r2, r1
 80041d6:	64da      	str	r2, [r3, #76]	; 0x4c
         break;
 80041d8:	46c0      	nop			; (mov r8, r8)
    }

    if (tmpCMP != 0UL)
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d025      	beq.n	800422c <LPTIM_Disable+0xf0>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      lptim->Instance->CR |= LPTIM_CR_ENABLE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	691a      	ldr	r2, [r3, #16]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2101      	movs	r1, #1
 80041ec:	430a      	orrs	r2, r1
 80041ee:	611a      	str	r2, [r3, #16]
      lptim->Instance->CMP = tmpCMP;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	615a      	str	r2, [r3, #20]
      /* Polling on CMP write ok status after above restore operation */
      Ref_Time = HAL_GetTick();
 80041f8:	f7fe ff42 	bl	8003080 <HAL_GetTick>
 80041fc:	0003      	movs	r3, r0
 80041fe:	613b      	str	r3, [r7, #16]
      do
      {
        Time_Elapsed = HAL_GetTick() - Ref_Time;
 8004200:	f7fe ff3e 	bl	8003080 <HAL_GetTick>
 8004204:	0002      	movs	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	60fb      	str	r3, [r7, #12]
      } while ((!(__HAL_LPTIM_GET_FLAG(lptim, LPTIM_FLAG_CMPOK))) && (Time_Elapsed <= TIMEOUT));
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2208      	movs	r2, #8
 8004214:	4013      	ands	r3, r2
 8004216:	2b08      	cmp	r3, #8
 8004218:	d004      	beq.n	8004224 <LPTIM_Disable+0xe8>
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	23fa      	movs	r3, #250	; 0xfa
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	429a      	cmp	r2, r3
 8004222:	d9ed      	bls.n	8004200 <LPTIM_Disable+0xc4>

      __HAL_LPTIM_CLEAR_FLAG(lptim, LPTIM_FLAG_CMPOK);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2208      	movs	r2, #8
 800422a:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d025      	beq.n	800427e <LPTIM_Disable+0x142>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      lptim->Instance->CR |= LPTIM_CR_ENABLE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	691a      	ldr	r2, [r3, #16]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2101      	movs	r1, #1
 800423e:	430a      	orrs	r2, r1
 8004240:	611a      	str	r2, [r3, #16]
      lptim->Instance->ARR = tmpARR;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	619a      	str	r2, [r3, #24]
      /* Polling on ARR write ok status after above restore operation */
      Ref_Time = HAL_GetTick();
 800424a:	f7fe ff19 	bl	8003080 <HAL_GetTick>
 800424e:	0003      	movs	r3, r0
 8004250:	613b      	str	r3, [r7, #16]
      do
      {
        Time_Elapsed = HAL_GetTick() - Ref_Time;
 8004252:	f7fe ff15 	bl	8003080 <HAL_GetTick>
 8004256:	0002      	movs	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	60fb      	str	r3, [r7, #12]
      } while ((!(__HAL_LPTIM_GET_FLAG(lptim, LPTIM_FLAG_ARROK))) && (Time_Elapsed <= TIMEOUT));
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2210      	movs	r2, #16
 8004266:	4013      	ands	r3, r2
 8004268:	2b10      	cmp	r3, #16
 800426a:	d004      	beq.n	8004276 <LPTIM_Disable+0x13a>
 800426c:	68fa      	ldr	r2, [r7, #12]
 800426e:	23fa      	movs	r3, #250	; 0xfa
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	429a      	cmp	r2, r3
 8004274:	d9ed      	bls.n	8004252 <LPTIM_Disable+0x116>

      __HAL_LPTIM_CLEAR_FLAG(lptim, LPTIM_FLAG_ARROK);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2210      	movs	r2, #16
 800427c:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)lptim->Instance)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	001a      	movs	r2, r3
 8004284:	4b11      	ldr	r3, [pc, #68]	; (80042cc <LPTIM_Disable+0x190>)
 8004286:	429a      	cmp	r2, r3
 8004288:	d000      	beq.n	800428c <LPTIM_Disable+0x150>
       case LPTIM2_BASE:
         __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
         break;
#endif /* LPTIM2 */
       default:
         break;
 800428a:	e00a      	b.n	80042a2 <LPTIM_Disable+0x166>
         __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800428c:	4b10      	ldr	r3, [pc, #64]	; (80042d0 <LPTIM_Disable+0x194>)
 800428e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004290:	4a10      	ldr	r2, [pc, #64]	; (80042d4 <LPTIM_Disable+0x198>)
 8004292:	4013      	ands	r3, r2
 8004294:	0019      	movs	r1, r3
 8004296:	4b0e      	ldr	r3, [pc, #56]	; (80042d0 <LPTIM_Disable+0x194>)
 8004298:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800429a:	430a      	orrs	r2, r1
 800429c:	64da      	str	r2, [r3, #76]	; 0x4c
         break;
 800429e:	e000      	b.n	80042a2 <LPTIM_Disable+0x166>
    }
  }
 80042a0:	46c0      	nop			; (mov r8, r8)

  /* Restore configuration registers (LPTIM should be disabled first) */
  lptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	691a      	ldr	r2, [r3, #16]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2101      	movs	r1, #1
 80042ae:	438a      	bics	r2, r1
 80042b0:	611a      	str	r2, [r3, #16]
  lptim->Instance->IER = tmpIER;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	6a3a      	ldr	r2, [r7, #32]
 80042b8:	609a      	str	r2, [r3, #8]
  lptim->Instance->CFGR = tmpCFGR;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	69fa      	ldr	r2, [r7, #28]
 80042c0:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80042c2:	b662      	cpsie	i

  __enable_irq();
}
 80042c4:	46c0      	nop			; (mov r8, r8)
 80042c6:	46bd      	mov	sp, r7
 80042c8:	b00a      	add	sp, #40	; 0x28
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	40007c00 	.word	0x40007c00
 80042d0:	40021000 	.word	0x40021000
 80042d4:	fff3ffff 	.word	0xfff3ffff

080042d8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 80042dc:	4b04      	ldr	r3, [pc, #16]	; (80042f0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	4b03      	ldr	r3, [pc, #12]	; (80042f0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80042e2:	2180      	movs	r1, #128	; 0x80
 80042e4:	0049      	lsls	r1, r1, #1
 80042e6:	430a      	orrs	r2, r1
 80042e8:	601a      	str	r2, [r3, #0]
}
 80042ea:	46c0      	nop			; (mov r8, r8)
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	40007000 	.word	0x40007000

080042f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042f4:	b5b0      	push	{r4, r5, r7, lr}
 80042f6:	b08a      	sub	sp, #40	; 0x28
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d102      	bne.n	8004308 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	f000 fbbc 	bl	8004a80 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004308:	4bc8      	ldr	r3, [pc, #800]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	220c      	movs	r2, #12
 800430e:	4013      	ands	r3, r2
 8004310:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004312:	4bc6      	ldr	r3, [pc, #792]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	2380      	movs	r3, #128	; 0x80
 8004318:	025b      	lsls	r3, r3, #9
 800431a:	4013      	ands	r3, r2
 800431c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2201      	movs	r2, #1
 8004324:	4013      	ands	r3, r2
 8004326:	d100      	bne.n	800432a <HAL_RCC_OscConfig+0x36>
 8004328:	e07e      	b.n	8004428 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	2b08      	cmp	r3, #8
 800432e:	d007      	beq.n	8004340 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	2b0c      	cmp	r3, #12
 8004334:	d112      	bne.n	800435c <HAL_RCC_OscConfig+0x68>
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	2380      	movs	r3, #128	; 0x80
 800433a:	025b      	lsls	r3, r3, #9
 800433c:	429a      	cmp	r2, r3
 800433e:	d10d      	bne.n	800435c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004340:	4bba      	ldr	r3, [pc, #744]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	2380      	movs	r3, #128	; 0x80
 8004346:	029b      	lsls	r3, r3, #10
 8004348:	4013      	ands	r3, r2
 800434a:	d100      	bne.n	800434e <HAL_RCC_OscConfig+0x5a>
 800434c:	e06b      	b.n	8004426 <HAL_RCC_OscConfig+0x132>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d167      	bne.n	8004426 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	f000 fb92 	bl	8004a80 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	2380      	movs	r3, #128	; 0x80
 8004362:	025b      	lsls	r3, r3, #9
 8004364:	429a      	cmp	r2, r3
 8004366:	d107      	bne.n	8004378 <HAL_RCC_OscConfig+0x84>
 8004368:	4bb0      	ldr	r3, [pc, #704]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	4baf      	ldr	r3, [pc, #700]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800436e:	2180      	movs	r1, #128	; 0x80
 8004370:	0249      	lsls	r1, r1, #9
 8004372:	430a      	orrs	r2, r1
 8004374:	601a      	str	r2, [r3, #0]
 8004376:	e027      	b.n	80043c8 <HAL_RCC_OscConfig+0xd4>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685a      	ldr	r2, [r3, #4]
 800437c:	23a0      	movs	r3, #160	; 0xa0
 800437e:	02db      	lsls	r3, r3, #11
 8004380:	429a      	cmp	r2, r3
 8004382:	d10e      	bne.n	80043a2 <HAL_RCC_OscConfig+0xae>
 8004384:	4ba9      	ldr	r3, [pc, #676]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	4ba8      	ldr	r3, [pc, #672]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800438a:	2180      	movs	r1, #128	; 0x80
 800438c:	02c9      	lsls	r1, r1, #11
 800438e:	430a      	orrs	r2, r1
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	4ba6      	ldr	r3, [pc, #664]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	4ba5      	ldr	r3, [pc, #660]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004398:	2180      	movs	r1, #128	; 0x80
 800439a:	0249      	lsls	r1, r1, #9
 800439c:	430a      	orrs	r2, r1
 800439e:	601a      	str	r2, [r3, #0]
 80043a0:	e012      	b.n	80043c8 <HAL_RCC_OscConfig+0xd4>
 80043a2:	4ba2      	ldr	r3, [pc, #648]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	4ba1      	ldr	r3, [pc, #644]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80043a8:	49a1      	ldr	r1, [pc, #644]	; (8004630 <HAL_RCC_OscConfig+0x33c>)
 80043aa:	400a      	ands	r2, r1
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	4b9f      	ldr	r3, [pc, #636]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	2380      	movs	r3, #128	; 0x80
 80043b4:	025b      	lsls	r3, r3, #9
 80043b6:	4013      	ands	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	4b9b      	ldr	r3, [pc, #620]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	4b9a      	ldr	r3, [pc, #616]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80043c2:	499c      	ldr	r1, [pc, #624]	; (8004634 <HAL_RCC_OscConfig+0x340>)
 80043c4:	400a      	ands	r2, r1
 80043c6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d015      	beq.n	80043fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d0:	f7fe fe56 	bl	8003080 <HAL_GetTick>
 80043d4:	0003      	movs	r3, r0
 80043d6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043d8:	e009      	b.n	80043ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043da:	f7fe fe51 	bl	8003080 <HAL_GetTick>
 80043de:	0002      	movs	r2, r0
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b64      	cmp	r3, #100	; 0x64
 80043e6:	d902      	bls.n	80043ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	f000 fb49 	bl	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043ee:	4b8f      	ldr	r3, [pc, #572]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	2380      	movs	r3, #128	; 0x80
 80043f4:	029b      	lsls	r3, r3, #10
 80043f6:	4013      	ands	r3, r2
 80043f8:	d0ef      	beq.n	80043da <HAL_RCC_OscConfig+0xe6>
 80043fa:	e015      	b.n	8004428 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043fc:	f7fe fe40 	bl	8003080 <HAL_GetTick>
 8004400:	0003      	movs	r3, r0
 8004402:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004404:	e008      	b.n	8004418 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004406:	f7fe fe3b 	bl	8003080 <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b64      	cmp	r3, #100	; 0x64
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e333      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004418:	4b84      	ldr	r3, [pc, #528]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	2380      	movs	r3, #128	; 0x80
 800441e:	029b      	lsls	r3, r3, #10
 8004420:	4013      	ands	r3, r2
 8004422:	d1f0      	bne.n	8004406 <HAL_RCC_OscConfig+0x112>
 8004424:	e000      	b.n	8004428 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004426:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2202      	movs	r2, #2
 800442e:	4013      	ands	r3, r2
 8004430:	d100      	bne.n	8004434 <HAL_RCC_OscConfig+0x140>
 8004432:	e098      	b.n	8004566 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	2220      	movs	r2, #32
 800443e:	4013      	ands	r3, r2
 8004440:	d009      	beq.n	8004456 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004442:	4b7a      	ldr	r3, [pc, #488]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	4b79      	ldr	r3, [pc, #484]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004448:	2120      	movs	r1, #32
 800444a:	430a      	orrs	r2, r1
 800444c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800444e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004450:	2220      	movs	r2, #32
 8004452:	4393      	bics	r3, r2
 8004454:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	2b04      	cmp	r3, #4
 800445a:	d005      	beq.n	8004468 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	2b0c      	cmp	r3, #12
 8004460:	d13d      	bne.n	80044de <HAL_RCC_OscConfig+0x1ea>
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d13a      	bne.n	80044de <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004468:	4b70      	ldr	r3, [pc, #448]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2204      	movs	r2, #4
 800446e:	4013      	ands	r3, r2
 8004470:	d004      	beq.n	800447c <HAL_RCC_OscConfig+0x188>
 8004472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e301      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800447c:	4b6b      	ldr	r3, [pc, #428]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	4a6d      	ldr	r2, [pc, #436]	; (8004638 <HAL_RCC_OscConfig+0x344>)
 8004482:	4013      	ands	r3, r2
 8004484:	0019      	movs	r1, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	021a      	lsls	r2, r3, #8
 800448c:	4b67      	ldr	r3, [pc, #412]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800448e:	430a      	orrs	r2, r1
 8004490:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004492:	4b66      	ldr	r3, [pc, #408]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2209      	movs	r2, #9
 8004498:	4393      	bics	r3, r2
 800449a:	0019      	movs	r1, r3
 800449c:	4b63      	ldr	r3, [pc, #396]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800449e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044a0:	430a      	orrs	r2, r1
 80044a2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044a4:	f000 fc20 	bl	8004ce8 <HAL_RCC_GetSysClockFreq>
 80044a8:	0001      	movs	r1, r0
 80044aa:	4b60      	ldr	r3, [pc, #384]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	091b      	lsrs	r3, r3, #4
 80044b0:	220f      	movs	r2, #15
 80044b2:	4013      	ands	r3, r2
 80044b4:	4a61      	ldr	r2, [pc, #388]	; (800463c <HAL_RCC_OscConfig+0x348>)
 80044b6:	5cd3      	ldrb	r3, [r2, r3]
 80044b8:	000a      	movs	r2, r1
 80044ba:	40da      	lsrs	r2, r3
 80044bc:	4b60      	ldr	r3, [pc, #384]	; (8004640 <HAL_RCC_OscConfig+0x34c>)
 80044be:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80044c0:	2513      	movs	r5, #19
 80044c2:	197c      	adds	r4, r7, r5
 80044c4:	2000      	movs	r0, #0
 80044c6:	f7fe fda5 	bl	8003014 <HAL_InitTick>
 80044ca:	0003      	movs	r3, r0
 80044cc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80044ce:	197b      	adds	r3, r7, r5
 80044d0:	781b      	ldrb	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d047      	beq.n	8004566 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80044d6:	2313      	movs	r3, #19
 80044d8:	18fb      	adds	r3, r7, r3
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	e2d0      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80044de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d027      	beq.n	8004534 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80044e4:	4b51      	ldr	r3, [pc, #324]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2209      	movs	r2, #9
 80044ea:	4393      	bics	r3, r2
 80044ec:	0019      	movs	r1, r3
 80044ee:	4b4f      	ldr	r3, [pc, #316]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80044f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044f2:	430a      	orrs	r2, r1
 80044f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f6:	f7fe fdc3 	bl	8003080 <HAL_GetTick>
 80044fa:	0003      	movs	r3, r0
 80044fc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004500:	f7fe fdbe 	bl	8003080 <HAL_GetTick>
 8004504:	0002      	movs	r2, r0
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e2b6      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004512:	4b46      	ldr	r3, [pc, #280]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	2204      	movs	r2, #4
 8004518:	4013      	ands	r3, r2
 800451a:	d0f1      	beq.n	8004500 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800451c:	4b43      	ldr	r3, [pc, #268]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	4a45      	ldr	r2, [pc, #276]	; (8004638 <HAL_RCC_OscConfig+0x344>)
 8004522:	4013      	ands	r3, r2
 8004524:	0019      	movs	r1, r3
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	021a      	lsls	r2, r3, #8
 800452c:	4b3f      	ldr	r3, [pc, #252]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800452e:	430a      	orrs	r2, r1
 8004530:	605a      	str	r2, [r3, #4]
 8004532:	e018      	b.n	8004566 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004534:	4b3d      	ldr	r3, [pc, #244]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	4b3c      	ldr	r3, [pc, #240]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800453a:	2101      	movs	r1, #1
 800453c:	438a      	bics	r2, r1
 800453e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004540:	f7fe fd9e 	bl	8003080 <HAL_GetTick>
 8004544:	0003      	movs	r3, r0
 8004546:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004548:	e008      	b.n	800455c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800454a:	f7fe fd99 	bl	8003080 <HAL_GetTick>
 800454e:	0002      	movs	r2, r0
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	1ad3      	subs	r3, r2, r3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d901      	bls.n	800455c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e291      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800455c:	4b33      	ldr	r3, [pc, #204]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2204      	movs	r2, #4
 8004562:	4013      	ands	r3, r2
 8004564:	d1f1      	bne.n	800454a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2210      	movs	r2, #16
 800456c:	4013      	ands	r3, r2
 800456e:	d100      	bne.n	8004572 <HAL_RCC_OscConfig+0x27e>
 8004570:	e09f      	b.n	80046b2 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d13f      	bne.n	80045f8 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004578:	4b2c      	ldr	r3, [pc, #176]	; (800462c <HAL_RCC_OscConfig+0x338>)
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	2380      	movs	r3, #128	; 0x80
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	4013      	ands	r3, r2
 8004582:	d005      	beq.n	8004590 <HAL_RCC_OscConfig+0x29c>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e277      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004590:	4b26      	ldr	r3, [pc, #152]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	4a2b      	ldr	r2, [pc, #172]	; (8004644 <HAL_RCC_OscConfig+0x350>)
 8004596:	4013      	ands	r3, r2
 8004598:	0019      	movs	r1, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800459e:	4b23      	ldr	r3, [pc, #140]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80045a0:	430a      	orrs	r2, r1
 80045a2:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045a4:	4b21      	ldr	r3, [pc, #132]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	021b      	lsls	r3, r3, #8
 80045aa:	0a19      	lsrs	r1, r3, #8
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	061a      	lsls	r2, r3, #24
 80045b2:	4b1e      	ldr	r3, [pc, #120]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80045b4:	430a      	orrs	r2, r1
 80045b6:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	0b5b      	lsrs	r3, r3, #13
 80045be:	3301      	adds	r3, #1
 80045c0:	2280      	movs	r2, #128	; 0x80
 80045c2:	0212      	lsls	r2, r2, #8
 80045c4:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80045c6:	4b19      	ldr	r3, [pc, #100]	; (800462c <HAL_RCC_OscConfig+0x338>)
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	091b      	lsrs	r3, r3, #4
 80045cc:	210f      	movs	r1, #15
 80045ce:	400b      	ands	r3, r1
 80045d0:	491a      	ldr	r1, [pc, #104]	; (800463c <HAL_RCC_OscConfig+0x348>)
 80045d2:	5ccb      	ldrb	r3, [r1, r3]
 80045d4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80045d6:	4b1a      	ldr	r3, [pc, #104]	; (8004640 <HAL_RCC_OscConfig+0x34c>)
 80045d8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80045da:	2513      	movs	r5, #19
 80045dc:	197c      	adds	r4, r7, r5
 80045de:	2000      	movs	r0, #0
 80045e0:	f7fe fd18 	bl	8003014 <HAL_InitTick>
 80045e4:	0003      	movs	r3, r0
 80045e6:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80045e8:	197b      	adds	r3, r7, r5
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d060      	beq.n	80046b2 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 80045f0:	2313      	movs	r3, #19
 80045f2:	18fb      	adds	r3, r7, r3
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	e243      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	69db      	ldr	r3, [r3, #28]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d03e      	beq.n	800467e <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004600:	4b0a      	ldr	r3, [pc, #40]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	4b09      	ldr	r3, [pc, #36]	; (800462c <HAL_RCC_OscConfig+0x338>)
 8004606:	2180      	movs	r1, #128	; 0x80
 8004608:	0049      	lsls	r1, r1, #1
 800460a:	430a      	orrs	r2, r1
 800460c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460e:	f7fe fd37 	bl	8003080 <HAL_GetTick>
 8004612:	0003      	movs	r3, r0
 8004614:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004616:	e017      	b.n	8004648 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004618:	f7fe fd32 	bl	8003080 <HAL_GetTick>
 800461c:	0002      	movs	r2, r0
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d910      	bls.n	8004648 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e22a      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
 800462a:	46c0      	nop			; (mov r8, r8)
 800462c:	40021000 	.word	0x40021000
 8004630:	fffeffff 	.word	0xfffeffff
 8004634:	fffbffff 	.word	0xfffbffff
 8004638:	ffffe0ff 	.word	0xffffe0ff
 800463c:	08007d6c 	.word	0x08007d6c
 8004640:	20000054 	.word	0x20000054
 8004644:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004648:	4bc6      	ldr	r3, [pc, #792]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	2380      	movs	r3, #128	; 0x80
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4013      	ands	r3, r2
 8004652:	d0e1      	beq.n	8004618 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004654:	4bc3      	ldr	r3, [pc, #780]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	4ac3      	ldr	r2, [pc, #780]	; (8004968 <HAL_RCC_OscConfig+0x674>)
 800465a:	4013      	ands	r3, r2
 800465c:	0019      	movs	r1, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004662:	4bc0      	ldr	r3, [pc, #768]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004664:	430a      	orrs	r2, r1
 8004666:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004668:	4bbe      	ldr	r3, [pc, #760]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	021b      	lsls	r3, r3, #8
 800466e:	0a19      	lsrs	r1, r3, #8
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	061a      	lsls	r2, r3, #24
 8004676:	4bbb      	ldr	r3, [pc, #748]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004678:	430a      	orrs	r2, r1
 800467a:	605a      	str	r2, [r3, #4]
 800467c:	e019      	b.n	80046b2 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800467e:	4bb9      	ldr	r3, [pc, #740]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	4bb8      	ldr	r3, [pc, #736]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004684:	49b9      	ldr	r1, [pc, #740]	; (800496c <HAL_RCC_OscConfig+0x678>)
 8004686:	400a      	ands	r2, r1
 8004688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468a:	f7fe fcf9 	bl	8003080 <HAL_GetTick>
 800468e:	0003      	movs	r3, r0
 8004690:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004694:	f7fe fcf4 	bl	8003080 <HAL_GetTick>
 8004698:	0002      	movs	r2, r0
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e1ec      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80046a6:	4baf      	ldr	r3, [pc, #700]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	2380      	movs	r3, #128	; 0x80
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4013      	ands	r3, r2
 80046b0:	d1f0      	bne.n	8004694 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2208      	movs	r2, #8
 80046b8:	4013      	ands	r3, r2
 80046ba:	d036      	beq.n	800472a <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d019      	beq.n	80046f8 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046c4:	4ba7      	ldr	r3, [pc, #668]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80046c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80046c8:	4ba6      	ldr	r3, [pc, #664]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80046ca:	2101      	movs	r1, #1
 80046cc:	430a      	orrs	r2, r1
 80046ce:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046d0:	f7fe fcd6 	bl	8003080 <HAL_GetTick>
 80046d4:	0003      	movs	r3, r0
 80046d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046da:	f7fe fcd1 	bl	8003080 <HAL_GetTick>
 80046de:	0002      	movs	r2, r0
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e1c9      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046ec:	4b9d      	ldr	r3, [pc, #628]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80046ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046f0:	2202      	movs	r2, #2
 80046f2:	4013      	ands	r3, r2
 80046f4:	d0f1      	beq.n	80046da <HAL_RCC_OscConfig+0x3e6>
 80046f6:	e018      	b.n	800472a <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046f8:	4b9a      	ldr	r3, [pc, #616]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80046fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80046fc:	4b99      	ldr	r3, [pc, #612]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80046fe:	2101      	movs	r1, #1
 8004700:	438a      	bics	r2, r1
 8004702:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004704:	f7fe fcbc 	bl	8003080 <HAL_GetTick>
 8004708:	0003      	movs	r3, r0
 800470a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800470c:	e008      	b.n	8004720 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800470e:	f7fe fcb7 	bl	8003080 <HAL_GetTick>
 8004712:	0002      	movs	r2, r0
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d901      	bls.n	8004720 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e1af      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004720:	4b90      	ldr	r3, [pc, #576]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004724:	2202      	movs	r2, #2
 8004726:	4013      	ands	r3, r2
 8004728:	d1f1      	bne.n	800470e <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2204      	movs	r2, #4
 8004730:	4013      	ands	r3, r2
 8004732:	d100      	bne.n	8004736 <HAL_RCC_OscConfig+0x442>
 8004734:	e0af      	b.n	8004896 <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004736:	2323      	movs	r3, #35	; 0x23
 8004738:	18fb      	adds	r3, r7, r3
 800473a:	2200      	movs	r2, #0
 800473c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800473e:	4b89      	ldr	r3, [pc, #548]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004742:	2380      	movs	r3, #128	; 0x80
 8004744:	055b      	lsls	r3, r3, #21
 8004746:	4013      	ands	r3, r2
 8004748:	d10a      	bne.n	8004760 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800474a:	4b86      	ldr	r3, [pc, #536]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 800474c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800474e:	4b85      	ldr	r3, [pc, #532]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004750:	2180      	movs	r1, #128	; 0x80
 8004752:	0549      	lsls	r1, r1, #21
 8004754:	430a      	orrs	r2, r1
 8004756:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004758:	2323      	movs	r3, #35	; 0x23
 800475a:	18fb      	adds	r3, r7, r3
 800475c:	2201      	movs	r2, #1
 800475e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004760:	4b83      	ldr	r3, [pc, #524]	; (8004970 <HAL_RCC_OscConfig+0x67c>)
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	2380      	movs	r3, #128	; 0x80
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	4013      	ands	r3, r2
 800476a:	d11a      	bne.n	80047a2 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800476c:	4b80      	ldr	r3, [pc, #512]	; (8004970 <HAL_RCC_OscConfig+0x67c>)
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	4b7f      	ldr	r3, [pc, #508]	; (8004970 <HAL_RCC_OscConfig+0x67c>)
 8004772:	2180      	movs	r1, #128	; 0x80
 8004774:	0049      	lsls	r1, r1, #1
 8004776:	430a      	orrs	r2, r1
 8004778:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800477a:	f7fe fc81 	bl	8003080 <HAL_GetTick>
 800477e:	0003      	movs	r3, r0
 8004780:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004784:	f7fe fc7c 	bl	8003080 <HAL_GetTick>
 8004788:	0002      	movs	r2, r0
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b64      	cmp	r3, #100	; 0x64
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e174      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004796:	4b76      	ldr	r3, [pc, #472]	; (8004970 <HAL_RCC_OscConfig+0x67c>)
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	2380      	movs	r3, #128	; 0x80
 800479c:	005b      	lsls	r3, r3, #1
 800479e:	4013      	ands	r3, r2
 80047a0:	d0f0      	beq.n	8004784 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689a      	ldr	r2, [r3, #8]
 80047a6:	2380      	movs	r3, #128	; 0x80
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d107      	bne.n	80047be <HAL_RCC_OscConfig+0x4ca>
 80047ae:	4b6d      	ldr	r3, [pc, #436]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047b2:	4b6c      	ldr	r3, [pc, #432]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047b4:	2180      	movs	r1, #128	; 0x80
 80047b6:	0049      	lsls	r1, r1, #1
 80047b8:	430a      	orrs	r2, r1
 80047ba:	651a      	str	r2, [r3, #80]	; 0x50
 80047bc:	e031      	b.n	8004822 <HAL_RCC_OscConfig+0x52e>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCC_OscConfig+0x4ec>
 80047c6:	4b67      	ldr	r3, [pc, #412]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047ca:	4b66      	ldr	r3, [pc, #408]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047cc:	4967      	ldr	r1, [pc, #412]	; (800496c <HAL_RCC_OscConfig+0x678>)
 80047ce:	400a      	ands	r2, r1
 80047d0:	651a      	str	r2, [r3, #80]	; 0x50
 80047d2:	4b64      	ldr	r3, [pc, #400]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047d6:	4b63      	ldr	r3, [pc, #396]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047d8:	4966      	ldr	r1, [pc, #408]	; (8004974 <HAL_RCC_OscConfig+0x680>)
 80047da:	400a      	ands	r2, r1
 80047dc:	651a      	str	r2, [r3, #80]	; 0x50
 80047de:	e020      	b.n	8004822 <HAL_RCC_OscConfig+0x52e>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689a      	ldr	r2, [r3, #8]
 80047e4:	23a0      	movs	r3, #160	; 0xa0
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d10e      	bne.n	800480a <HAL_RCC_OscConfig+0x516>
 80047ec:	4b5d      	ldr	r3, [pc, #372]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047f0:	4b5c      	ldr	r3, [pc, #368]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047f2:	2180      	movs	r1, #128	; 0x80
 80047f4:	00c9      	lsls	r1, r1, #3
 80047f6:	430a      	orrs	r2, r1
 80047f8:	651a      	str	r2, [r3, #80]	; 0x50
 80047fa:	4b5a      	ldr	r3, [pc, #360]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80047fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047fe:	4b59      	ldr	r3, [pc, #356]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004800:	2180      	movs	r1, #128	; 0x80
 8004802:	0049      	lsls	r1, r1, #1
 8004804:	430a      	orrs	r2, r1
 8004806:	651a      	str	r2, [r3, #80]	; 0x50
 8004808:	e00b      	b.n	8004822 <HAL_RCC_OscConfig+0x52e>
 800480a:	4b56      	ldr	r3, [pc, #344]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 800480c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800480e:	4b55      	ldr	r3, [pc, #340]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004810:	4956      	ldr	r1, [pc, #344]	; (800496c <HAL_RCC_OscConfig+0x678>)
 8004812:	400a      	ands	r2, r1
 8004814:	651a      	str	r2, [r3, #80]	; 0x50
 8004816:	4b53      	ldr	r3, [pc, #332]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004818:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800481a:	4b52      	ldr	r3, [pc, #328]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 800481c:	4955      	ldr	r1, [pc, #340]	; (8004974 <HAL_RCC_OscConfig+0x680>)
 800481e:	400a      	ands	r2, r1
 8004820:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d015      	beq.n	8004856 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800482a:	f7fe fc29 	bl	8003080 <HAL_GetTick>
 800482e:	0003      	movs	r3, r0
 8004830:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004832:	e009      	b.n	8004848 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004834:	f7fe fc24 	bl	8003080 <HAL_GetTick>
 8004838:	0002      	movs	r2, r0
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	4a4e      	ldr	r2, [pc, #312]	; (8004978 <HAL_RCC_OscConfig+0x684>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e11b      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004848:	4b46      	ldr	r3, [pc, #280]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 800484a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800484c:	2380      	movs	r3, #128	; 0x80
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	4013      	ands	r3, r2
 8004852:	d0ef      	beq.n	8004834 <HAL_RCC_OscConfig+0x540>
 8004854:	e014      	b.n	8004880 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004856:	f7fe fc13 	bl	8003080 <HAL_GetTick>
 800485a:	0003      	movs	r3, r0
 800485c:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800485e:	e009      	b.n	8004874 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004860:	f7fe fc0e 	bl	8003080 <HAL_GetTick>
 8004864:	0002      	movs	r2, r0
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	4a43      	ldr	r2, [pc, #268]	; (8004978 <HAL_RCC_OscConfig+0x684>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e105      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004874:	4b3b      	ldr	r3, [pc, #236]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004876:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004878:	2380      	movs	r3, #128	; 0x80
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	4013      	ands	r3, r2
 800487e:	d1ef      	bne.n	8004860 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004880:	2323      	movs	r3, #35	; 0x23
 8004882:	18fb      	adds	r3, r7, r3
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d105      	bne.n	8004896 <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800488a:	4b36      	ldr	r3, [pc, #216]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 800488c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800488e:	4b35      	ldr	r3, [pc, #212]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004890:	493a      	ldr	r1, [pc, #232]	; (800497c <HAL_RCC_OscConfig+0x688>)
 8004892:	400a      	ands	r2, r1
 8004894:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2220      	movs	r2, #32
 800489c:	4013      	ands	r3, r2
 800489e:	d049      	beq.n	8004934 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d026      	beq.n	80048f6 <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80048a8:	4b2e      	ldr	r3, [pc, #184]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80048aa:	689a      	ldr	r2, [r3, #8]
 80048ac:	4b2d      	ldr	r3, [pc, #180]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80048ae:	2101      	movs	r1, #1
 80048b0:	430a      	orrs	r2, r1
 80048b2:	609a      	str	r2, [r3, #8]
 80048b4:	4b2b      	ldr	r3, [pc, #172]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80048b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048b8:	4b2a      	ldr	r3, [pc, #168]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80048ba:	2101      	movs	r1, #1
 80048bc:	430a      	orrs	r2, r1
 80048be:	635a      	str	r2, [r3, #52]	; 0x34
 80048c0:	4b2f      	ldr	r3, [pc, #188]	; (8004980 <HAL_RCC_OscConfig+0x68c>)
 80048c2:	6a1a      	ldr	r2, [r3, #32]
 80048c4:	4b2e      	ldr	r3, [pc, #184]	; (8004980 <HAL_RCC_OscConfig+0x68c>)
 80048c6:	2180      	movs	r1, #128	; 0x80
 80048c8:	0189      	lsls	r1, r1, #6
 80048ca:	430a      	orrs	r2, r1
 80048cc:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ce:	f7fe fbd7 	bl	8003080 <HAL_GetTick>
 80048d2:	0003      	movs	r3, r0
 80048d4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048d8:	f7fe fbd2 	bl	8003080 <HAL_GetTick>
 80048dc:	0002      	movs	r2, r0
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e0ca      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80048ea:	4b1e      	ldr	r3, [pc, #120]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	2202      	movs	r2, #2
 80048f0:	4013      	ands	r3, r2
 80048f2:	d0f1      	beq.n	80048d8 <HAL_RCC_OscConfig+0x5e4>
 80048f4:	e01e      	b.n	8004934 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80048f6:	4b1b      	ldr	r3, [pc, #108]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	4b1a      	ldr	r3, [pc, #104]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 80048fc:	2101      	movs	r1, #1
 80048fe:	438a      	bics	r2, r1
 8004900:	609a      	str	r2, [r3, #8]
 8004902:	4b1f      	ldr	r3, [pc, #124]	; (8004980 <HAL_RCC_OscConfig+0x68c>)
 8004904:	6a1a      	ldr	r2, [r3, #32]
 8004906:	4b1e      	ldr	r3, [pc, #120]	; (8004980 <HAL_RCC_OscConfig+0x68c>)
 8004908:	491e      	ldr	r1, [pc, #120]	; (8004984 <HAL_RCC_OscConfig+0x690>)
 800490a:	400a      	ands	r2, r1
 800490c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490e:	f7fe fbb7 	bl	8003080 <HAL_GetTick>
 8004912:	0003      	movs	r3, r0
 8004914:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004918:	f7fe fbb2 	bl	8003080 <HAL_GetTick>
 800491c:	0002      	movs	r2, r0
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e0aa      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800492a:	4b0e      	ldr	r3, [pc, #56]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	2202      	movs	r2, #2
 8004930:	4013      	ands	r3, r2
 8004932:	d1f1      	bne.n	8004918 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004938:	2b00      	cmp	r3, #0
 800493a:	d100      	bne.n	800493e <HAL_RCC_OscConfig+0x64a>
 800493c:	e09f      	b.n	8004a7e <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	2b0c      	cmp	r3, #12
 8004942:	d100      	bne.n	8004946 <HAL_RCC_OscConfig+0x652>
 8004944:	e078      	b.n	8004a38 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800494a:	2b02      	cmp	r3, #2
 800494c:	d159      	bne.n	8004a02 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800494e:	4b05      	ldr	r3, [pc, #20]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	4b04      	ldr	r3, [pc, #16]	; (8004964 <HAL_RCC_OscConfig+0x670>)
 8004954:	490c      	ldr	r1, [pc, #48]	; (8004988 <HAL_RCC_OscConfig+0x694>)
 8004956:	400a      	ands	r2, r1
 8004958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800495a:	f7fe fb91 	bl	8003080 <HAL_GetTick>
 800495e:	0003      	movs	r3, r0
 8004960:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004962:	e01c      	b.n	800499e <HAL_RCC_OscConfig+0x6aa>
 8004964:	40021000 	.word	0x40021000
 8004968:	ffff1fff 	.word	0xffff1fff
 800496c:	fffffeff 	.word	0xfffffeff
 8004970:	40007000 	.word	0x40007000
 8004974:	fffffbff 	.word	0xfffffbff
 8004978:	00001388 	.word	0x00001388
 800497c:	efffffff 	.word	0xefffffff
 8004980:	40010000 	.word	0x40010000
 8004984:	ffffdfff 	.word	0xffffdfff
 8004988:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800498c:	f7fe fb78 	bl	8003080 <HAL_GetTick>
 8004990:	0002      	movs	r2, r0
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e070      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800499e:	4b3a      	ldr	r3, [pc, #232]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	2380      	movs	r3, #128	; 0x80
 80049a4:	049b      	lsls	r3, r3, #18
 80049a6:	4013      	ands	r3, r2
 80049a8:	d1f0      	bne.n	800498c <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049aa:	4b37      	ldr	r3, [pc, #220]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	4a37      	ldr	r2, [pc, #220]	; (8004a8c <HAL_RCC_OscConfig+0x798>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	0019      	movs	r1, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049bc:	431a      	orrs	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049c2:	431a      	orrs	r2, r3
 80049c4:	4b30      	ldr	r3, [pc, #192]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 80049c6:	430a      	orrs	r2, r1
 80049c8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049ca:	4b2f      	ldr	r3, [pc, #188]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	4b2e      	ldr	r3, [pc, #184]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 80049d0:	2180      	movs	r1, #128	; 0x80
 80049d2:	0449      	lsls	r1, r1, #17
 80049d4:	430a      	orrs	r2, r1
 80049d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7fe fb52 	bl	8003080 <HAL_GetTick>
 80049dc:	0003      	movs	r3, r0
 80049de:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80049e0:	e008      	b.n	80049f4 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049e2:	f7fe fb4d 	bl	8003080 <HAL_GetTick>
 80049e6:	0002      	movs	r2, r0
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e045      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80049f4:	4b24      	ldr	r3, [pc, #144]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	2380      	movs	r3, #128	; 0x80
 80049fa:	049b      	lsls	r3, r3, #18
 80049fc:	4013      	ands	r3, r2
 80049fe:	d0f0      	beq.n	80049e2 <HAL_RCC_OscConfig+0x6ee>
 8004a00:	e03d      	b.n	8004a7e <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a02:	4b21      	ldr	r3, [pc, #132]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	4b20      	ldr	r3, [pc, #128]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 8004a08:	4921      	ldr	r1, [pc, #132]	; (8004a90 <HAL_RCC_OscConfig+0x79c>)
 8004a0a:	400a      	ands	r2, r1
 8004a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a0e:	f7fe fb37 	bl	8003080 <HAL_GetTick>
 8004a12:	0003      	movs	r3, r0
 8004a14:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004a16:	e008      	b.n	8004a2a <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a18:	f7fe fb32 	bl	8003080 <HAL_GetTick>
 8004a1c:	0002      	movs	r2, r0
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e02a      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004a2a:	4b17      	ldr	r3, [pc, #92]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	2380      	movs	r3, #128	; 0x80
 8004a30:	049b      	lsls	r3, r3, #18
 8004a32:	4013      	ands	r3, r2
 8004a34:	d1f0      	bne.n	8004a18 <HAL_RCC_OscConfig+0x724>
 8004a36:	e022      	b.n	8004a7e <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d101      	bne.n	8004a44 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e01d      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a44:	4b10      	ldr	r3, [pc, #64]	; (8004a88 <HAL_RCC_OscConfig+0x794>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	2380      	movs	r3, #128	; 0x80
 8004a4e:	025b      	lsls	r3, r3, #9
 8004a50:	401a      	ands	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d10f      	bne.n	8004a7a <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	23f0      	movs	r3, #240	; 0xf0
 8004a5e:	039b      	lsls	r3, r3, #14
 8004a60:	401a      	ands	r2, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d107      	bne.n	8004a7a <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004a6a:	69ba      	ldr	r2, [r7, #24]
 8004a6c:	23c0      	movs	r3, #192	; 0xc0
 8004a6e:	041b      	lsls	r3, r3, #16
 8004a70:	401a      	ands	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d001      	beq.n	8004a7e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e000      	b.n	8004a80 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	0018      	movs	r0, r3
 8004a82:	46bd      	mov	sp, r7
 8004a84:	b00a      	add	sp, #40	; 0x28
 8004a86:	bdb0      	pop	{r4, r5, r7, pc}
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	ff02ffff 	.word	0xff02ffff
 8004a90:	feffffff 	.word	0xfeffffff

08004a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a94:	b5b0      	push	{r4, r5, r7, lr}
 8004a96:	b084      	sub	sp, #16
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e10d      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004aa8:	4b88      	ldr	r3, [pc, #544]	; (8004ccc <HAL_RCC_ClockConfig+0x238>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2201      	movs	r2, #1
 8004aae:	4013      	ands	r3, r2
 8004ab0:	683a      	ldr	r2, [r7, #0]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d911      	bls.n	8004ada <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab6:	4b85      	ldr	r3, [pc, #532]	; (8004ccc <HAL_RCC_ClockConfig+0x238>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2201      	movs	r2, #1
 8004abc:	4393      	bics	r3, r2
 8004abe:	0019      	movs	r1, r3
 8004ac0:	4b82      	ldr	r3, [pc, #520]	; (8004ccc <HAL_RCC_ClockConfig+0x238>)
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ac8:	4b80      	ldr	r3, [pc, #512]	; (8004ccc <HAL_RCC_ClockConfig+0x238>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2201      	movs	r2, #1
 8004ace:	4013      	ands	r3, r2
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d001      	beq.n	8004ada <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e0f4      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	d009      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ae4:	4b7a      	ldr	r3, [pc, #488]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	22f0      	movs	r2, #240	; 0xf0
 8004aea:	4393      	bics	r3, r2
 8004aec:	0019      	movs	r1, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	689a      	ldr	r2, [r3, #8]
 8004af2:	4b77      	ldr	r3, [pc, #476]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004af4:	430a      	orrs	r2, r1
 8004af6:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2201      	movs	r2, #1
 8004afe:	4013      	ands	r3, r2
 8004b00:	d100      	bne.n	8004b04 <HAL_RCC_ClockConfig+0x70>
 8004b02:	e089      	b.n	8004c18 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d107      	bne.n	8004b1c <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b0c:	4b70      	ldr	r3, [pc, #448]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	2380      	movs	r3, #128	; 0x80
 8004b12:	029b      	lsls	r3, r3, #10
 8004b14:	4013      	ands	r3, r2
 8004b16:	d120      	bne.n	8004b5a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e0d3      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2b03      	cmp	r3, #3
 8004b22:	d107      	bne.n	8004b34 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b24:	4b6a      	ldr	r3, [pc, #424]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	2380      	movs	r3, #128	; 0x80
 8004b2a:	049b      	lsls	r3, r3, #18
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d114      	bne.n	8004b5a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e0c7      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d106      	bne.n	8004b4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b3c:	4b64      	ldr	r3, [pc, #400]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2204      	movs	r2, #4
 8004b42:	4013      	ands	r3, r2
 8004b44:	d109      	bne.n	8004b5a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e0bc      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004b4a:	4b61      	ldr	r3, [pc, #388]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	2380      	movs	r3, #128	; 0x80
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	4013      	ands	r3, r2
 8004b54:	d101      	bne.n	8004b5a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e0b4      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b5a:	4b5d      	ldr	r3, [pc, #372]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	2203      	movs	r2, #3
 8004b60:	4393      	bics	r3, r2
 8004b62:	0019      	movs	r1, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	4b59      	ldr	r3, [pc, #356]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b6e:	f7fe fa87 	bl	8003080 <HAL_GetTick>
 8004b72:	0003      	movs	r3, r0
 8004b74:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d111      	bne.n	8004ba2 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b7e:	e009      	b.n	8004b94 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b80:	f7fe fa7e 	bl	8003080 <HAL_GetTick>
 8004b84:	0002      	movs	r2, r0
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	4a52      	ldr	r2, [pc, #328]	; (8004cd4 <HAL_RCC_ClockConfig+0x240>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d901      	bls.n	8004b94 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e097      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b94:	4b4e      	ldr	r3, [pc, #312]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	220c      	movs	r2, #12
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d1ef      	bne.n	8004b80 <HAL_RCC_ClockConfig+0xec>
 8004ba0:	e03a      	b.n	8004c18 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	2b03      	cmp	r3, #3
 8004ba8:	d111      	bne.n	8004bce <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004baa:	e009      	b.n	8004bc0 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bac:	f7fe fa68 	bl	8003080 <HAL_GetTick>
 8004bb0:	0002      	movs	r2, r0
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	4a47      	ldr	r2, [pc, #284]	; (8004cd4 <HAL_RCC_ClockConfig+0x240>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d901      	bls.n	8004bc0 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e081      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bc0:	4b43      	ldr	r3, [pc, #268]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	220c      	movs	r2, #12
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	2b0c      	cmp	r3, #12
 8004bca:	d1ef      	bne.n	8004bac <HAL_RCC_ClockConfig+0x118>
 8004bcc:	e024      	b.n	8004c18 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d11b      	bne.n	8004c0e <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bd6:	e009      	b.n	8004bec <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bd8:	f7fe fa52 	bl	8003080 <HAL_GetTick>
 8004bdc:	0002      	movs	r2, r0
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	4a3c      	ldr	r2, [pc, #240]	; (8004cd4 <HAL_RCC_ClockConfig+0x240>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e06b      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bec:	4b38      	ldr	r3, [pc, #224]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	220c      	movs	r2, #12
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	d1ef      	bne.n	8004bd8 <HAL_RCC_ClockConfig+0x144>
 8004bf8:	e00e      	b.n	8004c18 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bfa:	f7fe fa41 	bl	8003080 <HAL_GetTick>
 8004bfe:	0002      	movs	r2, r0
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	4a33      	ldr	r2, [pc, #204]	; (8004cd4 <HAL_RCC_ClockConfig+0x240>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e05a      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004c0e:	4b30      	ldr	r3, [pc, #192]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	220c      	movs	r2, #12
 8004c14:	4013      	ands	r3, r2
 8004c16:	d1f0      	bne.n	8004bfa <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c18:	4b2c      	ldr	r3, [pc, #176]	; (8004ccc <HAL_RCC_ClockConfig+0x238>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	4013      	ands	r3, r2
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d211      	bcs.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c26:	4b29      	ldr	r3, [pc, #164]	; (8004ccc <HAL_RCC_ClockConfig+0x238>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	4393      	bics	r3, r2
 8004c2e:	0019      	movs	r1, r3
 8004c30:	4b26      	ldr	r3, [pc, #152]	; (8004ccc <HAL_RCC_ClockConfig+0x238>)
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c38:	4b24      	ldr	r3, [pc, #144]	; (8004ccc <HAL_RCC_ClockConfig+0x238>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	4013      	ands	r3, r2
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d001      	beq.n	8004c4a <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e03c      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	2204      	movs	r2, #4
 8004c50:	4013      	ands	r3, r2
 8004c52:	d009      	beq.n	8004c68 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c54:	4b1e      	ldr	r3, [pc, #120]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	4a1f      	ldr	r2, [pc, #124]	; (8004cd8 <HAL_RCC_ClockConfig+0x244>)
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	0019      	movs	r1, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	4b1b      	ldr	r3, [pc, #108]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004c64:	430a      	orrs	r2, r1
 8004c66:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2208      	movs	r2, #8
 8004c6e:	4013      	ands	r3, r2
 8004c70:	d00a      	beq.n	8004c88 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c72:	4b17      	ldr	r3, [pc, #92]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	4a19      	ldr	r2, [pc, #100]	; (8004cdc <HAL_RCC_ClockConfig+0x248>)
 8004c78:	4013      	ands	r3, r2
 8004c7a:	0019      	movs	r1, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	00da      	lsls	r2, r3, #3
 8004c82:	4b13      	ldr	r3, [pc, #76]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004c84:	430a      	orrs	r2, r1
 8004c86:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c88:	f000 f82e 	bl	8004ce8 <HAL_RCC_GetSysClockFreq>
 8004c8c:	0001      	movs	r1, r0
 8004c8e:	4b10      	ldr	r3, [pc, #64]	; (8004cd0 <HAL_RCC_ClockConfig+0x23c>)
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	091b      	lsrs	r3, r3, #4
 8004c94:	220f      	movs	r2, #15
 8004c96:	4013      	ands	r3, r2
 8004c98:	4a11      	ldr	r2, [pc, #68]	; (8004ce0 <HAL_RCC_ClockConfig+0x24c>)
 8004c9a:	5cd3      	ldrb	r3, [r2, r3]
 8004c9c:	000a      	movs	r2, r1
 8004c9e:	40da      	lsrs	r2, r3
 8004ca0:	4b10      	ldr	r3, [pc, #64]	; (8004ce4 <HAL_RCC_ClockConfig+0x250>)
 8004ca2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8004ca4:	250b      	movs	r5, #11
 8004ca6:	197c      	adds	r4, r7, r5
 8004ca8:	2000      	movs	r0, #0
 8004caa:	f7fe f9b3 	bl	8003014 <HAL_InitTick>
 8004cae:	0003      	movs	r3, r0
 8004cb0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004cb2:	197b      	adds	r3, r7, r5
 8004cb4:	781b      	ldrb	r3, [r3, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d003      	beq.n	8004cc2 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8004cba:	230b      	movs	r3, #11
 8004cbc:	18fb      	adds	r3, r7, r3
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	e000      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	b004      	add	sp, #16
 8004cca:	bdb0      	pop	{r4, r5, r7, pc}
 8004ccc:	40022000 	.word	0x40022000
 8004cd0:	40021000 	.word	0x40021000
 8004cd4:	00001388 	.word	0x00001388
 8004cd8:	fffff8ff 	.word	0xfffff8ff
 8004cdc:	ffffc7ff 	.word	0xffffc7ff
 8004ce0:	08007d6c 	.word	0x08007d6c
 8004ce4:	20000054 	.word	0x20000054

08004ce8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004cee:	4b3b      	ldr	r3, [pc, #236]	; (8004ddc <HAL_RCC_GetSysClockFreq+0xf4>)
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	220c      	movs	r2, #12
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2b08      	cmp	r3, #8
 8004cfc:	d00e      	beq.n	8004d1c <HAL_RCC_GetSysClockFreq+0x34>
 8004cfe:	2b0c      	cmp	r3, #12
 8004d00:	d00f      	beq.n	8004d22 <HAL_RCC_GetSysClockFreq+0x3a>
 8004d02:	2b04      	cmp	r3, #4
 8004d04:	d157      	bne.n	8004db6 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004d06:	4b35      	ldr	r3, [pc, #212]	; (8004ddc <HAL_RCC_GetSysClockFreq+0xf4>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2210      	movs	r2, #16
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	d002      	beq.n	8004d16 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8004d10:	4b33      	ldr	r3, [pc, #204]	; (8004de0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004d12:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004d14:	e05d      	b.n	8004dd2 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8004d16:	4b33      	ldr	r3, [pc, #204]	; (8004de4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004d18:	613b      	str	r3, [r7, #16]
      break;
 8004d1a:	e05a      	b.n	8004dd2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d1c:	4b32      	ldr	r3, [pc, #200]	; (8004de8 <HAL_RCC_GetSysClockFreq+0x100>)
 8004d1e:	613b      	str	r3, [r7, #16]
      break;
 8004d20:	e057      	b.n	8004dd2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	0c9b      	lsrs	r3, r3, #18
 8004d26:	220f      	movs	r2, #15
 8004d28:	4013      	ands	r3, r2
 8004d2a:	4a30      	ldr	r2, [pc, #192]	; (8004dec <HAL_RCC_GetSysClockFreq+0x104>)
 8004d2c:	5cd3      	ldrb	r3, [r2, r3]
 8004d2e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	0d9b      	lsrs	r3, r3, #22
 8004d34:	2203      	movs	r2, #3
 8004d36:	4013      	ands	r3, r2
 8004d38:	3301      	adds	r3, #1
 8004d3a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d3c:	4b27      	ldr	r3, [pc, #156]	; (8004ddc <HAL_RCC_GetSysClockFreq+0xf4>)
 8004d3e:	68da      	ldr	r2, [r3, #12]
 8004d40:	2380      	movs	r3, #128	; 0x80
 8004d42:	025b      	lsls	r3, r3, #9
 8004d44:	4013      	ands	r3, r2
 8004d46:	d00f      	beq.n	8004d68 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8004d48:	68b9      	ldr	r1, [r7, #8]
 8004d4a:	000a      	movs	r2, r1
 8004d4c:	0152      	lsls	r2, r2, #5
 8004d4e:	1a52      	subs	r2, r2, r1
 8004d50:	0193      	lsls	r3, r2, #6
 8004d52:	1a9b      	subs	r3, r3, r2
 8004d54:	00db      	lsls	r3, r3, #3
 8004d56:	185b      	adds	r3, r3, r1
 8004d58:	025b      	lsls	r3, r3, #9
 8004d5a:	6879      	ldr	r1, [r7, #4]
 8004d5c:	0018      	movs	r0, r3
 8004d5e:	f7fb f9d3 	bl	8000108 <__udivsi3>
 8004d62:	0003      	movs	r3, r0
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	e023      	b.n	8004db0 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004d68:	4b1c      	ldr	r3, [pc, #112]	; (8004ddc <HAL_RCC_GetSysClockFreq+0xf4>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2210      	movs	r2, #16
 8004d6e:	4013      	ands	r3, r2
 8004d70:	d00f      	beq.n	8004d92 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8004d72:	68b9      	ldr	r1, [r7, #8]
 8004d74:	000a      	movs	r2, r1
 8004d76:	0152      	lsls	r2, r2, #5
 8004d78:	1a52      	subs	r2, r2, r1
 8004d7a:	0193      	lsls	r3, r2, #6
 8004d7c:	1a9b      	subs	r3, r3, r2
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	185b      	adds	r3, r3, r1
 8004d82:	021b      	lsls	r3, r3, #8
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	0018      	movs	r0, r3
 8004d88:	f7fb f9be 	bl	8000108 <__udivsi3>
 8004d8c:	0003      	movs	r3, r0
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	e00e      	b.n	8004db0 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8004d92:	68b9      	ldr	r1, [r7, #8]
 8004d94:	000a      	movs	r2, r1
 8004d96:	0152      	lsls	r2, r2, #5
 8004d98:	1a52      	subs	r2, r2, r1
 8004d9a:	0193      	lsls	r3, r2, #6
 8004d9c:	1a9b      	subs	r3, r3, r2
 8004d9e:	00db      	lsls	r3, r3, #3
 8004da0:	185b      	adds	r3, r3, r1
 8004da2:	029b      	lsls	r3, r3, #10
 8004da4:	6879      	ldr	r1, [r7, #4]
 8004da6:	0018      	movs	r0, r3
 8004da8:	f7fb f9ae 	bl	8000108 <__udivsi3>
 8004dac:	0003      	movs	r3, r0
 8004dae:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	613b      	str	r3, [r7, #16]
      break;
 8004db4:	e00d      	b.n	8004dd2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004db6:	4b09      	ldr	r3, [pc, #36]	; (8004ddc <HAL_RCC_GetSysClockFreq+0xf4>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	0b5b      	lsrs	r3, r3, #13
 8004dbc:	2207      	movs	r2, #7
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	2280      	movs	r2, #128	; 0x80
 8004dc8:	0212      	lsls	r2, r2, #8
 8004dca:	409a      	lsls	r2, r3
 8004dcc:	0013      	movs	r3, r2
 8004dce:	613b      	str	r3, [r7, #16]
      break;
 8004dd0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004dd2:	693b      	ldr	r3, [r7, #16]
}
 8004dd4:	0018      	movs	r0, r3
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	b006      	add	sp, #24
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40021000 	.word	0x40021000
 8004de0:	003d0900 	.word	0x003d0900
 8004de4:	00f42400 	.word	0x00f42400
 8004de8:	007a1200 	.word	0x007a1200
 8004dec:	08007d7c 	.word	0x08007d7c

08004df0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	4013      	ands	r3, r2
 8004e00:	d106      	bne.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	2380      	movs	r3, #128	; 0x80
 8004e08:	011b      	lsls	r3, r3, #4
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	d100      	bne.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8004e0e:	e0dd      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8004e10:	2317      	movs	r3, #23
 8004e12:	18fb      	adds	r3, r7, r3
 8004e14:	2200      	movs	r2, #0
 8004e16:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e18:	4ba4      	ldr	r3, [pc, #656]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e1c:	2380      	movs	r3, #128	; 0x80
 8004e1e:	055b      	lsls	r3, r3, #21
 8004e20:	4013      	ands	r3, r2
 8004e22:	d10a      	bne.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e24:	4ba1      	ldr	r3, [pc, #644]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e28:	4ba0      	ldr	r3, [pc, #640]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e2a:	2180      	movs	r1, #128	; 0x80
 8004e2c:	0549      	lsls	r1, r1, #21
 8004e2e:	430a      	orrs	r2, r1
 8004e30:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004e32:	2317      	movs	r3, #23
 8004e34:	18fb      	adds	r3, r7, r3
 8004e36:	2201      	movs	r2, #1
 8004e38:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e3a:	4b9d      	ldr	r3, [pc, #628]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	2380      	movs	r3, #128	; 0x80
 8004e40:	005b      	lsls	r3, r3, #1
 8004e42:	4013      	ands	r3, r2
 8004e44:	d11a      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e46:	4b9a      	ldr	r3, [pc, #616]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	4b99      	ldr	r3, [pc, #612]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004e4c:	2180      	movs	r1, #128	; 0x80
 8004e4e:	0049      	lsls	r1, r1, #1
 8004e50:	430a      	orrs	r2, r1
 8004e52:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e54:	f7fe f914 	bl	8003080 <HAL_GetTick>
 8004e58:	0003      	movs	r3, r0
 8004e5a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e5c:	e008      	b.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e5e:	f7fe f90f 	bl	8003080 <HAL_GetTick>
 8004e62:	0002      	movs	r2, r0
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	2b64      	cmp	r3, #100	; 0x64
 8004e6a:	d901      	bls.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e118      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e70:	4b8f      	ldr	r3, [pc, #572]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	2380      	movs	r3, #128	; 0x80
 8004e76:	005b      	lsls	r3, r3, #1
 8004e78:	4013      	ands	r3, r2
 8004e7a:	d0f0      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004e7c:	4b8b      	ldr	r3, [pc, #556]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	23c0      	movs	r3, #192	; 0xc0
 8004e82:	039b      	lsls	r3, r3, #14
 8004e84:	4013      	ands	r3, r2
 8004e86:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685a      	ldr	r2, [r3, #4]
 8004e8c:	23c0      	movs	r3, #192	; 0xc0
 8004e8e:	039b      	lsls	r3, r3, #14
 8004e90:	4013      	ands	r3, r2
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d107      	bne.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689a      	ldr	r2, [r3, #8]
 8004e9c:	23c0      	movs	r3, #192	; 0xc0
 8004e9e:	039b      	lsls	r3, r3, #14
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d013      	beq.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685a      	ldr	r2, [r3, #4]
 8004eac:	23c0      	movs	r3, #192	; 0xc0
 8004eae:	029b      	lsls	r3, r3, #10
 8004eb0:	401a      	ands	r2, r3
 8004eb2:	23c0      	movs	r3, #192	; 0xc0
 8004eb4:	029b      	lsls	r3, r3, #10
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d10a      	bne.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004eba:	4b7c      	ldr	r3, [pc, #496]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	029b      	lsls	r3, r3, #10
 8004ec2:	401a      	ands	r2, r3
 8004ec4:	2380      	movs	r3, #128	; 0x80
 8004ec6:	029b      	lsls	r3, r3, #10
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d101      	bne.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e0e8      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004ed0:	4b76      	ldr	r3, [pc, #472]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ed2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ed4:	23c0      	movs	r3, #192	; 0xc0
 8004ed6:	029b      	lsls	r3, r3, #10
 8004ed8:	4013      	ands	r3, r2
 8004eda:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d049      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	23c0      	movs	r3, #192	; 0xc0
 8004ee8:	029b      	lsls	r3, r3, #10
 8004eea:	4013      	ands	r3, r2
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d004      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	4013      	ands	r3, r2
 8004efa:	d10d      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689a      	ldr	r2, [r3, #8]
 8004f00:	23c0      	movs	r3, #192	; 0xc0
 8004f02:	029b      	lsls	r3, r3, #10
 8004f04:	4013      	ands	r3, r2
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d034      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	2380      	movs	r3, #128	; 0x80
 8004f12:	011b      	lsls	r3, r3, #4
 8004f14:	4013      	ands	r3, r2
 8004f16:	d02e      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004f18:	4b64      	ldr	r3, [pc, #400]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f1c:	4a65      	ldr	r2, [pc, #404]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004f1e:	4013      	ands	r3, r2
 8004f20:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f22:	4b62      	ldr	r3, [pc, #392]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f24:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004f26:	4b61      	ldr	r3, [pc, #388]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f28:	2180      	movs	r1, #128	; 0x80
 8004f2a:	0309      	lsls	r1, r1, #12
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f30:	4b5e      	ldr	r3, [pc, #376]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f32:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004f34:	4b5d      	ldr	r3, [pc, #372]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f36:	4960      	ldr	r1, [pc, #384]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004f38:	400a      	ands	r2, r1
 8004f3a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004f3c:	4b5b      	ldr	r3, [pc, #364]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f3e:	68fa      	ldr	r2, [r7, #12]
 8004f40:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	2380      	movs	r3, #128	; 0x80
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	4013      	ands	r3, r2
 8004f4a:	d014      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f4c:	f7fe f898 	bl	8003080 <HAL_GetTick>
 8004f50:	0003      	movs	r3, r0
 8004f52:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f54:	e009      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f56:	f7fe f893 	bl	8003080 <HAL_GetTick>
 8004f5a:	0002      	movs	r2, r0
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	4a56      	ldr	r2, [pc, #344]	; (80050bc <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e09b      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f6a:	4b50      	ldr	r3, [pc, #320]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004f6e:	2380      	movs	r3, #128	; 0x80
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	4013      	ands	r3, r2
 8004f74:	d0ef      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	23c0      	movs	r3, #192	; 0xc0
 8004f7c:	029b      	lsls	r3, r3, #10
 8004f7e:	401a      	ands	r2, r3
 8004f80:	23c0      	movs	r3, #192	; 0xc0
 8004f82:	029b      	lsls	r3, r3, #10
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d10c      	bne.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8004f88:	4b48      	ldr	r3, [pc, #288]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a4c      	ldr	r2, [pc, #304]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004f8e:	4013      	ands	r3, r2
 8004f90:	0019      	movs	r1, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	23c0      	movs	r3, #192	; 0xc0
 8004f98:	039b      	lsls	r3, r3, #14
 8004f9a:	401a      	ands	r2, r3
 8004f9c:	4b43      	ldr	r3, [pc, #268]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	4b42      	ldr	r3, [pc, #264]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fa4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	23c0      	movs	r3, #192	; 0xc0
 8004fac:	029b      	lsls	r3, r3, #10
 8004fae:	401a      	ands	r2, r3
 8004fb0:	4b3e      	ldr	r3, [pc, #248]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004fb6:	2317      	movs	r3, #23
 8004fb8:	18fb      	adds	r3, r7, r3
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d105      	bne.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fc0:	4b3a      	ldr	r3, [pc, #232]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fc4:	4b39      	ldr	r3, [pc, #228]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fc6:	493f      	ldr	r1, [pc, #252]	; (80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fc8:	400a      	ands	r2, r1
 8004fca:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	d009      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fd6:	4b35      	ldr	r3, [pc, #212]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fda:	2203      	movs	r2, #3
 8004fdc:	4393      	bics	r3, r2
 8004fde:	0019      	movs	r1, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68da      	ldr	r2, [r3, #12]
 8004fe4:	4b31      	ldr	r3, [pc, #196]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	d009      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ff4:	4b2d      	ldr	r3, [pc, #180]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8004ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ff8:	220c      	movs	r2, #12
 8004ffa:	4393      	bics	r3, r2
 8004ffc:	0019      	movs	r1, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	691a      	ldr	r2, [r3, #16]
 8005002:	4b2a      	ldr	r3, [pc, #168]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005004:	430a      	orrs	r2, r1
 8005006:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2204      	movs	r2, #4
 800500e:	4013      	ands	r3, r2
 8005010:	d009      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005012:	4b26      	ldr	r3, [pc, #152]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005016:	4a2c      	ldr	r2, [pc, #176]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005018:	4013      	ands	r3, r2
 800501a:	0019      	movs	r1, r3
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	695a      	ldr	r2, [r3, #20]
 8005020:	4b22      	ldr	r3, [pc, #136]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005022:	430a      	orrs	r2, r1
 8005024:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2208      	movs	r2, #8
 800502c:	4013      	ands	r3, r2
 800502e:	d009      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005030:	4b1e      	ldr	r3, [pc, #120]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005034:	4a25      	ldr	r2, [pc, #148]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005036:	4013      	ands	r3, r2
 8005038:	0019      	movs	r1, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	699a      	ldr	r2, [r3, #24]
 800503e:	4b1b      	ldr	r3, [pc, #108]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005040:	430a      	orrs	r2, r1
 8005042:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	2380      	movs	r3, #128	; 0x80
 800504a:	005b      	lsls	r3, r3, #1
 800504c:	4013      	ands	r3, r2
 800504e:	d009      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005050:	4b16      	ldr	r3, [pc, #88]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005054:	4a17      	ldr	r2, [pc, #92]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005056:	4013      	ands	r3, r2
 8005058:	0019      	movs	r1, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69da      	ldr	r2, [r3, #28]
 800505e:	4b13      	ldr	r3, [pc, #76]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005060:	430a      	orrs	r2, r1
 8005062:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2240      	movs	r2, #64	; 0x40
 800506a:	4013      	ands	r3, r2
 800506c:	d009      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800506e:	4b0f      	ldr	r3, [pc, #60]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8005070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005072:	4a17      	ldr	r2, [pc, #92]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005074:	4013      	ands	r3, r2
 8005076:	0019      	movs	r1, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800507c:	4b0b      	ldr	r3, [pc, #44]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800507e:	430a      	orrs	r2, r1
 8005080:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2280      	movs	r2, #128	; 0x80
 8005088:	4013      	ands	r3, r2
 800508a:	d009      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800508c:	4b07      	ldr	r3, [pc, #28]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800508e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005090:	4a10      	ldr	r2, [pc, #64]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005092:	4013      	ands	r3, r2
 8005094:	0019      	movs	r1, r3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a1a      	ldr	r2, [r3, #32]
 800509a:	4b04      	ldr	r3, [pc, #16]	; (80050ac <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800509c:	430a      	orrs	r2, r1
 800509e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	0018      	movs	r0, r3
 80050a4:	46bd      	mov	sp, r7
 80050a6:	b006      	add	sp, #24
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	46c0      	nop			; (mov r8, r8)
 80050ac:	40021000 	.word	0x40021000
 80050b0:	40007000 	.word	0x40007000
 80050b4:	fffcffff 	.word	0xfffcffff
 80050b8:	fff7ffff 	.word	0xfff7ffff
 80050bc:	00001388 	.word	0x00001388
 80050c0:	ffcfffff 	.word	0xffcfffff
 80050c4:	efffffff 	.word	0xefffffff
 80050c8:	fffff3ff 	.word	0xfffff3ff
 80050cc:	ffffcfff 	.word	0xffffcfff
 80050d0:	fbffffff 	.word	0xfbffffff
 80050d4:	fff3ffff 	.word	0xfff3ffff

080050d8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e08e      	b.n	8005208 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2221      	movs	r2, #33	; 0x21
 80050ee:	5c9b      	ldrb	r3, [r3, r2]
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d107      	bne.n	8005106 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2220      	movs	r2, #32
 80050fa:	2100      	movs	r1, #0
 80050fc:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	0018      	movs	r0, r3
 8005102:	f7fd fd0d 	bl	8002b20 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2221      	movs	r2, #33	; 0x21
 800510a:	2102      	movs	r1, #2
 800510c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	22ca      	movs	r2, #202	; 0xca
 8005114:	625a      	str	r2, [r3, #36]	; 0x24
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2253      	movs	r2, #83	; 0x53
 800511c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	0018      	movs	r0, r3
 8005122:	f000 fc06 	bl	8005932 <RTC_EnterInitMode>
 8005126:	1e03      	subs	r3, r0, #0
 8005128:	d009      	beq.n	800513e <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	22ff      	movs	r2, #255	; 0xff
 8005130:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2221      	movs	r2, #33	; 0x21
 8005136:	2104      	movs	r1, #4
 8005138:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e064      	b.n	8005208 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	689a      	ldr	r2, [r3, #8]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4931      	ldr	r1, [pc, #196]	; (8005210 <HAL_RTC_Init+0x138>)
 800514a:	400a      	ands	r2, r1
 800514c:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	6899      	ldr	r1, [r3, #8]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685a      	ldr	r2, [r3, #4]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	431a      	orrs	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	699b      	ldr	r3, [r3, #24]
 8005162:	431a      	orrs	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	430a      	orrs	r2, r1
 800516a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	68d2      	ldr	r2, [r2, #12]
 8005174:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6919      	ldr	r1, [r3, #16]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	041a      	lsls	r2, r3, #16
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68da      	ldr	r2, [r3, #12]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2180      	movs	r1, #128	; 0x80
 8005196:	438a      	bics	r2, r1
 8005198:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2103      	movs	r1, #3
 80051a6:	438a      	bics	r2, r1
 80051a8:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	69da      	ldr	r2, [r3, #28]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	431a      	orrs	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	2220      	movs	r2, #32
 80051ca:	4013      	ands	r3, r2
 80051cc:	d113      	bne.n	80051f6 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	0018      	movs	r0, r3
 80051d2:	f000 fb87 	bl	80058e4 <HAL_RTC_WaitForSynchro>
 80051d6:	1e03      	subs	r3, r0, #0
 80051d8:	d00d      	beq.n	80051f6 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	22ff      	movs	r2, #255	; 0xff
 80051e0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2221      	movs	r2, #33	; 0x21
 80051e6:	2104      	movs	r1, #4
 80051e8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2220      	movs	r2, #32
 80051ee:	2100      	movs	r1, #0
 80051f0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e008      	b.n	8005208 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	22ff      	movs	r2, #255	; 0xff
 80051fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2221      	movs	r2, #33	; 0x21
 8005202:	2101      	movs	r1, #1
 8005204:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005206:	2300      	movs	r3, #0
  }
}
 8005208:	0018      	movs	r0, r3
 800520a:	46bd      	mov	sp, r7
 800520c:	b002      	add	sp, #8
 800520e:	bd80      	pop	{r7, pc}
 8005210:	ff8fffbf 	.word	0xff8fffbf

08005214 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005214:	b590      	push	{r4, r7, lr}
 8005216:	b087      	sub	sp, #28
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2220      	movs	r2, #32
 8005224:	5c9b      	ldrb	r3, [r3, r2]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d101      	bne.n	800522e <HAL_RTC_SetTime+0x1a>
 800522a:	2302      	movs	r3, #2
 800522c:	e0ad      	b.n	800538a <HAL_RTC_SetTime+0x176>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2220      	movs	r2, #32
 8005232:	2101      	movs	r1, #1
 8005234:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2221      	movs	r2, #33	; 0x21
 800523a:	2102      	movs	r1, #2
 800523c:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d125      	bne.n	8005290 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	2240      	movs	r2, #64	; 0x40
 800524c:	4013      	ands	r3, r2
 800524e:	d102      	bne.n	8005256 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	2200      	movs	r2, #0
 8005254:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	0018      	movs	r0, r3
 800525c:	f000 fb93 	bl	8005986 <RTC_ByteToBcd2>
 8005260:	0003      	movs	r3, r0
 8005262:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	785b      	ldrb	r3, [r3, #1]
 8005268:	0018      	movs	r0, r3
 800526a:	f000 fb8c 	bl	8005986 <RTC_ByteToBcd2>
 800526e:	0003      	movs	r3, r0
 8005270:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005272:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	789b      	ldrb	r3, [r3, #2]
 8005278:	0018      	movs	r0, r3
 800527a:	f000 fb84 	bl	8005986 <RTC_ByteToBcd2>
 800527e:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005280:	0022      	movs	r2, r4
 8005282:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	78db      	ldrb	r3, [r3, #3]
 8005288:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800528a:	4313      	orrs	r3, r2
 800528c:	617b      	str	r3, [r7, #20]
 800528e:	e017      	b.n	80052c0 <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	2240      	movs	r2, #64	; 0x40
 8005298:	4013      	ands	r3, r2
 800529a:	d102      	bne.n	80052a2 <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	2200      	movs	r2, #0
 80052a0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	785b      	ldrb	r3, [r3, #1]
 80052ac:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80052ae:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80052b4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	78db      	ldrb	r3, [r3, #3]
 80052ba:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80052bc:	4313      	orrs	r3, r2
 80052be:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	22ca      	movs	r2, #202	; 0xca
 80052c6:	625a      	str	r2, [r3, #36]	; 0x24
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2253      	movs	r2, #83	; 0x53
 80052ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	0018      	movs	r0, r3
 80052d4:	f000 fb2d 	bl	8005932 <RTC_EnterInitMode>
 80052d8:	1e03      	subs	r3, r0, #0
 80052da:	d00d      	beq.n	80052f8 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	22ff      	movs	r2, #255	; 0xff
 80052e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2221      	movs	r2, #33	; 0x21
 80052e8:	2104      	movs	r1, #4
 80052ea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2220      	movs	r2, #32
 80052f0:	2100      	movs	r1, #0
 80052f2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e048      	b.n	800538a <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	4925      	ldr	r1, [pc, #148]	; (8005394 <HAL_RTC_SetTime+0x180>)
 8005300:	400a      	ands	r2, r1
 8005302:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689a      	ldr	r2, [r3, #8]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4922      	ldr	r1, [pc, #136]	; (8005398 <HAL_RTC_SetTime+0x184>)
 8005310:	400a      	ands	r2, r1
 8005312:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6899      	ldr	r1, [r3, #8]
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	68da      	ldr	r2, [r3, #12]
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	431a      	orrs	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	430a      	orrs	r2, r1
 800532a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	68da      	ldr	r2, [r3, #12]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	2180      	movs	r1, #128	; 0x80
 8005338:	438a      	bics	r2, r1
 800533a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	2220      	movs	r2, #32
 8005344:	4013      	ands	r3, r2
 8005346:	d113      	bne.n	8005370 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	0018      	movs	r0, r3
 800534c:	f000 faca 	bl	80058e4 <HAL_RTC_WaitForSynchro>
 8005350:	1e03      	subs	r3, r0, #0
 8005352:	d00d      	beq.n	8005370 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	22ff      	movs	r2, #255	; 0xff
 800535a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2221      	movs	r2, #33	; 0x21
 8005360:	2104      	movs	r1, #4
 8005362:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2220      	movs	r2, #32
 8005368:	2100      	movs	r1, #0
 800536a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e00c      	b.n	800538a <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	22ff      	movs	r2, #255	; 0xff
 8005376:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2221      	movs	r2, #33	; 0x21
 800537c:	2101      	movs	r1, #1
 800537e:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2220      	movs	r2, #32
 8005384:	2100      	movs	r1, #0
 8005386:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005388:	2300      	movs	r3, #0
  }
}
 800538a:	0018      	movs	r0, r3
 800538c:	46bd      	mov	sp, r7
 800538e:	b007      	add	sp, #28
 8005390:	bd90      	pop	{r4, r7, pc}
 8005392:	46c0      	nop			; (mov r8, r8)
 8005394:	007f7f7f 	.word	0x007f7f7f
 8005398:	fffbffff 	.word	0xfffbffff

0800539c <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	045b      	lsls	r3, r3, #17
 80053ba:	0c5a      	lsrs	r2, r3, #17
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a22      	ldr	r2, [pc, #136]	; (8005450 <HAL_RTC_GetTime+0xb4>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	0c1b      	lsrs	r3, r3, #16
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	223f      	movs	r2, #63	; 0x3f
 80053d4:	4013      	ands	r3, r2
 80053d6:	b2da      	uxtb	r2, r3
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	0a1b      	lsrs	r3, r3, #8
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	227f      	movs	r2, #127	; 0x7f
 80053e4:	4013      	ands	r3, r2
 80053e6:	b2da      	uxtb	r2, r3
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	227f      	movs	r2, #127	; 0x7f
 80053f2:	4013      	ands	r3, r2
 80053f4:	b2da      	uxtb	r2, r3
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	0c1b      	lsrs	r3, r3, #16
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2240      	movs	r2, #64	; 0x40
 8005402:	4013      	ands	r3, r2
 8005404:	b2da      	uxtb	r2, r3
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d11a      	bne.n	8005446 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	0018      	movs	r0, r3
 8005416:	f000 fadf 	bl	80059d8 <RTC_Bcd2ToByte>
 800541a:	0003      	movs	r3, r0
 800541c:	001a      	movs	r2, r3
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	785b      	ldrb	r3, [r3, #1]
 8005426:	0018      	movs	r0, r3
 8005428:	f000 fad6 	bl	80059d8 <RTC_Bcd2ToByte>
 800542c:	0003      	movs	r3, r0
 800542e:	001a      	movs	r2, r3
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	789b      	ldrb	r3, [r3, #2]
 8005438:	0018      	movs	r0, r3
 800543a:	f000 facd 	bl	80059d8 <RTC_Bcd2ToByte>
 800543e:	0003      	movs	r3, r0
 8005440:	001a      	movs	r2, r3
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	0018      	movs	r0, r3
 800544a:	46bd      	mov	sp, r7
 800544c:	b006      	add	sp, #24
 800544e:	bd80      	pop	{r7, pc}
 8005450:	007f7f7f 	.word	0x007f7f7f

08005454 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005454:	b590      	push	{r4, r7, lr}
 8005456:	b087      	sub	sp, #28
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2220      	movs	r2, #32
 8005464:	5c9b      	ldrb	r3, [r3, r2]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d101      	bne.n	800546e <HAL_RTC_SetDate+0x1a>
 800546a:	2302      	movs	r3, #2
 800546c:	e099      	b.n	80055a2 <HAL_RTC_SetDate+0x14e>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2220      	movs	r2, #32
 8005472:	2101      	movs	r1, #1
 8005474:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2221      	movs	r2, #33	; 0x21
 800547a:	2102      	movs	r1, #2
 800547c:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10e      	bne.n	80054a2 <HAL_RTC_SetDate+0x4e>
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	785b      	ldrb	r3, [r3, #1]
 8005488:	001a      	movs	r2, r3
 800548a:	2310      	movs	r3, #16
 800548c:	4013      	ands	r3, r2
 800548e:	d008      	beq.n	80054a2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	785b      	ldrb	r3, [r3, #1]
 8005494:	2210      	movs	r2, #16
 8005496:	4393      	bics	r3, r2
 8005498:	b2db      	uxtb	r3, r3
 800549a:	330a      	adds	r3, #10
 800549c:	b2da      	uxtb	r2, r3
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d11c      	bne.n	80054e2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	78db      	ldrb	r3, [r3, #3]
 80054ac:	0018      	movs	r0, r3
 80054ae:	f000 fa6a 	bl	8005986 <RTC_ByteToBcd2>
 80054b2:	0003      	movs	r3, r0
 80054b4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	785b      	ldrb	r3, [r3, #1]
 80054ba:	0018      	movs	r0, r3
 80054bc:	f000 fa63 	bl	8005986 <RTC_ByteToBcd2>
 80054c0:	0003      	movs	r3, r0
 80054c2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80054c4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	789b      	ldrb	r3, [r3, #2]
 80054ca:	0018      	movs	r0, r3
 80054cc:	f000 fa5b 	bl	8005986 <RTC_ByteToBcd2>
 80054d0:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80054d2:	0022      	movs	r2, r4
 80054d4:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80054dc:	4313      	orrs	r3, r2
 80054de:	617b      	str	r3, [r7, #20]
 80054e0:	e00e      	b.n	8005500 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	78db      	ldrb	r3, [r3, #3]
 80054e6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	785b      	ldrb	r3, [r3, #1]
 80054ec:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80054ee:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80054f4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80054fc:	4313      	orrs	r3, r2
 80054fe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	22ca      	movs	r2, #202	; 0xca
 8005506:	625a      	str	r2, [r3, #36]	; 0x24
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2253      	movs	r2, #83	; 0x53
 800550e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	0018      	movs	r0, r3
 8005514:	f000 fa0d 	bl	8005932 <RTC_EnterInitMode>
 8005518:	1e03      	subs	r3, r0, #0
 800551a:	d00d      	beq.n	8005538 <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	22ff      	movs	r2, #255	; 0xff
 8005522:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2221      	movs	r2, #33	; 0x21
 8005528:	2104      	movs	r1, #4
 800552a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2220      	movs	r2, #32
 8005530:	2100      	movs	r1, #0
 8005532:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e034      	b.n	80055a2 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	491b      	ldr	r1, [pc, #108]	; (80055ac <HAL_RTC_SetDate+0x158>)
 8005540:	400a      	ands	r2, r1
 8005542:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68da      	ldr	r2, [r3, #12]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2180      	movs	r1, #128	; 0x80
 8005550:	438a      	bics	r2, r1
 8005552:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	2220      	movs	r2, #32
 800555c:	4013      	ands	r3, r2
 800555e:	d113      	bne.n	8005588 <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	0018      	movs	r0, r3
 8005564:	f000 f9be 	bl	80058e4 <HAL_RTC_WaitForSynchro>
 8005568:	1e03      	subs	r3, r0, #0
 800556a:	d00d      	beq.n	8005588 <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	22ff      	movs	r2, #255	; 0xff
 8005572:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2221      	movs	r2, #33	; 0x21
 8005578:	2104      	movs	r1, #4
 800557a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2220      	movs	r2, #32
 8005580:	2100      	movs	r1, #0
 8005582:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e00c      	b.n	80055a2 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	22ff      	movs	r2, #255	; 0xff
 800558e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2221      	movs	r2, #33	; 0x21
 8005594:	2101      	movs	r1, #1
 8005596:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2220      	movs	r2, #32
 800559c:	2100      	movs	r1, #0
 800559e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80055a0:	2300      	movs	r3, #0
  }
}
 80055a2:	0018      	movs	r0, r3
 80055a4:	46bd      	mov	sp, r7
 80055a6:	b007      	add	sp, #28
 80055a8:	bd90      	pop	{r4, r7, pc}
 80055aa:	46c0      	nop			; (mov r8, r8)
 80055ac:	00ffff3f 	.word	0x00ffff3f

080055b0 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	4a21      	ldr	r2, [pc, #132]	; (8005648 <HAL_RTC_GetDate+0x98>)
 80055c4:	4013      	ands	r3, r2
 80055c6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	0c1b      	lsrs	r3, r3, #16
 80055cc:	b2da      	uxtb	r2, r3
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	0a1b      	lsrs	r3, r3, #8
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	221f      	movs	r2, #31
 80055da:	4013      	ands	r3, r2
 80055dc:	b2da      	uxtb	r2, r3
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	223f      	movs	r2, #63	; 0x3f
 80055e8:	4013      	ands	r3, r2
 80055ea:	b2da      	uxtb	r2, r3
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	0b5b      	lsrs	r3, r3, #13
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2207      	movs	r2, #7
 80055f8:	4013      	ands	r3, r2
 80055fa:	b2da      	uxtb	r2, r3
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d11a      	bne.n	800563c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	78db      	ldrb	r3, [r3, #3]
 800560a:	0018      	movs	r0, r3
 800560c:	f000 f9e4 	bl	80059d8 <RTC_Bcd2ToByte>
 8005610:	0003      	movs	r3, r0
 8005612:	001a      	movs	r2, r3
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	785b      	ldrb	r3, [r3, #1]
 800561c:	0018      	movs	r0, r3
 800561e:	f000 f9db 	bl	80059d8 <RTC_Bcd2ToByte>
 8005622:	0003      	movs	r3, r0
 8005624:	001a      	movs	r2, r3
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	789b      	ldrb	r3, [r3, #2]
 800562e:	0018      	movs	r0, r3
 8005630:	f000 f9d2 	bl	80059d8 <RTC_Bcd2ToByte>
 8005634:	0003      	movs	r3, r0
 8005636:	001a      	movs	r2, r3
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	0018      	movs	r0, r3
 8005640:	46bd      	mov	sp, r7
 8005642:	b006      	add	sp, #24
 8005644:	bd80      	pop	{r7, pc}
 8005646:	46c0      	nop			; (mov r8, r8)
 8005648:	00ffff3f 	.word	0x00ffff3f

0800564c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800564c:	b590      	push	{r4, r7, lr}
 800564e:	b089      	sub	sp, #36	; 0x24
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2220      	movs	r2, #32
 800565c:	5c9b      	ldrb	r3, [r3, r2]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_RTC_SetAlarm_IT+0x1a>
 8005662:	2302      	movs	r3, #2
 8005664:	e130      	b.n	80058c8 <HAL_RTC_SetAlarm_IT+0x27c>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2220      	movs	r2, #32
 800566a:	2101      	movs	r1, #1
 800566c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2221      	movs	r2, #33	; 0x21
 8005672:	2102      	movs	r1, #2
 8005674:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d136      	bne.n	80056ea <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	2240      	movs	r2, #64	; 0x40
 8005684:	4013      	ands	r3, r2
 8005686:	d102      	bne.n	800568e <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	2200      	movs	r2, #0
 800568c:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	0018      	movs	r0, r3
 8005694:	f000 f977 	bl	8005986 <RTC_ByteToBcd2>
 8005698:	0003      	movs	r3, r0
 800569a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	785b      	ldrb	r3, [r3, #1]
 80056a0:	0018      	movs	r0, r3
 80056a2:	f000 f970 	bl	8005986 <RTC_ByteToBcd2>
 80056a6:	0003      	movs	r3, r0
 80056a8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80056aa:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	789b      	ldrb	r3, [r3, #2]
 80056b0:	0018      	movs	r0, r3
 80056b2:	f000 f968 	bl	8005986 <RTC_ByteToBcd2>
 80056b6:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 80056b8:	0022      	movs	r2, r4
 80056ba:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	78db      	ldrb	r3, [r3, #3]
 80056c0:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80056c2:	431a      	orrs	r2, r3
 80056c4:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	2220      	movs	r2, #32
 80056ca:	5c9b      	ldrb	r3, [r3, r2]
 80056cc:	0018      	movs	r0, r3
 80056ce:	f000 f95a 	bl	8005986 <RTC_ByteToBcd2>
 80056d2:	0003      	movs	r3, r0
 80056d4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80056d6:	0022      	movs	r2, r4
 80056d8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80056de:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80056e4:	4313      	orrs	r3, r2
 80056e6:	61fb      	str	r3, [r7, #28]
 80056e8:	e022      	b.n	8005730 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	2240      	movs	r2, #64	; 0x40
 80056f2:	4013      	ands	r3, r2
 80056f4:	d102      	bne.n	80056fc <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	2200      	movs	r2, #0
 80056fa:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	785b      	ldrb	r3, [r3, #1]
 8005706:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005708:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800570a:	68ba      	ldr	r2, [r7, #8]
 800570c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800570e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	78db      	ldrb	r3, [r3, #3]
 8005714:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005716:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	2120      	movs	r1, #32
 800571c:	5c5b      	ldrb	r3, [r3, r1]
 800571e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005720:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005726:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800572c:	4313      	orrs	r3, r2
 800572e:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	685a      	ldr	r2, [r3, #4]
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	4313      	orrs	r3, r2
 800573a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	22ca      	movs	r2, #202	; 0xca
 8005742:	625a      	str	r2, [r3, #36]	; 0x24
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2253      	movs	r2, #83	; 0x53
 800574a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005750:	2380      	movs	r3, #128	; 0x80
 8005752:	005b      	lsls	r3, r3, #1
 8005754:	429a      	cmp	r2, r3
 8005756:	d14e      	bne.n	80057f6 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689a      	ldr	r2, [r3, #8]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	495b      	ldr	r1, [pc, #364]	; (80058d0 <HAL_RTC_SetAlarm_IT+0x284>)
 8005764:	400a      	ands	r2, r1
 8005766:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	22ff      	movs	r2, #255	; 0xff
 8005770:	401a      	ands	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4957      	ldr	r1, [pc, #348]	; (80058d4 <HAL_RTC_SetAlarm_IT+0x288>)
 8005778:	430a      	orrs	r2, r1
 800577a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800577c:	f7fd fc80 	bl	8003080 <HAL_GetTick>
 8005780:	0003      	movs	r3, r0
 8005782:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005784:	e016      	b.n	80057b4 <HAL_RTC_SetAlarm_IT+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005786:	f7fd fc7b 	bl	8003080 <HAL_GetTick>
 800578a:	0002      	movs	r2, r0
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	1ad2      	subs	r2, r2, r3
 8005790:	23fa      	movs	r3, #250	; 0xfa
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	429a      	cmp	r2, r3
 8005796:	d90d      	bls.n	80057b4 <HAL_RTC_SetAlarm_IT+0x168>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	22ff      	movs	r2, #255	; 0xff
 800579e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2221      	movs	r2, #33	; 0x21
 80057a4:	2103      	movs	r1, #3
 80057a6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2220      	movs	r2, #32
 80057ac:	2100      	movs	r1, #0
 80057ae:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e089      	b.n	80058c8 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	2201      	movs	r2, #1
 80057bc:	4013      	ands	r3, r2
 80057be:	d0e2      	beq.n	8005786 <HAL_RTC_SetAlarm_IT+0x13a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	69fa      	ldr	r2, [r7, #28]
 80057c6:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689a      	ldr	r2, [r3, #8]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2180      	movs	r1, #128	; 0x80
 80057dc:	0049      	lsls	r1, r1, #1
 80057de:	430a      	orrs	r2, r1
 80057e0:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2180      	movs	r1, #128	; 0x80
 80057ee:	0149      	lsls	r1, r1, #5
 80057f0:	430a      	orrs	r2, r1
 80057f2:	609a      	str	r2, [r3, #8]
 80057f4:	e04d      	b.n	8005892 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4935      	ldr	r1, [pc, #212]	; (80058d8 <HAL_RTC_SetAlarm_IT+0x28c>)
 8005802:	400a      	ands	r2, r1
 8005804:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	22ff      	movs	r2, #255	; 0xff
 800580e:	401a      	ands	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4931      	ldr	r1, [pc, #196]	; (80058dc <HAL_RTC_SetAlarm_IT+0x290>)
 8005816:	430a      	orrs	r2, r1
 8005818:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800581a:	f7fd fc31 	bl	8003080 <HAL_GetTick>
 800581e:	0003      	movs	r3, r0
 8005820:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005822:	e016      	b.n	8005852 <HAL_RTC_SetAlarm_IT+0x206>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005824:	f7fd fc2c 	bl	8003080 <HAL_GetTick>
 8005828:	0002      	movs	r2, r0
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	1ad2      	subs	r2, r2, r3
 800582e:	23fa      	movs	r3, #250	; 0xfa
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	429a      	cmp	r2, r3
 8005834:	d90d      	bls.n	8005852 <HAL_RTC_SetAlarm_IT+0x206>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	22ff      	movs	r2, #255	; 0xff
 800583c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2221      	movs	r2, #33	; 0x21
 8005842:	2103      	movs	r1, #3
 8005844:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2220      	movs	r2, #32
 800584a:	2100      	movs	r1, #0
 800584c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e03a      	b.n	80058c8 <HAL_RTC_SetAlarm_IT+0x27c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	2202      	movs	r2, #2
 800585a:	4013      	ands	r3, r2
 800585c:	d0e2      	beq.n	8005824 <HAL_RTC_SetAlarm_IT+0x1d8>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69fa      	ldr	r2, [r7, #28]
 8005864:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	69ba      	ldr	r2, [r7, #24]
 800586c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2180      	movs	r1, #128	; 0x80
 800587a:	0089      	lsls	r1, r1, #2
 800587c:	430a      	orrs	r2, r1
 800587e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689a      	ldr	r2, [r3, #8]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2180      	movs	r1, #128	; 0x80
 800588c:	0189      	lsls	r1, r1, #6
 800588e:	430a      	orrs	r2, r1
 8005890:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005892:	4b13      	ldr	r3, [pc, #76]	; (80058e0 <HAL_RTC_SetAlarm_IT+0x294>)
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	4b12      	ldr	r3, [pc, #72]	; (80058e0 <HAL_RTC_SetAlarm_IT+0x294>)
 8005898:	2180      	movs	r1, #128	; 0x80
 800589a:	0289      	lsls	r1, r1, #10
 800589c:	430a      	orrs	r2, r1
 800589e:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80058a0:	4b0f      	ldr	r3, [pc, #60]	; (80058e0 <HAL_RTC_SetAlarm_IT+0x294>)
 80058a2:	689a      	ldr	r2, [r3, #8]
 80058a4:	4b0e      	ldr	r3, [pc, #56]	; (80058e0 <HAL_RTC_SetAlarm_IT+0x294>)
 80058a6:	2180      	movs	r1, #128	; 0x80
 80058a8:	0289      	lsls	r1, r1, #10
 80058aa:	430a      	orrs	r2, r1
 80058ac:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	22ff      	movs	r2, #255	; 0xff
 80058b4:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2221      	movs	r2, #33	; 0x21
 80058ba:	2101      	movs	r1, #1
 80058bc:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2220      	movs	r2, #32
 80058c2:	2100      	movs	r1, #0
 80058c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	0018      	movs	r0, r3
 80058ca:	46bd      	mov	sp, r7
 80058cc:	b009      	add	sp, #36	; 0x24
 80058ce:	bd90      	pop	{r4, r7, pc}
 80058d0:	fffffeff 	.word	0xfffffeff
 80058d4:	fffffe7f 	.word	0xfffffe7f
 80058d8:	fffffdff 	.word	0xfffffdff
 80058dc:	fffffd7f 	.word	0xfffffd7f
 80058e0:	40010400 	.word	0x40010400

080058e4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68da      	ldr	r2, [r3, #12]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	21a0      	movs	r1, #160	; 0xa0
 80058f8:	438a      	bics	r2, r1
 80058fa:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80058fc:	f7fd fbc0 	bl	8003080 <HAL_GetTick>
 8005900:	0003      	movs	r3, r0
 8005902:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005904:	e00a      	b.n	800591c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005906:	f7fd fbbb 	bl	8003080 <HAL_GetTick>
 800590a:	0002      	movs	r2, r0
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	1ad2      	subs	r2, r2, r3
 8005910:	23fa      	movs	r3, #250	; 0xfa
 8005912:	009b      	lsls	r3, r3, #2
 8005914:	429a      	cmp	r2, r3
 8005916:	d901      	bls.n	800591c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e006      	b.n	800592a <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	4013      	ands	r3, r2
 8005926:	d0ee      	beq.n	8005906 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	0018      	movs	r0, r3
 800592c:	46bd      	mov	sp, r7
 800592e:	b004      	add	sp, #16
 8005930:	bd80      	pop	{r7, pc}

08005932 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b084      	sub	sp, #16
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	2240      	movs	r2, #64	; 0x40
 8005942:	4013      	ands	r3, r2
 8005944:	d11a      	bne.n	800597c <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2201      	movs	r2, #1
 800594c:	4252      	negs	r2, r2
 800594e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005950:	f7fd fb96 	bl	8003080 <HAL_GetTick>
 8005954:	0003      	movs	r3, r0
 8005956:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005958:	e00a      	b.n	8005970 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800595a:	f7fd fb91 	bl	8003080 <HAL_GetTick>
 800595e:	0002      	movs	r2, r0
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	1ad2      	subs	r2, r2, r3
 8005964:	23fa      	movs	r3, #250	; 0xfa
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	429a      	cmp	r2, r3
 800596a:	d901      	bls.n	8005970 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 800596c:	2303      	movs	r3, #3
 800596e:	e006      	b.n	800597e <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	2240      	movs	r2, #64	; 0x40
 8005978:	4013      	ands	r3, r2
 800597a:	d0ee      	beq.n	800595a <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	0018      	movs	r0, r3
 8005980:	46bd      	mov	sp, r7
 8005982:	b004      	add	sp, #16
 8005984:	bd80      	pop	{r7, pc}

08005986 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b084      	sub	sp, #16
 800598a:	af00      	add	r7, sp, #0
 800598c:	0002      	movs	r2, r0
 800598e:	1dfb      	adds	r3, r7, #7
 8005990:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005996:	230b      	movs	r3, #11
 8005998:	18fb      	adds	r3, r7, r3
 800599a:	1dfa      	adds	r2, r7, #7
 800599c:	7812      	ldrb	r2, [r2, #0]
 800599e:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 80059a0:	e008      	b.n	80059b4 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	3301      	adds	r3, #1
 80059a6:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80059a8:	220b      	movs	r2, #11
 80059aa:	18bb      	adds	r3, r7, r2
 80059ac:	18ba      	adds	r2, r7, r2
 80059ae:	7812      	ldrb	r2, [r2, #0]
 80059b0:	3a0a      	subs	r2, #10
 80059b2:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 80059b4:	230b      	movs	r3, #11
 80059b6:	18fb      	adds	r3, r7, r3
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	2b09      	cmp	r3, #9
 80059bc:	d8f1      	bhi.n	80059a2 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	011b      	lsls	r3, r3, #4
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	230b      	movs	r3, #11
 80059c8:	18fb      	adds	r3, r7, r3
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	b2db      	uxtb	r3, r3
}
 80059d0:	0018      	movs	r0, r3
 80059d2:	46bd      	mov	sp, r7
 80059d4:	b004      	add	sp, #16
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	0002      	movs	r2, r0
 80059e0:	1dfb      	adds	r3, r7, #7
 80059e2:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80059e4:	1dfb      	adds	r3, r7, #7
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	091b      	lsrs	r3, r3, #4
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	001a      	movs	r2, r3
 80059ee:	0013      	movs	r3, r2
 80059f0:	009b      	lsls	r3, r3, #2
 80059f2:	189b      	adds	r3, r3, r2
 80059f4:	005b      	lsls	r3, r3, #1
 80059f6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	1dfb      	adds	r3, r7, #7
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	210f      	movs	r1, #15
 8005a02:	400b      	ands	r3, r1
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	18d3      	adds	r3, r2, r3
 8005a08:	b2db      	uxtb	r3, r3
}
 8005a0a:	0018      	movs	r0, r3
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	b004      	add	sp, #16
 8005a10:	bd80      	pop	{r7, pc}
	...

08005a14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b082      	sub	sp, #8
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d101      	bne.n	8005a26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e059      	b.n	8005ada <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2251      	movs	r2, #81	; 0x51
 8005a30:	5c9b      	ldrb	r3, [r3, r2]
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d107      	bne.n	8005a48 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2250      	movs	r2, #80	; 0x50
 8005a3c:	2100      	movs	r1, #0
 8005a3e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	0018      	movs	r0, r3
 8005a44:	f7fd f884 	bl	8002b50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2251      	movs	r2, #81	; 0x51
 8005a4c:	2102      	movs	r1, #2
 8005a4e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2140      	movs	r1, #64	; 0x40
 8005a5c:	438a      	bics	r2, r1
 8005a5e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	431a      	orrs	r2, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	431a      	orrs	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6999      	ldr	r1, [r3, #24]
 8005a80:	2380      	movs	r3, #128	; 0x80
 8005a82:	009b      	lsls	r3, r3, #2
 8005a84:	400b      	ands	r3, r1
 8005a86:	431a      	orrs	r2, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	69db      	ldr	r3, [r3, #28]
 8005a8c:	431a      	orrs	r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	431a      	orrs	r2, r3
 8005a94:	0011      	movs	r1, r2
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	0c1b      	lsrs	r3, r3, #16
 8005aa8:	2204      	movs	r2, #4
 8005aaa:	4013      	ands	r3, r2
 8005aac:	0019      	movs	r1, r3
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69da      	ldr	r2, [r3, #28]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4907      	ldr	r1, [pc, #28]	; (8005ae4 <HAL_SPI_Init+0xd0>)
 8005ac6:	400a      	ands	r2, r1
 8005ac8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2251      	movs	r2, #81	; 0x51
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	0018      	movs	r0, r3
 8005adc:	46bd      	mov	sp, r7
 8005ade:	b002      	add	sp, #8
 8005ae0:	bd80      	pop	{r7, pc}
 8005ae2:	46c0      	nop			; (mov r8, r8)
 8005ae4:	fffff7ff 	.word	0xfffff7ff

08005ae8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b088      	sub	sp, #32
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	603b      	str	r3, [r7, #0]
 8005af4:	1dbb      	adds	r3, r7, #6
 8005af6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005af8:	231f      	movs	r3, #31
 8005afa:	18fb      	adds	r3, r7, r3
 8005afc:	2200      	movs	r2, #0
 8005afe:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2250      	movs	r2, #80	; 0x50
 8005b04:	5c9b      	ldrb	r3, [r3, r2]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d101      	bne.n	8005b0e <HAL_SPI_Transmit+0x26>
 8005b0a:	2302      	movs	r3, #2
 8005b0c:	e136      	b.n	8005d7c <HAL_SPI_Transmit+0x294>
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2250      	movs	r2, #80	; 0x50
 8005b12:	2101      	movs	r1, #1
 8005b14:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b16:	f7fd fab3 	bl	8003080 <HAL_GetTick>
 8005b1a:	0003      	movs	r3, r0
 8005b1c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005b1e:	2316      	movs	r3, #22
 8005b20:	18fb      	adds	r3, r7, r3
 8005b22:	1dba      	adds	r2, r7, #6
 8005b24:	8812      	ldrh	r2, [r2, #0]
 8005b26:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2251      	movs	r2, #81	; 0x51
 8005b2c:	5c9b      	ldrb	r3, [r3, r2]
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d004      	beq.n	8005b3e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005b34:	231f      	movs	r3, #31
 8005b36:	18fb      	adds	r3, r7, r3
 8005b38:	2202      	movs	r2, #2
 8005b3a:	701a      	strb	r2, [r3, #0]
    goto error;
 8005b3c:	e113      	b.n	8005d66 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d003      	beq.n	8005b4c <HAL_SPI_Transmit+0x64>
 8005b44:	1dbb      	adds	r3, r7, #6
 8005b46:	881b      	ldrh	r3, [r3, #0]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d104      	bne.n	8005b56 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005b4c:	231f      	movs	r3, #31
 8005b4e:	18fb      	adds	r3, r7, r3
 8005b50:	2201      	movs	r2, #1
 8005b52:	701a      	strb	r2, [r3, #0]
    goto error;
 8005b54:	e107      	b.n	8005d66 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2251      	movs	r2, #81	; 0x51
 8005b5a:	2103      	movs	r1, #3
 8005b5c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	1dba      	adds	r2, r7, #6
 8005b6e:	8812      	ldrh	r2, [r2, #0]
 8005b70:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	1dba      	adds	r2, r7, #6
 8005b76:	8812      	ldrh	r2, [r2, #0]
 8005b78:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	689a      	ldr	r2, [r3, #8]
 8005b9c:	2380      	movs	r3, #128	; 0x80
 8005b9e:	021b      	lsls	r3, r3, #8
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d108      	bne.n	8005bb6 <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2180      	movs	r1, #128	; 0x80
 8005bb0:	01c9      	lsls	r1, r1, #7
 8005bb2:	430a      	orrs	r2, r1
 8005bb4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2240      	movs	r2, #64	; 0x40
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	2b40      	cmp	r3, #64	; 0x40
 8005bc2:	d007      	beq.n	8005bd4 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2140      	movs	r1, #64	; 0x40
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	2380      	movs	r3, #128	; 0x80
 8005bda:	011b      	lsls	r3, r3, #4
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d14e      	bne.n	8005c7e <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d004      	beq.n	8005bf2 <HAL_SPI_Transmit+0x10a>
 8005be8:	2316      	movs	r3, #22
 8005bea:	18fb      	adds	r3, r7, r3
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d13f      	bne.n	8005c72 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf6:	881a      	ldrh	r2, [r3, #0]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c02:	1c9a      	adds	r2, r3, #2
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	b29a      	uxth	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c16:	e02c      	b.n	8005c72 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	4013      	ands	r3, r2
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d112      	bne.n	8005c4c <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c2a:	881a      	ldrh	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c36:	1c9a      	adds	r2, r3, #2
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	3b01      	subs	r3, #1
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c4a:	e012      	b.n	8005c72 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c4c:	f7fd fa18 	bl	8003080 <HAL_GetTick>
 8005c50:	0002      	movs	r2, r0
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d802      	bhi.n	8005c62 <HAL_SPI_Transmit+0x17a>
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	d102      	bne.n	8005c68 <HAL_SPI_Transmit+0x180>
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d104      	bne.n	8005c72 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 8005c68:	231f      	movs	r3, #31
 8005c6a:	18fb      	adds	r3, r7, r3
 8005c6c:	2203      	movs	r2, #3
 8005c6e:	701a      	strb	r2, [r3, #0]
          goto error;
 8005c70:	e079      	b.n	8005d66 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1cd      	bne.n	8005c18 <HAL_SPI_Transmit+0x130>
 8005c7c:	e04f      	b.n	8005d1e <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d004      	beq.n	8005c90 <HAL_SPI_Transmit+0x1a8>
 8005c86:	2316      	movs	r3, #22
 8005c88:	18fb      	adds	r3, r7, r3
 8005c8a:	881b      	ldrh	r3, [r3, #0]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d141      	bne.n	8005d14 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	330c      	adds	r3, #12
 8005c9a:	7812      	ldrb	r2, [r2, #0]
 8005c9c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca2:	1c5a      	adds	r2, r3, #1
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005cb6:	e02d      	b.n	8005d14 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d113      	bne.n	8005cee <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	330c      	adds	r3, #12
 8005cd0:	7812      	ldrb	r2, [r2, #0]
 8005cd2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cd8:	1c5a      	adds	r2, r3, #1
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	b29a      	uxth	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	86da      	strh	r2, [r3, #54]	; 0x36
 8005cec:	e012      	b.n	8005d14 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cee:	f7fd f9c7 	bl	8003080 <HAL_GetTick>
 8005cf2:	0002      	movs	r2, r0
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	1ad3      	subs	r3, r2, r3
 8005cf8:	683a      	ldr	r2, [r7, #0]
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d802      	bhi.n	8005d04 <HAL_SPI_Transmit+0x21c>
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	3301      	adds	r3, #1
 8005d02:	d102      	bne.n	8005d0a <HAL_SPI_Transmit+0x222>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d104      	bne.n	8005d14 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 8005d0a:	231f      	movs	r3, #31
 8005d0c:	18fb      	adds	r3, r7, r3
 8005d0e:	2203      	movs	r2, #3
 8005d10:	701a      	strb	r2, [r3, #0]
          goto error;
 8005d12:	e028      	b.n	8005d66 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1cc      	bne.n	8005cb8 <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d1e:	69ba      	ldr	r2, [r7, #24]
 8005d20:	6839      	ldr	r1, [r7, #0]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	0018      	movs	r0, r3
 8005d26:	f000 fa99 	bl	800625c <SPI_EndRxTxTransaction>
 8005d2a:	1e03      	subs	r3, r0, #0
 8005d2c:	d002      	beq.n	8005d34 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2220      	movs	r2, #32
 8005d32:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d10a      	bne.n	8005d52 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	613b      	str	r3, [r7, #16]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	613b      	str	r3, [r7, #16]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	613b      	str	r3, [r7, #16]
 8005d50:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d004      	beq.n	8005d64 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8005d5a:	231f      	movs	r3, #31
 8005d5c:	18fb      	adds	r3, r7, r3
 8005d5e:	2201      	movs	r2, #1
 8005d60:	701a      	strb	r2, [r3, #0]
 8005d62:	e000      	b.n	8005d66 <HAL_SPI_Transmit+0x27e>
  }

error:
 8005d64:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2251      	movs	r2, #81	; 0x51
 8005d6a:	2101      	movs	r1, #1
 8005d6c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2250      	movs	r2, #80	; 0x50
 8005d72:	2100      	movs	r1, #0
 8005d74:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005d76:	231f      	movs	r3, #31
 8005d78:	18fb      	adds	r3, r7, r3
 8005d7a:	781b      	ldrb	r3, [r3, #0]
}
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	b008      	add	sp, #32
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b086      	sub	sp, #24
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	1dbb      	adds	r3, r7, #6
 8005d90:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d92:	2317      	movs	r3, #23
 8005d94:	18fb      	adds	r3, r7, r3
 8005d96:	2200      	movs	r2, #0
 8005d98:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2250      	movs	r2, #80	; 0x50
 8005d9e:	5c9b      	ldrb	r3, [r3, r2]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d101      	bne.n	8005da8 <HAL_SPI_Transmit_IT+0x24>
 8005da4:	2302      	movs	r3, #2
 8005da6:	e072      	b.n	8005e8e <HAL_SPI_Transmit_IT+0x10a>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2250      	movs	r2, #80	; 0x50
 8005dac:	2101      	movs	r1, #1
 8005dae:	5499      	strb	r1, [r3, r2]

  if ((pData == NULL) || (Size == 0U))
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_SPI_Transmit_IT+0x3a>
 8005db6:	1dbb      	adds	r3, r7, #6
 8005db8:	881b      	ldrh	r3, [r3, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d104      	bne.n	8005dc8 <HAL_SPI_Transmit_IT+0x44>
  {
    errorcode = HAL_ERROR;
 8005dbe:	2317      	movs	r3, #23
 8005dc0:	18fb      	adds	r3, r7, r3
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	701a      	strb	r2, [r3, #0]
    goto error;
 8005dc6:	e05b      	b.n	8005e80 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2251      	movs	r2, #81	; 0x51
 8005dcc:	5c9b      	ldrb	r3, [r3, r2]
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d004      	beq.n	8005dde <HAL_SPI_Transmit_IT+0x5a>
  {
    errorcode = HAL_BUSY;
 8005dd4:	2317      	movs	r3, #23
 8005dd6:	18fb      	adds	r3, r7, r3
 8005dd8:	2202      	movs	r2, #2
 8005dda:	701a      	strb	r2, [r3, #0]
    goto error;
 8005ddc:	e050      	b.n	8005e80 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2251      	movs	r2, #81	; 0x51
 8005de2:	2103      	movs	r1, #3
 8005de4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	1dba      	adds	r2, r7, #6
 8005df6:	8812      	ldrh	r2, [r2, #0]
 8005df8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	1dba      	adds	r2, r7, #6
 8005dfe:	8812      	ldrh	r2, [r2, #0]
 8005e00:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d003      	beq.n	8005e2a <HAL_SPI_Transmit_IT+0xa6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	4a1c      	ldr	r2, [pc, #112]	; (8005e98 <HAL_SPI_Transmit_IT+0x114>)
 8005e26:	645a      	str	r2, [r3, #68]	; 0x44
 8005e28:	e002      	b.n	8005e30 <HAL_SPI_Transmit_IT+0xac>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	4a1b      	ldr	r2, [pc, #108]	; (8005e9c <HAL_SPI_Transmit_IT+0x118>)
 8005e2e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	689a      	ldr	r2, [r3, #8]
 8005e34:	2380      	movs	r3, #128	; 0x80
 8005e36:	021b      	lsls	r3, r3, #8
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d108      	bne.n	8005e4e <HAL_SPI_Transmit_IT+0xca>
  {
    SPI_1LINE_TX(hspi);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	2180      	movs	r1, #128	; 0x80
 8005e48:	01c9      	lsls	r1, r1, #7
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685a      	ldr	r2, [r3, #4]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	21a0      	movs	r1, #160	; 0xa0
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2240      	movs	r2, #64	; 0x40
 8005e66:	4013      	ands	r3, r2
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d008      	beq.n	8005e7e <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2140      	movs	r1, #64	; 0x40
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	601a      	str	r2, [r3, #0]
 8005e7c:	e000      	b.n	8005e80 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 8005e7e:	46c0      	nop			; (mov r8, r8)
  __HAL_UNLOCK(hspi);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2250      	movs	r2, #80	; 0x50
 8005e84:	2100      	movs	r1, #0
 8005e86:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005e88:	2317      	movs	r3, #23
 8005e8a:	18fb      	adds	r3, r7, r3
 8005e8c:	781b      	ldrb	r3, [r3, #0]
}
 8005e8e:	0018      	movs	r0, r3
 8005e90:	46bd      	mov	sp, r7
 8005e92:	b006      	add	sp, #24
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	46c0      	nop			; (mov r8, r8)
 8005e98:	08006137 	.word	0x08006137
 8005e9c:	080060ef 	.word	0x080060ef

08005ea0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b088      	sub	sp, #32
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	099b      	lsrs	r3, r3, #6
 8005ebc:	001a      	movs	r2, r3
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	d10f      	bne.n	8005ee4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ec4:	69bb      	ldr	r3, [r7, #24]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005eca:	d00b      	beq.n	8005ee4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	099b      	lsrs	r3, r3, #6
 8005ed0:	001a      	movs	r2, r3
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	d005      	beq.n	8005ee4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	0010      	movs	r0, r2
 8005ee0:	4798      	blx	r3
    return;
 8005ee2:	e0d6      	b.n	8006092 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	085b      	lsrs	r3, r3, #1
 8005ee8:	001a      	movs	r2, r3
 8005eea:	2301      	movs	r3, #1
 8005eec:	4013      	ands	r3, r2
 8005eee:	d00b      	beq.n	8005f08 <HAL_SPI_IRQHandler+0x68>
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	09db      	lsrs	r3, r3, #7
 8005ef4:	001a      	movs	r2, r3
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	4013      	ands	r3, r2
 8005efa:	d005      	beq.n	8005f08 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	0010      	movs	r0, r2
 8005f04:	4798      	blx	r3
    return;
 8005f06:	e0c4      	b.n	8006092 <HAL_SPI_IRQHandler+0x1f2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	095b      	lsrs	r3, r3, #5
 8005f0c:	001a      	movs	r2, r3
 8005f0e:	2301      	movs	r3, #1
 8005f10:	4013      	ands	r3, r2
 8005f12:	d10c      	bne.n	8005f2e <HAL_SPI_IRQHandler+0x8e>
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	099b      	lsrs	r3, r3, #6
 8005f18:	001a      	movs	r2, r3
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	d106      	bne.n	8005f2e <HAL_SPI_IRQHandler+0x8e>
 8005f20:	69bb      	ldr	r3, [r7, #24]
 8005f22:	0a1b      	lsrs	r3, r3, #8
 8005f24:	001a      	movs	r2, r3
 8005f26:	2301      	movs	r3, #1
 8005f28:	4013      	ands	r3, r2
 8005f2a:	d100      	bne.n	8005f2e <HAL_SPI_IRQHandler+0x8e>
 8005f2c:	e0b1      	b.n	8006092 <HAL_SPI_IRQHandler+0x1f2>
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	095b      	lsrs	r3, r3, #5
 8005f32:	001a      	movs	r2, r3
 8005f34:	2301      	movs	r3, #1
 8005f36:	4013      	ands	r3, r2
 8005f38:	d100      	bne.n	8005f3c <HAL_SPI_IRQHandler+0x9c>
 8005f3a:	e0aa      	b.n	8006092 <HAL_SPI_IRQHandler+0x1f2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	099b      	lsrs	r3, r3, #6
 8005f40:	001a      	movs	r2, r3
 8005f42:	2301      	movs	r3, #1
 8005f44:	4013      	ands	r3, r2
 8005f46:	d023      	beq.n	8005f90 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2251      	movs	r2, #81	; 0x51
 8005f4c:	5c9b      	ldrb	r3, [r3, r2]
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	2b03      	cmp	r3, #3
 8005f52:	d011      	beq.n	8005f78 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f58:	2204      	movs	r2, #4
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f60:	2300      	movs	r3, #0
 8005f62:	617b      	str	r3, [r7, #20]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	617b      	str	r3, [r7, #20]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	617b      	str	r3, [r7, #20]
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	e00b      	b.n	8005f90 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f78:	2300      	movs	r3, #0
 8005f7a:	613b      	str	r3, [r7, #16]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	613b      	str	r3, [r7, #16]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	613b      	str	r3, [r7, #16]
 8005f8c:	693b      	ldr	r3, [r7, #16]
        return;
 8005f8e:	e080      	b.n	8006092 <HAL_SPI_IRQHandler+0x1f2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	095b      	lsrs	r3, r3, #5
 8005f94:	001a      	movs	r2, r3
 8005f96:	2301      	movs	r3, #1
 8005f98:	4013      	ands	r3, r2
 8005f9a:	d014      	beq.n	8005fc6 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	431a      	orrs	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005fa8:	2300      	movs	r3, #0
 8005faa:	60fb      	str	r3, [r7, #12]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	60fb      	str	r3, [r7, #12]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2140      	movs	r1, #64	; 0x40
 8005fc0:	438a      	bics	r2, r1
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	0a1b      	lsrs	r3, r3, #8
 8005fca:	001a      	movs	r2, r3
 8005fcc:	2301      	movs	r3, #1
 8005fce:	4013      	ands	r3, r2
 8005fd0:	d00c      	beq.n	8005fec <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd6:	2208      	movs	r2, #8
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60bb      	str	r3, [r7, #8]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	60bb      	str	r3, [r7, #8]
 8005fea:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d04d      	beq.n	8006090 <HAL_SPI_IRQHandler+0x1f0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	685a      	ldr	r2, [r3, #4]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	21e0      	movs	r1, #224	; 0xe0
 8006000:	438a      	bics	r2, r1
 8006002:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2251      	movs	r2, #81	; 0x51
 8006008:	2101      	movs	r1, #1
 800600a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	2202      	movs	r2, #2
 8006010:	4013      	ands	r3, r2
 8006012:	d103      	bne.n	800601c <HAL_SPI_IRQHandler+0x17c>
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	2201      	movs	r2, #1
 8006018:	4013      	ands	r3, r2
 800601a:	d032      	beq.n	8006082 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685a      	ldr	r2, [r3, #4]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2103      	movs	r1, #3
 8006028:	438a      	bics	r2, r1
 800602a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006030:	2b00      	cmp	r3, #0
 8006032:	d010      	beq.n	8006056 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006038:	4a17      	ldr	r2, [pc, #92]	; (8006098 <HAL_SPI_IRQHandler+0x1f8>)
 800603a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006040:	0018      	movs	r0, r3
 8006042:	f7fd fbc9 	bl	80037d8 <HAL_DMA_Abort_IT>
 8006046:	1e03      	subs	r3, r0, #0
 8006048:	d005      	beq.n	8006056 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800604e:	2240      	movs	r2, #64	; 0x40
 8006050:	431a      	orrs	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800605a:	2b00      	cmp	r3, #0
 800605c:	d016      	beq.n	800608c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006062:	4a0d      	ldr	r2, [pc, #52]	; (8006098 <HAL_SPI_IRQHandler+0x1f8>)
 8006064:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800606a:	0018      	movs	r0, r3
 800606c:	f7fd fbb4 	bl	80037d8 <HAL_DMA_Abort_IT>
 8006070:	1e03      	subs	r3, r0, #0
 8006072:	d00b      	beq.n	800608c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006078:	2240      	movs	r2, #64	; 0x40
 800607a:	431a      	orrs	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006080:	e004      	b.n	800608c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	0018      	movs	r0, r3
 8006086:	f000 f809 	bl	800609c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800608a:	e000      	b.n	800608e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800608c:	46c0      	nop			; (mov r8, r8)
    return;
 800608e:	46c0      	nop			; (mov r8, r8)
 8006090:	46c0      	nop			; (mov r8, r8)
  }
}
 8006092:	46bd      	mov	sp, r7
 8006094:	b008      	add	sp, #32
 8006096:	bd80      	pop	{r7, pc}
 8006098:	080060c5 	.word	0x080060c5

0800609c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80060a4:	46c0      	nop			; (mov r8, r8)
 80060a6:	46bd      	mov	sp, r7
 80060a8:	b002      	add	sp, #8
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2251      	movs	r2, #81	; 0x51
 80060b8:	5c9b      	ldrb	r3, [r3, r2]
 80060ba:	b2db      	uxtb	r3, r3
}
 80060bc:	0018      	movs	r0, r3
 80060be:	46bd      	mov	sp, r7
 80060c0:	b002      	add	sp, #8
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	0018      	movs	r0, r3
 80060e2:	f7ff ffdb 	bl	800609c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060e6:	46c0      	nop			; (mov r8, r8)
 80060e8:	46bd      	mov	sp, r7
 80060ea:	b004      	add	sp, #16
 80060ec:	bd80      	pop	{r7, pc}

080060ee <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b082      	sub	sp, #8
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	330c      	adds	r3, #12
 8006100:	7812      	ldrb	r2, [r2, #0]
 8006102:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006108:	1c5a      	adds	r2, r3, #1
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006112:	b29b      	uxth	r3, r3
 8006114:	3b01      	subs	r3, #1
 8006116:	b29a      	uxth	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006120:	b29b      	uxth	r3, r3
 8006122:	2b00      	cmp	r3, #0
 8006124:	d103      	bne.n	800612e <SPI_TxISR_8BIT+0x40>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	0018      	movs	r0, r3
 800612a:	f000 f8d5 	bl	80062d8 <SPI_CloseTx_ISR>
  }
}
 800612e:	46c0      	nop			; (mov r8, r8)
 8006130:	46bd      	mov	sp, r7
 8006132:	b002      	add	sp, #8
 8006134:	bd80      	pop	{r7, pc}

08006136 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006136:	b580      	push	{r7, lr}
 8006138:	b082      	sub	sp, #8
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006142:	881a      	ldrh	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614e:	1c9a      	adds	r2, r3, #2
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006158:	b29b      	uxth	r3, r3
 800615a:	3b01      	subs	r3, #1
 800615c:	b29a      	uxth	r2, r3
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006166:	b29b      	uxth	r3, r3
 8006168:	2b00      	cmp	r3, #0
 800616a:	d103      	bne.n	8006174 <SPI_TxISR_16BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	0018      	movs	r0, r3
 8006170:	f000 f8b2 	bl	80062d8 <SPI_CloseTx_ISR>
  }
}
 8006174:	46c0      	nop			; (mov r8, r8)
 8006176:	46bd      	mov	sp, r7
 8006178:	b002      	add	sp, #8
 800617a:	bd80      	pop	{r7, pc}

0800617c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	603b      	str	r3, [r7, #0]
 8006188:	1dfb      	adds	r3, r7, #7
 800618a:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800618c:	e050      	b.n	8006230 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	3301      	adds	r3, #1
 8006192:	d04d      	beq.n	8006230 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006194:	f7fc ff74 	bl	8003080 <HAL_GetTick>
 8006198:	0002      	movs	r2, r0
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d902      	bls.n	80061aa <SPI_WaitFlagStateUntilTimeout+0x2e>
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d142      	bne.n	8006230 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685a      	ldr	r2, [r3, #4]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	21e0      	movs	r1, #224	; 0xe0
 80061b6:	438a      	bics	r2, r1
 80061b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	2382      	movs	r3, #130	; 0x82
 80061c0:	005b      	lsls	r3, r3, #1
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d113      	bne.n	80061ee <SPI_WaitFlagStateUntilTimeout+0x72>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	689a      	ldr	r2, [r3, #8]
 80061ca:	2380      	movs	r3, #128	; 0x80
 80061cc:	021b      	lsls	r3, r3, #8
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d005      	beq.n	80061de <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	689a      	ldr	r2, [r3, #8]
 80061d6:	2380      	movs	r3, #128	; 0x80
 80061d8:	00db      	lsls	r3, r3, #3
 80061da:	429a      	cmp	r2, r3
 80061dc:	d107      	bne.n	80061ee <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2140      	movs	r1, #64	; 0x40
 80061ea:	438a      	bics	r2, r1
 80061ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061f2:	2380      	movs	r3, #128	; 0x80
 80061f4:	019b      	lsls	r3, r3, #6
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d110      	bne.n	800621c <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4914      	ldr	r1, [pc, #80]	; (8006258 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8006206:	400a      	ands	r2, r1
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2180      	movs	r1, #128	; 0x80
 8006216:	0189      	lsls	r1, r1, #6
 8006218:	430a      	orrs	r2, r1
 800621a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2251      	movs	r2, #81	; 0x51
 8006220:	2101      	movs	r1, #1
 8006222:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2250      	movs	r2, #80	; 0x50
 8006228:	2100      	movs	r1, #0
 800622a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800622c:	2303      	movs	r3, #3
 800622e:	e00f      	b.n	8006250 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	68ba      	ldr	r2, [r7, #8]
 8006238:	4013      	ands	r3, r2
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	425a      	negs	r2, r3
 8006240:	4153      	adcs	r3, r2
 8006242:	b2db      	uxtb	r3, r3
 8006244:	001a      	movs	r2, r3
 8006246:	1dfb      	adds	r3, r7, #7
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	429a      	cmp	r2, r3
 800624c:	d19f      	bne.n	800618e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800624e:	2300      	movs	r3, #0
}
 8006250:	0018      	movs	r0, r3
 8006252:	46bd      	mov	sp, r7
 8006254:	b004      	add	sp, #16
 8006256:	bd80      	pop	{r7, pc}
 8006258:	ffffdfff 	.word	0xffffdfff

0800625c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b086      	sub	sp, #24
 8006260:	af02      	add	r7, sp, #8
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	685a      	ldr	r2, [r3, #4]
 800626c:	2382      	movs	r3, #130	; 0x82
 800626e:	005b      	lsls	r3, r3, #1
 8006270:	429a      	cmp	r2, r3
 8006272:	d112      	bne.n	800629a <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	0013      	movs	r3, r2
 800627e:	2200      	movs	r2, #0
 8006280:	2180      	movs	r1, #128	; 0x80
 8006282:	f7ff ff7b 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 8006286:	1e03      	subs	r3, r0, #0
 8006288:	d020      	beq.n	80062cc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800628e:	2220      	movs	r2, #32
 8006290:	431a      	orrs	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e019      	b.n	80062ce <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2251      	movs	r2, #81	; 0x51
 800629e:	5c9b      	ldrb	r3, [r3, r2]
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	2b05      	cmp	r3, #5
 80062a4:	d112      	bne.n	80062cc <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	0013      	movs	r3, r2
 80062b0:	2200      	movs	r2, #0
 80062b2:	2101      	movs	r1, #1
 80062b4:	f7ff ff62 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 80062b8:	1e03      	subs	r3, r0, #0
 80062ba:	d007      	beq.n	80062cc <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c0:	2220      	movs	r2, #32
 80062c2:	431a      	orrs	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80062c8:	2303      	movs	r3, #3
 80062ca:	e000      	b.n	80062ce <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	0018      	movs	r0, r3
 80062d0:	46bd      	mov	sp, r7
 80062d2:	b004      	add	sp, #16
 80062d4:	bd80      	pop	{r7, pc}
	...

080062d8 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b086      	sub	sp, #24
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80062e0:	4b2d      	ldr	r3, [pc, #180]	; (8006398 <SPI_CloseTx_ISR+0xc0>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	492d      	ldr	r1, [pc, #180]	; (800639c <SPI_CloseTx_ISR+0xc4>)
 80062e6:	0018      	movs	r0, r3
 80062e8:	f7f9 ff0e 	bl	8000108 <__udivsi3>
 80062ec:	0003      	movs	r3, r0
 80062ee:	001a      	movs	r2, r3
 80062f0:	2364      	movs	r3, #100	; 0x64
 80062f2:	4353      	muls	r3, r2
 80062f4:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80062f6:	f7fc fec3 	bl	8003080 <HAL_GetTick>
 80062fa:	0003      	movs	r3, r0
 80062fc:	617b      	str	r3, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d106      	bne.n	8006312 <SPI_CloseTx_ISR+0x3a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006308:	2220      	movs	r2, #32
 800630a:	431a      	orrs	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006310:	e008      	b.n	8006324 <SPI_CloseTx_ISR+0x4c>
    }
    count--;
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	3b01      	subs	r3, #1
 8006316:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	2202      	movs	r2, #2
 8006320:	4013      	ands	r3, r2
 8006322:	d0ec      	beq.n	80062fe <SPI_CloseTx_ISR+0x26>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	21a0      	movs	r1, #160	; 0xa0
 8006330:	438a      	bics	r2, r1
 8006332:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2164      	movs	r1, #100	; 0x64
 800633a:	0018      	movs	r0, r3
 800633c:	f7ff ff8e 	bl	800625c <SPI_EndRxTxTransaction>
 8006340:	1e03      	subs	r3, r0, #0
 8006342:	d005      	beq.n	8006350 <SPI_CloseTx_ISR+0x78>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006348:	2220      	movs	r2, #32
 800634a:	431a      	orrs	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d10a      	bne.n	800636e <SPI_CloseTx_ISR+0x96>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006358:	2300      	movs	r3, #0
 800635a:	60fb      	str	r3, [r7, #12]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	60fb      	str	r3, [r7, #12]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	60fb      	str	r3, [r7, #12]
 800636c:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2251      	movs	r2, #81	; 0x51
 8006372:	2101      	movs	r1, #1
 8006374:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800637a:	2b00      	cmp	r3, #0
 800637c:	d004      	beq.n	8006388 <SPI_CloseTx_ISR+0xb0>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	0018      	movs	r0, r3
 8006382:	f7ff fe8b 	bl	800609c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8006386:	e003      	b.n	8006390 <SPI_CloseTx_ISR+0xb8>
    HAL_SPI_TxCpltCallback(hspi);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	0018      	movs	r0, r3
 800638c:	f7fa f8a0 	bl	80004d0 <HAL_SPI_TxCpltCallback>
}
 8006390:	46c0      	nop			; (mov r8, r8)
 8006392:	46bd      	mov	sp, r7
 8006394:	b006      	add	sp, #24
 8006396:	bd80      	pop	{r7, pc}
 8006398:	20000054 	.word	0x20000054
 800639c:	00005dc0 	.word	0x00005dc0

080063a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e01e      	b.n	80063f0 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2239      	movs	r2, #57	; 0x39
 80063b6:	5c9b      	ldrb	r3, [r3, r2]
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d107      	bne.n	80063ce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2238      	movs	r2, #56	; 0x38
 80063c2:	2100      	movs	r1, #0
 80063c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	0018      	movs	r0, r3
 80063ca:	f7fc fc39 	bl	8002c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2239      	movs	r2, #57	; 0x39
 80063d2:	2102      	movs	r1, #2
 80063d4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	3304      	adds	r3, #4
 80063de:	0019      	movs	r1, r3
 80063e0:	0010      	movs	r0, r2
 80063e2:	f000 fa73 	bl	80068cc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2239      	movs	r2, #57	; 0x39
 80063ea:	2101      	movs	r1, #1
 80063ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	0018      	movs	r0, r3
 80063f2:	46bd      	mov	sp, r7
 80063f4:	b002      	add	sp, #8
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68da      	ldr	r2, [r3, #12]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2101      	movs	r1, #1
 800640c:	430a      	orrs	r2, r1
 800640e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	2207      	movs	r2, #7
 8006418:	4013      	ands	r3, r2
 800641a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b06      	cmp	r3, #6
 8006420:	d007      	beq.n	8006432 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	2101      	movs	r1, #1
 800642e:	430a      	orrs	r2, r1
 8006430:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	0018      	movs	r0, r3
 8006436:	46bd      	mov	sp, r7
 8006438:	b004      	add	sp, #16
 800643a:	bd80      	pop	{r7, pc}

0800643c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e01e      	b.n	800648c <HAL_TIM_OC_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2239      	movs	r2, #57	; 0x39
 8006452:	5c9b      	ldrb	r3, [r3, r2]
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d107      	bne.n	800646a <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2238      	movs	r2, #56	; 0x38
 800645e:	2100      	movs	r1, #0
 8006460:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	0018      	movs	r0, r3
 8006466:	f000 f815 	bl	8006494 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2239      	movs	r2, #57	; 0x39
 800646e:	2102      	movs	r1, #2
 8006470:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	3304      	adds	r3, #4
 800647a:	0019      	movs	r1, r3
 800647c:	0010      	movs	r0, r2
 800647e:	f000 fa25 	bl	80068cc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2239      	movs	r2, #57	; 0x39
 8006486:	2101      	movs	r1, #1
 8006488:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	0018      	movs	r0, r3
 800648e:	46bd      	mov	sp, r7
 8006490:	b002      	add	sp, #8
 8006492:	bd80      	pop	{r7, pc}

08006494 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b082      	sub	sp, #8
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800649c:	46c0      	nop			; (mov r8, r8)
 800649e:	46bd      	mov	sp, r7
 80064a0:	b002      	add	sp, #8
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	2202      	movs	r2, #2
 80064b4:	4013      	ands	r3, r2
 80064b6:	2b02      	cmp	r3, #2
 80064b8:	d124      	bne.n	8006504 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	2202      	movs	r2, #2
 80064c2:	4013      	ands	r3, r2
 80064c4:	2b02      	cmp	r3, #2
 80064c6:	d11d      	bne.n	8006504 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	2203      	movs	r2, #3
 80064ce:	4252      	negs	r2, r2
 80064d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2201      	movs	r2, #1
 80064d6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	2203      	movs	r2, #3
 80064e0:	4013      	ands	r3, r2
 80064e2:	d004      	beq.n	80064ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	0018      	movs	r0, r3
 80064e8:	f000 f9d8 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 80064ec:	e007      	b.n	80064fe <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	0018      	movs	r0, r3
 80064f2:	f000 f9cb 	bl	800688c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	0018      	movs	r0, r3
 80064fa:	f000 f9d7 	bl	80068ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	2204      	movs	r2, #4
 800650c:	4013      	ands	r3, r2
 800650e:	2b04      	cmp	r3, #4
 8006510:	d125      	bne.n	800655e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	2204      	movs	r2, #4
 800651a:	4013      	ands	r3, r2
 800651c:	2b04      	cmp	r3, #4
 800651e:	d11e      	bne.n	800655e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2205      	movs	r2, #5
 8006526:	4252      	negs	r2, r2
 8006528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2202      	movs	r2, #2
 800652e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	699a      	ldr	r2, [r3, #24]
 8006536:	23c0      	movs	r3, #192	; 0xc0
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	4013      	ands	r3, r2
 800653c:	d004      	beq.n	8006548 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	0018      	movs	r0, r3
 8006542:	f000 f9ab 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 8006546:	e007      	b.n	8006558 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	0018      	movs	r0, r3
 800654c:	f000 f99e 	bl	800688c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	0018      	movs	r0, r3
 8006554:	f000 f9aa 	bl	80068ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	2208      	movs	r2, #8
 8006566:	4013      	ands	r3, r2
 8006568:	2b08      	cmp	r3, #8
 800656a:	d124      	bne.n	80065b6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68db      	ldr	r3, [r3, #12]
 8006572:	2208      	movs	r2, #8
 8006574:	4013      	ands	r3, r2
 8006576:	2b08      	cmp	r3, #8
 8006578:	d11d      	bne.n	80065b6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	2209      	movs	r2, #9
 8006580:	4252      	negs	r2, r2
 8006582:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2204      	movs	r2, #4
 8006588:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	69db      	ldr	r3, [r3, #28]
 8006590:	2203      	movs	r2, #3
 8006592:	4013      	ands	r3, r2
 8006594:	d004      	beq.n	80065a0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	0018      	movs	r0, r3
 800659a:	f000 f97f 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 800659e:	e007      	b.n	80065b0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	0018      	movs	r0, r3
 80065a4:	f000 f972 	bl	800688c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	0018      	movs	r0, r3
 80065ac:	f000 f97e 	bl	80068ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	2210      	movs	r2, #16
 80065be:	4013      	ands	r3, r2
 80065c0:	2b10      	cmp	r3, #16
 80065c2:	d125      	bne.n	8006610 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	2210      	movs	r2, #16
 80065cc:	4013      	ands	r3, r2
 80065ce:	2b10      	cmp	r3, #16
 80065d0:	d11e      	bne.n	8006610 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2211      	movs	r2, #17
 80065d8:	4252      	negs	r2, r2
 80065da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2208      	movs	r2, #8
 80065e0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	69da      	ldr	r2, [r3, #28]
 80065e8:	23c0      	movs	r3, #192	; 0xc0
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4013      	ands	r3, r2
 80065ee:	d004      	beq.n	80065fa <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	0018      	movs	r0, r3
 80065f4:	f000 f952 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 80065f8:	e007      	b.n	800660a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	0018      	movs	r0, r3
 80065fe:	f000 f945 	bl	800688c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	0018      	movs	r0, r3
 8006606:	f000 f951 	bl	80068ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	2201      	movs	r2, #1
 8006618:	4013      	ands	r3, r2
 800661a:	2b01      	cmp	r3, #1
 800661c:	d10f      	bne.n	800663e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	2201      	movs	r2, #1
 8006626:	4013      	ands	r3, r2
 8006628:	2b01      	cmp	r3, #1
 800662a:	d108      	bne.n	800663e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2202      	movs	r2, #2
 8006632:	4252      	negs	r2, r2
 8006634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	0018      	movs	r0, r3
 800663a:	f7fc fc6d 	bl	8002f18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	2240      	movs	r2, #64	; 0x40
 8006646:	4013      	ands	r3, r2
 8006648:	2b40      	cmp	r3, #64	; 0x40
 800664a:	d10f      	bne.n	800666c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	2240      	movs	r2, #64	; 0x40
 8006654:	4013      	ands	r3, r2
 8006656:	2b40      	cmp	r3, #64	; 0x40
 8006658:	d108      	bne.n	800666c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2241      	movs	r2, #65	; 0x41
 8006660:	4252      	negs	r2, r2
 8006662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	0018      	movs	r0, r3
 8006668:	f000 f928 	bl	80068bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800666c:	46c0      	nop			; (mov r8, r8)
 800666e:	46bd      	mov	sp, r7
 8006670:	b002      	add	sp, #8
 8006672:	bd80      	pop	{r7, pc}

08006674 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2238      	movs	r2, #56	; 0x38
 8006684:	5c9b      	ldrb	r3, [r3, r2]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d101      	bne.n	800668e <HAL_TIM_OC_ConfigChannel+0x1a>
 800668a:	2302      	movs	r3, #2
 800668c:	e03c      	b.n	8006708 <HAL_TIM_OC_ConfigChannel+0x94>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2238      	movs	r2, #56	; 0x38
 8006692:	2101      	movs	r1, #1
 8006694:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2239      	movs	r2, #57	; 0x39
 800669a:	2102      	movs	r1, #2
 800669c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2b04      	cmp	r3, #4
 80066a2:	d010      	beq.n	80066c6 <HAL_TIM_OC_ConfigChannel+0x52>
 80066a4:	d802      	bhi.n	80066ac <HAL_TIM_OC_ConfigChannel+0x38>
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d005      	beq.n	80066b6 <HAL_TIM_OC_ConfigChannel+0x42>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

    default:
      break;
 80066aa:	e024      	b.n	80066f6 <HAL_TIM_OC_ConfigChannel+0x82>
  switch (Channel)
 80066ac:	2b08      	cmp	r3, #8
 80066ae:	d012      	beq.n	80066d6 <HAL_TIM_OC_ConfigChannel+0x62>
 80066b0:	2b0c      	cmp	r3, #12
 80066b2:	d018      	beq.n	80066e6 <HAL_TIM_OC_ConfigChannel+0x72>
      break;
 80066b4:	e01f      	b.n	80066f6 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68ba      	ldr	r2, [r7, #8]
 80066bc:	0011      	movs	r1, r2
 80066be:	0018      	movs	r0, r3
 80066c0:	f000 f962 	bl	8006988 <TIM_OC1_SetConfig>
      break;
 80066c4:	e017      	b.n	80066f6 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68ba      	ldr	r2, [r7, #8]
 80066cc:	0011      	movs	r1, r2
 80066ce:	0018      	movs	r0, r3
 80066d0:	f000 f996 	bl	8006a00 <TIM_OC2_SetConfig>
      break;
 80066d4:	e00f      	b.n	80066f6 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	0011      	movs	r1, r2
 80066de:	0018      	movs	r0, r3
 80066e0:	f000 f9d0 	bl	8006a84 <TIM_OC3_SetConfig>
      break;
 80066e4:	e007      	b.n	80066f6 <HAL_TIM_OC_ConfigChannel+0x82>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	0011      	movs	r1, r2
 80066ee:	0018      	movs	r0, r3
 80066f0:	f000 fa08 	bl	8006b04 <TIM_OC4_SetConfig>
      break;
 80066f4:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2239      	movs	r2, #57	; 0x39
 80066fa:	2101      	movs	r1, #1
 80066fc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2238      	movs	r2, #56	; 0x38
 8006702:	2100      	movs	r1, #0
 8006704:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006706:	2300      	movs	r3, #0
}
 8006708:	0018      	movs	r0, r3
 800670a:	46bd      	mov	sp, r7
 800670c:	b004      	add	sp, #16
 800670e:	bd80      	pop	{r7, pc}

08006710 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b084      	sub	sp, #16
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2238      	movs	r2, #56	; 0x38
 800671e:	5c9b      	ldrb	r3, [r3, r2]
 8006720:	2b01      	cmp	r3, #1
 8006722:	d101      	bne.n	8006728 <HAL_TIM_ConfigClockSource+0x18>
 8006724:	2302      	movs	r3, #2
 8006726:	e0ab      	b.n	8006880 <HAL_TIM_ConfigClockSource+0x170>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2238      	movs	r2, #56	; 0x38
 800672c:	2101      	movs	r1, #1
 800672e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2239      	movs	r2, #57	; 0x39
 8006734:	2102      	movs	r1, #2
 8006736:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2277      	movs	r2, #119	; 0x77
 8006744:	4393      	bics	r3, r2
 8006746:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	4a4f      	ldr	r2, [pc, #316]	; (8006888 <HAL_TIM_ConfigClockSource+0x178>)
 800674c:	4013      	ands	r3, r2
 800674e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b40      	cmp	r3, #64	; 0x40
 800675e:	d100      	bne.n	8006762 <HAL_TIM_ConfigClockSource+0x52>
 8006760:	e06b      	b.n	800683a <HAL_TIM_ConfigClockSource+0x12a>
 8006762:	d80e      	bhi.n	8006782 <HAL_TIM_ConfigClockSource+0x72>
 8006764:	2b10      	cmp	r3, #16
 8006766:	d100      	bne.n	800676a <HAL_TIM_ConfigClockSource+0x5a>
 8006768:	e077      	b.n	800685a <HAL_TIM_ConfigClockSource+0x14a>
 800676a:	d803      	bhi.n	8006774 <HAL_TIM_ConfigClockSource+0x64>
 800676c:	2b00      	cmp	r3, #0
 800676e:	d100      	bne.n	8006772 <HAL_TIM_ConfigClockSource+0x62>
 8006770:	e073      	b.n	800685a <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006772:	e07c      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8006774:	2b20      	cmp	r3, #32
 8006776:	d100      	bne.n	800677a <HAL_TIM_ConfigClockSource+0x6a>
 8006778:	e06f      	b.n	800685a <HAL_TIM_ConfigClockSource+0x14a>
 800677a:	2b30      	cmp	r3, #48	; 0x30
 800677c:	d100      	bne.n	8006780 <HAL_TIM_ConfigClockSource+0x70>
 800677e:	e06c      	b.n	800685a <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8006780:	e075      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8006782:	2b70      	cmp	r3, #112	; 0x70
 8006784:	d00e      	beq.n	80067a4 <HAL_TIM_ConfigClockSource+0x94>
 8006786:	d804      	bhi.n	8006792 <HAL_TIM_ConfigClockSource+0x82>
 8006788:	2b50      	cmp	r3, #80	; 0x50
 800678a:	d036      	beq.n	80067fa <HAL_TIM_ConfigClockSource+0xea>
 800678c:	2b60      	cmp	r3, #96	; 0x60
 800678e:	d044      	beq.n	800681a <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8006790:	e06d      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8006792:	2280      	movs	r2, #128	; 0x80
 8006794:	0152      	lsls	r2, r2, #5
 8006796:	4293      	cmp	r3, r2
 8006798:	d068      	beq.n	800686c <HAL_TIM_ConfigClockSource+0x15c>
 800679a:	2280      	movs	r2, #128	; 0x80
 800679c:	0192      	lsls	r2, r2, #6
 800679e:	4293      	cmp	r3, r2
 80067a0:	d017      	beq.n	80067d2 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80067a2:	e064      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6818      	ldr	r0, [r3, #0]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	6899      	ldr	r1, [r3, #8]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	f000 fa66 	bl	8006c84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2277      	movs	r2, #119	; 0x77
 80067c4:	4313      	orrs	r3, r2
 80067c6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	609a      	str	r2, [r3, #8]
      break;
 80067d0:	e04d      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6818      	ldr	r0, [r3, #0]
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	6899      	ldr	r1, [r3, #8]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	f000 fa4f 	bl	8006c84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	689a      	ldr	r2, [r3, #8]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2180      	movs	r1, #128	; 0x80
 80067f2:	01c9      	lsls	r1, r1, #7
 80067f4:	430a      	orrs	r2, r1
 80067f6:	609a      	str	r2, [r3, #8]
      break;
 80067f8:	e039      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6818      	ldr	r0, [r3, #0]
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	6859      	ldr	r1, [r3, #4]
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	001a      	movs	r2, r3
 8006808:	f000 f9c2 	bl	8006b90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2150      	movs	r1, #80	; 0x50
 8006812:	0018      	movs	r0, r3
 8006814:	f000 fa1c 	bl	8006c50 <TIM_ITRx_SetConfig>
      break;
 8006818:	e029      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6818      	ldr	r0, [r3, #0]
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	6859      	ldr	r1, [r3, #4]
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	001a      	movs	r2, r3
 8006828:	f000 f9e0 	bl	8006bec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2160      	movs	r1, #96	; 0x60
 8006832:	0018      	movs	r0, r3
 8006834:	f000 fa0c 	bl	8006c50 <TIM_ITRx_SetConfig>
      break;
 8006838:	e019      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6818      	ldr	r0, [r3, #0]
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	6859      	ldr	r1, [r3, #4]
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	001a      	movs	r2, r3
 8006848:	f000 f9a2 	bl	8006b90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2140      	movs	r1, #64	; 0x40
 8006852:	0018      	movs	r0, r3
 8006854:	f000 f9fc 	bl	8006c50 <TIM_ITRx_SetConfig>
      break;
 8006858:	e009      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	0019      	movs	r1, r3
 8006864:	0010      	movs	r0, r2
 8006866:	f000 f9f3 	bl	8006c50 <TIM_ITRx_SetConfig>
      break;
 800686a:	e000      	b.n	800686e <HAL_TIM_ConfigClockSource+0x15e>
      break;
 800686c:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2239      	movs	r2, #57	; 0x39
 8006872:	2101      	movs	r1, #1
 8006874:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2238      	movs	r2, #56	; 0x38
 800687a:	2100      	movs	r1, #0
 800687c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	0018      	movs	r0, r3
 8006882:	46bd      	mov	sp, r7
 8006884:	b004      	add	sp, #16
 8006886:	bd80      	pop	{r7, pc}
 8006888:	ffff00ff 	.word	0xffff00ff

0800688c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006894:	46c0      	nop			; (mov r8, r8)
 8006896:	46bd      	mov	sp, r7
 8006898:	b002      	add	sp, #8
 800689a:	bd80      	pop	{r7, pc}

0800689c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b082      	sub	sp, #8
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068a4:	46c0      	nop			; (mov r8, r8)
 80068a6:	46bd      	mov	sp, r7
 80068a8:	b002      	add	sp, #8
 80068aa:	bd80      	pop	{r7, pc}

080068ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068b4:	46c0      	nop			; (mov r8, r8)
 80068b6:	46bd      	mov	sp, r7
 80068b8:	b002      	add	sp, #8
 80068ba:	bd80      	pop	{r7, pc}

080068bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068c4:	46c0      	nop			; (mov r8, r8)
 80068c6:	46bd      	mov	sp, r7
 80068c8:	b002      	add	sp, #8
 80068ca:	bd80      	pop	{r7, pc}

080068cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	2380      	movs	r3, #128	; 0x80
 80068e0:	05db      	lsls	r3, r3, #23
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d00b      	beq.n	80068fe <TIM_Base_SetConfig+0x32>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a23      	ldr	r2, [pc, #140]	; (8006978 <TIM_Base_SetConfig+0xac>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d007      	beq.n	80068fe <TIM_Base_SetConfig+0x32>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a22      	ldr	r2, [pc, #136]	; (800697c <TIM_Base_SetConfig+0xb0>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d003      	beq.n	80068fe <TIM_Base_SetConfig+0x32>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a21      	ldr	r2, [pc, #132]	; (8006980 <TIM_Base_SetConfig+0xb4>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d108      	bne.n	8006910 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2270      	movs	r2, #112	; 0x70
 8006902:	4393      	bics	r3, r2
 8006904:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	4313      	orrs	r3, r2
 800690e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	2380      	movs	r3, #128	; 0x80
 8006914:	05db      	lsls	r3, r3, #23
 8006916:	429a      	cmp	r2, r3
 8006918:	d00b      	beq.n	8006932 <TIM_Base_SetConfig+0x66>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a16      	ldr	r2, [pc, #88]	; (8006978 <TIM_Base_SetConfig+0xac>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d007      	beq.n	8006932 <TIM_Base_SetConfig+0x66>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a15      	ldr	r2, [pc, #84]	; (800697c <TIM_Base_SetConfig+0xb0>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d003      	beq.n	8006932 <TIM_Base_SetConfig+0x66>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4a14      	ldr	r2, [pc, #80]	; (8006980 <TIM_Base_SetConfig+0xb4>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d108      	bne.n	8006944 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	4a13      	ldr	r2, [pc, #76]	; (8006984 <TIM_Base_SetConfig+0xb8>)
 8006936:	4013      	ands	r3, r2
 8006938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	68db      	ldr	r3, [r3, #12]
 800693e:	68fa      	ldr	r2, [r7, #12]
 8006940:	4313      	orrs	r3, r2
 8006942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2280      	movs	r2, #128	; 0x80
 8006948:	4393      	bics	r3, r2
 800694a:	001a      	movs	r2, r3
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	4313      	orrs	r3, r2
 8006952:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	689a      	ldr	r2, [r3, #8]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2201      	movs	r2, #1
 800696e:	615a      	str	r2, [r3, #20]
}
 8006970:	46c0      	nop			; (mov r8, r8)
 8006972:	46bd      	mov	sp, r7
 8006974:	b004      	add	sp, #16
 8006976:	bd80      	pop	{r7, pc}
 8006978:	40000400 	.word	0x40000400
 800697c:	40010800 	.word	0x40010800
 8006980:	40011400 	.word	0x40011400
 8006984:	fffffcff 	.word	0xfffffcff

08006988 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b086      	sub	sp, #24
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a1b      	ldr	r3, [r3, #32]
 8006996:	2201      	movs	r2, #1
 8006998:	4393      	bics	r3, r2
 800699a:	001a      	movs	r2, r3
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6a1b      	ldr	r3, [r3, #32]
 80069a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	699b      	ldr	r3, [r3, #24]
 80069b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2270      	movs	r2, #112	; 0x70
 80069b6:	4393      	bics	r3, r2
 80069b8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2203      	movs	r2, #3
 80069be:	4393      	bics	r3, r2
 80069c0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	2202      	movs	r2, #2
 80069d0:	4393      	bics	r3, r2
 80069d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	68fa      	ldr	r2, [r7, #12]
 80069e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	685a      	ldr	r2, [r3, #4]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	621a      	str	r2, [r3, #32]
}
 80069f8:	46c0      	nop			; (mov r8, r8)
 80069fa:	46bd      	mov	sp, r7
 80069fc:	b006      	add	sp, #24
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b086      	sub	sp, #24
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	2210      	movs	r2, #16
 8006a10:	4393      	bics	r3, r2
 8006a12:	001a      	movs	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a1b      	ldr	r3, [r3, #32]
 8006a1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	699b      	ldr	r3, [r3, #24]
 8006a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	4a13      	ldr	r2, [pc, #76]	; (8006a7c <TIM_OC2_SetConfig+0x7c>)
 8006a2e:	4013      	ands	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	4a12      	ldr	r2, [pc, #72]	; (8006a80 <TIM_OC2_SetConfig+0x80>)
 8006a36:	4013      	ands	r3, r2
 8006a38:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	021b      	lsls	r3, r3, #8
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	4393      	bics	r3, r2
 8006a4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	011b      	lsls	r3, r3, #4
 8006a54:	697a      	ldr	r2, [r7, #20]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	621a      	str	r2, [r3, #32]
}
 8006a74:	46c0      	nop			; (mov r8, r8)
 8006a76:	46bd      	mov	sp, r7
 8006a78:	b006      	add	sp, #24
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	ffff8fff 	.word	0xffff8fff
 8006a80:	fffffcff 	.word	0xfffffcff

08006a84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	4a1a      	ldr	r2, [pc, #104]	; (8006afc <TIM_OC3_SetConfig+0x78>)
 8006a94:	401a      	ands	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a1b      	ldr	r3, [r3, #32]
 8006a9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	69db      	ldr	r3, [r3, #28]
 8006aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2270      	movs	r2, #112	; 0x70
 8006ab0:	4393      	bics	r3, r2
 8006ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2203      	movs	r2, #3
 8006ab8:	4393      	bics	r3, r2
 8006aba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	4a0d      	ldr	r2, [pc, #52]	; (8006b00 <TIM_OC3_SetConfig+0x7c>)
 8006aca:	4013      	ands	r3, r2
 8006acc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	021b      	lsls	r3, r3, #8
 8006ad4:	697a      	ldr	r2, [r7, #20]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	693a      	ldr	r2, [r7, #16]
 8006ade:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	685a      	ldr	r2, [r3, #4]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	621a      	str	r2, [r3, #32]
}
 8006af4:	46c0      	nop			; (mov r8, r8)
 8006af6:	46bd      	mov	sp, r7
 8006af8:	b006      	add	sp, #24
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	fffffeff 	.word	0xfffffeff
 8006b00:	fffffdff 	.word	0xfffffdff

08006b04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b086      	sub	sp, #24
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
 8006b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a1b      	ldr	r3, [r3, #32]
 8006b12:	4a1b      	ldr	r2, [pc, #108]	; (8006b80 <TIM_OC4_SetConfig+0x7c>)
 8006b14:	401a      	ands	r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	4a15      	ldr	r2, [pc, #84]	; (8006b84 <TIM_OC4_SetConfig+0x80>)
 8006b30:	4013      	ands	r3, r2
 8006b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	4a14      	ldr	r2, [pc, #80]	; (8006b88 <TIM_OC4_SetConfig+0x84>)
 8006b38:	4013      	ands	r3, r2
 8006b3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	021b      	lsls	r3, r3, #8
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	4a10      	ldr	r2, [pc, #64]	; (8006b8c <TIM_OC4_SetConfig+0x88>)
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	031b      	lsls	r3, r3, #12
 8006b56:	697a      	ldr	r2, [r7, #20]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	693a      	ldr	r2, [r7, #16]
 8006b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	621a      	str	r2, [r3, #32]
}
 8006b76:	46c0      	nop			; (mov r8, r8)
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	b006      	add	sp, #24
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	ffffefff 	.word	0xffffefff
 8006b84:	ffff8fff 	.word	0xffff8fff
 8006b88:	fffffcff 	.word	0xfffffcff
 8006b8c:	ffffdfff 	.word	0xffffdfff

08006b90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b086      	sub	sp, #24
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6a1b      	ldr	r3, [r3, #32]
 8006ba0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	4393      	bics	r3, r2
 8006baa:	001a      	movs	r2, r3
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	22f0      	movs	r2, #240	; 0xf0
 8006bba:	4393      	bics	r3, r2
 8006bbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	011b      	lsls	r3, r3, #4
 8006bc2:	693a      	ldr	r2, [r7, #16]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	220a      	movs	r2, #10
 8006bcc:	4393      	bics	r3, r2
 8006bce:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	693a      	ldr	r2, [r7, #16]
 8006bdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	621a      	str	r2, [r3, #32]
}
 8006be4:	46c0      	nop			; (mov r8, r8)
 8006be6:	46bd      	mov	sp, r7
 8006be8:	b006      	add	sp, #24
 8006bea:	bd80      	pop	{r7, pc}

08006bec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b086      	sub	sp, #24
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6a1b      	ldr	r3, [r3, #32]
 8006bfc:	2210      	movs	r2, #16
 8006bfe:	4393      	bics	r3, r2
 8006c00:	001a      	movs	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	699b      	ldr	r3, [r3, #24]
 8006c0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a1b      	ldr	r3, [r3, #32]
 8006c10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	4a0d      	ldr	r2, [pc, #52]	; (8006c4c <TIM_TI2_ConfigInputStage+0x60>)
 8006c16:	4013      	ands	r3, r2
 8006c18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	031b      	lsls	r3, r3, #12
 8006c1e:	697a      	ldr	r2, [r7, #20]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	22a0      	movs	r2, #160	; 0xa0
 8006c28:	4393      	bics	r3, r2
 8006c2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	011b      	lsls	r3, r3, #4
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	621a      	str	r2, [r3, #32]
}
 8006c42:	46c0      	nop			; (mov r8, r8)
 8006c44:	46bd      	mov	sp, r7
 8006c46:	b006      	add	sp, #24
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	46c0      	nop			; (mov r8, r8)
 8006c4c:	ffff0fff 	.word	0xffff0fff

08006c50 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2270      	movs	r2, #112	; 0x70
 8006c64:	4393      	bics	r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c68:	683a      	ldr	r2, [r7, #0]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	2207      	movs	r2, #7
 8006c70:	4313      	orrs	r3, r2
 8006c72:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	609a      	str	r2, [r3, #8]
}
 8006c7a:	46c0      	nop			; (mov r8, r8)
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	b004      	add	sp, #16
 8006c80:	bd80      	pop	{r7, pc}
	...

08006c84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b086      	sub	sp, #24
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
 8006c90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	4a09      	ldr	r2, [pc, #36]	; (8006cc0 <TIM_ETR_SetConfig+0x3c>)
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	021a      	lsls	r2, r3, #8
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	431a      	orrs	r2, r3
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	697a      	ldr	r2, [r7, #20]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	609a      	str	r2, [r3, #8]
}
 8006cb8:	46c0      	nop			; (mov r8, r8)
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	b006      	add	sp, #24
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	ffff00ff 	.word	0xffff00ff

08006cc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2238      	movs	r2, #56	; 0x38
 8006cd2:	5c9b      	ldrb	r3, [r3, r2]
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d101      	bne.n	8006cdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e032      	b.n	8006d42 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2238      	movs	r2, #56	; 0x38
 8006ce0:	2101      	movs	r1, #1
 8006ce2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2239      	movs	r2, #57	; 0x39
 8006ce8:	2102      	movs	r1, #2
 8006cea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2270      	movs	r2, #112	; 0x70
 8006d00:	4393      	bics	r3, r2
 8006d02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2280      	movs	r2, #128	; 0x80
 8006d12:	4393      	bics	r3, r2
 8006d14:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	68ba      	ldr	r2, [r7, #8]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68ba      	ldr	r2, [r7, #8]
 8006d2e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2239      	movs	r2, #57	; 0x39
 8006d34:	2101      	movs	r1, #1
 8006d36:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2238      	movs	r2, #56	; 0x38
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d40:	2300      	movs	r3, #0
}
 8006d42:	0018      	movs	r0, r3
 8006d44:	46bd      	mov	sp, r7
 8006d46:	b004      	add	sp, #16
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 8006d4a:	b580      	push	{r7, lr}
 8006d4c:	b082      	sub	sp, #8
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
 8006d52:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2238      	movs	r2, #56	; 0x38
 8006d58:	5c9b      	ldrb	r3, [r3, r2]
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d101      	bne.n	8006d62 <HAL_TIMEx_RemapConfig+0x18>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	e00c      	b.n	8006d7c <HAL_TIMEx_RemapConfig+0x32>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2238      	movs	r2, #56	; 0x38
 8006d66:	2101      	movs	r1, #1
 8006d68:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2238      	movs	r2, #56	; 0x38
 8006d76:	2100      	movs	r1, #0
 8006d78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	0018      	movs	r0, r3
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	b002      	add	sp, #8
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <__errno>:
 8006d84:	4b01      	ldr	r3, [pc, #4]	; (8006d8c <__errno+0x8>)
 8006d86:	6818      	ldr	r0, [r3, #0]
 8006d88:	4770      	bx	lr
 8006d8a:	46c0      	nop			; (mov r8, r8)
 8006d8c:	20000058 	.word	0x20000058

08006d90 <__libc_init_array>:
 8006d90:	b570      	push	{r4, r5, r6, lr}
 8006d92:	2600      	movs	r6, #0
 8006d94:	4d0c      	ldr	r5, [pc, #48]	; (8006dc8 <__libc_init_array+0x38>)
 8006d96:	4c0d      	ldr	r4, [pc, #52]	; (8006dcc <__libc_init_array+0x3c>)
 8006d98:	1b64      	subs	r4, r4, r5
 8006d9a:	10a4      	asrs	r4, r4, #2
 8006d9c:	42a6      	cmp	r6, r4
 8006d9e:	d109      	bne.n	8006db4 <__libc_init_array+0x24>
 8006da0:	2600      	movs	r6, #0
 8006da2:	f000 fc29 	bl	80075f8 <_init>
 8006da6:	4d0a      	ldr	r5, [pc, #40]	; (8006dd0 <__libc_init_array+0x40>)
 8006da8:	4c0a      	ldr	r4, [pc, #40]	; (8006dd4 <__libc_init_array+0x44>)
 8006daa:	1b64      	subs	r4, r4, r5
 8006dac:	10a4      	asrs	r4, r4, #2
 8006dae:	42a6      	cmp	r6, r4
 8006db0:	d105      	bne.n	8006dbe <__libc_init_array+0x2e>
 8006db2:	bd70      	pop	{r4, r5, r6, pc}
 8006db4:	00b3      	lsls	r3, r6, #2
 8006db6:	58eb      	ldr	r3, [r5, r3]
 8006db8:	4798      	blx	r3
 8006dba:	3601      	adds	r6, #1
 8006dbc:	e7ee      	b.n	8006d9c <__libc_init_array+0xc>
 8006dbe:	00b3      	lsls	r3, r6, #2
 8006dc0:	58eb      	ldr	r3, [r5, r3]
 8006dc2:	4798      	blx	r3
 8006dc4:	3601      	adds	r6, #1
 8006dc6:	e7f2      	b.n	8006dae <__libc_init_array+0x1e>
 8006dc8:	08007db8 	.word	0x08007db8
 8006dcc:	08007db8 	.word	0x08007db8
 8006dd0:	08007db8 	.word	0x08007db8
 8006dd4:	08007dbc 	.word	0x08007dbc

08006dd8 <memcpy>:
 8006dd8:	2300      	movs	r3, #0
 8006dda:	b510      	push	{r4, lr}
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d100      	bne.n	8006de2 <memcpy+0xa>
 8006de0:	bd10      	pop	{r4, pc}
 8006de2:	5ccc      	ldrb	r4, [r1, r3]
 8006de4:	54c4      	strb	r4, [r0, r3]
 8006de6:	3301      	adds	r3, #1
 8006de8:	e7f8      	b.n	8006ddc <memcpy+0x4>

08006dea <memset>:
 8006dea:	0003      	movs	r3, r0
 8006dec:	1812      	adds	r2, r2, r0
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d100      	bne.n	8006df4 <memset+0xa>
 8006df2:	4770      	bx	lr
 8006df4:	7019      	strb	r1, [r3, #0]
 8006df6:	3301      	adds	r3, #1
 8006df8:	e7f9      	b.n	8006dee <memset+0x4>
	...

08006dfc <siprintf>:
 8006dfc:	b40e      	push	{r1, r2, r3}
 8006dfe:	b500      	push	{lr}
 8006e00:	490b      	ldr	r1, [pc, #44]	; (8006e30 <siprintf+0x34>)
 8006e02:	b09c      	sub	sp, #112	; 0x70
 8006e04:	ab1d      	add	r3, sp, #116	; 0x74
 8006e06:	9002      	str	r0, [sp, #8]
 8006e08:	9006      	str	r0, [sp, #24]
 8006e0a:	9107      	str	r1, [sp, #28]
 8006e0c:	9104      	str	r1, [sp, #16]
 8006e0e:	4809      	ldr	r0, [pc, #36]	; (8006e34 <siprintf+0x38>)
 8006e10:	4909      	ldr	r1, [pc, #36]	; (8006e38 <siprintf+0x3c>)
 8006e12:	cb04      	ldmia	r3!, {r2}
 8006e14:	9105      	str	r1, [sp, #20]
 8006e16:	6800      	ldr	r0, [r0, #0]
 8006e18:	a902      	add	r1, sp, #8
 8006e1a:	9301      	str	r3, [sp, #4]
 8006e1c:	f000 f870 	bl	8006f00 <_svfiprintf_r>
 8006e20:	2300      	movs	r3, #0
 8006e22:	9a02      	ldr	r2, [sp, #8]
 8006e24:	7013      	strb	r3, [r2, #0]
 8006e26:	b01c      	add	sp, #112	; 0x70
 8006e28:	bc08      	pop	{r3}
 8006e2a:	b003      	add	sp, #12
 8006e2c:	4718      	bx	r3
 8006e2e:	46c0      	nop			; (mov r8, r8)
 8006e30:	7fffffff 	.word	0x7fffffff
 8006e34:	20000058 	.word	0x20000058
 8006e38:	ffff0208 	.word	0xffff0208

08006e3c <__ssputs_r>:
 8006e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e3e:	688e      	ldr	r6, [r1, #8]
 8006e40:	b085      	sub	sp, #20
 8006e42:	0007      	movs	r7, r0
 8006e44:	000c      	movs	r4, r1
 8006e46:	9203      	str	r2, [sp, #12]
 8006e48:	9301      	str	r3, [sp, #4]
 8006e4a:	429e      	cmp	r6, r3
 8006e4c:	d83c      	bhi.n	8006ec8 <__ssputs_r+0x8c>
 8006e4e:	2390      	movs	r3, #144	; 0x90
 8006e50:	898a      	ldrh	r2, [r1, #12]
 8006e52:	00db      	lsls	r3, r3, #3
 8006e54:	421a      	tst	r2, r3
 8006e56:	d034      	beq.n	8006ec2 <__ssputs_r+0x86>
 8006e58:	2503      	movs	r5, #3
 8006e5a:	6909      	ldr	r1, [r1, #16]
 8006e5c:	6823      	ldr	r3, [r4, #0]
 8006e5e:	1a5b      	subs	r3, r3, r1
 8006e60:	9302      	str	r3, [sp, #8]
 8006e62:	6963      	ldr	r3, [r4, #20]
 8006e64:	9802      	ldr	r0, [sp, #8]
 8006e66:	435d      	muls	r5, r3
 8006e68:	0feb      	lsrs	r3, r5, #31
 8006e6a:	195d      	adds	r5, r3, r5
 8006e6c:	9b01      	ldr	r3, [sp, #4]
 8006e6e:	106d      	asrs	r5, r5, #1
 8006e70:	3301      	adds	r3, #1
 8006e72:	181b      	adds	r3, r3, r0
 8006e74:	42ab      	cmp	r3, r5
 8006e76:	d900      	bls.n	8006e7a <__ssputs_r+0x3e>
 8006e78:	001d      	movs	r5, r3
 8006e7a:	0553      	lsls	r3, r2, #21
 8006e7c:	d532      	bpl.n	8006ee4 <__ssputs_r+0xa8>
 8006e7e:	0029      	movs	r1, r5
 8006e80:	0038      	movs	r0, r7
 8006e82:	f000 fb19 	bl	80074b8 <_malloc_r>
 8006e86:	1e06      	subs	r6, r0, #0
 8006e88:	d109      	bne.n	8006e9e <__ssputs_r+0x62>
 8006e8a:	230c      	movs	r3, #12
 8006e8c:	603b      	str	r3, [r7, #0]
 8006e8e:	2340      	movs	r3, #64	; 0x40
 8006e90:	2001      	movs	r0, #1
 8006e92:	89a2      	ldrh	r2, [r4, #12]
 8006e94:	4240      	negs	r0, r0
 8006e96:	4313      	orrs	r3, r2
 8006e98:	81a3      	strh	r3, [r4, #12]
 8006e9a:	b005      	add	sp, #20
 8006e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e9e:	9a02      	ldr	r2, [sp, #8]
 8006ea0:	6921      	ldr	r1, [r4, #16]
 8006ea2:	f7ff ff99 	bl	8006dd8 <memcpy>
 8006ea6:	89a3      	ldrh	r3, [r4, #12]
 8006ea8:	4a14      	ldr	r2, [pc, #80]	; (8006efc <__ssputs_r+0xc0>)
 8006eaa:	401a      	ands	r2, r3
 8006eac:	2380      	movs	r3, #128	; 0x80
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	81a3      	strh	r3, [r4, #12]
 8006eb2:	9b02      	ldr	r3, [sp, #8]
 8006eb4:	6126      	str	r6, [r4, #16]
 8006eb6:	18f6      	adds	r6, r6, r3
 8006eb8:	6026      	str	r6, [r4, #0]
 8006eba:	6165      	str	r5, [r4, #20]
 8006ebc:	9e01      	ldr	r6, [sp, #4]
 8006ebe:	1aed      	subs	r5, r5, r3
 8006ec0:	60a5      	str	r5, [r4, #8]
 8006ec2:	9b01      	ldr	r3, [sp, #4]
 8006ec4:	429e      	cmp	r6, r3
 8006ec6:	d900      	bls.n	8006eca <__ssputs_r+0x8e>
 8006ec8:	9e01      	ldr	r6, [sp, #4]
 8006eca:	0032      	movs	r2, r6
 8006ecc:	9903      	ldr	r1, [sp, #12]
 8006ece:	6820      	ldr	r0, [r4, #0]
 8006ed0:	f000 fa95 	bl	80073fe <memmove>
 8006ed4:	68a3      	ldr	r3, [r4, #8]
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	1b9b      	subs	r3, r3, r6
 8006eda:	60a3      	str	r3, [r4, #8]
 8006edc:	6823      	ldr	r3, [r4, #0]
 8006ede:	199e      	adds	r6, r3, r6
 8006ee0:	6026      	str	r6, [r4, #0]
 8006ee2:	e7da      	b.n	8006e9a <__ssputs_r+0x5e>
 8006ee4:	002a      	movs	r2, r5
 8006ee6:	0038      	movs	r0, r7
 8006ee8:	f000 fb44 	bl	8007574 <_realloc_r>
 8006eec:	1e06      	subs	r6, r0, #0
 8006eee:	d1e0      	bne.n	8006eb2 <__ssputs_r+0x76>
 8006ef0:	6921      	ldr	r1, [r4, #16]
 8006ef2:	0038      	movs	r0, r7
 8006ef4:	f000 fa96 	bl	8007424 <_free_r>
 8006ef8:	e7c7      	b.n	8006e8a <__ssputs_r+0x4e>
 8006efa:	46c0      	nop			; (mov r8, r8)
 8006efc:	fffffb7f 	.word	0xfffffb7f

08006f00 <_svfiprintf_r>:
 8006f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f02:	b0a1      	sub	sp, #132	; 0x84
 8006f04:	9003      	str	r0, [sp, #12]
 8006f06:	001d      	movs	r5, r3
 8006f08:	898b      	ldrh	r3, [r1, #12]
 8006f0a:	000f      	movs	r7, r1
 8006f0c:	0016      	movs	r6, r2
 8006f0e:	061b      	lsls	r3, r3, #24
 8006f10:	d511      	bpl.n	8006f36 <_svfiprintf_r+0x36>
 8006f12:	690b      	ldr	r3, [r1, #16]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d10e      	bne.n	8006f36 <_svfiprintf_r+0x36>
 8006f18:	2140      	movs	r1, #64	; 0x40
 8006f1a:	f000 facd 	bl	80074b8 <_malloc_r>
 8006f1e:	6038      	str	r0, [r7, #0]
 8006f20:	6138      	str	r0, [r7, #16]
 8006f22:	2800      	cmp	r0, #0
 8006f24:	d105      	bne.n	8006f32 <_svfiprintf_r+0x32>
 8006f26:	230c      	movs	r3, #12
 8006f28:	9a03      	ldr	r2, [sp, #12]
 8006f2a:	3801      	subs	r0, #1
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	b021      	add	sp, #132	; 0x84
 8006f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f32:	2340      	movs	r3, #64	; 0x40
 8006f34:	617b      	str	r3, [r7, #20]
 8006f36:	2300      	movs	r3, #0
 8006f38:	ac08      	add	r4, sp, #32
 8006f3a:	6163      	str	r3, [r4, #20]
 8006f3c:	3320      	adds	r3, #32
 8006f3e:	7663      	strb	r3, [r4, #25]
 8006f40:	3310      	adds	r3, #16
 8006f42:	76a3      	strb	r3, [r4, #26]
 8006f44:	9507      	str	r5, [sp, #28]
 8006f46:	0035      	movs	r5, r6
 8006f48:	782b      	ldrb	r3, [r5, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d001      	beq.n	8006f52 <_svfiprintf_r+0x52>
 8006f4e:	2b25      	cmp	r3, #37	; 0x25
 8006f50:	d146      	bne.n	8006fe0 <_svfiprintf_r+0xe0>
 8006f52:	1bab      	subs	r3, r5, r6
 8006f54:	9305      	str	r3, [sp, #20]
 8006f56:	d00c      	beq.n	8006f72 <_svfiprintf_r+0x72>
 8006f58:	0032      	movs	r2, r6
 8006f5a:	0039      	movs	r1, r7
 8006f5c:	9803      	ldr	r0, [sp, #12]
 8006f5e:	f7ff ff6d 	bl	8006e3c <__ssputs_r>
 8006f62:	1c43      	adds	r3, r0, #1
 8006f64:	d100      	bne.n	8006f68 <_svfiprintf_r+0x68>
 8006f66:	e0ae      	b.n	80070c6 <_svfiprintf_r+0x1c6>
 8006f68:	6962      	ldr	r2, [r4, #20]
 8006f6a:	9b05      	ldr	r3, [sp, #20]
 8006f6c:	4694      	mov	ip, r2
 8006f6e:	4463      	add	r3, ip
 8006f70:	6163      	str	r3, [r4, #20]
 8006f72:	782b      	ldrb	r3, [r5, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d100      	bne.n	8006f7a <_svfiprintf_r+0x7a>
 8006f78:	e0a5      	b.n	80070c6 <_svfiprintf_r+0x1c6>
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	4252      	negs	r2, r2
 8006f80:	6062      	str	r2, [r4, #4]
 8006f82:	a904      	add	r1, sp, #16
 8006f84:	3254      	adds	r2, #84	; 0x54
 8006f86:	1852      	adds	r2, r2, r1
 8006f88:	1c6e      	adds	r6, r5, #1
 8006f8a:	6023      	str	r3, [r4, #0]
 8006f8c:	60e3      	str	r3, [r4, #12]
 8006f8e:	60a3      	str	r3, [r4, #8]
 8006f90:	7013      	strb	r3, [r2, #0]
 8006f92:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f94:	7831      	ldrb	r1, [r6, #0]
 8006f96:	2205      	movs	r2, #5
 8006f98:	4853      	ldr	r0, [pc, #332]	; (80070e8 <_svfiprintf_r+0x1e8>)
 8006f9a:	f000 fa25 	bl	80073e8 <memchr>
 8006f9e:	1c75      	adds	r5, r6, #1
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d11f      	bne.n	8006fe4 <_svfiprintf_r+0xe4>
 8006fa4:	6822      	ldr	r2, [r4, #0]
 8006fa6:	06d3      	lsls	r3, r2, #27
 8006fa8:	d504      	bpl.n	8006fb4 <_svfiprintf_r+0xb4>
 8006faa:	2353      	movs	r3, #83	; 0x53
 8006fac:	a904      	add	r1, sp, #16
 8006fae:	185b      	adds	r3, r3, r1
 8006fb0:	2120      	movs	r1, #32
 8006fb2:	7019      	strb	r1, [r3, #0]
 8006fb4:	0713      	lsls	r3, r2, #28
 8006fb6:	d504      	bpl.n	8006fc2 <_svfiprintf_r+0xc2>
 8006fb8:	2353      	movs	r3, #83	; 0x53
 8006fba:	a904      	add	r1, sp, #16
 8006fbc:	185b      	adds	r3, r3, r1
 8006fbe:	212b      	movs	r1, #43	; 0x2b
 8006fc0:	7019      	strb	r1, [r3, #0]
 8006fc2:	7833      	ldrb	r3, [r6, #0]
 8006fc4:	2b2a      	cmp	r3, #42	; 0x2a
 8006fc6:	d016      	beq.n	8006ff6 <_svfiprintf_r+0xf6>
 8006fc8:	0035      	movs	r5, r6
 8006fca:	2100      	movs	r1, #0
 8006fcc:	200a      	movs	r0, #10
 8006fce:	68e3      	ldr	r3, [r4, #12]
 8006fd0:	782a      	ldrb	r2, [r5, #0]
 8006fd2:	1c6e      	adds	r6, r5, #1
 8006fd4:	3a30      	subs	r2, #48	; 0x30
 8006fd6:	2a09      	cmp	r2, #9
 8006fd8:	d94e      	bls.n	8007078 <_svfiprintf_r+0x178>
 8006fda:	2900      	cmp	r1, #0
 8006fdc:	d018      	beq.n	8007010 <_svfiprintf_r+0x110>
 8006fde:	e010      	b.n	8007002 <_svfiprintf_r+0x102>
 8006fe0:	3501      	adds	r5, #1
 8006fe2:	e7b1      	b.n	8006f48 <_svfiprintf_r+0x48>
 8006fe4:	4b40      	ldr	r3, [pc, #256]	; (80070e8 <_svfiprintf_r+0x1e8>)
 8006fe6:	6822      	ldr	r2, [r4, #0]
 8006fe8:	1ac0      	subs	r0, r0, r3
 8006fea:	2301      	movs	r3, #1
 8006fec:	4083      	lsls	r3, r0
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	002e      	movs	r6, r5
 8006ff4:	e7ce      	b.n	8006f94 <_svfiprintf_r+0x94>
 8006ff6:	9b07      	ldr	r3, [sp, #28]
 8006ff8:	1d19      	adds	r1, r3, #4
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	9107      	str	r1, [sp, #28]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	db01      	blt.n	8007006 <_svfiprintf_r+0x106>
 8007002:	930b      	str	r3, [sp, #44]	; 0x2c
 8007004:	e004      	b.n	8007010 <_svfiprintf_r+0x110>
 8007006:	425b      	negs	r3, r3
 8007008:	60e3      	str	r3, [r4, #12]
 800700a:	2302      	movs	r3, #2
 800700c:	4313      	orrs	r3, r2
 800700e:	6023      	str	r3, [r4, #0]
 8007010:	782b      	ldrb	r3, [r5, #0]
 8007012:	2b2e      	cmp	r3, #46	; 0x2e
 8007014:	d10a      	bne.n	800702c <_svfiprintf_r+0x12c>
 8007016:	786b      	ldrb	r3, [r5, #1]
 8007018:	2b2a      	cmp	r3, #42	; 0x2a
 800701a:	d135      	bne.n	8007088 <_svfiprintf_r+0x188>
 800701c:	9b07      	ldr	r3, [sp, #28]
 800701e:	3502      	adds	r5, #2
 8007020:	1d1a      	adds	r2, r3, #4
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	9207      	str	r2, [sp, #28]
 8007026:	2b00      	cmp	r3, #0
 8007028:	db2b      	blt.n	8007082 <_svfiprintf_r+0x182>
 800702a:	9309      	str	r3, [sp, #36]	; 0x24
 800702c:	4e2f      	ldr	r6, [pc, #188]	; (80070ec <_svfiprintf_r+0x1ec>)
 800702e:	7829      	ldrb	r1, [r5, #0]
 8007030:	2203      	movs	r2, #3
 8007032:	0030      	movs	r0, r6
 8007034:	f000 f9d8 	bl	80073e8 <memchr>
 8007038:	2800      	cmp	r0, #0
 800703a:	d006      	beq.n	800704a <_svfiprintf_r+0x14a>
 800703c:	2340      	movs	r3, #64	; 0x40
 800703e:	1b80      	subs	r0, r0, r6
 8007040:	4083      	lsls	r3, r0
 8007042:	6822      	ldr	r2, [r4, #0]
 8007044:	3501      	adds	r5, #1
 8007046:	4313      	orrs	r3, r2
 8007048:	6023      	str	r3, [r4, #0]
 800704a:	7829      	ldrb	r1, [r5, #0]
 800704c:	2206      	movs	r2, #6
 800704e:	4828      	ldr	r0, [pc, #160]	; (80070f0 <_svfiprintf_r+0x1f0>)
 8007050:	1c6e      	adds	r6, r5, #1
 8007052:	7621      	strb	r1, [r4, #24]
 8007054:	f000 f9c8 	bl	80073e8 <memchr>
 8007058:	2800      	cmp	r0, #0
 800705a:	d03c      	beq.n	80070d6 <_svfiprintf_r+0x1d6>
 800705c:	4b25      	ldr	r3, [pc, #148]	; (80070f4 <_svfiprintf_r+0x1f4>)
 800705e:	2b00      	cmp	r3, #0
 8007060:	d125      	bne.n	80070ae <_svfiprintf_r+0x1ae>
 8007062:	2207      	movs	r2, #7
 8007064:	9b07      	ldr	r3, [sp, #28]
 8007066:	3307      	adds	r3, #7
 8007068:	4393      	bics	r3, r2
 800706a:	3308      	adds	r3, #8
 800706c:	9307      	str	r3, [sp, #28]
 800706e:	6963      	ldr	r3, [r4, #20]
 8007070:	9a04      	ldr	r2, [sp, #16]
 8007072:	189b      	adds	r3, r3, r2
 8007074:	6163      	str	r3, [r4, #20]
 8007076:	e766      	b.n	8006f46 <_svfiprintf_r+0x46>
 8007078:	4343      	muls	r3, r0
 800707a:	2101      	movs	r1, #1
 800707c:	189b      	adds	r3, r3, r2
 800707e:	0035      	movs	r5, r6
 8007080:	e7a6      	b.n	8006fd0 <_svfiprintf_r+0xd0>
 8007082:	2301      	movs	r3, #1
 8007084:	425b      	negs	r3, r3
 8007086:	e7d0      	b.n	800702a <_svfiprintf_r+0x12a>
 8007088:	2300      	movs	r3, #0
 800708a:	200a      	movs	r0, #10
 800708c:	001a      	movs	r2, r3
 800708e:	3501      	adds	r5, #1
 8007090:	6063      	str	r3, [r4, #4]
 8007092:	7829      	ldrb	r1, [r5, #0]
 8007094:	1c6e      	adds	r6, r5, #1
 8007096:	3930      	subs	r1, #48	; 0x30
 8007098:	2909      	cmp	r1, #9
 800709a:	d903      	bls.n	80070a4 <_svfiprintf_r+0x1a4>
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0c5      	beq.n	800702c <_svfiprintf_r+0x12c>
 80070a0:	9209      	str	r2, [sp, #36]	; 0x24
 80070a2:	e7c3      	b.n	800702c <_svfiprintf_r+0x12c>
 80070a4:	4342      	muls	r2, r0
 80070a6:	2301      	movs	r3, #1
 80070a8:	1852      	adds	r2, r2, r1
 80070aa:	0035      	movs	r5, r6
 80070ac:	e7f1      	b.n	8007092 <_svfiprintf_r+0x192>
 80070ae:	ab07      	add	r3, sp, #28
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	003a      	movs	r2, r7
 80070b4:	4b10      	ldr	r3, [pc, #64]	; (80070f8 <_svfiprintf_r+0x1f8>)
 80070b6:	0021      	movs	r1, r4
 80070b8:	9803      	ldr	r0, [sp, #12]
 80070ba:	e000      	b.n	80070be <_svfiprintf_r+0x1be>
 80070bc:	bf00      	nop
 80070be:	9004      	str	r0, [sp, #16]
 80070c0:	9b04      	ldr	r3, [sp, #16]
 80070c2:	3301      	adds	r3, #1
 80070c4:	d1d3      	bne.n	800706e <_svfiprintf_r+0x16e>
 80070c6:	89bb      	ldrh	r3, [r7, #12]
 80070c8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80070ca:	065b      	lsls	r3, r3, #25
 80070cc:	d400      	bmi.n	80070d0 <_svfiprintf_r+0x1d0>
 80070ce:	e72e      	b.n	8006f2e <_svfiprintf_r+0x2e>
 80070d0:	2001      	movs	r0, #1
 80070d2:	4240      	negs	r0, r0
 80070d4:	e72b      	b.n	8006f2e <_svfiprintf_r+0x2e>
 80070d6:	ab07      	add	r3, sp, #28
 80070d8:	9300      	str	r3, [sp, #0]
 80070da:	003a      	movs	r2, r7
 80070dc:	4b06      	ldr	r3, [pc, #24]	; (80070f8 <_svfiprintf_r+0x1f8>)
 80070de:	0021      	movs	r1, r4
 80070e0:	9803      	ldr	r0, [sp, #12]
 80070e2:	f000 f879 	bl	80071d8 <_printf_i>
 80070e6:	e7ea      	b.n	80070be <_svfiprintf_r+0x1be>
 80070e8:	08007d85 	.word	0x08007d85
 80070ec:	08007d8b 	.word	0x08007d8b
 80070f0:	08007d8f 	.word	0x08007d8f
 80070f4:	00000000 	.word	0x00000000
 80070f8:	08006e3d 	.word	0x08006e3d

080070fc <_printf_common>:
 80070fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070fe:	0015      	movs	r5, r2
 8007100:	9301      	str	r3, [sp, #4]
 8007102:	688a      	ldr	r2, [r1, #8]
 8007104:	690b      	ldr	r3, [r1, #16]
 8007106:	9000      	str	r0, [sp, #0]
 8007108:	000c      	movs	r4, r1
 800710a:	4293      	cmp	r3, r2
 800710c:	da00      	bge.n	8007110 <_printf_common+0x14>
 800710e:	0013      	movs	r3, r2
 8007110:	0022      	movs	r2, r4
 8007112:	602b      	str	r3, [r5, #0]
 8007114:	3243      	adds	r2, #67	; 0x43
 8007116:	7812      	ldrb	r2, [r2, #0]
 8007118:	2a00      	cmp	r2, #0
 800711a:	d001      	beq.n	8007120 <_printf_common+0x24>
 800711c:	3301      	adds	r3, #1
 800711e:	602b      	str	r3, [r5, #0]
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	069b      	lsls	r3, r3, #26
 8007124:	d502      	bpl.n	800712c <_printf_common+0x30>
 8007126:	682b      	ldr	r3, [r5, #0]
 8007128:	3302      	adds	r3, #2
 800712a:	602b      	str	r3, [r5, #0]
 800712c:	2706      	movs	r7, #6
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	401f      	ands	r7, r3
 8007132:	d027      	beq.n	8007184 <_printf_common+0x88>
 8007134:	0023      	movs	r3, r4
 8007136:	3343      	adds	r3, #67	; 0x43
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	1e5a      	subs	r2, r3, #1
 800713c:	4193      	sbcs	r3, r2
 800713e:	6822      	ldr	r2, [r4, #0]
 8007140:	0692      	lsls	r2, r2, #26
 8007142:	d430      	bmi.n	80071a6 <_printf_common+0xaa>
 8007144:	0022      	movs	r2, r4
 8007146:	9901      	ldr	r1, [sp, #4]
 8007148:	3243      	adds	r2, #67	; 0x43
 800714a:	9800      	ldr	r0, [sp, #0]
 800714c:	9e08      	ldr	r6, [sp, #32]
 800714e:	47b0      	blx	r6
 8007150:	1c43      	adds	r3, r0, #1
 8007152:	d025      	beq.n	80071a0 <_printf_common+0xa4>
 8007154:	2306      	movs	r3, #6
 8007156:	6820      	ldr	r0, [r4, #0]
 8007158:	682a      	ldr	r2, [r5, #0]
 800715a:	68e1      	ldr	r1, [r4, #12]
 800715c:	4003      	ands	r3, r0
 800715e:	2500      	movs	r5, #0
 8007160:	2b04      	cmp	r3, #4
 8007162:	d103      	bne.n	800716c <_printf_common+0x70>
 8007164:	1a8d      	subs	r5, r1, r2
 8007166:	43eb      	mvns	r3, r5
 8007168:	17db      	asrs	r3, r3, #31
 800716a:	401d      	ands	r5, r3
 800716c:	68a3      	ldr	r3, [r4, #8]
 800716e:	6922      	ldr	r2, [r4, #16]
 8007170:	4293      	cmp	r3, r2
 8007172:	dd01      	ble.n	8007178 <_printf_common+0x7c>
 8007174:	1a9b      	subs	r3, r3, r2
 8007176:	18ed      	adds	r5, r5, r3
 8007178:	2700      	movs	r7, #0
 800717a:	42bd      	cmp	r5, r7
 800717c:	d120      	bne.n	80071c0 <_printf_common+0xc4>
 800717e:	2000      	movs	r0, #0
 8007180:	e010      	b.n	80071a4 <_printf_common+0xa8>
 8007182:	3701      	adds	r7, #1
 8007184:	68e3      	ldr	r3, [r4, #12]
 8007186:	682a      	ldr	r2, [r5, #0]
 8007188:	1a9b      	subs	r3, r3, r2
 800718a:	42bb      	cmp	r3, r7
 800718c:	ddd2      	ble.n	8007134 <_printf_common+0x38>
 800718e:	0022      	movs	r2, r4
 8007190:	2301      	movs	r3, #1
 8007192:	3219      	adds	r2, #25
 8007194:	9901      	ldr	r1, [sp, #4]
 8007196:	9800      	ldr	r0, [sp, #0]
 8007198:	9e08      	ldr	r6, [sp, #32]
 800719a:	47b0      	blx	r6
 800719c:	1c43      	adds	r3, r0, #1
 800719e:	d1f0      	bne.n	8007182 <_printf_common+0x86>
 80071a0:	2001      	movs	r0, #1
 80071a2:	4240      	negs	r0, r0
 80071a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80071a6:	2030      	movs	r0, #48	; 0x30
 80071a8:	18e1      	adds	r1, r4, r3
 80071aa:	3143      	adds	r1, #67	; 0x43
 80071ac:	7008      	strb	r0, [r1, #0]
 80071ae:	0021      	movs	r1, r4
 80071b0:	1c5a      	adds	r2, r3, #1
 80071b2:	3145      	adds	r1, #69	; 0x45
 80071b4:	7809      	ldrb	r1, [r1, #0]
 80071b6:	18a2      	adds	r2, r4, r2
 80071b8:	3243      	adds	r2, #67	; 0x43
 80071ba:	3302      	adds	r3, #2
 80071bc:	7011      	strb	r1, [r2, #0]
 80071be:	e7c1      	b.n	8007144 <_printf_common+0x48>
 80071c0:	0022      	movs	r2, r4
 80071c2:	2301      	movs	r3, #1
 80071c4:	321a      	adds	r2, #26
 80071c6:	9901      	ldr	r1, [sp, #4]
 80071c8:	9800      	ldr	r0, [sp, #0]
 80071ca:	9e08      	ldr	r6, [sp, #32]
 80071cc:	47b0      	blx	r6
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	d0e6      	beq.n	80071a0 <_printf_common+0xa4>
 80071d2:	3701      	adds	r7, #1
 80071d4:	e7d1      	b.n	800717a <_printf_common+0x7e>
	...

080071d8 <_printf_i>:
 80071d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071da:	b089      	sub	sp, #36	; 0x24
 80071dc:	9204      	str	r2, [sp, #16]
 80071de:	000a      	movs	r2, r1
 80071e0:	3243      	adds	r2, #67	; 0x43
 80071e2:	9305      	str	r3, [sp, #20]
 80071e4:	9003      	str	r0, [sp, #12]
 80071e6:	9202      	str	r2, [sp, #8]
 80071e8:	7e0a      	ldrb	r2, [r1, #24]
 80071ea:	000c      	movs	r4, r1
 80071ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071ee:	2a6e      	cmp	r2, #110	; 0x6e
 80071f0:	d100      	bne.n	80071f4 <_printf_i+0x1c>
 80071f2:	e086      	b.n	8007302 <_printf_i+0x12a>
 80071f4:	d81f      	bhi.n	8007236 <_printf_i+0x5e>
 80071f6:	2a63      	cmp	r2, #99	; 0x63
 80071f8:	d033      	beq.n	8007262 <_printf_i+0x8a>
 80071fa:	d808      	bhi.n	800720e <_printf_i+0x36>
 80071fc:	2a00      	cmp	r2, #0
 80071fe:	d100      	bne.n	8007202 <_printf_i+0x2a>
 8007200:	e08c      	b.n	800731c <_printf_i+0x144>
 8007202:	2a58      	cmp	r2, #88	; 0x58
 8007204:	d04d      	beq.n	80072a2 <_printf_i+0xca>
 8007206:	0025      	movs	r5, r4
 8007208:	3542      	adds	r5, #66	; 0x42
 800720a:	702a      	strb	r2, [r5, #0]
 800720c:	e030      	b.n	8007270 <_printf_i+0x98>
 800720e:	2a64      	cmp	r2, #100	; 0x64
 8007210:	d001      	beq.n	8007216 <_printf_i+0x3e>
 8007212:	2a69      	cmp	r2, #105	; 0x69
 8007214:	d1f7      	bne.n	8007206 <_printf_i+0x2e>
 8007216:	6819      	ldr	r1, [r3, #0]
 8007218:	6825      	ldr	r5, [r4, #0]
 800721a:	1d0a      	adds	r2, r1, #4
 800721c:	0628      	lsls	r0, r5, #24
 800721e:	d529      	bpl.n	8007274 <_printf_i+0x9c>
 8007220:	6808      	ldr	r0, [r1, #0]
 8007222:	601a      	str	r2, [r3, #0]
 8007224:	2800      	cmp	r0, #0
 8007226:	da03      	bge.n	8007230 <_printf_i+0x58>
 8007228:	232d      	movs	r3, #45	; 0x2d
 800722a:	9a02      	ldr	r2, [sp, #8]
 800722c:	4240      	negs	r0, r0
 800722e:	7013      	strb	r3, [r2, #0]
 8007230:	4e6b      	ldr	r6, [pc, #428]	; (80073e0 <_printf_i+0x208>)
 8007232:	270a      	movs	r7, #10
 8007234:	e04f      	b.n	80072d6 <_printf_i+0xfe>
 8007236:	2a73      	cmp	r2, #115	; 0x73
 8007238:	d074      	beq.n	8007324 <_printf_i+0x14c>
 800723a:	d808      	bhi.n	800724e <_printf_i+0x76>
 800723c:	2a6f      	cmp	r2, #111	; 0x6f
 800723e:	d01f      	beq.n	8007280 <_printf_i+0xa8>
 8007240:	2a70      	cmp	r2, #112	; 0x70
 8007242:	d1e0      	bne.n	8007206 <_printf_i+0x2e>
 8007244:	2220      	movs	r2, #32
 8007246:	6809      	ldr	r1, [r1, #0]
 8007248:	430a      	orrs	r2, r1
 800724a:	6022      	str	r2, [r4, #0]
 800724c:	e003      	b.n	8007256 <_printf_i+0x7e>
 800724e:	2a75      	cmp	r2, #117	; 0x75
 8007250:	d016      	beq.n	8007280 <_printf_i+0xa8>
 8007252:	2a78      	cmp	r2, #120	; 0x78
 8007254:	d1d7      	bne.n	8007206 <_printf_i+0x2e>
 8007256:	0022      	movs	r2, r4
 8007258:	2178      	movs	r1, #120	; 0x78
 800725a:	3245      	adds	r2, #69	; 0x45
 800725c:	7011      	strb	r1, [r2, #0]
 800725e:	4e61      	ldr	r6, [pc, #388]	; (80073e4 <_printf_i+0x20c>)
 8007260:	e022      	b.n	80072a8 <_printf_i+0xd0>
 8007262:	0025      	movs	r5, r4
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	3542      	adds	r5, #66	; 0x42
 8007268:	1d11      	adds	r1, r2, #4
 800726a:	6019      	str	r1, [r3, #0]
 800726c:	6813      	ldr	r3, [r2, #0]
 800726e:	702b      	strb	r3, [r5, #0]
 8007270:	2301      	movs	r3, #1
 8007272:	e065      	b.n	8007340 <_printf_i+0x168>
 8007274:	6808      	ldr	r0, [r1, #0]
 8007276:	601a      	str	r2, [r3, #0]
 8007278:	0669      	lsls	r1, r5, #25
 800727a:	d5d3      	bpl.n	8007224 <_printf_i+0x4c>
 800727c:	b200      	sxth	r0, r0
 800727e:	e7d1      	b.n	8007224 <_printf_i+0x4c>
 8007280:	6819      	ldr	r1, [r3, #0]
 8007282:	6825      	ldr	r5, [r4, #0]
 8007284:	1d08      	adds	r0, r1, #4
 8007286:	6018      	str	r0, [r3, #0]
 8007288:	6808      	ldr	r0, [r1, #0]
 800728a:	062e      	lsls	r6, r5, #24
 800728c:	d505      	bpl.n	800729a <_printf_i+0xc2>
 800728e:	4e54      	ldr	r6, [pc, #336]	; (80073e0 <_printf_i+0x208>)
 8007290:	2708      	movs	r7, #8
 8007292:	2a6f      	cmp	r2, #111	; 0x6f
 8007294:	d01b      	beq.n	80072ce <_printf_i+0xf6>
 8007296:	270a      	movs	r7, #10
 8007298:	e019      	b.n	80072ce <_printf_i+0xf6>
 800729a:	066d      	lsls	r5, r5, #25
 800729c:	d5f7      	bpl.n	800728e <_printf_i+0xb6>
 800729e:	b280      	uxth	r0, r0
 80072a0:	e7f5      	b.n	800728e <_printf_i+0xb6>
 80072a2:	3145      	adds	r1, #69	; 0x45
 80072a4:	4e4e      	ldr	r6, [pc, #312]	; (80073e0 <_printf_i+0x208>)
 80072a6:	700a      	strb	r2, [r1, #0]
 80072a8:	6818      	ldr	r0, [r3, #0]
 80072aa:	6822      	ldr	r2, [r4, #0]
 80072ac:	1d01      	adds	r1, r0, #4
 80072ae:	6800      	ldr	r0, [r0, #0]
 80072b0:	6019      	str	r1, [r3, #0]
 80072b2:	0615      	lsls	r5, r2, #24
 80072b4:	d521      	bpl.n	80072fa <_printf_i+0x122>
 80072b6:	07d3      	lsls	r3, r2, #31
 80072b8:	d502      	bpl.n	80072c0 <_printf_i+0xe8>
 80072ba:	2320      	movs	r3, #32
 80072bc:	431a      	orrs	r2, r3
 80072be:	6022      	str	r2, [r4, #0]
 80072c0:	2710      	movs	r7, #16
 80072c2:	2800      	cmp	r0, #0
 80072c4:	d103      	bne.n	80072ce <_printf_i+0xf6>
 80072c6:	2320      	movs	r3, #32
 80072c8:	6822      	ldr	r2, [r4, #0]
 80072ca:	439a      	bics	r2, r3
 80072cc:	6022      	str	r2, [r4, #0]
 80072ce:	0023      	movs	r3, r4
 80072d0:	2200      	movs	r2, #0
 80072d2:	3343      	adds	r3, #67	; 0x43
 80072d4:	701a      	strb	r2, [r3, #0]
 80072d6:	6863      	ldr	r3, [r4, #4]
 80072d8:	60a3      	str	r3, [r4, #8]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	db58      	blt.n	8007390 <_printf_i+0x1b8>
 80072de:	2204      	movs	r2, #4
 80072e0:	6821      	ldr	r1, [r4, #0]
 80072e2:	4391      	bics	r1, r2
 80072e4:	6021      	str	r1, [r4, #0]
 80072e6:	2800      	cmp	r0, #0
 80072e8:	d154      	bne.n	8007394 <_printf_i+0x1bc>
 80072ea:	9d02      	ldr	r5, [sp, #8]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d05a      	beq.n	80073a6 <_printf_i+0x1ce>
 80072f0:	0025      	movs	r5, r4
 80072f2:	7833      	ldrb	r3, [r6, #0]
 80072f4:	3542      	adds	r5, #66	; 0x42
 80072f6:	702b      	strb	r3, [r5, #0]
 80072f8:	e055      	b.n	80073a6 <_printf_i+0x1ce>
 80072fa:	0655      	lsls	r5, r2, #25
 80072fc:	d5db      	bpl.n	80072b6 <_printf_i+0xde>
 80072fe:	b280      	uxth	r0, r0
 8007300:	e7d9      	b.n	80072b6 <_printf_i+0xde>
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	680d      	ldr	r5, [r1, #0]
 8007306:	1d10      	adds	r0, r2, #4
 8007308:	6949      	ldr	r1, [r1, #20]
 800730a:	6018      	str	r0, [r3, #0]
 800730c:	6813      	ldr	r3, [r2, #0]
 800730e:	062e      	lsls	r6, r5, #24
 8007310:	d501      	bpl.n	8007316 <_printf_i+0x13e>
 8007312:	6019      	str	r1, [r3, #0]
 8007314:	e002      	b.n	800731c <_printf_i+0x144>
 8007316:	066d      	lsls	r5, r5, #25
 8007318:	d5fb      	bpl.n	8007312 <_printf_i+0x13a>
 800731a:	8019      	strh	r1, [r3, #0]
 800731c:	2300      	movs	r3, #0
 800731e:	9d02      	ldr	r5, [sp, #8]
 8007320:	6123      	str	r3, [r4, #16]
 8007322:	e04f      	b.n	80073c4 <_printf_i+0x1ec>
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	1d11      	adds	r1, r2, #4
 8007328:	6019      	str	r1, [r3, #0]
 800732a:	6815      	ldr	r5, [r2, #0]
 800732c:	2100      	movs	r1, #0
 800732e:	6862      	ldr	r2, [r4, #4]
 8007330:	0028      	movs	r0, r5
 8007332:	f000 f859 	bl	80073e8 <memchr>
 8007336:	2800      	cmp	r0, #0
 8007338:	d001      	beq.n	800733e <_printf_i+0x166>
 800733a:	1b40      	subs	r0, r0, r5
 800733c:	6060      	str	r0, [r4, #4]
 800733e:	6863      	ldr	r3, [r4, #4]
 8007340:	6123      	str	r3, [r4, #16]
 8007342:	2300      	movs	r3, #0
 8007344:	9a02      	ldr	r2, [sp, #8]
 8007346:	7013      	strb	r3, [r2, #0]
 8007348:	e03c      	b.n	80073c4 <_printf_i+0x1ec>
 800734a:	6923      	ldr	r3, [r4, #16]
 800734c:	002a      	movs	r2, r5
 800734e:	9904      	ldr	r1, [sp, #16]
 8007350:	9803      	ldr	r0, [sp, #12]
 8007352:	9d05      	ldr	r5, [sp, #20]
 8007354:	47a8      	blx	r5
 8007356:	1c43      	adds	r3, r0, #1
 8007358:	d03e      	beq.n	80073d8 <_printf_i+0x200>
 800735a:	6823      	ldr	r3, [r4, #0]
 800735c:	079b      	lsls	r3, r3, #30
 800735e:	d415      	bmi.n	800738c <_printf_i+0x1b4>
 8007360:	9b07      	ldr	r3, [sp, #28]
 8007362:	68e0      	ldr	r0, [r4, #12]
 8007364:	4298      	cmp	r0, r3
 8007366:	da39      	bge.n	80073dc <_printf_i+0x204>
 8007368:	0018      	movs	r0, r3
 800736a:	e037      	b.n	80073dc <_printf_i+0x204>
 800736c:	0022      	movs	r2, r4
 800736e:	2301      	movs	r3, #1
 8007370:	3219      	adds	r2, #25
 8007372:	9904      	ldr	r1, [sp, #16]
 8007374:	9803      	ldr	r0, [sp, #12]
 8007376:	9e05      	ldr	r6, [sp, #20]
 8007378:	47b0      	blx	r6
 800737a:	1c43      	adds	r3, r0, #1
 800737c:	d02c      	beq.n	80073d8 <_printf_i+0x200>
 800737e:	3501      	adds	r5, #1
 8007380:	68e3      	ldr	r3, [r4, #12]
 8007382:	9a07      	ldr	r2, [sp, #28]
 8007384:	1a9b      	subs	r3, r3, r2
 8007386:	42ab      	cmp	r3, r5
 8007388:	dcf0      	bgt.n	800736c <_printf_i+0x194>
 800738a:	e7e9      	b.n	8007360 <_printf_i+0x188>
 800738c:	2500      	movs	r5, #0
 800738e:	e7f7      	b.n	8007380 <_printf_i+0x1a8>
 8007390:	2800      	cmp	r0, #0
 8007392:	d0ad      	beq.n	80072f0 <_printf_i+0x118>
 8007394:	9d02      	ldr	r5, [sp, #8]
 8007396:	0039      	movs	r1, r7
 8007398:	f7f8 ff3c 	bl	8000214 <__aeabi_uidivmod>
 800739c:	5c73      	ldrb	r3, [r6, r1]
 800739e:	3d01      	subs	r5, #1
 80073a0:	702b      	strb	r3, [r5, #0]
 80073a2:	2800      	cmp	r0, #0
 80073a4:	d1f7      	bne.n	8007396 <_printf_i+0x1be>
 80073a6:	2f08      	cmp	r7, #8
 80073a8:	d109      	bne.n	80073be <_printf_i+0x1e6>
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	07db      	lsls	r3, r3, #31
 80073ae:	d506      	bpl.n	80073be <_printf_i+0x1e6>
 80073b0:	6863      	ldr	r3, [r4, #4]
 80073b2:	6922      	ldr	r2, [r4, #16]
 80073b4:	4293      	cmp	r3, r2
 80073b6:	dc02      	bgt.n	80073be <_printf_i+0x1e6>
 80073b8:	2330      	movs	r3, #48	; 0x30
 80073ba:	3d01      	subs	r5, #1
 80073bc:	702b      	strb	r3, [r5, #0]
 80073be:	9b02      	ldr	r3, [sp, #8]
 80073c0:	1b5b      	subs	r3, r3, r5
 80073c2:	6123      	str	r3, [r4, #16]
 80073c4:	9b05      	ldr	r3, [sp, #20]
 80073c6:	aa07      	add	r2, sp, #28
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	0021      	movs	r1, r4
 80073cc:	9b04      	ldr	r3, [sp, #16]
 80073ce:	9803      	ldr	r0, [sp, #12]
 80073d0:	f7ff fe94 	bl	80070fc <_printf_common>
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	d1b8      	bne.n	800734a <_printf_i+0x172>
 80073d8:	2001      	movs	r0, #1
 80073da:	4240      	negs	r0, r0
 80073dc:	b009      	add	sp, #36	; 0x24
 80073de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073e0:	08007d96 	.word	0x08007d96
 80073e4:	08007da7 	.word	0x08007da7

080073e8 <memchr>:
 80073e8:	b2c9      	uxtb	r1, r1
 80073ea:	1882      	adds	r2, r0, r2
 80073ec:	4290      	cmp	r0, r2
 80073ee:	d101      	bne.n	80073f4 <memchr+0xc>
 80073f0:	2000      	movs	r0, #0
 80073f2:	4770      	bx	lr
 80073f4:	7803      	ldrb	r3, [r0, #0]
 80073f6:	428b      	cmp	r3, r1
 80073f8:	d0fb      	beq.n	80073f2 <memchr+0xa>
 80073fa:	3001      	adds	r0, #1
 80073fc:	e7f6      	b.n	80073ec <memchr+0x4>

080073fe <memmove>:
 80073fe:	b510      	push	{r4, lr}
 8007400:	4288      	cmp	r0, r1
 8007402:	d902      	bls.n	800740a <memmove+0xc>
 8007404:	188b      	adds	r3, r1, r2
 8007406:	4298      	cmp	r0, r3
 8007408:	d303      	bcc.n	8007412 <memmove+0x14>
 800740a:	2300      	movs	r3, #0
 800740c:	e007      	b.n	800741e <memmove+0x20>
 800740e:	5c8b      	ldrb	r3, [r1, r2]
 8007410:	5483      	strb	r3, [r0, r2]
 8007412:	3a01      	subs	r2, #1
 8007414:	d2fb      	bcs.n	800740e <memmove+0x10>
 8007416:	bd10      	pop	{r4, pc}
 8007418:	5ccc      	ldrb	r4, [r1, r3]
 800741a:	54c4      	strb	r4, [r0, r3]
 800741c:	3301      	adds	r3, #1
 800741e:	429a      	cmp	r2, r3
 8007420:	d1fa      	bne.n	8007418 <memmove+0x1a>
 8007422:	e7f8      	b.n	8007416 <memmove+0x18>

08007424 <_free_r>:
 8007424:	b570      	push	{r4, r5, r6, lr}
 8007426:	0005      	movs	r5, r0
 8007428:	2900      	cmp	r1, #0
 800742a:	d010      	beq.n	800744e <_free_r+0x2a>
 800742c:	1f0c      	subs	r4, r1, #4
 800742e:	6823      	ldr	r3, [r4, #0]
 8007430:	2b00      	cmp	r3, #0
 8007432:	da00      	bge.n	8007436 <_free_r+0x12>
 8007434:	18e4      	adds	r4, r4, r3
 8007436:	0028      	movs	r0, r5
 8007438:	f000 f8d4 	bl	80075e4 <__malloc_lock>
 800743c:	4a1d      	ldr	r2, [pc, #116]	; (80074b4 <_free_r+0x90>)
 800743e:	6813      	ldr	r3, [r2, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d105      	bne.n	8007450 <_free_r+0x2c>
 8007444:	6063      	str	r3, [r4, #4]
 8007446:	6014      	str	r4, [r2, #0]
 8007448:	0028      	movs	r0, r5
 800744a:	f000 f8cc 	bl	80075e6 <__malloc_unlock>
 800744e:	bd70      	pop	{r4, r5, r6, pc}
 8007450:	42a3      	cmp	r3, r4
 8007452:	d909      	bls.n	8007468 <_free_r+0x44>
 8007454:	6821      	ldr	r1, [r4, #0]
 8007456:	1860      	adds	r0, r4, r1
 8007458:	4283      	cmp	r3, r0
 800745a:	d1f3      	bne.n	8007444 <_free_r+0x20>
 800745c:	6818      	ldr	r0, [r3, #0]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	1841      	adds	r1, r0, r1
 8007462:	6021      	str	r1, [r4, #0]
 8007464:	e7ee      	b.n	8007444 <_free_r+0x20>
 8007466:	0013      	movs	r3, r2
 8007468:	685a      	ldr	r2, [r3, #4]
 800746a:	2a00      	cmp	r2, #0
 800746c:	d001      	beq.n	8007472 <_free_r+0x4e>
 800746e:	42a2      	cmp	r2, r4
 8007470:	d9f9      	bls.n	8007466 <_free_r+0x42>
 8007472:	6819      	ldr	r1, [r3, #0]
 8007474:	1858      	adds	r0, r3, r1
 8007476:	42a0      	cmp	r0, r4
 8007478:	d10b      	bne.n	8007492 <_free_r+0x6e>
 800747a:	6820      	ldr	r0, [r4, #0]
 800747c:	1809      	adds	r1, r1, r0
 800747e:	1858      	adds	r0, r3, r1
 8007480:	6019      	str	r1, [r3, #0]
 8007482:	4282      	cmp	r2, r0
 8007484:	d1e0      	bne.n	8007448 <_free_r+0x24>
 8007486:	6810      	ldr	r0, [r2, #0]
 8007488:	6852      	ldr	r2, [r2, #4]
 800748a:	1841      	adds	r1, r0, r1
 800748c:	6019      	str	r1, [r3, #0]
 800748e:	605a      	str	r2, [r3, #4]
 8007490:	e7da      	b.n	8007448 <_free_r+0x24>
 8007492:	42a0      	cmp	r0, r4
 8007494:	d902      	bls.n	800749c <_free_r+0x78>
 8007496:	230c      	movs	r3, #12
 8007498:	602b      	str	r3, [r5, #0]
 800749a:	e7d5      	b.n	8007448 <_free_r+0x24>
 800749c:	6821      	ldr	r1, [r4, #0]
 800749e:	1860      	adds	r0, r4, r1
 80074a0:	4282      	cmp	r2, r0
 80074a2:	d103      	bne.n	80074ac <_free_r+0x88>
 80074a4:	6810      	ldr	r0, [r2, #0]
 80074a6:	6852      	ldr	r2, [r2, #4]
 80074a8:	1841      	adds	r1, r0, r1
 80074aa:	6021      	str	r1, [r4, #0]
 80074ac:	6062      	str	r2, [r4, #4]
 80074ae:	605c      	str	r4, [r3, #4]
 80074b0:	e7ca      	b.n	8007448 <_free_r+0x24>
 80074b2:	46c0      	nop			; (mov r8, r8)
 80074b4:	20000110 	.word	0x20000110

080074b8 <_malloc_r>:
 80074b8:	2303      	movs	r3, #3
 80074ba:	b570      	push	{r4, r5, r6, lr}
 80074bc:	1ccd      	adds	r5, r1, #3
 80074be:	439d      	bics	r5, r3
 80074c0:	3508      	adds	r5, #8
 80074c2:	0006      	movs	r6, r0
 80074c4:	2d0c      	cmp	r5, #12
 80074c6:	d21e      	bcs.n	8007506 <_malloc_r+0x4e>
 80074c8:	250c      	movs	r5, #12
 80074ca:	42a9      	cmp	r1, r5
 80074cc:	d81d      	bhi.n	800750a <_malloc_r+0x52>
 80074ce:	0030      	movs	r0, r6
 80074d0:	f000 f888 	bl	80075e4 <__malloc_lock>
 80074d4:	4a25      	ldr	r2, [pc, #148]	; (800756c <_malloc_r+0xb4>)
 80074d6:	6814      	ldr	r4, [r2, #0]
 80074d8:	0021      	movs	r1, r4
 80074da:	2900      	cmp	r1, #0
 80074dc:	d119      	bne.n	8007512 <_malloc_r+0x5a>
 80074de:	4c24      	ldr	r4, [pc, #144]	; (8007570 <_malloc_r+0xb8>)
 80074e0:	6823      	ldr	r3, [r4, #0]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d103      	bne.n	80074ee <_malloc_r+0x36>
 80074e6:	0030      	movs	r0, r6
 80074e8:	f000 f86a 	bl	80075c0 <_sbrk_r>
 80074ec:	6020      	str	r0, [r4, #0]
 80074ee:	0029      	movs	r1, r5
 80074f0:	0030      	movs	r0, r6
 80074f2:	f000 f865 	bl	80075c0 <_sbrk_r>
 80074f6:	1c43      	adds	r3, r0, #1
 80074f8:	d12b      	bne.n	8007552 <_malloc_r+0x9a>
 80074fa:	230c      	movs	r3, #12
 80074fc:	0030      	movs	r0, r6
 80074fe:	6033      	str	r3, [r6, #0]
 8007500:	f000 f871 	bl	80075e6 <__malloc_unlock>
 8007504:	e003      	b.n	800750e <_malloc_r+0x56>
 8007506:	2d00      	cmp	r5, #0
 8007508:	dadf      	bge.n	80074ca <_malloc_r+0x12>
 800750a:	230c      	movs	r3, #12
 800750c:	6033      	str	r3, [r6, #0]
 800750e:	2000      	movs	r0, #0
 8007510:	bd70      	pop	{r4, r5, r6, pc}
 8007512:	680b      	ldr	r3, [r1, #0]
 8007514:	1b5b      	subs	r3, r3, r5
 8007516:	d419      	bmi.n	800754c <_malloc_r+0x94>
 8007518:	2b0b      	cmp	r3, #11
 800751a:	d903      	bls.n	8007524 <_malloc_r+0x6c>
 800751c:	600b      	str	r3, [r1, #0]
 800751e:	18cc      	adds	r4, r1, r3
 8007520:	6025      	str	r5, [r4, #0]
 8007522:	e003      	b.n	800752c <_malloc_r+0x74>
 8007524:	684b      	ldr	r3, [r1, #4]
 8007526:	428c      	cmp	r4, r1
 8007528:	d10d      	bne.n	8007546 <_malloc_r+0x8e>
 800752a:	6013      	str	r3, [r2, #0]
 800752c:	0030      	movs	r0, r6
 800752e:	f000 f85a 	bl	80075e6 <__malloc_unlock>
 8007532:	0020      	movs	r0, r4
 8007534:	2207      	movs	r2, #7
 8007536:	300b      	adds	r0, #11
 8007538:	1d23      	adds	r3, r4, #4
 800753a:	4390      	bics	r0, r2
 800753c:	1ac3      	subs	r3, r0, r3
 800753e:	d0e7      	beq.n	8007510 <_malloc_r+0x58>
 8007540:	425a      	negs	r2, r3
 8007542:	50e2      	str	r2, [r4, r3]
 8007544:	e7e4      	b.n	8007510 <_malloc_r+0x58>
 8007546:	6063      	str	r3, [r4, #4]
 8007548:	000c      	movs	r4, r1
 800754a:	e7ef      	b.n	800752c <_malloc_r+0x74>
 800754c:	000c      	movs	r4, r1
 800754e:	6849      	ldr	r1, [r1, #4]
 8007550:	e7c3      	b.n	80074da <_malloc_r+0x22>
 8007552:	2303      	movs	r3, #3
 8007554:	1cc4      	adds	r4, r0, #3
 8007556:	439c      	bics	r4, r3
 8007558:	42a0      	cmp	r0, r4
 800755a:	d0e1      	beq.n	8007520 <_malloc_r+0x68>
 800755c:	1a21      	subs	r1, r4, r0
 800755e:	0030      	movs	r0, r6
 8007560:	f000 f82e 	bl	80075c0 <_sbrk_r>
 8007564:	1c43      	adds	r3, r0, #1
 8007566:	d1db      	bne.n	8007520 <_malloc_r+0x68>
 8007568:	e7c7      	b.n	80074fa <_malloc_r+0x42>
 800756a:	46c0      	nop			; (mov r8, r8)
 800756c:	20000110 	.word	0x20000110
 8007570:	20000114 	.word	0x20000114

08007574 <_realloc_r>:
 8007574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007576:	0007      	movs	r7, r0
 8007578:	000d      	movs	r5, r1
 800757a:	0016      	movs	r6, r2
 800757c:	2900      	cmp	r1, #0
 800757e:	d105      	bne.n	800758c <_realloc_r+0x18>
 8007580:	0011      	movs	r1, r2
 8007582:	f7ff ff99 	bl	80074b8 <_malloc_r>
 8007586:	0004      	movs	r4, r0
 8007588:	0020      	movs	r0, r4
 800758a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800758c:	2a00      	cmp	r2, #0
 800758e:	d103      	bne.n	8007598 <_realloc_r+0x24>
 8007590:	f7ff ff48 	bl	8007424 <_free_r>
 8007594:	0034      	movs	r4, r6
 8007596:	e7f7      	b.n	8007588 <_realloc_r+0x14>
 8007598:	f000 f826 	bl	80075e8 <_malloc_usable_size_r>
 800759c:	002c      	movs	r4, r5
 800759e:	42b0      	cmp	r0, r6
 80075a0:	d2f2      	bcs.n	8007588 <_realloc_r+0x14>
 80075a2:	0031      	movs	r1, r6
 80075a4:	0038      	movs	r0, r7
 80075a6:	f7ff ff87 	bl	80074b8 <_malloc_r>
 80075aa:	1e04      	subs	r4, r0, #0
 80075ac:	d0ec      	beq.n	8007588 <_realloc_r+0x14>
 80075ae:	0029      	movs	r1, r5
 80075b0:	0032      	movs	r2, r6
 80075b2:	f7ff fc11 	bl	8006dd8 <memcpy>
 80075b6:	0029      	movs	r1, r5
 80075b8:	0038      	movs	r0, r7
 80075ba:	f7ff ff33 	bl	8007424 <_free_r>
 80075be:	e7e3      	b.n	8007588 <_realloc_r+0x14>

080075c0 <_sbrk_r>:
 80075c0:	2300      	movs	r3, #0
 80075c2:	b570      	push	{r4, r5, r6, lr}
 80075c4:	4c06      	ldr	r4, [pc, #24]	; (80075e0 <_sbrk_r+0x20>)
 80075c6:	0005      	movs	r5, r0
 80075c8:	0008      	movs	r0, r1
 80075ca:	6023      	str	r3, [r4, #0]
 80075cc:	f7fb fbe0 	bl	8002d90 <_sbrk>
 80075d0:	1c43      	adds	r3, r0, #1
 80075d2:	d103      	bne.n	80075dc <_sbrk_r+0x1c>
 80075d4:	6823      	ldr	r3, [r4, #0]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d000      	beq.n	80075dc <_sbrk_r+0x1c>
 80075da:	602b      	str	r3, [r5, #0]
 80075dc:	bd70      	pop	{r4, r5, r6, pc}
 80075de:	46c0      	nop			; (mov r8, r8)
 80075e0:	20000334 	.word	0x20000334

080075e4 <__malloc_lock>:
 80075e4:	4770      	bx	lr

080075e6 <__malloc_unlock>:
 80075e6:	4770      	bx	lr

080075e8 <_malloc_usable_size_r>:
 80075e8:	1f0b      	subs	r3, r1, #4
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	1f18      	subs	r0, r3, #4
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	da01      	bge.n	80075f6 <_malloc_usable_size_r+0xe>
 80075f2:	580b      	ldr	r3, [r1, r0]
 80075f4:	18c0      	adds	r0, r0, r3
 80075f6:	4770      	bx	lr

080075f8 <_init>:
 80075f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fa:	46c0      	nop			; (mov r8, r8)
 80075fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075fe:	bc08      	pop	{r3}
 8007600:	469e      	mov	lr, r3
 8007602:	4770      	bx	lr

08007604 <_fini>:
 8007604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007606:	46c0      	nop			; (mov r8, r8)
 8007608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800760a:	bc08      	pop	{r3}
 800760c:	469e      	mov	lr, r3
 800760e:	4770      	bx	lr
