

================================================================
== Vivado HLS Report for 'Conv2d_5'
================================================================
* Date:           Mon Oct 31 21:59:06 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1            |    ?|    ?|         ?|          -|          -|   576|    no    |
        | + Conv2d_label0_L  |    ?|    ?|        10|          4|          1|     ?|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|   1469|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        0|      -|    1036|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     11|    1391|   2086|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U15  |forw_back_fadd_32bkb  |        0|      2|  227|  214|    0|
    |forw_back_fmul_32cud_U16  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln33_fu_538_p2        |     *    |      4|  0|  20|          32|          32|
    |mul_ln35_fu_598_p2        |     *    |      2|  0|  20|           5|          32|
    |add_ln3132_fu_389_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln31_12_fu_299_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln31_13_fu_305_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln31_14_fu_311_p2     |     +    |      0|  0|  39|          32|           2|
    |add_ln31_15_fu_369_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln31_fu_287_p2        |     +    |      0|  0|  17|          10|           1|
    |add_ln32_10_fu_666_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln32_11_fu_671_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln32_12_fu_676_p2     |     +    |      0|  0|  39|          32|           2|
    |add_ln32_fu_491_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_505_p2        |     +    |      0|  0|  18|          11|          11|
    |add_ln34_fu_566_p2        |     +    |      0|  0|  71|           1|          64|
    |add_ln35_fu_520_p2        |     +    |      0|  0|  15|           5|           2|
    |add_ln36_2_fu_645_p2      |     +    |      0|  0|  23|          32|          32|
    |add_ln36_fu_634_p2        |     +    |      0|  0|  39|          32|          32|
    |col_5_fu_572_p2           |     +    |      0|  0|  39|           1|          32|
    |i_fu_293_p2               |     +    |      0|  0|  15|           5|           1|
    |j_fu_661_p2               |     +    |      0|  0|  15|           5|           1|
    |row_3_fu_656_p2           |     +    |      0|  0|  39|           1|          32|
    |sub_ln33_2_fu_439_p2      |     -    |      0|  0|  18|          11|          11|
    |sub_ln33_fu_275_p2        |     -    |      0|  0|  18|          11|          11|
    |sub_ln35_fu_629_p2        |     -    |      0|  0|  23|          32|          32|
    |sub_ln36_10_fu_615_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_6_fu_555_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_9_fu_604_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln36_fu_544_p2        |     -    |      0|  0|  39|          32|          32|
    |icmp_ln3134_fu_375_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln31_5_fu_355_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln31_fu_281_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln32_3_fu_477_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln32_fu_317_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln34_fu_561_p2       |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln35_fu_578_p2       |   icmp   |      0|  0|  20|          32|          32|
    |select_ln3133_fu_381_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln31_20_fu_331_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln31_21_fu_339_p3  |  select  |      0|  0|  32|           1|           2|
    |select_ln31_22_fu_347_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln31_23_fu_361_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln31_24_fu_395_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln31_25_fu_403_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln31_26_fu_445_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln31_27_fu_453_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln31_28_fu_461_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln31_29_fu_469_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln31_fu_323_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln32_fu_483_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln35_5_fu_590_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln35_6_fu_621_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln35_fu_583_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      6|  0|1469|         834|        1108|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_215_p4           |   9|          2|   32|         64|
    |ap_phi_mux_empty_phi_fu_225_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_205_p4  |   9|          2|   64|        128|
    |ap_phi_mux_row_0_phi_fu_236_p4           |   9|          2|   32|         64|
    |col_0_reg_212                            |   9|          2|   32|         64|
    |col_reg_146                              |   9|          2|    5|         10|
    |empty_reg_221                            |   9|          2|   32|         64|
    |indvar_flatten42_reg_102                 |   9|          2|   10|         20|
    |indvar_flatten_reg_201                   |   9|          2|   64|        128|
    |indvars_iv12_reg_135                     |   9|          2|   32|         64|
    |indvars_iv19_reg_179                     |   9|          2|   32|         64|
    |out_matrix_address0                      |  15|          3|   10|         30|
    |out_matrix_d0                            |  15|          3|   32|         96|
    |phi_ln31_3_reg_124                       |   9|          2|   32|         64|
    |phi_ln31_reg_113                         |   9|          2|   32|         64|
    |phi_ln32_3_reg_168                       |   9|          2|   32|         64|
    |phi_ln32_reg_157                         |   9|          2|   32|         64|
    |row_0_reg_233                            |   9|          2|   32|         64|
    |row_reg_190                              |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 233|         50|  576|       1200|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln31_reg_685           |  10|   0|   10|          0|
    |add_ln34_reg_763           |  64|   0|   64|          0|
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |col_0_reg_212              |  32|   0|   32|          0|
    |col_reg_146                |   5|   0|    5|          0|
    |empty_reg_221              |  32|   0|   32|          0|
    |icmp_ln34_reg_759          |   1|   0|    1|          0|
    |indvar_flatten42_reg_102   |  10|   0|   10|          0|
    |indvar_flatten_reg_201     |  64|   0|   64|          0|
    |indvars_iv12_reg_135       |  32|   0|   32|          0|
    |indvars_iv19_reg_179       |  32|   0|   32|          0|
    |input_matrix_load_reg_788  |  32|   0|   32|          0|
    |kernel_load_reg_793        |  32|   0|   32|          0|
    |mul_ln33_reg_754           |  64|   0|   64|          0|
    |out_matrix_addr_reg_744    |  10|   0|   10|          0|
    |phi_ln31_3_reg_124         |  32|   0|   32|          0|
    |phi_ln31_reg_113           |  32|   0|   32|          0|
    |phi_ln32_3_reg_168         |  32|   0|   32|          0|
    |phi_ln32_reg_157           |  32|   0|   32|          0|
    |row_0_reg_233              |  32|   0|   32|          0|
    |row_3_reg_798              |  32|   0|   32|          0|
    |row_cast_reg_737           |   5|   0|   32|         27|
    |row_reg_190                |   5|   0|    5|          0|
    |select_ln31_20_reg_695     |  32|   0|   32|          0|
    |select_ln31_21_reg_700     |  32|   0|   32|          0|
    |select_ln31_22_reg_705     |   5|   0|    5|          0|
    |select_ln31_25_reg_710     |   5|   0|    5|          0|
    |select_ln31_27_reg_722     |  32|   0|   32|          0|
    |select_ln31_28_reg_727     |  32|   0|   32|          0|
    |select_ln31_29_reg_732     |  32|   0|   32|          0|
    |select_ln31_reg_690        |  32|   0|   32|          0|
    |select_ln35_5_reg_773      |  32|   0|   32|          0|
    |select_ln35_reg_768        |  32|   0|   32|          0|
    |tmp_reg_803                |  32|   0|   32|          0|
    |tmp_s_reg_808              |  32|   0|   32|          0|
    |zext_ln31_reg_715          |   5|   0|   32|         27|
    |zext_ln35_reg_749          |   5|   0|   32|         27|
    |icmp_ln34_reg_759          |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1036|  32| 1054|         81|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   Conv2d.5   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   Conv2d.5   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   Conv2d.5   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   Conv2d.5   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   Conv2d.5   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   Conv2d.5   | return value |
|input_matrix_address0  | out |   10|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |   10|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:31]   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_1/forw_back_LTL.c:31]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 7.92>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i10 [ 0, %0 ], [ %add_ln31, %2 ]" [f_b_1/forw_back_LTL.c:31]   --->   Operation 16 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_ln31 = phi i32 [ 0, %0 ], [ %select_ln31_27, %2 ]" [f_b_1/forw_back_LTL.c:31]   --->   Operation 17 'phi' 'phi_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_ln31_3 = phi i32 [ 0, %0 ], [ %select_ln31_28, %2 ]" [f_b_1/forw_back_LTL.c:31]   --->   Operation 18 'phi' 'phi_ln31_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv12 = phi i32 [ 3, %0 ], [ %select_ln31_29, %2 ]" [f_b_1/forw_back_LTL.c:31]   --->   Operation 19 'phi' 'indvars_iv12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%col = phi i5 [ 0, %0 ], [ %select_ln31_25, %2 ]" [f_b_1/forw_back_LTL.c:31]   --->   Operation 20 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_ln32 = phi i32 [ 0, %0 ], [ %add_ln32_12, %2 ]" [f_b_1/forw_back_LTL.c:32]   --->   Operation 21 'phi' 'phi_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_ln32_3 = phi i32 [ 0, %0 ], [ %add_ln32_11, %2 ]" [f_b_1/forw_back_LTL.c:32]   --->   Operation 22 'phi' 'phi_ln32_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv19 = phi i32 [ 3, %0 ], [ %add_ln32_10, %2 ]" [f_b_1/forw_back_LTL.c:32]   --->   Operation 23 'phi' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%row = phi i5 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 24 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %col, i5 0)" [f_b_1/forw_back_LTL.c:33]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i10 %shl_ln to i11" [f_b_1/forw_back_LTL.c:33]   --->   Operation 26 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln33_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %col, i3 0)" [f_b_1/forw_back_LTL.c:33]   --->   Operation 27 'bitconcatenate' 'shl_ln33_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i8 %shl_ln33_2 to i11" [f_b_1/forw_back_LTL.c:33]   --->   Operation 28 'zext' 'zext_ln33_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.93ns)   --->   "%sub_ln33 = sub i11 %zext_ln33_4, %zext_ln33_5" [f_b_1/forw_back_LTL.c:33]   --->   Operation 29 'sub' 'sub_ln33' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln31 = icmp eq i10 %indvar_flatten42, -448" [f_b_1/forw_back_LTL.c:31]   --->   Operation 30 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.93ns)   --->   "%add_ln31 = add i10 %indvar_flatten42, 1" [f_b_1/forw_back_LTL.c:31]   --->   Operation 31 'add' 'add_ln31' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %3, label %.preheader.preheader" [f_b_1/forw_back_LTL.c:31]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.87ns)   --->   "%i = add i5 %col, 1" [f_b_1/forw_back_LTL.c:31]   --->   Operation 33 'add' 'i' <Predicate = (!icmp_ln31)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.20ns)   --->   "%add_ln31_12 = add i32 %indvars_iv12, 1" [f_b_1/forw_back_LTL.c:31]   --->   Operation 34 'add' 'add_ln31_12' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.20ns)   --->   "%add_ln31_13 = add i32 %phi_ln31_3, 1" [f_b_1/forw_back_LTL.c:31]   --->   Operation 35 'add' 'add_ln31_13' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.20ns)   --->   "%add_ln31_14 = add i32 %phi_ln31, -1" [f_b_1/forw_back_LTL.c:31]   --->   Operation 36 'add' 'add_ln31_14' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 37 'speclooptripcount' 'empty_119' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.87ns)   --->   "%icmp_ln32 = icmp eq i5 %row, -8" [f_b_1/forw_back_LTL.c:32]   --->   Operation 38 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.52ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i32 0, i32 %phi_ln32" [f_b_1/forw_back_LTL.c:31]   --->   Operation 39 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.52ns)   --->   "%select_ln31_20 = select i1 %icmp_ln32, i32 0, i32 %phi_ln32_3" [f_b_1/forw_back_LTL.c:31]   --->   Operation 40 'select' 'select_ln31_20' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.52ns)   --->   "%select_ln31_21 = select i1 %icmp_ln32, i32 3, i32 %indvars_iv19" [f_b_1/forw_back_LTL.c:31]   --->   Operation 41 'select' 'select_ln31_21' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.48ns)   --->   "%select_ln31_22 = select i1 %icmp_ln32, i5 0, i5 %row" [f_b_1/forw_back_LTL.c:31]   --->   Operation 42 'select' 'select_ln31_22' <Predicate = (!icmp_ln31)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln31_5 = icmp sgt i32 %add_ln31_12, %add_ln31_13" [f_b_1/forw_back_LTL.c:31]   --->   Operation 43 'icmp' 'icmp_ln31_5' <Predicate = (!icmp_ln31)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_15)   --->   "%select_ln31_23 = select i1 %icmp_ln31_5, i32 %add_ln31_12, i32 %add_ln31_13" [f_b_1/forw_back_LTL.c:31]   --->   Operation 44 'select' 'select_ln31_23' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln31_15 = add i32 %select_ln31_23, %add_ln31_14" [f_b_1/forw_back_LTL.c:31]   --->   Operation 45 'add' 'add_ln31_15' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.11ns)   --->   "%icmp_ln3134 = icmp sgt i32 %indvars_iv12, %phi_ln31_3" [f_b_1/forw_back_LTL.c:31]   --->   Operation 46 'icmp' 'icmp_ln3134' <Predicate = (!icmp_ln31)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln3132)   --->   "%select_ln3133 = select i1 %icmp_ln3134, i32 %indvars_iv12, i32 %phi_ln31_3" [f_b_1/forw_back_LTL.c:31]   --->   Operation 47 'select' 'select_ln3133' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln3132 = add i32 %select_ln3133, %phi_ln31" [f_b_1/forw_back_LTL.c:31]   --->   Operation 48 'add' 'add_ln3132' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.52ns)   --->   "%select_ln31_24 = select i1 %icmp_ln32, i32 %add_ln31_15, i32 %add_ln3132" [f_b_1/forw_back_LTL.c:31]   --->   Operation 49 'select' 'select_ln31_24' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.48ns)   --->   "%select_ln31_25 = select i1 %icmp_ln32, i5 %i, i5 %col" [f_b_1/forw_back_LTL.c:31]   --->   Operation 50 'select' 'select_ln31_25' <Predicate = (!icmp_ln31)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %select_ln31_25 to i32" [f_b_1/forw_back_LTL.c:31]   --->   Operation 51 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln33_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [f_b_1/forw_back_LTL.c:33]   --->   Operation 52 'bitconcatenate' 'shl_ln33_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln33_9 = zext i10 %shl_ln33_mid1 to i11" [f_b_1/forw_back_LTL.c:33]   --->   Operation 53 'zext' 'zext_ln33_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln33_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i, i3 0)" [f_b_1/forw_back_LTL.c:33]   --->   Operation 54 'bitconcatenate' 'shl_ln33_2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i8 %shl_ln33_2_mid1 to i11" [f_b_1/forw_back_LTL.c:33]   --->   Operation 55 'zext' 'zext_ln33_10' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.93ns)   --->   "%sub_ln33_2 = sub i11 %zext_ln33_9, %zext_ln33_10" [f_b_1/forw_back_LTL.c:33]   --->   Operation 56 'sub' 'sub_ln33_2' <Predicate = (!icmp_ln31)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln33)   --->   "%select_ln31_26 = select i1 %icmp_ln32, i11 %sub_ln33_2, i11 %sub_ln33" [f_b_1/forw_back_LTL.c:31]   --->   Operation 57 'select' 'select_ln31_26' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.52ns)   --->   "%select_ln31_27 = select i1 %icmp_ln32, i32 %add_ln31_14, i32 %phi_ln31" [f_b_1/forw_back_LTL.c:31]   --->   Operation 58 'select' 'select_ln31_27' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.52ns)   --->   "%select_ln31_28 = select i1 %icmp_ln32, i32 %add_ln31_13, i32 %phi_ln31_3" [f_b_1/forw_back_LTL.c:31]   --->   Operation 59 'select' 'select_ln31_28' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.52ns)   --->   "%select_ln31_29 = select i1 %icmp_ln32, i32 %add_ln31_12, i32 %indvars_iv12" [f_b_1/forw_back_LTL.c:31]   --->   Operation 60 'select' 'select_ln31_29' <Predicate = (!icmp_ln31)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.11ns)   --->   "%icmp_ln32_3 = icmp sgt i32 %select_ln31_21, %select_ln31_20" [f_b_1/forw_back_LTL.c:32]   --->   Operation 61 'icmp' 'icmp_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln32)   --->   "%select_ln32 = select i1 %icmp_ln32_3, i32 %select_ln31_21, i32 %select_ln31_20" [f_b_1/forw_back_LTL.c:32]   --->   Operation 62 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln32 = add i32 %select_ln32, %select_ln31" [f_b_1/forw_back_LTL.c:32]   --->   Operation 63 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln33)   --->   "%row_cast1 = zext i5 %select_ln31_22 to i11" [f_b_1/forw_back_LTL.c:31]   --->   Operation 64 'zext' 'row_cast1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%row_cast = zext i5 %select_ln31_22 to i32" [f_b_1/forw_back_LTL.c:31]   --->   Operation 65 'zext' 'row_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln33 = add i11 %row_cast1, %select_ln31_26" [f_b_1/forw_back_LTL.c:33]   --->   Operation 66 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i11 %add_ln33 to i32" [f_b_1/forw_back_LTL.c:33]   --->   Operation 67 'sext' 'sext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %sext_ln33 to i64" [f_b_1/forw_back_LTL.c:33]   --->   Operation 68 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [576 x float]* %out_matrix, i64 0, i64 %zext_ln33" [f_b_1/forw_back_LTL.c:33]   --->   Operation 69 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:33]   --->   Operation 70 'store' <Predicate = (!icmp_ln31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 71 [1/1] (0.87ns)   --->   "%add_ln35 = add i5 %select_ln31_22, 3" [f_b_1/forw_back_LTL.c:35]   --->   Operation 71 'add' 'add_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %add_ln35 to i32" [f_b_1/forw_back_LTL.c:35]   --->   Operation 72 'zext' 'zext_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln33_11 = zext i32 %select_ln31_24 to i64" [f_b_1/forw_back_LTL.c:33]   --->   Operation 73 'zext' 'zext_ln33_11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i32 %add_ln32 to i64" [f_b_1/forw_back_LTL.c:33]   --->   Operation 74 'zext' 'zext_ln33_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (3.88ns)   --->   "%mul_ln33 = mul i64 %zext_ln33_11, %zext_ln33_12" [f_b_1/forw_back_LTL.c:33]   --->   Operation 75 'mul' 'mul_ln33' <Predicate = (!icmp_ln31)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.75ns)   --->   "br label %1" [f_b_1/forw_back_LTL.c:34]   --->   Operation 76 'br' <Predicate = (!icmp_ln31)> <Delay = 0.75>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [f_b_1/forw_back_LTL.c:38]   --->   Operation 77 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.16>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.preheader.preheader ], [ %add_ln34, %.reset ]" [f_b_1/forw_back_LTL.c:34]   --->   Operation 78 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ %zext_ln31, %.preheader.preheader ], [ %select_ln35_5, %.reset ]" [f_b_1/forw_back_LTL.c:31]   --->   Operation 79 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %.preheader.preheader ], [ %tmp_s, %.reset ]" [f_b_1/forw_back_LTL.c:36]   --->   Operation 80 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%row_0 = phi i32 [ %row_cast, %.preheader.preheader ], [ %row_3, %.reset ]"   --->   Operation 81 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:35]   --->   Operation 82 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.20ns)   --->   "%sub_ln36 = sub nsw i32 %col_0, %zext_ln31" [f_b_1/forw_back_LTL.c:36]   --->   Operation 83 'sub' 'sub_ln36' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_6)   --->   "%shl_ln36 = shl i32 %sub_ln36, 2" [f_b_1/forw_back_LTL.c:36]   --->   Operation 84 'shl' 'shl_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln36_6 = sub i32 %shl_ln36, %sub_ln36" [f_b_1/forw_back_LTL.c:36]   --->   Operation 85 'sub' 'sub_ln36_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.48ns)   --->   "%icmp_ln34 = icmp eq i64 %indvar_flatten, %mul_ln33" [f_b_1/forw_back_LTL.c:34]   --->   Operation 86 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.47ns)   --->   "%add_ln34 = add i64 1, %indvar_flatten" [f_b_1/forw_back_LTL.c:34]   --->   Operation 87 'add' 'add_ln34' <Predicate = true> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %2, label %.reset" [f_b_1/forw_back_LTL.c:34]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.20ns)   --->   "%col_5 = add nsw i32 1, %col_0" [f_b_1/forw_back_LTL.c:34]   --->   Operation 89 'add' 'col_5' <Predicate = (!icmp_ln34)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.11ns)   --->   "%icmp_ln35 = icmp slt i32 %row_0, %zext_ln35" [f_b_1/forw_back_LTL.c:35]   --->   Operation 90 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.52ns)   --->   "%select_ln35 = select i1 %icmp_ln35, i32 %row_0, i32 %row_cast" [f_b_1/forw_back_LTL.c:35]   --->   Operation 91 'select' 'select_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.52ns)   --->   "%select_ln35_5 = select i1 %icmp_ln35, i32 %col_0, i32 %col_5" [f_b_1/forw_back_LTL.c:35]   --->   Operation 92 'select' 'select_ln35_5' <Predicate = (!icmp_ln34)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (3.88ns)   --->   "%mul_ln35 = mul i32 26, %select_ln35_5" [f_b_1/forw_back_LTL.c:35]   --->   Operation 93 'mul' 'mul_ln35' <Predicate = (!icmp_ln34)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.20ns)   --->   "%sub_ln36_9 = sub nsw i32 %col_5, %zext_ln31" [f_b_1/forw_back_LTL.c:36]   --->   Operation 94 'sub' 'sub_ln36_9' <Predicate = (!icmp_ln34)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln36_10)   --->   "%shl_ln36_11 = shl i32 %sub_ln36_9, 2" [f_b_1/forw_back_LTL.c:36]   --->   Operation 95 'shl' 'shl_ln36_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln36_10 = sub i32 %shl_ln36_11, %sub_ln36_9" [f_b_1/forw_back_LTL.c:36]   --->   Operation 96 'sub' 'sub_ln36_10' <Predicate = (!icmp_ln34)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.52ns)   --->   "%select_ln35_6 = select i1 %icmp_ln35, i32 %sub_ln36_6, i32 %sub_ln36_10" [f_b_1/forw_back_LTL.c:35]   --->   Operation 97 'select' 'select_ln35_6' <Predicate = (!icmp_ln34)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35 = sub i32 %select_ln35_6, %row_cast" [f_b_1/forw_back_LTL.c:35]   --->   Operation 98 'sub' 'sub_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (1.20ns)   --->   "%add_ln36 = add nsw i32 %select_ln35, %mul_ln35" [f_b_1/forw_back_LTL.c:36]   --->   Operation 99 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i32 %add_ln36 to i64" [f_b_1/forw_back_LTL.c:36]   --->   Operation 100 'sext' 'sext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [676 x float]* %input_matrix, i64 0, i64 %sext_ln36" [f_b_1/forw_back_LTL.c:36]   --->   Operation 101 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 102 'load' 'input_matrix_load' <Predicate = (!icmp_ln34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 103 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i32 %sub_ln35, %select_ln35" [f_b_1/forw_back_LTL.c:36]   --->   Operation 103 'add' 'add_ln36_2' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i32 %add_ln36_2 to i64" [f_b_1/forw_back_LTL.c:36]   --->   Operation 104 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x float]* %kernel, i64 0, i64 %sext_ln36_1" [f_b_1/forw_back_LTL.c:36]   --->   Operation 105 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (0.79ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 106 'load' 'kernel_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 107 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 107 'load' 'input_matrix_load' <Predicate = (!icmp_ln34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 108 [1/2] (0.79ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 108 'load' 'kernel_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 109 [3/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_1/forw_back_LTL.c:36]   --->   Operation 109 'fmul' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 110 [2/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_1/forw_back_LTL.c:36]   --->   Operation 110 'fmul' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.20ns)   --->   "%row_3 = add nsw i32 1, %select_ln35" [f_b_1/forw_back_LTL.c:35]   --->   Operation 111 'add' 'row_3' <Predicate = (!icmp_ln34)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 112 [1/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_1/forw_back_LTL.c:36]   --->   Operation 112 'fmul' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 113 [4/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_1/forw_back_LTL.c:36]   --->   Operation 113 'fadd' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 114 [3/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_1/forw_back_LTL.c:36]   --->   Operation 114 'fadd' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 115 [2/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_1/forw_back_LTL.c:36]   --->   Operation 115 'fadd' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 116 [1/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_1/forw_back_LTL.c:36]   --->   Operation 116 'fadd' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:35]   --->   Operation 117 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @Conv2d_label0_L_str)"   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:35]   --->   Operation 119 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (1.35ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 120 'store' <Predicate = (!icmp_ln34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %1" [f_b_1/forw_back_LTL.c:35]   --->   Operation 121 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.20>
ST_13 : Operation 122 [1/1] (0.87ns)   --->   "%j = add i5 %select_ln31_22, 1" [f_b_1/forw_back_LTL.c:32]   --->   Operation 122 'add' 'j' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (1.20ns)   --->   "%add_ln32_10 = add i32 %select_ln31_21, 1" [f_b_1/forw_back_LTL.c:32]   --->   Operation 123 'add' 'add_ln32_10' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (1.20ns)   --->   "%add_ln32_11 = add i32 %select_ln31_20, 1" [f_b_1/forw_back_LTL.c:32]   --->   Operation 124 'add' 'add_ln32_11' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.20ns)   --->   "%add_ln32_12 = add i32 %select_ln31, -1" [f_b_1/forw_back_LTL.c:32]   --->   Operation 125 'add' 'add_ln32_12' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_1/forw_back_LTL.c:32]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln31  (specmemcore      ) [ 00000000000000]
br_ln31           (br               ) [ 01111111111111]
indvar_flatten42  (phi              ) [ 00100000000000]
phi_ln31          (phi              ) [ 00100000000000]
phi_ln31_3        (phi              ) [ 00100000000000]
indvars_iv12      (phi              ) [ 00100000000000]
col               (phi              ) [ 00100000000000]
phi_ln32          (phi              ) [ 00100000000000]
phi_ln32_3        (phi              ) [ 00100000000000]
indvars_iv19      (phi              ) [ 00100000000000]
row               (phi              ) [ 00100000000000]
shl_ln            (bitconcatenate   ) [ 00000000000000]
zext_ln33_4       (zext             ) [ 00000000000000]
shl_ln33_2        (bitconcatenate   ) [ 00000000000000]
zext_ln33_5       (zext             ) [ 00000000000000]
sub_ln33          (sub              ) [ 00000000000000]
icmp_ln31         (icmp             ) [ 00111111111111]
add_ln31          (add              ) [ 01111111111111]
br_ln31           (br               ) [ 00000000000000]
i                 (add              ) [ 00000000000000]
add_ln31_12       (add              ) [ 00000000000000]
add_ln31_13       (add              ) [ 00000000000000]
add_ln31_14       (add              ) [ 00000000000000]
empty_119         (speclooptripcount) [ 00000000000000]
icmp_ln32         (icmp             ) [ 00000000000000]
select_ln31       (select           ) [ 00011111111111]
select_ln31_20    (select           ) [ 00011111111111]
select_ln31_21    (select           ) [ 00011111111111]
select_ln31_22    (select           ) [ 00011111111111]
icmp_ln31_5       (icmp             ) [ 00000000000000]
select_ln31_23    (select           ) [ 00000000000000]
add_ln31_15       (add              ) [ 00000000000000]
icmp_ln3134       (icmp             ) [ 00000000000000]
select_ln3133     (select           ) [ 00000000000000]
add_ln3132        (add              ) [ 00000000000000]
select_ln31_24    (select           ) [ 00000000000000]
select_ln31_25    (select           ) [ 01111111111111]
zext_ln31         (zext             ) [ 00111111111111]
shl_ln33_mid1     (bitconcatenate   ) [ 00000000000000]
zext_ln33_9       (zext             ) [ 00000000000000]
shl_ln33_2_mid1   (bitconcatenate   ) [ 00000000000000]
zext_ln33_10      (zext             ) [ 00000000000000]
sub_ln33_2        (sub              ) [ 00000000000000]
select_ln31_26    (select           ) [ 00000000000000]
select_ln31_27    (select           ) [ 01111111111111]
select_ln31_28    (select           ) [ 01111111111111]
select_ln31_29    (select           ) [ 01111111111111]
icmp_ln32_3       (icmp             ) [ 00000000000000]
select_ln32       (select           ) [ 00000000000000]
add_ln32          (add              ) [ 00000000000000]
row_cast1         (zext             ) [ 00000000000000]
row_cast          (zext             ) [ 00111111111111]
add_ln33          (add              ) [ 00000000000000]
sext_ln33         (sext             ) [ 00000000000000]
zext_ln33         (zext             ) [ 00000000000000]
out_matrix_addr   (getelementptr    ) [ 00011111111110]
store_ln33        (store            ) [ 00000000000000]
add_ln35          (add              ) [ 00000000000000]
zext_ln35         (zext             ) [ 00011111111110]
zext_ln33_11      (zext             ) [ 00000000000000]
zext_ln33_12      (zext             ) [ 00000000000000]
mul_ln33          (mul              ) [ 00011111111110]
br_ln34           (br               ) [ 00111111111111]
ret_ln38          (ret              ) [ 00000000000000]
indvar_flatten    (phi              ) [ 00010000000000]
col_0             (phi              ) [ 00010000000000]
empty             (phi              ) [ 00011111111100]
row_0             (phi              ) [ 00010000000000]
specpipeline_ln35 (specpipeline     ) [ 00000000000000]
sub_ln36          (sub              ) [ 00000000000000]
shl_ln36          (shl              ) [ 00000000000000]
sub_ln36_6        (sub              ) [ 00000000000000]
icmp_ln34         (icmp             ) [ 00111111111111]
add_ln34          (add              ) [ 00111111111111]
br_ln34           (br               ) [ 00000000000000]
col_5             (add              ) [ 00000000000000]
icmp_ln35         (icmp             ) [ 00000000000000]
select_ln35       (select           ) [ 00001110000000]
select_ln35_5     (select           ) [ 00111111111111]
mul_ln35          (mul              ) [ 00000000000000]
sub_ln36_9        (sub              ) [ 00000000000000]
shl_ln36_11       (shl              ) [ 00000000000000]
sub_ln36_10       (sub              ) [ 00000000000000]
select_ln35_6     (select           ) [ 00000000000000]
sub_ln35          (sub              ) [ 00000000000000]
add_ln36          (add              ) [ 00000000000000]
sext_ln36         (sext             ) [ 00000000000000]
input_matrix_addr (getelementptr    ) [ 00001000000000]
add_ln36_2        (add              ) [ 00000000000000]
sext_ln36_1       (sext             ) [ 00000000000000]
kernel_addr       (getelementptr    ) [ 00001000000000]
input_matrix_load (load             ) [ 00010111000000]
kernel_load       (load             ) [ 00010111000000]
row_3             (add              ) [ 00111111111111]
tmp               (fmul             ) [ 00011110111100]
tmp_s             (fadd             ) [ 00111000000011]
specpipeline_ln35 (specpipeline     ) [ 00000000000000]
specloopname_ln0  (specloopname     ) [ 00000000000000]
specpipeline_ln35 (specpipeline     ) [ 00000000000000]
store_ln36        (store            ) [ 00000000000000]
br_ln35           (br               ) [ 00111111111111]
j                 (add              ) [ 01111111111111]
add_ln32_10       (add              ) [ 01111111111111]
add_ln32_11       (add              ) [ 01111111111111]
add_ln32_12       (add              ) [ 01111111111111]
br_ln32           (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_matrix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2d_label0_L_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="out_matrix_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_matrix_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 store_ln36/12 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_matrix_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="kernel_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="indvar_flatten42_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="1"/>
<pin id="104" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten42_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="phi_ln31_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln31 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="phi_ln31_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln31/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="phi_ln31_3_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln31_3 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="phi_ln31_3_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln31_3/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="indvars_iv12_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv12 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvars_iv12_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv12/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="col_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="col_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="phi_ln32_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln32 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_ln32_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln32/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="phi_ln32_3_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln32_3 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="phi_ln32_3_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln32_3/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvars_iv19_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv19 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvars_iv19_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv19/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="row_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="1"/>
<pin id="192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="row_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="5" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="64" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="col_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="col_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="empty_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="row_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="235" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="row_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="5"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shl_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln33_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="shl_ln33_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln33_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_5/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sub_ln33_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln31_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln31_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln31_12_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_12/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln31_13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_13/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln31_14_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_14/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln32_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln31_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln31_20_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_20/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln31_21_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_21/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln31_22_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_22/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln31_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_5/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln31_23_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_23/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln31_15_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_15/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln3134_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3134/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln3133_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3133/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln3132_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3132/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln31_24_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_24/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln31_25_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_25/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln31_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln33_mid1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_mid1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln33_9_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_9/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="shl_ln33_2_mid1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln33_2_mid1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln33_10_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_10/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln33_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_2/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln31_26_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="11" slack="0"/>
<pin id="448" dir="0" index="2" bw="11" slack="0"/>
<pin id="449" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_26/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln31_27_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_27/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln31_28_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="32" slack="0"/>
<pin id="465" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_28/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln31_29_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="0"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_29/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln32_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_3/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln32_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln32_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="row_cast1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="row_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln33_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="11" slack="0"/>
<pin id="508" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln33_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln33_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln35_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln35_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln33_11_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_11/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln33_12_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_12/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mul_ln33_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln36_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="1"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="shl_ln36_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="3" slack="0"/>
<pin id="552" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln36_6_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="0"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_6/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln34_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="1"/>
<pin id="564" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln34_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="col_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_5/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln35_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln35_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="1"/>
<pin id="587" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln35_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="32" slack="0"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_5/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="mul_ln35_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sub_ln36_9_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="1"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_9/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="shl_ln36_11_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="3" slack="0"/>
<pin id="612" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36_11/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sub_ln36_10_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_10/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln35_6_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_6/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sub_ln35_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="5" slack="1"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln36_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln36_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln36_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln36_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="row_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="3"/>
<pin id="659" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="j_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="2"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln32_10_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="2"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_10/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln32_11_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_11/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln32_12_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="2"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_12/13 "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln31_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="685" class="1005" name="add_ln31_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="690" class="1005" name="select_ln31_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="2"/>
<pin id="692" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="695" class="1005" name="select_ln31_20_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="2"/>
<pin id="697" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_20 "/>
</bind>
</comp>

<comp id="700" class="1005" name="select_ln31_21_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2"/>
<pin id="702" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_21 "/>
</bind>
</comp>

<comp id="705" class="1005" name="select_ln31_22_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="2"/>
<pin id="707" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_22 "/>
</bind>
</comp>

<comp id="710" class="1005" name="select_ln31_25_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="0"/>
<pin id="712" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31_25 "/>
</bind>
</comp>

<comp id="715" class="1005" name="zext_ln31_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="722" class="1005" name="select_ln31_27_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31_27 "/>
</bind>
</comp>

<comp id="727" class="1005" name="select_ln31_28_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31_28 "/>
</bind>
</comp>

<comp id="732" class="1005" name="select_ln31_29_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31_29 "/>
</bind>
</comp>

<comp id="737" class="1005" name="row_cast_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_cast "/>
</bind>
</comp>

<comp id="744" class="1005" name="out_matrix_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="10" slack="10"/>
<pin id="746" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="out_matrix_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="zext_ln35_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="754" class="1005" name="mul_ln33_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="64" slack="1"/>
<pin id="756" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="759" class="1005" name="icmp_ln34_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="763" class="1005" name="add_ln34_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="768" class="1005" name="select_ln35_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="3"/>
<pin id="770" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="773" class="1005" name="select_ln35_5_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_5 "/>
</bind>
</comp>

<comp id="778" class="1005" name="input_matrix_addr_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="10" slack="1"/>
<pin id="780" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="783" class="1005" name="kernel_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="4" slack="1"/>
<pin id="785" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="input_matrix_load_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="793" class="1005" name="kernel_load_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="798" class="1005" name="row_3_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_s_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="814" class="1005" name="j_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="5" slack="1"/>
<pin id="816" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln32_10_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_10 "/>
</bind>
</comp>

<comp id="824" class="1005" name="add_ln32_11_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_11 "/>
</bind>
</comp>

<comp id="829" class="1005" name="add_ln32_12_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="246"><net_src comp="221" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="150" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="150" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="259" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="106" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="106" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="150" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="139" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="128" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="117" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="194" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="161" pin="4"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="317" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="172" pin="4"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="317" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="183" pin="4"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="317" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="194" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="299" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="305" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="299" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="305" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="311" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="139" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="128" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="139" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="128" pin="4"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="117" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="317" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="369" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="317" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="293" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="150" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="293" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="293" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="423" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="317" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="275" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="317" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="311" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="117" pin="4"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="317" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="305" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="128" pin="4"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="317" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="299" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="139" pin="4"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="339" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="331" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="339" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="331" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="323" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="347" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="347" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="497" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="445" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="524"><net_src comp="347" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="48" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="395" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="491" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="530" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="215" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="52" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="544" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="205" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="205" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="36" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="215" pin="4"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="236" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="236" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="578" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="215" pin="4"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="572" pin="2"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="56" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="590" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="572" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="52" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="604" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="578" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="555" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="615" pin="2"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="583" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="598" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="649"><net_src comp="629" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="583" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="660"><net_src comp="36" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="34" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="36" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="36" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="14" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="281" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="287" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="693"><net_src comp="323" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="698"><net_src comp="331" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="703"><net_src comp="339" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="708"><net_src comp="347" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="713"><net_src comp="403" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="718"><net_src comp="411" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="725"><net_src comp="453" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="730"><net_src comp="461" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="735"><net_src comp="469" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="740"><net_src comp="501" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="747"><net_src comp="62" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="752"><net_src comp="526" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="757"><net_src comp="538" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="762"><net_src comp="561" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="566" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="771"><net_src comp="583" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="776"><net_src comp="590" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="781"><net_src comp="76" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="786"><net_src comp="89" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="791"><net_src comp="83" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="796"><net_src comp="96" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="801"><net_src comp="656" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="806"><net_src comp="247" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="811"><net_src comp="242" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="817"><net_src comp="661" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="822"><net_src comp="666" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="827"><net_src comp="671" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="832"><net_src comp="676" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_matrix | {}
	Port: kernel | {}
	Port: out_matrix | {2 12 }
 - Input state : 
	Port: Conv2d.5 : input_matrix | {3 4 }
	Port: Conv2d.5 : kernel | {3 4 }
	Port: Conv2d.5 : out_matrix | {}
  - Chain level:
	State 1
	State 2
		shl_ln : 1
		zext_ln33_4 : 2
		shl_ln33_2 : 1
		zext_ln33_5 : 2
		sub_ln33 : 3
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		i : 1
		add_ln31_12 : 1
		add_ln31_13 : 1
		add_ln31_14 : 1
		icmp_ln32 : 1
		select_ln31 : 2
		select_ln31_20 : 2
		select_ln31_21 : 2
		select_ln31_22 : 2
		icmp_ln31_5 : 2
		select_ln31_23 : 3
		add_ln31_15 : 4
		icmp_ln3134 : 1
		select_ln3133 : 2
		add_ln3132 : 3
		select_ln31_24 : 5
		select_ln31_25 : 2
		zext_ln31 : 3
		shl_ln33_mid1 : 2
		zext_ln33_9 : 3
		shl_ln33_2_mid1 : 2
		zext_ln33_10 : 3
		sub_ln33_2 : 4
		select_ln31_26 : 5
		select_ln31_27 : 2
		select_ln31_28 : 2
		select_ln31_29 : 2
		icmp_ln32_3 : 3
		select_ln32 : 4
		add_ln32 : 5
		row_cast1 : 3
		row_cast : 3
		add_ln33 : 6
		sext_ln33 : 7
		zext_ln33 : 8
		out_matrix_addr : 9
		store_ln33 : 10
		add_ln35 : 3
		zext_ln35 : 4
		zext_ln33_11 : 6
		zext_ln33_12 : 6
		mul_ln33 : 7
	State 3
		sub_ln36 : 1
		shl_ln36 : 2
		sub_ln36_6 : 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		col_5 : 1
		icmp_ln35 : 1
		select_ln35 : 2
		select_ln35_5 : 2
		mul_ln35 : 3
		sub_ln36_9 : 2
		shl_ln36_11 : 3
		sub_ln36_10 : 3
		select_ln35_6 : 4
		sub_ln35 : 5
		add_ln36 : 4
		sext_ln36 : 5
		input_matrix_addr : 6
		input_matrix_load : 7
		add_ln36_2 : 6
		sext_ln36_1 : 7
		kernel_addr : 8
		kernel_load : 9
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln31_fu_287    |    0    |    0    |    17   |
|          |        i_fu_293        |    0    |    0    |    15   |
|          |   add_ln31_12_fu_299   |    0    |    0    |    39   |
|          |   add_ln31_13_fu_305   |    0    |    0    |    39   |
|          |   add_ln31_14_fu_311   |    0    |    0    |    39   |
|          |   add_ln31_15_fu_369   |    0    |    0    |    39   |
|          |    add_ln3132_fu_389   |    0    |    0    |    39   |
|          |     add_ln32_fu_491    |    0    |    0    |    39   |
|          |     add_ln33_fu_505    |    0    |    0    |    18   |
|    add   |     add_ln35_fu_520    |    0    |    0    |    15   |
|          |     add_ln34_fu_566    |    0    |    0    |    71   |
|          |      col_5_fu_572      |    0    |    0    |    39   |
|          |     add_ln36_fu_634    |    0    |    0    |    39   |
|          |    add_ln36_2_fu_645   |    0    |    0    |    23   |
|          |      row_3_fu_656      |    0    |    0    |    39   |
|          |        j_fu_661        |    0    |    0    |    15   |
|          |   add_ln32_10_fu_666   |    0    |    0    |    39   |
|          |   add_ln32_11_fu_671   |    0    |    0    |    39   |
|          |   add_ln32_12_fu_676   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_242       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln31_fu_323   |    0    |    0    |    32   |
|          |  select_ln31_20_fu_331 |    0    |    0    |    32   |
|          |  select_ln31_21_fu_339 |    0    |    0    |    32   |
|          |  select_ln31_22_fu_347 |    0    |    0    |    5    |
|          |  select_ln31_23_fu_361 |    0    |    0    |    32   |
|          |  select_ln3133_fu_381  |    0    |    0    |    32   |
|          |  select_ln31_24_fu_395 |    0    |    0    |    32   |
|  select  |  select_ln31_25_fu_403 |    0    |    0    |    5    |
|          |  select_ln31_26_fu_445 |    0    |    0    |    11   |
|          |  select_ln31_27_fu_453 |    0    |    0    |    32   |
|          |  select_ln31_28_fu_461 |    0    |    0    |    32   |
|          |  select_ln31_29_fu_469 |    0    |    0    |    32   |
|          |   select_ln32_fu_483   |    0    |    0    |    32   |
|          |   select_ln35_fu_583   |    0    |    0    |    32   |
|          |  select_ln35_5_fu_590  |    0    |    0    |    32   |
|          |  select_ln35_6_fu_621  |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_247       |    3    |   128   |   138   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln33_fu_275    |    0    |    0    |    17   |
|          |    sub_ln33_2_fu_439   |    0    |    0    |    17   |
|          |     sub_ln36_fu_544    |    0    |    0    |    39   |
|    sub   |    sub_ln36_6_fu_555   |    0    |    0    |    39   |
|          |    sub_ln36_9_fu_604   |    0    |    0    |    39   |
|          |   sub_ln36_10_fu_615   |    0    |    0    |    39   |
|          |     sub_ln35_fu_629    |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln31_fu_281    |    0    |    0    |    13   |
|          |    icmp_ln32_fu_317    |    0    |    0    |    11   |
|          |   icmp_ln31_5_fu_355   |    0    |    0    |    20   |
|   icmp   |   icmp_ln3134_fu_375   |    0    |    0    |    20   |
|          |   icmp_ln32_3_fu_477   |    0    |    0    |    20   |
|          |    icmp_ln34_fu_561    |    0    |    0    |    29   |
|          |    icmp_ln35_fu_578    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln33_fu_538    |    4    |    0    |    20   |
|          |     mul_ln35_fu_598    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_251     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln33_2_fu_263   |    0    |    0    |    0    |
|          |  shl_ln33_mid1_fu_415  |    0    |    0    |    0    |
|          | shl_ln33_2_mid1_fu_427 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln33_4_fu_259   |    0    |    0    |    0    |
|          |   zext_ln33_5_fu_271   |    0    |    0    |    0    |
|          |    zext_ln31_fu_411    |    0    |    0    |    0    |
|          |   zext_ln33_9_fu_423   |    0    |    0    |    0    |
|          |   zext_ln33_10_fu_435  |    0    |    0    |    0    |
|   zext   |    row_cast1_fu_497    |    0    |    0    |    0    |
|          |     row_cast_fu_501    |    0    |    0    |    0    |
|          |    zext_ln33_fu_515    |    0    |    0    |    0    |
|          |    zext_ln35_fu_526    |    0    |    0    |    0    |
|          |   zext_ln33_11_fu_530  |    0    |    0    |    0    |
|          |   zext_ln33_12_fu_534  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln33_fu_511    |    0    |    0    |    0    |
|   sext   |    sext_ln36_fu_640    |    0    |    0    |    0    |
|          |   sext_ln36_1_fu_651   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |     shl_ln36_fu_549    |    0    |    0    |    0    |
|          |   shl_ln36_11_fu_609   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    11   |   355   |   1817  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln31_reg_685    |   10   |
|   add_ln32_10_reg_819   |   32   |
|   add_ln32_11_reg_824   |   32   |
|   add_ln32_12_reg_829   |   32   |
|     add_ln34_reg_763    |   64   |
|      col_0_reg_212      |   32   |
|       col_reg_146       |    5   |
|      empty_reg_221      |   32   |
|    icmp_ln31_reg_681    |    1   |
|    icmp_ln34_reg_759    |    1   |
| indvar_flatten42_reg_102|   10   |
|  indvar_flatten_reg_201 |   64   |
|   indvars_iv12_reg_135  |   32   |
|   indvars_iv19_reg_179  |   32   |
|input_matrix_addr_reg_778|   10   |
|input_matrix_load_reg_788|   32   |
|        j_reg_814        |    5   |
|   kernel_addr_reg_783   |    4   |
|   kernel_load_reg_793   |   32   |
|     mul_ln33_reg_754    |   64   |
| out_matrix_addr_reg_744 |   10   |
|    phi_ln31_3_reg_124   |   32   |
|     phi_ln31_reg_113    |   32   |
|    phi_ln32_3_reg_168   |   32   |
|     phi_ln32_reg_157    |   32   |
|      row_0_reg_233      |   32   |
|      row_3_reg_798      |   32   |
|     row_cast_reg_737    |   32   |
|       row_reg_190       |    5   |
|  select_ln31_20_reg_695 |   32   |
|  select_ln31_21_reg_700 |   32   |
|  select_ln31_22_reg_705 |    5   |
|  select_ln31_25_reg_710 |    5   |
|  select_ln31_27_reg_722 |   32   |
|  select_ln31_28_reg_727 |   32   |
|  select_ln31_29_reg_732 |   32   |
|   select_ln31_reg_690   |   32   |
|  select_ln35_5_reg_773  |   32   |
|   select_ln35_reg_768   |   32   |
|       tmp_reg_803       |   32   |
|      tmp_s_reg_808      |   32   |
|    zext_ln31_reg_715    |   32   |
|    zext_ln35_reg_749    |   32   |
+-------------------------+--------+
|          Total          |  1159  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_69 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_96 |  p0  |   2  |   4  |    8   ||    9    |
|   empty_reg_221  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  ||  3.775  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   355  |  1817  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |  1159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    3   |  1514  |  1862  |
+-----------+--------+--------+--------+--------+
