Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar 15 11:58:51 2023
| Host         : sp1c4 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                234         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            4           
TIMING-18  Warning           Missing input or output delay                              10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (6)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.540        0.000                      0                45089        0.011        0.000                      0                45089        8.750        0.000                       0                  6801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.540        0.000                      0                45089        0.011        0.000                      0                45089        8.750        0.000                       0                  6801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[31][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.426ns  (logic 10.338ns (53.216%)  route 9.088ns (46.784%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 25.240 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.822     5.626    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y125        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456     6.082 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/Q
                         net (fo=19, routed)          1.722     7.805    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_0
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.929 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48/O
                         net (fo=1, routed)           0.000     7.929    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.327    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_33/O[2]
                         net (fo=1, routed)           0.548     9.113    u_tinyriscv/u_id_ex/inst_ff/mul_temp_14[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.302     9.415 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           1.122    10.537    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.388 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.390    u_tinyriscv/u_ex/mul_temp_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.908 r  u_tinyriscv/u_ex/mul_temp__0/P[3]
                         net (fo=1, routed)           0.931    16.839    u_tinyriscv/u_ex/mul_temp__0_n_102
    SLICE_X35Y93         LUT2 (Prop_lut2_I1_O)        0.124    16.963 r  u_tinyriscv/u_ex/regs[1][4]_i_21/O
                         net (fo=1, routed)           0.000    16.963    u_tinyriscv/u_ex/regs[1][4]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.513 r  u_tinyriscv/u_ex/regs_reg[1][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.513    u_tinyriscv/u_ex/regs_reg[1][4]_i_8_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_tinyriscv/u_ex/regs_reg[1][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_tinyriscv/u_ex/regs_reg[1][9]_i_25_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_tinyriscv/u_ex/regs_reg[1][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.741    u_tinyriscv/u_ex/regs_reg[1][12]_i_12_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.855    u_tinyriscv/u_ex/regs_reg[1][19]_i_15_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.189 f  u_tinyriscv/u_ex/regs_reg[1][20]_i_14/O[1]
                         net (fo=2, routed)           0.624    18.812    u_tinyriscv/u_ex/mul_temp__2_11[1]
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.303    19.115 r  u_tinyriscv/u_ex/regs[1][25]_i_50/O
                         net (fo=1, routed)           0.000    19.115    u_tinyriscv/u_ex/regs[1][25]_i_50_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.665 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.665    u_tinyriscv/u_ex/regs_reg[1][25]_i_31_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.779    u_tinyriscv/u_ex/regs_reg[1][25]_i_19_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.113 r  u_tinyriscv/u_ex/qout_r_reg[28]_i_39/O[1]
                         net (fo=1, routed)           0.550    20.663    u_tinyriscv/u_id_ex/inst_ff/qout_r[31]_i_10__0_0[28]
    SLICE_X37Y105        LUT5 (Prop_lut5_I3_O)        0.303    20.966 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11/O
                         net (fo=1, routed)           0.363    21.330    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.124    21.454 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6/O
                         net (fo=2, routed)           1.435    22.888    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6_n_0
    SLICE_X55Y129        LUT6 (Prop_lut6_I1_O)        0.124    23.012 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_5/O
                         net (fo=29, routed)          1.377    24.390    u_tinyriscv/u_div/regs_reg[0][29]_1
    SLICE_X86Y134        LUT6 (Prop_lut6_I2_O)        0.124    24.514 r  u_tinyriscv/u_div/regs[31][29]_i_2/O
                         net (fo=1, routed)           0.415    24.929    u_tinyriscv/u_div/regs[31][29]_i_2_n_0
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.124    25.053 r  u_tinyriscv/u_div/regs[31][29]_i_1/O
                         net (fo=1, routed)           0.000    25.053    u_tinyriscv/u_regs/regs_reg[31][31]_1[29]
    SLICE_X86Y135        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[31][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.715    25.240    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X86Y135        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[31][29]/C
                         clock pessimism              0.311    25.551    
                         clock uncertainty           -0.035    25.516    
    SLICE_X86Y135        FDRE (Setup_fdre_C_D)        0.077    25.593    u_tinyriscv/u_regs/regs_reg[31][29]
  -------------------------------------------------------------------
                         required time                         25.593    
                         arrival time                         -25.053    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[15][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.364ns  (logic 10.338ns (53.389%)  route 9.026ns (46.611%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 25.240 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.822     5.626    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y125        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456     6.082 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/Q
                         net (fo=19, routed)          1.722     7.805    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_0
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.929 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48/O
                         net (fo=1, routed)           0.000     7.929    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.327    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_33/O[2]
                         net (fo=1, routed)           0.548     9.113    u_tinyriscv/u_id_ex/inst_ff/mul_temp_14[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.302     9.415 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           1.122    10.537    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.388 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.390    u_tinyriscv/u_ex/mul_temp_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.908 r  u_tinyriscv/u_ex/mul_temp__0/P[3]
                         net (fo=1, routed)           0.931    16.839    u_tinyriscv/u_ex/mul_temp__0_n_102
    SLICE_X35Y93         LUT2 (Prop_lut2_I1_O)        0.124    16.963 r  u_tinyriscv/u_ex/regs[1][4]_i_21/O
                         net (fo=1, routed)           0.000    16.963    u_tinyriscv/u_ex/regs[1][4]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.513 r  u_tinyriscv/u_ex/regs_reg[1][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.513    u_tinyriscv/u_ex/regs_reg[1][4]_i_8_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_tinyriscv/u_ex/regs_reg[1][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_tinyriscv/u_ex/regs_reg[1][9]_i_25_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_tinyriscv/u_ex/regs_reg[1][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.741    u_tinyriscv/u_ex/regs_reg[1][12]_i_12_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.855    u_tinyriscv/u_ex/regs_reg[1][19]_i_15_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.189 f  u_tinyriscv/u_ex/regs_reg[1][20]_i_14/O[1]
                         net (fo=2, routed)           0.624    18.812    u_tinyriscv/u_ex/mul_temp__2_11[1]
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.303    19.115 r  u_tinyriscv/u_ex/regs[1][25]_i_50/O
                         net (fo=1, routed)           0.000    19.115    u_tinyriscv/u_ex/regs[1][25]_i_50_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.665 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.665    u_tinyriscv/u_ex/regs_reg[1][25]_i_31_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.779    u_tinyriscv/u_ex/regs_reg[1][25]_i_19_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.113 r  u_tinyriscv/u_ex/qout_r_reg[28]_i_39/O[1]
                         net (fo=1, routed)           0.550    20.663    u_tinyriscv/u_id_ex/inst_ff/qout_r[31]_i_10__0_0[28]
    SLICE_X37Y105        LUT5 (Prop_lut5_I3_O)        0.303    20.966 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11/O
                         net (fo=1, routed)           0.363    21.330    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.124    21.454 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6/O
                         net (fo=2, routed)           1.435    22.888    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6_n_0
    SLICE_X55Y129        LUT6 (Prop_lut6_I1_O)        0.124    23.012 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_5/O
                         net (fo=29, routed)          1.286    24.298    u_tinyriscv/u_div/regs_reg[0][29]_1
    SLICE_X83Y135        LUT6 (Prop_lut6_I2_O)        0.124    24.422 r  u_tinyriscv/u_div/regs[15][29]_i_2/O
                         net (fo=1, routed)           0.444    24.866    u_tinyriscv/u_div/regs[15][29]_i_2_n_0
    SLICE_X85Y135        LUT6 (Prop_lut6_I1_O)        0.124    24.990 r  u_tinyriscv/u_div/regs[15][29]_i_1/O
                         net (fo=1, routed)           0.000    24.990    u_tinyriscv/u_regs/regs_reg[15][31]_1[29]
    SLICE_X85Y135        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[15][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.715    25.240    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X85Y135        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[15][29]/C
                         clock pessimism              0.311    25.551    
                         clock uncertainty           -0.035    25.516    
    SLICE_X85Y135        FDRE (Setup_fdre_C_D)        0.029    25.545    u_tinyriscv/u_regs/regs_reg[15][29]
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                         -24.990    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[13][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.303ns  (logic 10.338ns (53.556%)  route 8.965ns (46.444%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 25.240 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.822     5.626    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y125        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456     6.082 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/Q
                         net (fo=19, routed)          1.722     7.805    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_0
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.929 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48/O
                         net (fo=1, routed)           0.000     7.929    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.327    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_33/O[2]
                         net (fo=1, routed)           0.548     9.113    u_tinyriscv/u_id_ex/inst_ff/mul_temp_14[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.302     9.415 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           1.122    10.537    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.388 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.390    u_tinyriscv/u_ex/mul_temp_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.908 r  u_tinyriscv/u_ex/mul_temp__0/P[3]
                         net (fo=1, routed)           0.931    16.839    u_tinyriscv/u_ex/mul_temp__0_n_102
    SLICE_X35Y93         LUT2 (Prop_lut2_I1_O)        0.124    16.963 r  u_tinyriscv/u_ex/regs[1][4]_i_21/O
                         net (fo=1, routed)           0.000    16.963    u_tinyriscv/u_ex/regs[1][4]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.513 r  u_tinyriscv/u_ex/regs_reg[1][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.513    u_tinyriscv/u_ex/regs_reg[1][4]_i_8_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_tinyriscv/u_ex/regs_reg[1][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_tinyriscv/u_ex/regs_reg[1][9]_i_25_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_tinyriscv/u_ex/regs_reg[1][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.741    u_tinyriscv/u_ex/regs_reg[1][12]_i_12_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.855    u_tinyriscv/u_ex/regs_reg[1][19]_i_15_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.189 f  u_tinyriscv/u_ex/regs_reg[1][20]_i_14/O[1]
                         net (fo=2, routed)           0.624    18.812    u_tinyriscv/u_ex/mul_temp__2_11[1]
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.303    19.115 r  u_tinyriscv/u_ex/regs[1][25]_i_50/O
                         net (fo=1, routed)           0.000    19.115    u_tinyriscv/u_ex/regs[1][25]_i_50_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.665 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.665    u_tinyriscv/u_ex/regs_reg[1][25]_i_31_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.779    u_tinyriscv/u_ex/regs_reg[1][25]_i_19_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.113 r  u_tinyriscv/u_ex/qout_r_reg[28]_i_39/O[1]
                         net (fo=1, routed)           0.550    20.663    u_tinyriscv/u_id_ex/inst_ff/qout_r[31]_i_10__0_0[28]
    SLICE_X37Y105        LUT5 (Prop_lut5_I3_O)        0.303    20.966 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11/O
                         net (fo=1, routed)           0.363    21.330    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.124    21.454 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6/O
                         net (fo=2, routed)           1.435    22.888    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6_n_0
    SLICE_X55Y129        LUT6 (Prop_lut6_I1_O)        0.124    23.012 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_5/O
                         net (fo=29, routed)          1.210    24.222    u_tinyriscv/u_div/regs_reg[0][29]_1
    SLICE_X81Y135        LUT6 (Prop_lut6_I2_O)        0.124    24.346 r  u_tinyriscv/u_div/regs[13][29]_i_2/O
                         net (fo=1, routed)           0.460    24.805    u_tinyriscv/u_div/regs[13][29]_i_2_n_0
    SLICE_X83Y135        LUT6 (Prop_lut6_I1_O)        0.124    24.929 r  u_tinyriscv/u_div/regs[13][29]_i_1/O
                         net (fo=1, routed)           0.000    24.929    u_tinyriscv/u_regs/regs_reg[13][31]_1[29]
    SLICE_X83Y135        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.715    25.240    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X83Y135        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[13][29]/C
                         clock pessimism              0.311    25.551    
                         clock uncertainty           -0.035    25.516    
    SLICE_X83Y135        FDRE (Setup_fdre_C_D)        0.029    25.545    u_tinyriscv/u_regs/regs_reg[13][29]
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                         -24.929    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[31][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.281ns  (logic 10.206ns (52.932%)  route 9.075ns (47.068%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 25.236 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.822     5.626    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y125        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456     6.082 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/Q
                         net (fo=19, routed)          1.722     7.805    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_0
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.929 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48/O
                         net (fo=1, routed)           0.000     7.929    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.327    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_33/O[2]
                         net (fo=1, routed)           0.548     9.113    u_tinyriscv/u_id_ex/inst_ff/mul_temp_14[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.302     9.415 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           1.122    10.537    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.388 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.390    u_tinyriscv/u_ex/mul_temp_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.908 r  u_tinyriscv/u_ex/mul_temp__0/P[3]
                         net (fo=1, routed)           0.931    16.839    u_tinyriscv/u_ex/mul_temp__0_n_102
    SLICE_X35Y93         LUT2 (Prop_lut2_I1_O)        0.124    16.963 r  u_tinyriscv/u_ex/regs[1][4]_i_21/O
                         net (fo=1, routed)           0.000    16.963    u_tinyriscv/u_ex/regs[1][4]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.513 r  u_tinyriscv/u_ex/regs_reg[1][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.513    u_tinyriscv/u_ex/regs_reg[1][4]_i_8_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_tinyriscv/u_ex/regs_reg[1][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_tinyriscv/u_ex/regs_reg[1][9]_i_25_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_tinyriscv/u_ex/regs_reg[1][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.741    u_tinyriscv/u_ex/regs_reg[1][12]_i_12_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.855    u_tinyriscv/u_ex/regs_reg[1][19]_i_15_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.189 f  u_tinyriscv/u_ex/regs_reg[1][20]_i_14/O[1]
                         net (fo=2, routed)           0.624    18.812    u_tinyriscv/u_ex/mul_temp__2_11[1]
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.303    19.115 r  u_tinyriscv/u_ex/regs[1][25]_i_50/O
                         net (fo=1, routed)           0.000    19.115    u_tinyriscv/u_ex/regs[1][25]_i_50_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.665 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.665    u_tinyriscv/u_ex/regs_reg[1][25]_i_31_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.978 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_19/O[3]
                         net (fo=1, routed)           0.546    20.525    u_tinyriscv/u_id_ex/inst_ff/qout_r[31]_i_10__0_0[26]
    SLICE_X37Y103        LUT5 (Prop_lut5_I3_O)        0.306    20.831 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][27]_i_13/O
                         net (fo=1, routed)           1.146    21.977    u_tinyriscv/u_id_ex/inst_ff/regs[0][27]_i_13_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I1_O)        0.124    22.101 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][27]_i_10/O
                         net (fo=2, routed)           0.743    22.844    u_tinyriscv/u_id_ex/inst_ff/regs[0][27]_i_10_n_0
    SLICE_X53Y130        LUT6 (Prop_lut6_I2_O)        0.124    22.968 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][27]_i_8/O
                         net (fo=29, routed)          1.086    24.054    u_tinyriscv/u_div/regs_reg[0][27]_1
    SLICE_X56Y144        LUT6 (Prop_lut6_I2_O)        0.124    24.178 r  u_tinyriscv/u_div/regs[31][27]_i_2/O
                         net (fo=1, routed)           0.606    24.784    u_tinyriscv/u_div/regs[31][27]_i_2_n_0
    SLICE_X56Y144        LUT6 (Prop_lut6_I0_O)        0.124    24.908 r  u_tinyriscv/u_div/regs[31][27]_i_1/O
                         net (fo=1, routed)           0.000    24.908    u_tinyriscv/u_regs/regs_reg[31][31]_1[27]
    SLICE_X56Y144        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[31][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.711    25.236    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X56Y144        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[31][27]/C
                         clock pessimism              0.311    25.547    
                         clock uncertainty           -0.035    25.512    
    SLICE_X56Y144        FDRE (Setup_fdre_C_D)        0.029    25.541    u_tinyriscv/u_regs/regs_reg[31][27]
  -------------------------------------------------------------------
                         required time                         25.541    
                         arrival time                         -24.908    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.264ns  (logic 10.338ns (53.664%)  route 8.926ns (46.336%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 25.221 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.822     5.626    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y125        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456     6.082 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/Q
                         net (fo=19, routed)          1.722     7.805    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_0
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.929 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48/O
                         net (fo=1, routed)           0.000     7.929    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.327    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_33/O[2]
                         net (fo=1, routed)           0.548     9.113    u_tinyriscv/u_id_ex/inst_ff/mul_temp_14[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.302     9.415 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           1.122    10.537    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.388 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.390    u_tinyriscv/u_ex/mul_temp_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.908 r  u_tinyriscv/u_ex/mul_temp__0/P[3]
                         net (fo=1, routed)           0.931    16.839    u_tinyriscv/u_ex/mul_temp__0_n_102
    SLICE_X35Y93         LUT2 (Prop_lut2_I1_O)        0.124    16.963 r  u_tinyriscv/u_ex/regs[1][4]_i_21/O
                         net (fo=1, routed)           0.000    16.963    u_tinyriscv/u_ex/regs[1][4]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.513 r  u_tinyriscv/u_ex/regs_reg[1][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.513    u_tinyriscv/u_ex/regs_reg[1][4]_i_8_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_tinyriscv/u_ex/regs_reg[1][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_tinyriscv/u_ex/regs_reg[1][9]_i_25_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_tinyriscv/u_ex/regs_reg[1][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.741    u_tinyriscv/u_ex/regs_reg[1][12]_i_12_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.855    u_tinyriscv/u_ex/regs_reg[1][19]_i_15_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.189 f  u_tinyriscv/u_ex/regs_reg[1][20]_i_14/O[1]
                         net (fo=2, routed)           0.624    18.812    u_tinyriscv/u_ex/mul_temp__2_11[1]
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.303    19.115 r  u_tinyriscv/u_ex/regs[1][25]_i_50/O
                         net (fo=1, routed)           0.000    19.115    u_tinyriscv/u_ex/regs[1][25]_i_50_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.665 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.665    u_tinyriscv/u_ex/regs_reg[1][25]_i_31_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.779    u_tinyriscv/u_ex/regs_reg[1][25]_i_19_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.113 r  u_tinyriscv/u_ex/qout_r_reg[28]_i_39/O[1]
                         net (fo=1, routed)           0.550    20.663    u_tinyriscv/u_id_ex/inst_ff/qout_r[31]_i_10__0_0[28]
    SLICE_X37Y105        LUT5 (Prop_lut5_I3_O)        0.303    20.966 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11/O
                         net (fo=1, routed)           0.363    21.330    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.124    21.454 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6/O
                         net (fo=2, routed)           1.504    22.957    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6_n_0
    SLICE_X56Y130        LUT6 (Prop_lut6_I4_O)        0.124    23.081 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][29]_i_5/O
                         net (fo=1, routed)           0.302    23.384    u_tinyriscv/u_id_ex/inst_ff/regs[1][29]_i_5_n_0
    SLICE_X56Y131        LUT5 (Prop_lut5_I4_O)        0.124    23.508 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][29]_i_2/O
                         net (fo=8, routed)           1.259    24.767    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[27]
    SLICE_X55Y127        LUT6 (Prop_lut6_I3_O)        0.124    24.891 r  u_tinyriscv/u_if_id/inst_ff/qout_r[29]_i_1__2/O
                         net (fo=1, routed)           0.000    24.891    u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[29]
    SLICE_X55Y127        FDRE                                         r  u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.696    25.221    u_tinyriscv/u_id_ex/op1_jump_ff/clk_IBUF_BUFG
    SLICE_X55Y127        FDRE                                         r  u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[29]/C
                         clock pessimism              0.311    25.532    
                         clock uncertainty           -0.035    25.497    
    SLICE_X55Y127        FDRE (Setup_fdre_C_D)        0.032    25.529    u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         25.529    
                         arrival time                         -24.891    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[31][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 10.222ns (53.009%)  route 9.062ns (46.991%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 25.244 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.822     5.626    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y125        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456     6.082 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/Q
                         net (fo=19, routed)          1.722     7.805    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_0
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.929 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48/O
                         net (fo=1, routed)           0.000     7.929    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.327    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_33/O[2]
                         net (fo=1, routed)           0.548     9.113    u_tinyriscv/u_id_ex/inst_ff/mul_temp_14[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.302     9.415 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           1.122    10.537    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.388 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.390    u_tinyriscv/u_ex/mul_temp_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.908 r  u_tinyriscv/u_ex/mul_temp__0/P[3]
                         net (fo=1, routed)           0.931    16.839    u_tinyriscv/u_ex/mul_temp__0_n_102
    SLICE_X35Y93         LUT2 (Prop_lut2_I1_O)        0.124    16.963 r  u_tinyriscv/u_ex/regs[1][4]_i_21/O
                         net (fo=1, routed)           0.000    16.963    u_tinyriscv/u_ex/regs[1][4]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.513 r  u_tinyriscv/u_ex/regs_reg[1][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.513    u_tinyriscv/u_ex/regs_reg[1][4]_i_8_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_tinyriscv/u_ex/regs_reg[1][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_tinyriscv/u_ex/regs_reg[1][9]_i_25_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_tinyriscv/u_ex/regs_reg[1][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.741    u_tinyriscv/u_ex/regs_reg[1][12]_i_12_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.855    u_tinyriscv/u_ex/regs_reg[1][19]_i_15_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.189 f  u_tinyriscv/u_ex/regs_reg[1][20]_i_14/O[1]
                         net (fo=2, routed)           0.624    18.812    u_tinyriscv/u_ex/mul_temp__2_11[1]
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.303    19.115 r  u_tinyriscv/u_ex/regs[1][25]_i_50/O
                         net (fo=1, routed)           0.000    19.115    u_tinyriscv/u_ex/regs[1][25]_i_50_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.665 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.665    u_tinyriscv/u_ex/regs_reg[1][25]_i_31_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.779    u_tinyriscv/u_ex/regs_reg[1][25]_i_19_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.001 r  u_tinyriscv/u_ex/qout_r_reg[28]_i_39/O[0]
                         net (fo=1, routed)           0.700    20.701    u_tinyriscv/u_id_ex/inst_ff/qout_r[31]_i_10__0_0[27]
    SLICE_X40Y114        LUT5 (Prop_lut5_I3_O)        0.299    21.000 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_28/O
                         net (fo=1, routed)           0.928    21.928    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_28_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I0_O)        0.124    22.052 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_10__0/O
                         net (fo=2, routed)           0.709    22.761    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_10__0_n_0
    SLICE_X55Y133        LUT6 (Prop_lut6_I3_O)        0.124    22.885 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_3__0/O
                         net (fo=29, routed)          0.812    23.698    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_3__0_n_0
    SLICE_X57Y137        LUT6 (Prop_lut6_I3_O)        0.124    23.822 r  u_tinyriscv/u_id_ex/inst_ff/regs[31][28]_i_2/O
                         net (fo=1, routed)           0.964    24.786    u_tinyriscv/u_div/regs_reg[31][28]
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    24.910 r  u_tinyriscv/u_div/regs[31][28]_i_1/O
                         net (fo=1, routed)           0.000    24.910    u_tinyriscv/u_regs/regs_reg[31][31]_1[28]
    SLICE_X80Y145        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[31][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.719    25.244    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X80Y145        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[31][28]/C
                         clock pessimism              0.311    25.555    
                         clock uncertainty           -0.035    25.520    
    SLICE_X80Y145        FDRE (Setup_fdre_C_D)        0.029    25.549    u_tinyriscv/u_regs/regs_reg[31][28]
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                         -24.910    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[19][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 4.849ns (25.535%)  route 14.140ns (74.465%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 24.987 - 20.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.838     5.642    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X47Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=22, routed)          0.801     6.899    u_tinyriscv/u_id_ex/op1_ff/Q[3]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124     7.023 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.000     7.023    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.424 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.424    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_35_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.538    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_34_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.652    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_31_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[0][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.766    u_tinyriscv/u_id_ex/op1_ff/regs_reg[0][14]_i_12_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.880    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_15_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_12_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.108    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_10_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.421 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_15/O[3]
                         net (fo=4, routed)           0.807     9.228    u_tinyriscv/data3[31]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.306     9.534 f  u_tinyriscv/spi_ctrl[31]_i_27/O
                         net (fo=2, routed)           0.456     9.989    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.124    10.113 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[31]_i_22/O
                         net (fo=13, routed)          0.519    10.632    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[31]_i_22_n_0
    SLICE_X52Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=124, routed)         1.195    11.952    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]_8
    SLICE_X49Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.076 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_27_27_i_8/O
                         net (fo=192, routed)         2.106    14.181    u_rom/_rom_reg_1280_1535_29_29/A1
    SLICE_X26Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.305 r  u_rom/_rom_reg_1280_1535_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.305    u_rom/_rom_reg_1280_1535_29_29/OD
    SLICE_X26Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    14.546 r  u_rom/_rom_reg_1280_1535_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.546    u_rom/_rom_reg_1280_1535_29_29/O0
    SLICE_X26Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    14.644 r  u_rom/_rom_reg_1280_1535_29_29/F8/O
                         net (fo=1, routed)           1.475    16.119    u_rom/_rom_reg_1280_1535_29_29_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.319    16.438 r  u_rom/qout_r[29]_i_19/O
                         net (fo=1, routed)           0.000    16.438    u_rom/qout_r[29]_i_19_n_0
    SLICE_X48Y133        MUXF7 (Prop_muxf7_I1_O)      0.245    16.683 r  u_rom/qout_r_reg[29]_i_12/O
                         net (fo=2, routed)           0.560    17.243    u_rom/qout_r_reg[29]_i_12_n_0
    SLICE_X51Y131        LUT6 (Prop_lut6_I1_O)        0.298    17.541 r  u_rom/qout_r[29]_i_7/O
                         net (fo=2, routed)           1.310    18.851    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[29]
    SLICE_X80Y120        LUT6 (Prop_lut6_I2_O)        0.124    18.975 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[29]_i_5/O
                         net (fo=1, routed)           0.446    19.422    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[29]_i_5_n_0
    SLICE_X80Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.546 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[29]_i_3/O
                         net (fo=6, routed)           1.343    20.889    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[29]
    SLICE_X59Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.013 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_22/O
                         net (fo=1, routed)           0.666    21.679    u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_22_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124    21.803 f  u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_14/O
                         net (fo=2, routed)           0.899    22.701    u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_14_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124    22.825 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_7/O
                         net (fo=27, routed)          1.156    23.981    u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_7_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.105 r  u_tinyriscv/u_id_ex/inst_ff/regs[19][5]_i_2/O
                         net (fo=1, routed)           0.403    24.508    u_tinyriscv/u_div/regs_reg[19][5]
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    24.632 r  u_tinyriscv/u_div/regs[19][5]_i_1/O
                         net (fo=1, routed)           0.000    24.632    u_tinyriscv/u_regs/regs_reg[19][31]_1[5]
    SLICE_X35Y74         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[19][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.463    24.987    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[19][5]/C
                         clock pessimism              0.294    25.281    
                         clock uncertainty           -0.035    25.246    
    SLICE_X35Y74         FDRE (Setup_fdre_C_D)        0.029    25.275    u_tinyriscv/u_regs/regs_reg[19][5]
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -24.632    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[14][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.251ns  (logic 10.338ns (53.700%)  route 8.913ns (46.300%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 25.239 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.822     5.626    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y125        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456     6.082 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/Q
                         net (fo=19, routed)          1.722     7.805    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_0
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.929 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48/O
                         net (fo=1, routed)           0.000     7.929    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.327    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_33/O[2]
                         net (fo=1, routed)           0.548     9.113    u_tinyriscv/u_id_ex/inst_ff/mul_temp_14[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.302     9.415 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           1.122    10.537    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.388 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.390    u_tinyriscv/u_ex/mul_temp_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.908 r  u_tinyriscv/u_ex/mul_temp__0/P[3]
                         net (fo=1, routed)           0.931    16.839    u_tinyriscv/u_ex/mul_temp__0_n_102
    SLICE_X35Y93         LUT2 (Prop_lut2_I1_O)        0.124    16.963 r  u_tinyriscv/u_ex/regs[1][4]_i_21/O
                         net (fo=1, routed)           0.000    16.963    u_tinyriscv/u_ex/regs[1][4]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.513 r  u_tinyriscv/u_ex/regs_reg[1][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.513    u_tinyriscv/u_ex/regs_reg[1][4]_i_8_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_tinyriscv/u_ex/regs_reg[1][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_tinyriscv/u_ex/regs_reg[1][9]_i_25_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_tinyriscv/u_ex/regs_reg[1][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.741    u_tinyriscv/u_ex/regs_reg[1][12]_i_12_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.855    u_tinyriscv/u_ex/regs_reg[1][19]_i_15_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.189 f  u_tinyriscv/u_ex/regs_reg[1][20]_i_14/O[1]
                         net (fo=2, routed)           0.624    18.812    u_tinyriscv/u_ex/mul_temp__2_11[1]
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.303    19.115 r  u_tinyriscv/u_ex/regs[1][25]_i_50/O
                         net (fo=1, routed)           0.000    19.115    u_tinyriscv/u_ex/regs[1][25]_i_50_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.665 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.665    u_tinyriscv/u_ex/regs_reg[1][25]_i_31_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.779    u_tinyriscv/u_ex/regs_reg[1][25]_i_19_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.113 r  u_tinyriscv/u_ex/qout_r_reg[28]_i_39/O[1]
                         net (fo=1, routed)           0.550    20.663    u_tinyriscv/u_id_ex/inst_ff/qout_r[31]_i_10__0_0[28]
    SLICE_X37Y105        LUT5 (Prop_lut5_I3_O)        0.303    20.966 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11/O
                         net (fo=1, routed)           0.363    21.330    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_11_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.124    21.454 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6/O
                         net (fo=2, routed)           1.435    22.888    u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_6_n_0
    SLICE_X55Y129        LUT6 (Prop_lut6_I1_O)        0.124    23.012 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][29]_i_5/O
                         net (fo=29, routed)          1.215    24.227    u_tinyriscv/u_div/regs_reg[0][29]_1
    SLICE_X81Y135        LUT6 (Prop_lut6_I3_O)        0.124    24.351 r  u_tinyriscv/u_div/regs[14][29]_i_2/O
                         net (fo=1, routed)           0.403    24.754    u_tinyriscv/u_div/regs[14][29]_i_2_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I1_O)        0.124    24.878 r  u_tinyriscv/u_div/regs[14][29]_i_1/O
                         net (fo=1, routed)           0.000    24.878    u_tinyriscv/u_regs/regs_reg[14][31]_1[29]
    SLICE_X81Y135        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[14][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.714    25.239    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X81Y135        FDRE                                         r  u_tinyriscv/u_regs/regs_reg[14][29]/C
                         clock pessimism              0.311    25.550    
                         clock uncertainty           -0.035    25.515    
    SLICE_X81Y135        FDRE (Setup_fdre_C_D)        0.029    25.544    u_tinyriscv/u_regs/regs_reg[14][29]
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                         -24.878    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 10.222ns (53.342%)  route 8.941ns (46.658%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=2 LUT1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 25.150 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.822     5.626    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X48Y125        FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456     6.082 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]/Q
                         net (fo=19, routed)          1.722     7.805    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[27]_0
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.929 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48/O
                         net (fo=1, routed)           0.000     7.929    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_48_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.327 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.327    u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_35_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.566 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/mul_temp_i_33/O[2]
                         net (fo=1, routed)           0.548     9.113    u_tinyriscv/u_id_ex/inst_ff/mul_temp_14[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.302     9.415 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_1/O
                         net (fo=2, routed)           1.122    10.537    u_tinyriscv/u_ex/mul_op1[30]
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    14.388 r  u_tinyriscv/u_ex/mul_temp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.390    u_tinyriscv/u_ex/mul_temp_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.908 r  u_tinyriscv/u_ex/mul_temp__0/P[3]
                         net (fo=1, routed)           0.931    16.839    u_tinyriscv/u_ex/mul_temp__0_n_102
    SLICE_X35Y93         LUT2 (Prop_lut2_I1_O)        0.124    16.963 r  u_tinyriscv/u_ex/regs[1][4]_i_21/O
                         net (fo=1, routed)           0.000    16.963    u_tinyriscv/u_ex/regs[1][4]_i_21_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.513 r  u_tinyriscv/u_ex/regs_reg[1][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.513    u_tinyriscv/u_ex/regs_reg[1][4]_i_8_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.627 r  u_tinyriscv/u_ex/regs_reg[1][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.627    u_tinyriscv/u_ex/regs_reg[1][9]_i_25_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  u_tinyriscv/u_ex/regs_reg[1][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.741    u_tinyriscv/u_ex/regs_reg[1][12]_i_12_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.855 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.855    u_tinyriscv/u_ex/regs_reg[1][19]_i_15_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.189 f  u_tinyriscv/u_ex/regs_reg[1][20]_i_14/O[1]
                         net (fo=2, routed)           0.624    18.812    u_tinyriscv/u_ex/mul_temp__2_11[1]
    SLICE_X37Y100        LUT1 (Prop_lut1_I0_O)        0.303    19.115 r  u_tinyriscv/u_ex/regs[1][25]_i_50/O
                         net (fo=1, routed)           0.000    19.115    u_tinyriscv/u_ex/regs[1][25]_i_50_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.665 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.665    u_tinyriscv/u_ex/regs_reg[1][25]_i_31_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.779 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    19.779    u_tinyriscv/u_ex/regs_reg[1][25]_i_19_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.001 r  u_tinyriscv/u_ex/qout_r_reg[28]_i_39/O[0]
                         net (fo=1, routed)           0.700    20.701    u_tinyriscv/u_id_ex/inst_ff/qout_r[31]_i_10__0_0[27]
    SLICE_X40Y114        LUT5 (Prop_lut5_I3_O)        0.299    21.000 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_28/O
                         net (fo=1, routed)           0.928    21.928    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_28_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I0_O)        0.124    22.052 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_10__0/O
                         net (fo=2, routed)           0.709    22.761    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_10__0_n_0
    SLICE_X55Y133        LUT6 (Prop_lut6_I3_O)        0.124    22.885 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_3__0/O
                         net (fo=29, routed)          0.679    23.564    u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_3__0_n_0
    SLICE_X56Y132        LUT6 (Prop_lut6_I2_O)        0.124    23.688 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[28]_i_1/O
                         net (fo=3, routed)           0.978    24.666    u_tinyriscv/u_if_id/inst_ff/regs_rdata1_o[1]
    SLICE_X52Y123        LUT4 (Prop_lut4_I1_O)        0.124    24.790 r  u_tinyriscv/u_if_id/inst_ff/qout_r[28]_i_1__2/O
                         net (fo=1, routed)           0.000    24.790    u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[28]
    SLICE_X52Y123        FDRE                                         r  u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.625    25.150    u_tinyriscv/u_id_ex/op1_jump_ff/clk_IBUF_BUFG
    SLICE_X52Y123        FDRE                                         r  u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[28]/C
                         clock pessimism              0.311    25.461    
                         clock uncertainty           -0.035    25.426    
    SLICE_X52Y123        FDRE (Setup_fdre_C_D)        0.031    25.457    u_tinyriscv/u_id_ex/op1_jump_ff/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                         25.457    
                         arrival time                         -24.790    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[31][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.965ns  (logic 4.849ns (25.568%)  route 14.116ns (74.432%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=1 LUT5=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 24.986 - 20.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.838     5.642    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X47Y114        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=22, routed)          0.801     6.899    u_tinyriscv/u_id_ex/op1_ff/Q[3]
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124     7.023 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           0.000     7.023    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_45_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.424 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.424    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_35_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.538    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_34_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.652    u_tinyriscv/u_id_ex/op1_ff/_ram_reg_0_255_0_0_i_31_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[0][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.766    u_tinyriscv/u_id_ex/op1_ff/regs_reg[0][14]_i_12_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.880    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][18]_i_15_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_tinyriscv/u_id_ex/op1_ff/regs_reg[1][23]_i_12_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.108    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[26]_i_10_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.421 f  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[28]_i_15/O[3]
                         net (fo=4, routed)           0.807     9.228    u_tinyriscv/data3[31]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.306     9.534 f  u_tinyriscv/spi_ctrl[31]_i_27/O
                         net (fo=2, routed)           0.456     9.989    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[16]
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.124    10.113 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[31]_i_22/O
                         net (fo=13, routed)          0.519    10.632    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[31]_i_22_n_0
    SLICE_X52Y114        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_12/O
                         net (fo=124, routed)         1.195    11.952    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]_8
    SLICE_X49Y128        LUT6 (Prop_lut6_I0_O)        0.124    12.076 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_27_27_i_8/O
                         net (fo=192, routed)         2.106    14.181    u_rom/_rom_reg_1280_1535_29_29/A1
    SLICE_X26Y132        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.305 r  u_rom/_rom_reg_1280_1535_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.305    u_rom/_rom_reg_1280_1535_29_29/OD
    SLICE_X26Y132        MUXF7 (Prop_muxf7_I0_O)      0.241    14.546 r  u_rom/_rom_reg_1280_1535_29_29/F7.B/O
                         net (fo=1, routed)           0.000    14.546    u_rom/_rom_reg_1280_1535_29_29/O0
    SLICE_X26Y132        MUXF8 (Prop_muxf8_I0_O)      0.098    14.644 r  u_rom/_rom_reg_1280_1535_29_29/F8/O
                         net (fo=1, routed)           1.475    16.119    u_rom/_rom_reg_1280_1535_29_29_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I3_O)        0.319    16.438 r  u_rom/qout_r[29]_i_19/O
                         net (fo=1, routed)           0.000    16.438    u_rom/qout_r[29]_i_19_n_0
    SLICE_X48Y133        MUXF7 (Prop_muxf7_I1_O)      0.245    16.683 r  u_rom/qout_r_reg[29]_i_12/O
                         net (fo=2, routed)           0.560    17.243    u_rom/qout_r_reg[29]_i_12_n_0
    SLICE_X51Y131        LUT6 (Prop_lut6_I1_O)        0.298    17.541 r  u_rom/qout_r[29]_i_7/O
                         net (fo=2, routed)           1.310    18.851    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[29]
    SLICE_X80Y120        LUT6 (Prop_lut6_I2_O)        0.124    18.975 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[29]_i_5/O
                         net (fo=1, routed)           0.446    19.422    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[29]_i_5_n_0
    SLICE_X80Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.546 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[29]_i_3/O
                         net (fo=6, routed)           1.343    20.889    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[29]
    SLICE_X59Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.013 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_22/O
                         net (fo=1, routed)           0.666    21.679    u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_22_n_0
    SLICE_X53Y100        LUT6 (Prop_lut6_I3_O)        0.124    21.803 f  u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_14/O
                         net (fo=2, routed)           0.899    22.701    u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_14_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124    22.825 r  u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_7/O
                         net (fo=27, routed)          1.127    23.952    u_tinyriscv/u_id_ex/inst_ff/regs[0][5]_i_7_n_0
    SLICE_X39Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.076 r  u_tinyriscv/u_id_ex/inst_ff/regs[31][5]_i_2/O
                         net (fo=1, routed)           0.407    24.483    u_tinyriscv/u_div/regs_reg[31][5]
    SLICE_X39Y74         LUT6 (Prop_lut6_I0_O)        0.124    24.607 r  u_tinyriscv/u_div/regs[31][5]_i_1/O
                         net (fo=1, routed)           0.000    24.607    u_tinyriscv/u_regs/regs_reg[31][31]_1[5]
    SLICE_X39Y74         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[31][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428    21.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    23.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.462    24.986    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[31][5]/C
                         clock pessimism              0.294    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X39Y74         FDRE (Setup_fdre_C_D)        0.031    25.276    u_tinyriscv/u_regs/regs_reg[31][5]
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -24.607    
  -------------------------------------------------------------------
                         slack                                  0.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.231ns (50.937%)  route 0.223ns (49.063%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.584     1.550    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X88Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[0]/Q
                         net (fo=1, routed)           0.164     1.855    u_jtag_top/u_jtag_dm/rx/read_data[31]_i_3_0[0]
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.900 f  u_jtag_top/u_jtag_dm/rx/read_data[0]_i_2/O
                         net (fo=1, routed)           0.059     1.958    u_jtag_top/u_jtag_dm/rx/read_data[0]_i_2_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.003 r  u_jtag_top/u_jtag_dm/rx/read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.003    u_jtag_top/u_jtag_dm/rx_n_313
    SLICE_X88Y100        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.940     2.154    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X88Y100        FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[0]/C
                         clock pessimism             -0.253     1.901    
    SLICE_X88Y100        FDCE (Hold_fdce_C_D)         0.091     1.992    u_jtag_top/u_jtag_dm/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 spi_0/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/spi_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.528%)  route 0.282ns (57.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.584     1.550    spi_0/clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  spi_0/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  spi_0/rdata_reg[2]/Q
                         net (fo=2, routed)           0.282     1.996    u_jtag_top/u_jtag_dm/rx/spi_data_reg[7][2]
    SLICE_X67Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.041 r  u_jtag_top/u_jtag_dm/rx/spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.041    spi_0/spi_data_reg[31]_0[2]
    SLICE_X67Y100        FDRE                                         r  spi_0/spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.935     2.149    spi_0/clk_IBUF_BUFG
    SLICE_X67Y100        FDRE                                         r  spi_0/spi_data_reg[2]/C
                         clock pessimism             -0.253     1.896    
    SLICE_X67Y100        FDRE (Hold_fdre_C_D)         0.091     1.987    spi_0/spi_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_div/div_result_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_div/result_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.357%)  route 0.302ns (56.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.557     1.523    u_tinyriscv/u_div/clk_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  u_tinyriscv/u_div/div_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_tinyriscv/u_div/div_result_reg[10]/Q
                         net (fo=3, routed)           0.156     1.820    u_tinyriscv/u_div/div_result_reg_n_0_[10]
    SLICE_X40Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  u_tinyriscv/u_div/result_o[10]_i_3/O
                         net (fo=1, routed)           0.146     2.011    u_tinyriscv/u_div/result_o[10]_i_3_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.056 r  u_tinyriscv/u_div/result_o[10]_i_1/O
                         net (fo=1, routed)           0.000     2.056    u_tinyriscv/u_div/result_o1_in[10]
    SLICE_X40Y100        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.911     2.125    u_tinyriscv/u_div/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  u_tinyriscv/u_div/result_o_reg[10]/C
                         clock pessimism             -0.253     1.872    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.091     1.963    u_tinyriscv/u_div/result_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_clint/inst_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/data_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.064%)  route 0.256ns (57.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.628     1.594    u_tinyriscv/u_clint/clk_IBUF_BUFG
    SLICE_X49Y120        FDRE                                         r  u_tinyriscv/u_clint/inst_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120        FDRE (Prop_fdre_C_Q)         0.141     1.735 r  u_tinyriscv/u_clint/inst_addr_reg[29]/Q
                         net (fo=1, routed)           0.256     1.991    u_tinyriscv/u_clint/inst_addr_reg_n_0_[29]
    SLICE_X52Y122        LUT4 (Prop_lut4_I3_O)        0.045     2.036 r  u_tinyriscv/u_clint/data_o[29]_i_1/O
                         net (fo=1, routed)           0.000     2.036    u_tinyriscv/u_clint/data_o[29]_i_1_n_0
    SLICE_X52Y122        FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.893     2.107    u_tinyriscv/u_clint/clk_IBUF_BUFG
    SLICE_X52Y122        FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[29]/C
                         clock pessimism             -0.257     1.851    
    SLICE_X52Y122        FDRE (Hold_fdre_C_D)         0.091     1.942    u_tinyriscv/u_clint/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/inst_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.034%)  route 0.267ns (58.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.635     1.601    u_tinyriscv/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X48Y110        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[8]/Q
                         net (fo=6, routed)           0.267     2.010    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[8]_0
    SLICE_X51Y108        LUT6 (Prop_lut6_I0_O)        0.045     2.055 r  u_tinyriscv/u_if_id/inst_addr_ff/inst_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.055    u_tinyriscv/u_clint/D[7]
    SLICE_X51Y108        FDRE                                         r  u_tinyriscv/u_clint/inst_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.905     2.119    u_tinyriscv/u_clint/clk_IBUF_BUFG
    SLICE_X51Y108        FDRE                                         r  u_tinyriscv/u_clint/inst_addr_reg[8]/C
                         clock pessimism             -0.257     1.863    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.092     1.955    u_tinyriscv/u_clint/inst_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_div/dividend_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.395%)  route 0.371ns (66.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.554     1.520    u_tinyriscv/u_id_ex/reg1_rdata_ff/clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[11]/Q
                         net (fo=13, routed)          0.371     2.032    u_tinyriscv/u_div/ie_reg1_rdata_o[11]
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.077 r  u_tinyriscv/u_div/dividend_r[11]_i_1/O
                         net (fo=1, routed)           0.000     2.077    u_tinyriscv/u_div/dividend_r[11]
    SLICE_X48Y100        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.911     2.125    u_tinyriscv/u_div/clk_IBUF_BUFG
    SLICE_X48Y100        FDRE                                         r  u_tinyriscv/u_div/dividend_r_reg[11]/C
                         clock pessimism             -0.253     1.872    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.091     1.963    u_tinyriscv/u_div/dividend_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/inst_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.348%)  route 0.287ns (60.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.633     1.599    u_tinyriscv/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X48Y114        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141     1.740 r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[23]/Q
                         net (fo=6, routed)           0.287     2.027    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[23]_0
    SLICE_X53Y115        LUT6 (Prop_lut6_I0_O)        0.045     2.072 r  u_tinyriscv/u_if_id/inst_addr_ff/inst_addr[23]_i_1/O
                         net (fo=1, routed)           0.000     2.072    u_tinyriscv/u_clint/D[19]
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv/u_clint/inst_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.900     2.114    u_tinyriscv/u_clint/clk_IBUF_BUFG
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv/u_clint/inst_addr_reg[23]/C
                         clock pessimism             -0.257     1.858    
    SLICE_X53Y115        FDRE (Hold_fdre_C_D)         0.091     1.949    u_tinyriscv/u_clint/inst_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mepc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/int_addr_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.046%)  route 0.394ns (67.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.580     1.546    u_tinyriscv/u_csr_reg/clk_IBUF_BUFG
    SLICE_X67Y98         FDRE                                         r  u_tinyriscv/u_csr_reg/mepc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  u_tinyriscv/u_csr_reg/mepc_reg[1]/Q
                         net (fo=2, routed)           0.394     2.081    u_tinyriscv/u_clint/int_addr_o_reg[31]_1[1]
    SLICE_X64Y100        LUT4 (Prop_lut4_I1_O)        0.045     2.126 r  u_tinyriscv/u_clint/int_addr_o[1]_i_1/O
                         net (fo=1, routed)           0.000     2.126    u_tinyriscv/u_clint/int_addr_o[1]_i_1_n_0
    SLICE_X64Y100        FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.935     2.149    u_tinyriscv/u_clint/clk_IBUF_BUFG
    SLICE_X64Y100        FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[1]/C
                         clock pessimism             -0.253     1.896    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.091     1.987    u_tinyriscv/u_clint/int_addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mtvec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/int_addr_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.226ns (38.916%)  route 0.355ns (61.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.580     1.546    u_tinyriscv/u_csr_reg/clk_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  u_tinyriscv/u_csr_reg/mtvec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.128     1.674 r  u_tinyriscv/u_csr_reg/mtvec_reg[9]/Q
                         net (fo=2, routed)           0.355     2.029    u_tinyriscv/u_clint/int_addr_o_reg[31]_2[9]
    SLICE_X60Y102        LUT4 (Prop_lut4_I3_O)        0.098     2.127 r  u_tinyriscv/u_clint/int_addr_o[9]_i_1/O
                         net (fo=1, routed)           0.000     2.127    u_tinyriscv/u_clint/int_addr_o[9]_i_1_n_0
    SLICE_X60Y102        FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.935     2.149    u_tinyriscv/u_clint/clk_IBUF_BUFG
    SLICE_X60Y102        FDRE                                         r  u_tinyriscv/u_clint/int_addr_o_reg[9]/C
                         clock pessimism             -0.253     1.896    
    SLICE_X60Y102        FDRE (Hold_fdre_C_D)         0.091     1.987    u_tinyriscv/u_clint/int_addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 spi_0/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_0/spi_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.665     1.631    spi_0/clk_IBUF_BUFG
    SLICE_X85Y104        FDRE                                         r  spi_0/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  spi_0/en_reg/Q
                         net (fo=14, routed)          0.079     1.851    spi_0/en
    SLICE_X85Y104        FDRE                                         r  spi_0/spi_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.938     2.152    spi_0/clk_IBUF_BUFG
    SLICE_X85Y104        FDRE                                         r  spi_0/spi_status_reg[0]/C
                         clock pessimism             -0.521     1.631    
    SLICE_X85Y104        FDRE (Hold_fdre_C_D)         0.075     1.706    spi_0/spi_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X67Y91    over_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X67Y91    succ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X64Y106   gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X80Y103   gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X67Y102   gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X64Y107   gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y113   gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X65Y113   gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X87Y109   gpio_0/gpio_ctrl_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y97    u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y97    u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X58Y95    u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y97    u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X36Y97    u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           669 Endpoints
Min Delay           669 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.652ns (13.974%)  route 10.170ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.713    11.822    u_jtag_top/u_jtag_driver/tx/p_0_out
    SLICE_X91Y123        FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.652ns (13.974%)  route 10.170ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.713    11.822    u_jtag_top/u_jtag_driver/tx/p_0_out
    SLICE_X91Y123        FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.652ns (13.974%)  route 10.170ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.713    11.822    u_jtag_top/u_jtag_driver/tx/p_0_out
    SLICE_X91Y123        FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.652ns (13.974%)  route 10.170ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.713    11.822    u_jtag_top/u_jtag_driver/tx/p_0_out
    SLICE_X91Y123        FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.652ns (13.974%)  route 10.170ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.713    11.822    u_jtag_top/u_jtag_driver/tx/p_0_out
    SLICE_X91Y123        FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.652ns (13.974%)  route 10.170ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.713    11.822    u_jtag_top/u_jtag_driver/tx/p_0_out
    SLICE_X91Y123        FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.652ns (13.974%)  route 10.170ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.713    11.822    u_jtag_top/u_jtag_driver/tx/p_0_out
    SLICE_X91Y123        FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/tx/req_data_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.822ns  (logic 1.652ns (13.974%)  route 10.170ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.713    11.822    u_jtag_top/u_jtag_driver/tx/p_0_out
    SLICE_X91Y123        FDCE                                         f  u_jtag_top/u_jtag_driver/tx/req_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.557ns  (logic 1.652ns (14.294%)  route 9.905ns (85.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.448    11.557    u_jtag_top/u_jtag_driver/p_0_out
    SLICE_X92Y126        FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[36]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.557ns  (logic 1.652ns (14.294%)  route 9.905ns (85.706%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)        7.457     8.985    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X93Y133        LUT1 (Prop_lut1_I0_O)        0.124     9.109 f  u_tinyriscv/u_csr_reg/mstatus[31]_i_1/O
                         net (fo=1412, routed)        2.448    11.557    u_jtag_top/u_jtag_driver/p_0_out
    SLICE_X92Y126        FDCE                                         f  u_jtag_top/u_jtag_driver/dtm_req_data_reg[36]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[38]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y126        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[38]/C
    SLICE_X93Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[38]/Q
                         net (fo=2, routed)           0.063     0.204    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[38]
    SLICE_X92Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y134        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/C
    SLICE_X91Y134        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[28]/Q
                         net (fo=1, routed)           0.117     0.245    u_jtag_top/u_jtag_driver/recv_data[28]
    SLICE_X92Y134        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/req_d_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/rx/req_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/C
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/req_d_reg/Q
                         net (fo=1, routed)           0.120     0.248    u_jtag_top/u_jtag_driver/rx/req_d
    SLICE_X91Y135        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/C
    SLICE_X91Y126        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/Q
                         net (fo=1, routed)           0.120     0.248    u_jtag_top/u_jtag_driver/recv_data[9]
    SLICE_X91Y128        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.148ns (57.673%)  route 0.109ns (42.327%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/C
    SLICE_X90Y132        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/Q
                         net (fo=1, routed)           0.109     0.257    u_jtag_top/u_jtag_driver/recv_data[24]
    SLICE_X91Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/dm_resp_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y127        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[15]/C
    SLICE_X92Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[15]/Q
                         net (fo=1, routed)           0.051     0.215    u_jtag_top/u_jtag_driver/dm_resp_data[15]
    SLICE_X93Y127        LUT4 (Prop_lut4_I2_O)        0.045     0.260 r  u_jtag_top/u_jtag_driver/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.260    u_jtag_top/u_jtag_driver/shift_reg[15]_i_1_n_0
    SLICE_X93Y127        FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.148ns (56.885%)  route 0.112ns (43.115%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
    SLICE_X90Y130        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/Q
                         net (fo=1, routed)           0.112     0.260    u_jtag_top/u_jtag_driver/recv_data[22]
    SLICE_X90Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y133        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[21]/C
    SLICE_X91Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[21]/Q
                         net (fo=2, routed)           0.120     0.261    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[21]
    SLICE_X90Y133        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
    SLICE_X90Y132        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/Q
                         net (fo=1, routed)           0.113     0.261    u_jtag_top/u_jtag_driver/recv_data[30]
    SLICE_X90Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y130        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/C
    SLICE_X90Y130        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/Q
                         net (fo=1, routed)           0.114     0.262    u_jtag_top/u_jtag_driver/recv_data[34]
    SLICE_X91Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[34]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.859ns  (logic 4.340ns (48.985%)  route 4.519ns (51.015%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.907     5.711    gpio_0/clk_IBUF_BUFG
    SLICE_X64Y106        FDRE                                         r  gpio_0/gpio_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.456     6.167 r  gpio_0/gpio_ctrl_reg[0]/Q
                         net (fo=5, routed)           1.529     7.697    gpio_0/Q[0]
    SLICE_X83Y105        LUT2 (Prop_lut2_I0_O)        0.152     7.849 f  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.990    10.839    gpio_IOBUF[0]_inst/T
    H18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.732    14.570 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.570    gpio[0]
    H18                                                               r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.176ns (48.597%)  route 4.417ns (51.403%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.907     5.711    gpio_0/clk_IBUF_BUFG
    SLICE_X63Y102        FDRE                                         r  gpio_0/gpio_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.456     6.167 f  gpio_0/gpio_ctrl_reg[3]/Q
                         net (fo=4, routed)           1.719     7.886    gpio_0/Q[3]
    SLICE_X83Y101        LUT2 (Prop_lut2_I1_O)        0.124     8.010 f  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.699    10.709    gpio_IOBUF[1]_inst/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.596    14.305 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.305    gpio[1]
    M14                                                               r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_ctrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.883ns  (logic 4.158ns (52.752%)  route 3.724ns (47.248%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.908     5.712    spi_0/clk_IBUF_BUFG
    SLICE_X64Y101        FDRE                                         r  spi_0/spi_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.456     6.168 f  spi_0/spi_ctrl_reg[3]/Q
                         net (fo=3, routed)           0.766     6.934    spi_0/spi_ctrl_reg[3]_0
    SLICE_X86Y100        LUT1 (Prop_lut1_I0_O)        0.124     7.058 r  spi_0/spi_ss_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.959    10.017    spi_ss_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.578    13.595 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000    13.595    spi_ss
    T15                                                               r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 succ_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            succ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 4.080ns (54.058%)  route 3.468ns (45.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.714     5.518    clk_IBUF_BUFG
    SLICE_X67Y91         FDSE                                         r  succ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDSE (Prop_fdse_C_Q)         0.456     5.974 r  succ_reg/Q
                         net (fo=1, routed)           3.468     9.442    succ_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.624    13.066 r  succ_OBUF_inst/O
                         net (fo=0)                   0.000    13.066    succ
    K14                                                               r  succ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 over_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            over
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 4.077ns (54.078%)  route 3.462ns (45.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.714     5.518    clk_IBUF_BUFG
    SLICE_X67Y91         FDSE                                         r  over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDSE (Prop_fdse_C_Q)         0.456     5.974 r  over_reg/Q
                         net (fo=1, routed)           3.462     9.436    over_OBUF
    J14                  OBUF (Prop_obuf_I_O)         3.621    13.057 r  over_OBUF_inst/O
                         net (fo=0)                   0.000    13.057    over
    J14                                                               r  over (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 4.172ns (58.660%)  route 2.940ns (41.340%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.961     5.765    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X92Y121        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y121        FDCE (Prop_fdce_C_Q)         0.518     6.283 f  u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=5, routed)           0.817     7.100    u_jtag_top/u_jtag_dm/dm_halt_req_reg_0
    SLICE_X100Y121       LUT1 (Prop_lut1_I0_O)        0.124     7.224 r  u_jtag_top/u_jtag_dm/halted_ind_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.123     9.348    halted_ind_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.530    12.878 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000    12.878    halted_ind
    J18                                                               r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.863ns  (logic 4.082ns (59.472%)  route 2.781ns (40.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.914     5.718    spi_0/clk_IBUF_BUFG
    SLICE_X87Y103        FDRE                                         r  spi_0/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDRE (Prop_fdre_C_Q)         0.456     6.174 r  spi_0/spi_mosi_reg/Q
                         net (fo=1, routed)           2.781     8.956    spi_mosi_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.626    12.581 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.581    spi_mosi
    U12                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_0/spi_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 4.123ns (60.781%)  route 2.660ns (39.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.973     5.777    spi_0/clk_IBUF_BUFG
    SLICE_X90Y103        FDRE                                         r  spi_0/spi_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y103        FDRE (Prop_fdre_C_Q)         0.518     6.295 r  spi_0/spi_clk_reg/Q
                         net (fo=2, routed)           2.660     8.955    spi_clk_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.605    12.560 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.560    spi_clk
    T11                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.893ns  (logic 0.776ns (40.996%)  route 1.117ns (59.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.955     5.759    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X90Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y123        FDCE (Prop_fdce_C_Q)         0.478     6.237 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[7]/Q
                         net (fo=1, routed)           1.117     7.354    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[5]
    SLICE_X91Y126        LUT2 (Prop_lut2_I0_O)        0.298     7.652 r  u_jtag_top/u_jtag_driver/rx/recv_data[7]_i_1/O
                         net (fo=1, routed)           0.000     7.652    u_jtag_top/u_jtag_driver/rx/recv_data0_in[7]
    SLICE_X91Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.888ns  (logic 0.774ns (40.986%)  route 1.114ns (59.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.703    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.804 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.955     5.759    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X90Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y123        FDCE (Prop_fdce_C_Q)         0.478     6.237 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/Q
                         net (fo=1, routed)           1.114     7.352    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[3]
    SLICE_X91Y126        LUT2 (Prop_lut2_I0_O)        0.296     7.648 r  u_jtag_top/u_jtag_driver/rx/recv_data[5]_i_1/O
                         net (fo=1, routed)           0.000     7.648    u_jtag_top/u_jtag_driver/rx/recv_data0_in[5]
    SLICE_X91Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.684     1.650    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X90Y134        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y134        FDCE (Prop_fdce_C_Q)         0.164     1.814 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/Q
                         net (fo=1, routed)           0.083     1.897    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[34]
    SLICE_X91Y134        LUT2 (Prop_lut2_I0_O)        0.049     1.946 r  u_jtag_top/u_jtag_driver/rx/recv_data[36]_i_1/O
                         net (fo=1, routed)           0.000     1.946    u_jtag_top/u_jtag_driver/rx/recv_data0_in[36]
    SLICE_X91Y134        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.164ns (46.476%)  route 0.189ns (53.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.678     1.644    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X90Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y128        FDCE (Prop_fdce_C_Q)         0.164     1.808 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.189     1.997    u_jtag_top/u_jtag_driver/tx/ack_d_reg_0
    SLICE_X93Y133        FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.675     1.641    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X91Y125        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y125        FDCE (Prop_fdce_C_Q)         0.141     1.782 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[37]/Q
                         net (fo=1, routed)           0.179     1.961    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[35]
    SLICE_X92Y125        LUT2 (Prop_lut2_I0_O)        0.045     2.006 r  u_jtag_top/u_jtag_driver/rx/recv_data[37]_i_1/O
                         net (fo=1, routed)           0.000     2.006    u_jtag_top/u_jtag_driver/rx/recv_data0_in[37]
    SLICE_X92Y125        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.213ns (58.935%)  route 0.148ns (41.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.684     1.650    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X90Y134        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y134        FDCE (Prop_fdce_C_Q)         0.164     1.814 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.148     1.963    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[28]
    SLICE_X90Y132        LUT2 (Prop_lut2_I0_O)        0.049     2.012 r  u_jtag_top/u_jtag_driver/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     2.012    u_jtag_top/u_jtag_driver/rx/recv_data0_in[30]
    SLICE_X90Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.164ns (44.110%)  route 0.208ns (55.890%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.684     1.650    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X90Y135        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y135        FDCE (Prop_fdce_C_Q)         0.164     1.814 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.208     2.022    u_jtag_top/u_jtag_driver/rx/req_d_reg_0
    SLICE_X91Y135        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.210ns (51.168%)  route 0.200ns (48.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.684     1.650    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X90Y134        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y134        FDCE (Prop_fdce_C_Q)         0.164     1.814 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.200     2.015    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[22]
    SLICE_X90Y132        LUT2 (Prop_lut2_I0_O)        0.046     2.061 r  u_jtag_top/u_jtag_driver/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     2.061    u_jtag_top/u_jtag_driver/rx/recv_data0_in[24]
    SLICE_X90Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.223ns (50.848%)  route 0.216ns (49.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.675     1.641    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X91Y125        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y125        FDCE (Prop_fdce_C_Q)         0.128     1.769 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[9]/Q
                         net (fo=1, routed)           0.216     1.985    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[7]
    SLICE_X91Y126        LUT2 (Prop_lut2_I0_O)        0.095     2.080 r  u_jtag_top/u_jtag_driver/rx/recv_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.080    u_jtag_top/u_jtag_driver/rx/recv_data0_in[9]
    SLICE_X91Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.188ns (39.964%)  route 0.282ns (60.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.657     1.623    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X89Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDCE (Prop_fdce_C_Q)         0.141     1.764 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.282     2.047    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[20]
    SLICE_X90Y130        LUT2 (Prop_lut2_I0_O)        0.047     2.094 r  u_jtag_top/u_jtag_driver/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     2.094    u_jtag_top/u_jtag_driver/rx/recv_data0_in[22]
    SLICE_X90Y130        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.185ns (40.028%)  route 0.277ns (59.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.675     1.641    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X91Y125        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y125        FDCE (Prop_fdce_C_Q)         0.141     1.782 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[8]/Q
                         net (fo=1, routed)           0.277     2.059    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[6]
    SLICE_X91Y126        LUT2 (Prop_lut2_I0_O)        0.044     2.103 r  u_jtag_top/u_jtag_driver/rx/recv_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.103    u_jtag_top/u_jtag_driver/rx/recv_data0_in[8]
    SLICE_X91Y126        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.184ns (37.519%)  route 0.306ns (62.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.657     1.623    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X89Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDCE (Prop_fdce_C_Q)         0.141     1.764 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.306     2.071    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[18]
    SLICE_X90Y130        LUT2 (Prop_lut2_I0_O)        0.043     2.114 r  u_jtag_top/u_jtag_driver/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     2.114    u_jtag_top/u_jtag_driver/rx/recv_data0_in[20]
    SLICE_X90Y130        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          8361 Endpoints
Min Delay          8361 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.219ns  (logic 2.520ns (10.853%)  route 20.699ns (89.147%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT6=6)
  Clock Path Skew:        5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.206    15.734    u_rom/rst_IBUF
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.124    15.858 r  u_rom/qout_r[20]_i_7/O
                         net (fo=2, routed)           1.672    17.529    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[20]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5/O
                         net (fo=1, routed)           0.452    18.105    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.229 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_3/O
                         net (fo=4, routed)           0.944    19.173    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[20]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    19.297 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23/O
                         net (fo=1, routed)           0.597    19.894    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.124    20.018 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.683    20.702    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.826 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          0.765    21.591    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[4]
    SLICE_X47Y106        LUT6 (Prop_lut6_I4_O)        0.124    21.715 r  u_tinyriscv/u_if_id/inst_ff/qout_r[4]_i_3/O
                         net (fo=1, routed)           0.570    22.285    u_tinyriscv/u_if_id/inst_ff/regs_rdata2_o[4]
    SLICE_X49Y108        LUT4 (Prop_lut4_I1_O)        0.124    22.409 r  u_tinyriscv/u_if_id/inst_ff/qout_r[4]_i_1__2/O
                         net (fo=1, routed)           0.810    23.219    u_tinyriscv/u_id_ex/op2_ff/D[4]
    SLICE_X48Y115        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.645     5.170    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X48Y115        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[21][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.069ns  (logic 2.520ns (10.924%)  route 20.549ns (89.076%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.206    15.734    u_rom/rst_IBUF
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.124    15.858 r  u_rom/qout_r[20]_i_7/O
                         net (fo=2, routed)           1.672    17.529    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[20]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5/O
                         net (fo=1, routed)           0.452    18.105    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.229 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_3/O
                         net (fo=4, routed)           0.944    19.173    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[20]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    19.297 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23/O
                         net (fo=1, routed)           0.597    19.894    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.124    20.018 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.683    20.702    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.826 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          1.357    22.183    u_tinyriscv/u_div/ex_reg_wdata_o[4]
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    22.307 r  u_tinyriscv/u_div/regs[21][4]_i_2/O
                         net (fo=1, routed)           0.638    22.945    u_tinyriscv/u_div/regs[21][4]_i_2_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I0_O)        0.124    23.069 r  u_tinyriscv/u_div/regs[21][4]_i_1/O
                         net (fo=1, routed)           0.000    23.069    u_tinyriscv/u_regs/regs_reg[21][31]_1[4]
    SLICE_X42Y72         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.465     4.989    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.991ns  (logic 2.396ns (10.422%)  route 20.595ns (89.578%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=6)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.165    15.693    u_rom/rst_IBUF
    SLICE_X40Y134        LUT6 (Prop_lut6_I0_O)        0.124    15.817 r  u_rom/qout_r[22]_i_7/O
                         net (fo=2, routed)           2.047    17.864    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[22]
    SLICE_X81Y115        LUT6 (Prop_lut6_I2_O)        0.124    17.988 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_5/O
                         net (fo=1, routed)           0.151    18.139    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_5_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.263 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_3/O
                         net (fo=4, routed)           1.618    19.881    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[22]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.124    20.005 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.695    20.700    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_7_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I4_O)        0.124    20.824 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=34, routed)          0.740    21.563    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[6]
    SLICE_X41Y88         LUT6 (Prop_lut6_I4_O)        0.124    21.687 r  u_tinyriscv/u_if_id/inst_ff/qout_r[6]_i_1__0/O
                         net (fo=2, routed)           1.179    22.867    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[24]_2[2]
    SLICE_X43Y115        LUT5 (Prop_lut5_I4_O)        0.124    22.991 r  u_tinyriscv/u_if_id/inst_ff/qout_r[6]_i_1__5/O
                         net (fo=1, routed)           0.000    22.991    u_tinyriscv/u_id_ex/op2_ff/D[6]
    SLICE_X43Y115        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.647     5.172    u_tinyriscv/u_id_ex/op2_ff/clk_IBUF_BUFG
    SLICE_X43Y115        FDRE                                         r  u_tinyriscv/u_id_ex/op2_ff/qout_r_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[20][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.931ns  (logic 2.520ns (10.990%)  route 20.411ns (89.010%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.206    15.734    u_rom/rst_IBUF
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.124    15.858 r  u_rom/qout_r[20]_i_7/O
                         net (fo=2, routed)           1.672    17.529    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[20]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5/O
                         net (fo=1, routed)           0.452    18.105    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.229 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_3/O
                         net (fo=4, routed)           0.944    19.173    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[20]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    19.297 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23/O
                         net (fo=1, routed)           0.597    19.894    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.124    20.018 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.683    20.702    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.826 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          1.247    22.073    u_tinyriscv/u_div/ex_reg_wdata_o[4]
    SLICE_X48Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.197 r  u_tinyriscv/u_div/regs[20][4]_i_2/O
                         net (fo=1, routed)           0.610    22.807    u_tinyriscv/u_div/regs[20][4]_i_2_n_0
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.124    22.931 r  u_tinyriscv/u_div/regs[20][4]_i_1/O
                         net (fo=1, routed)           0.000    22.931    u_tinyriscv/u_regs/regs_reg[20][31]_1[4]
    SLICE_X48Y74         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[20][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.460     4.984    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[20][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.920ns  (logic 2.520ns (10.995%)  route 20.400ns (89.005%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT6=6)
  Clock Path Skew:        5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.206    15.734    u_rom/rst_IBUF
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.124    15.858 r  u_rom/qout_r[20]_i_7/O
                         net (fo=2, routed)           1.672    17.529    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[20]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5/O
                         net (fo=1, routed)           0.452    18.105    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.229 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_3/O
                         net (fo=4, routed)           0.944    19.173    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[20]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    19.297 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23/O
                         net (fo=1, routed)           0.597    19.894    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.124    20.018 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.683    20.702    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.826 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          0.649    21.474    u_tinyriscv/u_if_id/inst_ff/ex_reg_wdata_o[4]
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.124    21.598 r  u_tinyriscv/u_if_id/inst_ff/qout_r[4]_i_1/O
                         net (fo=3, routed)           1.198    22.796    u_tinyriscv/u_if_id/inst_ff/qout_r_reg[19]_0[4]
    SLICE_X49Y118        LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  u_tinyriscv/u_if_id/inst_ff/qout_r[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.920    u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[31]_3[4]
    SLICE_X49Y118        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.641     5.166    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X49Y118        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[23][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.877ns  (logic 2.520ns (11.015%)  route 20.357ns (88.985%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.206    15.734    u_rom/rst_IBUF
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.124    15.858 r  u_rom/qout_r[20]_i_7/O
                         net (fo=2, routed)           1.672    17.529    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[20]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5/O
                         net (fo=1, routed)           0.452    18.105    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.229 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_3/O
                         net (fo=4, routed)           0.944    19.173    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[20]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    19.297 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23/O
                         net (fo=1, routed)           0.597    19.894    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.124    20.018 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.683    20.702    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.826 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          1.311    22.137    u_tinyriscv/u_div/ex_reg_wdata_o[4]
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    22.261 r  u_tinyriscv/u_div/regs[23][4]_i_2/O
                         net (fo=1, routed)           0.493    22.753    u_tinyriscv/u_div/regs[23][4]_i_2_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124    22.877 r  u_tinyriscv/u_div/regs[23][4]_i_1/O
                         net (fo=1, routed)           0.000    22.877    u_tinyriscv/u_regs/regs_reg[23][31]_1[4]
    SLICE_X48Y72         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.463     4.987    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[23][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[22][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.855ns  (logic 2.396ns (10.483%)  route 20.459ns (89.516%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.165    15.693    u_rom/rst_IBUF
    SLICE_X40Y134        LUT6 (Prop_lut6_I0_O)        0.124    15.817 r  u_rom/qout_r[22]_i_7/O
                         net (fo=2, routed)           2.047    17.864    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[22]
    SLICE_X81Y115        LUT6 (Prop_lut6_I2_O)        0.124    17.988 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_5/O
                         net (fo=1, routed)           0.151    18.139    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_5_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.263 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_3/O
                         net (fo=4, routed)           1.618    19.881    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[22]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.124    20.005 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.695    20.700    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_7_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I4_O)        0.124    20.824 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=34, routed)          1.287    22.110    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X38Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.234 r  u_tinyriscv/u_div/regs[22][6]_i_2/O
                         net (fo=1, routed)           0.496    22.731    u_tinyriscv/u_div/regs[22][6]_i_2_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    22.855 r  u_tinyriscv/u_div/regs[22][6]_i_1/O
                         net (fo=1, routed)           0.000    22.855    u_tinyriscv/u_regs/regs_reg[22][31]_1[6]
    SLICE_X38Y72         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.465     4.989    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X38Y72         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[22][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[18][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.854ns  (logic 2.520ns (11.026%)  route 20.334ns (88.973%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.206    15.734    u_rom/rst_IBUF
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.124    15.858 r  u_rom/qout_r[20]_i_7/O
                         net (fo=2, routed)           1.672    17.529    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[20]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5/O
                         net (fo=1, routed)           0.452    18.105    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.229 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_3/O
                         net (fo=4, routed)           0.944    19.173    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[20]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    19.297 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23/O
                         net (fo=1, routed)           0.597    19.894    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.124    20.018 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.683    20.702    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.826 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          1.287    22.113    u_tinyriscv/u_div/ex_reg_wdata_o[4]
    SLICE_X44Y73         LUT6 (Prop_lut6_I3_O)        0.124    22.237 r  u_tinyriscv/u_div/regs[18][4]_i_2/O
                         net (fo=1, routed)           0.493    22.730    u_tinyriscv/u_div/regs[18][4]_i_2_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.854 r  u_tinyriscv/u_div/regs[18][4]_i_1/O
                         net (fo=1, routed)           0.000    22.854    u_tinyriscv/u_regs/regs_reg[18][31]_1[4]
    SLICE_X44Y73         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.463     4.987    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[18][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.839ns  (logic 2.520ns (11.033%)  route 20.319ns (88.966%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.206    15.734    u_rom/rst_IBUF
    SLICE_X48Y137        LUT6 (Prop_lut6_I0_O)        0.124    15.858 r  u_rom/qout_r[20]_i_7/O
                         net (fo=2, routed)           1.672    17.529    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[20]
    SLICE_X67Y118        LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5/O
                         net (fo=1, routed)           0.452    18.105    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_5_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.229 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[20]_i_3/O
                         net (fo=4, routed)           0.944    19.173    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[20]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124    19.297 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23/O
                         net (fo=1, routed)           0.597    19.894    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_23_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.124    20.018 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9/O
                         net (fo=1, routed)           0.683    20.702    u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_9_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    20.826 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][4]_i_2/O
                         net (fo=35, routed)          1.273    22.099    u_tinyriscv/u_div/ex_reg_wdata_o[4]
    SLICE_X48Y71         LUT6 (Prop_lut6_I5_O)        0.124    22.223 r  u_tinyriscv/u_div/regs[6][4]_i_2/O
                         net (fo=1, routed)           0.493    22.715    u_tinyriscv/u_div/regs[6][4]_i_2_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124    22.839 r  u_tinyriscv/u_div/regs[6][4]_i_1/O
                         net (fo=1, routed)           0.000    22.839    u_tinyriscv/u_regs/regs_reg[6][31]_1[4]
    SLICE_X48Y71         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.465     4.989    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X48Y71         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_regs/regs_reg[17][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.835ns  (logic 2.396ns (10.492%)  route 20.439ns (89.508%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M15                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  rst_IBUF_inst/O
                         net (fo=1177, routed)       14.165    15.693    u_rom/rst_IBUF
    SLICE_X40Y134        LUT6 (Prop_lut6_I0_O)        0.124    15.817 r  u_rom/qout_r[22]_i_7/O
                         net (fo=2, routed)           2.047    17.864    u_tinyriscv/u_id_ex/inst_ff/s0_data_i[22]
    SLICE_X81Y115        LUT6 (Prop_lut6_I2_O)        0.124    17.988 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_5/O
                         net (fo=1, routed)           0.151    18.139    u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_5_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I3_O)        0.124    18.263 r  u_tinyriscv/u_id_ex/inst_ff/spi_ctrl[22]_i_3/O
                         net (fo=4, routed)           1.618    19.881    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[22]
    SLICE_X52Y103        LUT6 (Prop_lut6_I4_O)        0.124    20.005 f  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_7/O
                         net (fo=1, routed)           0.695    20.700    u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_7_n_0
    SLICE_X49Y93         LUT6 (Prop_lut6_I4_O)        0.124    20.824 r  u_tinyriscv/u_id_ex/inst_ff/regs[1][6]_i_2/O
                         net (fo=34, routed)          1.224    22.047    u_tinyriscv/u_div/ex_reg_wdata_o[6]
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.124    22.171 r  u_tinyriscv/u_div/regs[17][6]_i_2/O
                         net (fo=1, routed)           0.540    22.711    u_tinyriscv/u_div/regs[17][6]_i_2_n_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.835 r  u_tinyriscv/u_div/regs[17][6]_i_1/O
                         net (fo=1, routed)           0.000    22.835    u_tinyriscv/u_regs/regs_reg[17][31]_1[6]
    SLICE_X40Y73         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[17][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     3.434    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        1.464     4.988    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X40Y73         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[17][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X91Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.128     0.269    u_jtag_top/u_jtag_dm/tx/ack
    SLICE_X90Y135        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.957     2.171    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X90Y135        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/C
    SLICE_X93Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.141     0.282    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[10]
    SLICE_X92Y122        LUT2 (Prop_lut2_I0_O)        0.045     0.327 r  u_jtag_top/u_jtag_dm/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.327    u_jtag_top/u_jtag_dm/rx/recv_data[10]_i_1_n_0
    SLICE_X92Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.949     2.163    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X92Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[15]/C
    SLICE_X91Y123        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[15]/Q
                         net (fo=1, routed)           0.140     0.268    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[15]
    SLICE_X91Y122        LUT2 (Prop_lut2_I0_O)        0.098     0.366 r  u_jtag_top/u_jtag_dm/rx/recv_data[15]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u_jtag_top/u_jtag_dm/rx/recv_data[15]_i_1_n_0
    SLICE_X91Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.949     2.163    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X91Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[15]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.190ns (48.351%)  route 0.203ns (51.649%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/C
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[6]/Q
                         net (fo=1, routed)           0.203     0.344    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[6]
    SLICE_X90Y124        LUT2 (Prop_lut2_I0_O)        0.049     0.393 r  u_jtag_top/u_jtag_dm/rx/recv_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.393    u_jtag_top/u_jtag_dm/rx/recv_data[6]_i_1_n_0
    SLICE_X90Y124        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.946     2.160    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X90Y124        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[6]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.288%)  route 0.270ns (65.712%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y133        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_reg/C
    SLICE_X93Y133        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.270     0.411    u_jtag_top/u_jtag_dm/rx/req
    SLICE_X90Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.950     2.164    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X90Y128        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.226ns (53.994%)  route 0.193ns (46.006%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[3]/C
    SLICE_X91Y123        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[3]/Q
                         net (fo=1, routed)           0.193     0.321    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[3]
    SLICE_X91Y122        LUT2 (Prop_lut2_I0_O)        0.098     0.419 r  u_jtag_top/u_jtag_dm/rx/recv_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.419    u_jtag_top/u_jtag_dm/rx/recv_data[3]_i_1_n_0
    SLICE_X91Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.949     2.163    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X91Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.467%)  route 0.198ns (46.533%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y123        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[9]/C
    SLICE_X93Y123        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[9]/Q
                         net (fo=1, routed)           0.198     0.326    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[9]
    SLICE_X92Y122        LUT2 (Prop_lut2_I0_O)        0.099     0.425 r  u_jtag_top/u_jtag_dm/rx/recv_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.425    u_jtag_top/u_jtag_dm/rx/recv_data[9]_i_1_n_0
    SLICE_X92Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.949     2.163    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X92Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[9]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.226ns (52.703%)  route 0.203ns (47.297%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[7]/C
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[7]/Q
                         net (fo=1, routed)           0.203     0.331    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[7]
    SLICE_X92Y122        LUT2 (Prop_lut2_I0_O)        0.098     0.429 r  u_jtag_top/u_jtag_dm/rx/recv_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.429    u_jtag_top/u_jtag_dm/rx/recv_data[7]_i_1_n_0
    SLICE_X92Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.949     2.163    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X92Y122        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[7]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.187ns (42.860%)  route 0.249ns (57.140%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
    SLICE_X91Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.249     0.390    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[12]
    SLICE_X91Y120        LUT2 (Prop_lut2_I0_O)        0.046     0.436 r  u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.436    u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1_n_0
    SLICE_X91Y120        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.951     2.165    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X91Y120        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.190ns (42.542%)  route 0.257ns (57.458%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[14]/C
    SLICE_X91Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[14]/Q
                         net (fo=1, routed)           0.257     0.398    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_1[14]
    SLICE_X91Y120        LUT2 (Prop_lut2_I0_O)        0.049     0.447 r  u_jtag_top/u_jtag_dm/rx/recv_data[14]_i_1/O
                         net (fo=1, routed)           0.000     0.447    u_jtag_top/u_jtag_dm/rx/recv_data[14]_i_1_n_0
    SLICE_X91Y120        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=6800, routed)        0.951     2.165    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X91Y120        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[14]/C





