INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/inverter_block/inverter_block.srcs/sim_1/new/pwm_generator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pwm_generator'
