# 1 "arch/arm/boot/dts/benefit_m7.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/benefit_m7.dts"

/dts-v1/;

# 1 "arch/arm/boot/dts/mt6735m.dtsi" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm/boot/dts/mt6735m.dtsi" 2

# 1 "arch/arm/boot/dts/mt6735m-pinfunc.h" 1
# 14 "arch/arm/boot/dts/mt6735m-pinfunc.h"
# 1 "arch/arm/boot/dts/mt65xx.h" 1
# 15 "arch/arm/boot/dts/mt6735m-pinfunc.h" 2
# 11 "arch/arm/boot/dts/mt6735m.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/mmc/mt67xx-msdc.h" 1
# 12 "arch/arm/boot/dts/mt6735m.dtsi" 2

/ {
 model = "MT6735M";
 compatible = "mediatek,MT6735";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;


  chosen {
   bootargs = "console=tty0 console=ttyMT0,921600n1 root=/dev/ram 			initrd=0x44000000,0x1000000 loglevel=8 androidboot.hardware=mt6735";

  };



 mtk-msdc.0 {
    compatible = "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 0 0 0xffffffff>;

    mmc0: msdc0@11230000{
      compatible = "mediatek,mt6735m-mmc";
      reg = <0x11230000 0x10000
       0x10000e84 0x2>;
      interrupts = <0 79 8>;
      status = "disabled";
    };

    mmc1: msdc1@11240000{
      compatible = "mediatek,mt6735m-mmc";
      reg = <0x11240000 0x10000
       0x10000e84 0x2>;
      interrupts = <0 80 8>;
      status = "disabled";
    };


 msdc1_ins: default {
  compatible = "mediatek, msdc1_ins-eint";
 };
 };

 psci {
  compatible = "arm,psci";
  method = "smc";
  cpu_suspend = <0x84000001>;
  cpu_off = <0x84000002>;
  cpu_on = <0x84000003>;
  affinity_info = <0x84000004>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;


  cpu0: cpu@000 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x000>;
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1000000000>;
  };

  cpu1: cpu@001 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x001>;
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1000000000>;
  };

  cpu2: cpu@002 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x002>;
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1000000000>;
  };

  cpu3: cpu@003 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x003>;
   enable-method = "spin-table";
   cpu-release-addr = <0x0 0x40000200>;
   clock-frequency = <1000000000>;
  };
 };

 memory@00000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x40000000>;
 };


  reserved-memory {
    #address-cells = <2>;
    #size-cells = <2>;
    ranges;


    atf-reserved-memory@43000000 {
      compatible = "mediatek,mt6735-atf-reserved-memory",
      "mediatek,mt6735m-atf-reserved-memory",
      "mediatek,mt6753-atf-reserved-memory";
      no-map;
      reg = <0 0x43000000 0 0x30000>;
    };

  reserve-memory-ccci_md1 {
      compatible = "mediatek,reserve-memory-ccci_md1";
      no-map;
      size = <0 0x3810000>;
      alignment = <0 0x2000000>;
      alloc-ranges = <0 0x40000000 0 0xC0000000>;
    };

    consys-reserve-memory {
      compatible = "mediatek,consys-reserve-memory";
      no-map;
      size = <0 0x100000>;
      alignment = <0 0x200000>;
    };

    ram_console-reserved-memory@43f00000 {
      compatible = "mediatek,ram_console";
      reg = <0 0x43f00000 0 0x10000>;
    };

    minirdump-reserved-memory@43ff0000 {
      compatible = "mediatek, minirdump";
      reg = <0 0x43ff0000 0 0x10000>;
    };

    pstore-reserved-memory@43f10000 {
      compatible = "mediatek,pstore";
      reg = <0 0x43f10000 0 0xe0000>;
    };
  };

  gic: interrupt-controller@10220000 {
    compatible = "mediatek,mt6735-gic";
    #interrupt-cells = <3>;
    #address-cells = <0>;
    interrupt-controller;
    reg = <0 0x10221000 0 0x1000>,
     <0 0x10222000 0 0x1000>,
     <0 0x10200620 0 0x1000>;

    mediatek,wdt_irq = <160>;

    gic-cpuif@0 {
     compatible = "arm,gic-cpuif";
     cpuif-id = <0>;
     cpu = <&cpu0>;
    };

    gic-cpuif@1 {
     compatible = "arm,gic-cpuif";
     cpuif-id = <1>;
     cpu = <&cpu1>;
    };

    gic-cpuif@2 {
     compatible = "arm,gic-cpuif";
     cpuif-id = <2>;
     cpu = <&cpu2>;
    };

    gic-cpuif@3 {
     compatible = "arm,gic-cpuif";
     cpuif-id = <3>;
     cpu = <&cpu3>;
    };

  };

 soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  cpuxgpt: cpuxgpt@10200000 {
   compatible = "mediatek,mt6735-cpuxgpt";
   reg = <0x10200000 0x1000>;
   interrupts = <0 64 4>,
    <0 65 4>,
    <0 66 4>,
    <0 67 4>,
    <0 68 4>,
    <0 69 4>,
    <0 70 4>,
    <0 71 4>;
  };

  apxgpt: apxgpt@10004000 {
   compatible = "mediatek,mt6735-apxgpt";
   reg = <0x10004000 0x1000>;
   interrupts = <0 152 8>;
   clock-frequency = <13000000>;
  };

  timer {
   compatible = "arm,armv8-timer";
   interrupts = <1 13 8>,
    <1 14 8>,
    <1 11 8>,
    <1 10 8>;
    clock-frequency = <13000000>;
  };

  mt_pmic_regulator {
   compatible = "mediatek,mt_pmic";

   buck_regulators {
   compatible = "mediatek,mt_pmic_buck_regulators";
    mt_pmic_vpa_buck_reg: buck_vpa {
     regulator-name = "vpa";
     regulator-min-microvolt = <500000>;
     regulator-max-microvolt = <3650000>;
     regulator-ramp-delay = <50000>;
     regulator-enable-ramp-delay = <180>;
    };
    mt_pmic_vproc_buck_reg: buck_vproc {
     regulator-name = "vproc";
     regulator-min-microvolt = <600000>;
     regulator-max-microvolt = <1393750>;
     regulator-ramp-delay = <6250>;
     regulator-enable-ramp-delay = <180>;
     regulator-always-on;
     regulator-boot-on;
    };
    mt_pmic_vcore1_buck_reg: buck_vcore1 {
     regulator-name = "vcore1";
     regulator-min-microvolt = <600000>;
     regulator-max-microvolt = <1393750>;
     regulator-ramp-delay = <6250>;
     regulator-enable-ramp-delay = <180>;
     regulator-always-on;
     regulator-boot-on;
    };
    mt_pmic_vsys22_buck_reg: buck_vsys22 {
     regulator-name = "vsys22";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1993750>;
     regulator-ramp-delay = <6250>;
     regulator-enable-ramp-delay = <180>;
     regulator-always-on;
     regulator-boot-on;
    };
    mt_pmic_vlte_buck_reg: buck_vlte {
     regulator-name = "vlte";
     regulator-min-microvolt = <600000>;
     regulator-max-microvolt = <1393750>;
     regulator-ramp-delay = <6250>;
     regulator-enable-ramp-delay = <180>;
     regulator-always-on;
     regulator-boot-on;
    };
   };
   ldo_regulators {
    compatible = "mediatek,mt_pmic_ldo_regulators";
    mt_pmic_vaux18_ldo_reg: ldo_vaux18 {
     regulator-name = "vaux18";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-enable-ramp-delay = <264>;
     regulator-boot-on;
    };
    mt_pmic_vtcxo_0_ldo_reg: ldo_vtcxo_0 {
     regulator-name = "vtcxo_0";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-enable-ramp-delay = <110>;
     regulator-boot-on;
    };
    mt_pmic_vtcxo_1_ldo_reg: ldo_vtcxo_1 {
     regulator-name = "vtcxo_1";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-enable-ramp-delay = <110>;
    };
    mt_pmic_vaud28_ldo_reg: ldo_vaud28 {
     regulator-name = "vaud28";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-enable-ramp-delay = <264>;
     regulator-boot-on;
    };
    mt_pmic_vcn28_ldo_reg: ldo_vcn28 {
     regulator-name = "vcn28";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vcama_ldo_reg: ldo_vcama {
     regulator-name = "vcama";
     regulator-min-microvolt = <1500000>;
     regulator-max-microvolt = <2800000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vcn33_bt_ldo_reg: ldo_vcn33_bt {
     regulator-name = "vcn33_bt";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3600000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vcn33_wifi_ldo_reg: ldo_vcn33_wifi {
     regulator-name = "vcn33_wifi";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3600000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vusb33_ldo_reg: ldo_vusb33 {
     regulator-name = "vusb33";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
     regulator-enable-ramp-delay = <264>;
     regulator-boot-on;
    };
    mt_pmic_vefuse_ldo_reg: ldo_vefuse {
     regulator-name = "vefuse";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <2200000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vsim1_ldo_reg: ldo_vsim1 {
     regulator-name = "vsim1";
     regulator-min-microvolt = <1700000>;
     regulator-max-microvolt = <2100000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vsim2_ldo_reg: ldo_vsim2 {
     regulator-name = "vsim2";
     regulator-min-microvolt = <1700000>;
     regulator-max-microvolt = <2100000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vemc33_ldo_reg: ldo_vemc_3v3 {
     regulator-name = "vemc_3v3";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3300000>;
     regulator-enable-ramp-delay = <264>;
     regulator-boot-on;
    };
    mt_pmic_vmch_ldo_reg: ldo_vmch {
     regulator-name = "vmch";
     regulator-min-microvolt = <2900000>;
     regulator-max-microvolt = <3300000>;
     regulator-enable-ramp-delay = <44>;
     regulator-boot-on;
    };
    mt_pmic_vtref_ldo_reg: ldo_vtref {
     regulator-name = "vtref";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-enable-ramp-delay = <240>;
    };
    mt_pmic_vmc_ldo_reg: ldo_vmc {
     regulator-name = "vmc";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3300000>;
     regulator-enable-ramp-delay = <44>;
     regulator-boot-on;
    };
    mt_pmic_vcam_af_ldo_reg: ldo_vcamaf {
     regulator-name = "vcamaf";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <3300000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vio28_ldo_reg: ldo_vio28 {
     regulator-name = "vio28";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-enable-ramp-delay = <264>;
     regulator-boot-on;
    };
    mt_pmic_vgp1_ldo_reg: ldo_vgp1 {
     regulator-name = "vgp1";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <3300000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vibr_ldo_reg: ldo_vibr {
     regulator-name = "vibr";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <3300000>;
     regulator-enable-ramp-delay = <44>;
    };
    mt_pmic_vcamd_ldo_reg: ldo_vcamd {
     regulator-name = "vcamd";
     regulator-min-microvolt = <900000>;
     regulator-max-microvolt = <1500000>;
     regulator-enable-ramp-delay = <264>;
    };
    mt_pmic_vrf18_0_ldo_reg: ldo_vrf18_0 {
     regulator-name = "vrf18_0";
     regulator-min-microvolt = <1825000>;
     regulator-max-microvolt = <1825000>;
     regulator-enable-ramp-delay = <220>;
    };
    mt_pmic_vrf18_1_ldo_reg: ldo_vrf18_1 {
     regulator-name = "vrf18_1";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1825000>;
     regulator-enable-ramp-delay = <220>;
    };
    mt_pmic_vio18_ldo_reg: ldo_vio18 {
     regulator-name = "vio18";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-enable-ramp-delay = <264>;
     regulator-boot-on;
    };
    mt_pmic_vcn18_ldo_reg: ldo_vcn18 {
     regulator-name = "vcn18";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-enable-ramp-delay = <44>;
    };
    mt_pmic_vcam_io_ldo_reg: ldo_vcamio {
     regulator-name = "vcamio";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1800000>;
     regulator-enable-ramp-delay = <220>;
    };
    mt_pmic_vsram_ldo_reg: ldo_vsram {
     regulator-name = "vsram";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1493750>;
     regulator-enable-ramp-delay = <220>;
     regulator-ramp-delay = <6250>;
     regulator-boot-on;
    };
    mt_pmic_vm_ldo_reg: ldo_vm {
     regulator-name = "vm";
     regulator-min-microvolt = <1240000>;
     regulator-max-microvolt = <1540000>;
     regulator-enable-ramp-delay = <264>;
     regulator-boot-on;
    };
   };
   regulators_supply {
    compatible = "mediatek,mt_pmic_regulator_supply";
    vaux18-supply = <&mt_pmic_vaux18_ldo_reg>;
    vtcxo_0-supply = <&mt_pmic_vtcxo_0_ldo_reg>;
    vtcxo_1-supply = <&mt_pmic_vtcxo_1_ldo_reg>;
    vaud28-supply = <&mt_pmic_vaud28_ldo_reg>;
    vefuse-supply = <&mt_pmic_vefuse_ldo_reg>;
    vsim1-supply = <&mt_pmic_vsim1_ldo_reg>;
    vsim2-supply = <&mt_pmic_vsim2_ldo_reg>;
    vemc_3v3-supply = <&mt_pmic_vemc33_ldo_reg>;
    vmch-supply = <&mt_pmic_vmch_ldo_reg>;
    vtref-supply = <&mt_pmic_vtref_ldo_reg>;
    vmc-supply = <&mt_pmic_vmc_ldo_reg>;
    vio28-supply = <&mt_pmic_vio28_ldo_reg>;
    vibr-supply = <&mt_pmic_vibr_ldo_reg>;
    vrf18_0-supply = <&mt_pmic_vrf18_0_ldo_reg>;
    vrf18_1-supply = <&mt_pmic_vrf18_1_ldo_reg>;
    vio18-supply = <&mt_pmic_vio18_ldo_reg>;
    vsram-supply = <&mt_pmic_vsram_ldo_reg>;
    vm-supply = <&mt_pmic_vm_ldo_reg>;

   };
  };
  toprgu: toprgu@10212000 {
   compatible = "mediatek,mt6735-rgu";
   reg = <0x10212000 0x1000>;
   interrupts = <0 128 2>;
  };

  mcu_biu: mcu_biu@10300000 {
   compatible = "mediatek,mt6735-mcu_biu";
   reg = <0x10300000 0x8000>;
  };

  gpio_usage_mapping:gpio {
   compatible = "mediatek,gpio_usage_mapping";
  };

  gpio: gpio@10211000 {
   compatible = "mediatek,gpio";
   reg = <0x10211000 0x1000>;
  };

  dramc_nao: dramc_nao@1020e000 {
   compatible = "mediatek,mt6735-dramc_nao";
   reg = <0x1020e000 0x1000>;
  };

  ddrphy: ddrphy@10213000 {
   compatible = "mediatek,mt6735-ddrphy";
   reg = <0x10213000 0x1000>;
  };

  dramc: dramc@10214000 {
   compatible = "mediatek,mt6735-dramc";
   reg = <0x10214000 0x1000>;

   clock-names = "infra-cqdma";
  };

  keypad: keypad@10003000 {
   compatible = "mediatek,mt6735-keypad",
     "mediatek,mt6735m-keypad";
   reg = <0x10003000 0x1000>;
   interrupts = <0 164 2>;
  };

  apirtx:irtx@11011000 {
   compatible = "mediatek,irtx";
   reg = <0x11011000 0x1000>;
   interrupts = <0 124 4>;
   pwm_ch = <0>;
  };

  apuart0: apuart0@11002000 {
   cell-index = <0>;
   compatible = "mediatek,mt6735-uart";
   reg = <0x11002000 0x1000>,
      <0x11000380 0x1000>,
      <0x11000400 0x80>;
   interrupts = <0 91 8>,
       <0 103 8>,
       <0 104 8>;
  };

  apuart1: apuart1@11003000 {
   cell-index = <1>;
   compatible = "mediatek,mt6735-uart";
   reg = <0x11003000 0x1000>,
      <0x11000480 0x80>,
      <0x11000500 0x80>;
   interrupts = <0 92 8>,
       <0 105 8>,
       <0 106 8>;
  };

  apuart2: apuart2@11004000 {
   cell-index = <2>;
   compatible = "mediatek,mt6735-uart";
   reg = <0x11004000 0x1000>,
      <0x11000580 0x80>,
      <0x11000600 0x80>;
   interrupts = <0 93 8>,
       <0 107 8>,
       <0 108 8>;
  };

  apuart3: apuart3@11005000 {
   cell-index = <3>;
   compatible = "mediatek,mt6735-uart";
   reg = <0x11005000 0x1000>,
      <0x11000680 0x80>,
      <0x11000700 0x80>;
   interrupts = <0 94 8>,
       <0 109 8>,
       <0 110 8>;
  };
  spi0:spi@1100a000 {
   compatible = "mediatek,mt6735m-spi";
   cell-index = <0>;
   spi-padmacro = <0>;
   reg = <0x1100a000 0x1000>;
   interrupts = <0 118 8>;
  };

  btif_tx:btif_tx@11000780 {
   compatible = "mediatek,btif_tx";
   reg = <0x11000780 0x80>;
   interrupts = <0 111 8>;
  };
  btif_rx:btif_rx@11000800 {
   compatible = "mediatek,btif_rx";
   reg = <0x11000800 0x80>;
   interrupts = <0 112 8>;
  };
  btif:btif@1100c000 {
   compatible = "mediatek,btif";
   reg = <0x1100c000 0x1000>;
   interrupts = <0 90 8>;
  };

  consys:consys@18070000 {
   compatible = "mediatek,mt6735m-consys",
       "mediatek,mt6735-consys";
   reg = <0x18070000 0x0200>,
         <0x10212000 0x0100>,
         <0x10000000 0x2000>,
         <0x10006000 0x1000>;
   interrupts = <0 227 8>,
       <0 225 8>;
   vcn18-supply = <&mt_pmic_vcn18_ldo_reg>;
   vcn28-supply = <&mt_pmic_vcn28_ldo_reg>;
   vcn33_bt-supply = <&mt_pmic_vcn33_bt_ldo_reg>;
   vcn33_wifi-supply = <&mt_pmic_vcn33_wifi_ldo_reg>;
  };

  hacc:hacc@10008000 {
   compatible = "mediatek,hacc";
   reg = <0x10008000 0x1000>;
   interrupts = <0 174 8>;
  };
  als: als {
   compatible = "mediatek, als-eint";
  };

  gse_1: gse_1 {
   compatible = "mediatek, gse_1-eint";
   status = "disabled";
  };
  ext_buck_oc: ext_buck_oc {
   compatible = "mediatek, ext_buck_oc-eint";
   status = "disabled";
  };
 };

 bus {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;

  INFRACFG_AO@0x10000000 {
   compatible = "mediatek,INFRACFG_AO";
   reg = <0x10000000 0x1000>;
  };

  PWRAP@0x10001000 {
   compatible = "mediatek,PWRAP";
   reg = <0x10001000 0x1000>;
   interrupts = <0 163 0x4>;
  };

  PERICFG@0x10002000 {
   compatible = "mediatek,PERICFG";
   reg = <0x10002000 0x1000>;
  };

  FHCTL@0x10209F00 {
   compatible = "mediatek,FHCTL";
   reg = <0x10209F00 0x100>;
  };
  KP@0x10003000 {
   compatible = "mediatek,KP";
   reg = <0x10003000 0x1000>;
   interrupts = <0 164 0x2>;
  };



  eintc: eintc@10005000 {
   compatible = "mediatek,mt-eic";
   reg = <0x10005000 0x1000>;
   interrupts = <0 153 4>;

   #interrupt-cells = <2>;
   interrupt-controller;

   mediatek,max_eint_num = <213>;
   mediatek,mapping_table_entry = <0>;
  };

    SLEEP@0x10006000 {
      compatible = "mediatek,SLEEP";
      reg = <0x10006000 0x1000>;
      interrupts = <0 165 0x8>,
             <0 166 0x8>,
             <0 167 0x8>,
             <0 168 0x8>;
    };

  DEVAPC_AO@10007000 {
   compatible = "mediatek,DEVAPC_AO";
   reg = <0x10007000 0x1000>;
  };

  RSVD@0x10009000 {
   compatible = "mediatek,RSVD";
   reg = <0x10009000 0x1000>;
  };


  bat_meter: bat_meter {
   compatible = "mediatek,bat_meter";
  };

  bat_notify: bat_notify {
   compatible = "mediatek,bat_notify";
  };

  bat_comm: bat_comm {
   compatible = "mediatek,battery";
  };

  mdcldma:mdcldma@1000A000 {
   compatible = "mediatek,mdcldma";
   reg = <0x1000A000 0x1000>,
    <0x1000B000 0x1000>,
    <0x1021A000 0x1000>,
    <0x1021B000 0x1000>,
    <0x1020A000 0x1000>,
    <0x1020B000 0x1000>;
   interrupts = <0 145 4>,
     <0 140 8>,
     <0 221 2>;
   mediatek,md_id = <0>;
   mediatek,cldma_capability = <2>;
   mediatek,md_smem_size = <0x10000>;
  };

  dbgapb_base@1011A000{
   compatible = "mediatek,dbgapb_base";
   reg = <0x1011A000 0x100>;
  };

  ssw:simswitch@0 {
   compatible = "mediatek,sim_switch";
   pinctrl-names = "default",
     "hot_plug_mode1",
     "hot_plug_mode2",
     "two_sims_bound_to_md1",
     "sim1_md3_sim2_md1";
   pinctrl-0 = <&ssw_default>;
   pinctrl-1 = <&ssw_hot_plug_mode1>;
   pinctrl-2 = <&ssw_hot_plug_mode2>;
   pinctrl-3 = <&ssw_two_sims_bound_to_md1>;
   pinctrl-4 = <&ssw_sim1_md3_sim2_md1>;
  };

  DNL3_XGPT64@0x1000C000 {
   compatible = "mediatek,DNL3_XGPT64";
   reg = <0x1000C000 0x1000>;
   interrupts = <0 159 0x8>;
  };

  MCUCFG@0x10200000 {
   compatible = "mediatek,MCUCFG";
   reg = <0x10200000 0x200>;
   interrupts = <0 0 0x8>;
  };

  mcucfg: mcucfg@10200000 {
   compatible = "mediatek,mt6735-mcucfg";
   reg = <0x10200000 0x200>;
   interrupts = <0 71 4>;
  };

  RSVD@0x10200200 {
   compatible = "mediatek,RSVD";
   reg = <0x10200200 0x200>;
  };

  MCUSYS_MISCCFG@0x10200400 {
   compatible = "mediatek,MCUSYS_MISCCFG";
   reg = <0x10200400 0x200>;
  };

  MCUSYS_MCUCFG@0x10200600 {
   compatible = "mediatek,MCUSYS_MCUCFG";
   reg = <0x10200600 0xa00>;
  };

  INFRACFG@0x10201000 {
   compatible = "mediatek,INFRACFG";
   reg = <0x10201000 0x1000>;
  };

  SRAMROM@0x10202000 {
   compatible = "mediatek,SRAMROM";
   reg = <0x10202000 0x1000>;
  };

  EMI@0x10203000 {
   compatible = "mediatek,EMI";
   reg = <0x10203000 0x1000>;
   interrupts = <0 136 0x4>;
  };

  sys_cirq: sys_cirq@10204000 {
   compatible = "mediatek,mt6735-sys_cirq";
   reg = <0x10204000 0x1000>;
   interrupts = <0 231 8>;
   mediatek,cirq_num = <159>;
   mediatek,spi_start_offset = <72>;
  };

  m4u@10205000 {
   cell-index = <0>;
   compatible = "mediatek,m4u";
   reg = <0x10205000 0x1000>;
   interrupts = <0 146 8>;
  };

  EFUSEC@10206000 {
   compatible = "mediatek,EFUSEC";
   reg = <0x10206000 0x1000>;
  };

  DEVAPC@10207000 {
   compatible = "mediatek,DEVAPC";
   reg = <0x10207000 0x1000>;
   interrupts = <0 134 8>;
  };

  bus_dbg@10208000 {
   compatible = "mediatek,bus_dbg-v1";
   reg = <0x10208000 0x1000>;
   interrupts = <0 137 8>;
  };

  APMIXED@0x10209000 {
   compatible = "mediatek,APMIXED";
   reg = <0x10209000 0x1000>;
  };


  RSVD@0x1020C000 {
   compatible = "mediatek,RSVD";
   reg = <0x1020C000 0x1000>;
  };

  INFRA_MBIST@0x1020D000 {
   compatible = "mediatek,INFRA_MBIST";
   reg = <0x1020D000 0x1000>;
  };

  TRNG@0x1020F000 {
   compatible = "mediatek,TRNG";
   reg = <0x1020F000 0x1000>;
   interrupts = <0 141 0x8>;
  };

  CKSYS@0x10210000 {
   compatible = "mediatek,CKSYS";
   reg = <0x10210000 0x1000>;
  };

  MIPI_RX_ANA_CSI0@0x10215800 {
   compatible = "mediatek,MIPI_RX_ANA_CSI0";
   reg = <0x10215800 0x400>;
  };

  MIPI_RX_ANA_CSI1@0x10215C00 {
   compatible = "mediatek,MIPI_RX_ANA_CSI1";
   reg = <0x10215C00 0x400>;
  };

  gcpu@10216000 {
   compatible = "mediatek,gcpu";
   reg = <0x10216000 0x1000>;
   interrupts = <0 150 8>;
  };

  gce@10217000 {
   compatible = "mediatek,gce";
   reg = <0x10217000 0xc00>;
   interrupts = <0 151 8>,
      <0 148 8>;
   disp_mutex_reg = <0x14015000 0x1000>;
   g3d_config_base = <0x13000000 0 0xffff0000>;
   mmsys_config_base = <0x14000000 1 0xffff0000>;
   disp_dither_base = <0x14010000 2 0xffff0000>;
   mm_na_base = <0x14020000 3 0xffff0000>;
   imgsys_base = <0x15000000 4 0xffff0000>;
   vdec_gcon_base = <0x16000000 5 0xffff0000>;
   venc_gcon_base = <0x17000000 6 0xffff0000>;
   conn_peri_base = <0x18000000 7 0xffff0000>;
   topckgen_base = <0x10000000 8 0xffff0000>;
   kp_base = <0x10010000 9 0xffff0000>;
   scp_sram_base = <0x10020000 10 0xffff0000>;
   infra_na3_base = <0x10030000 11 0xffff0000>;
   infra_na4_base = <0x10040000 12 0xffff0000>;
   scp_base = <0x10050000 13 0xffff0000>;
   mcucfg_base = <0x10200000 14 0xffff0000>;
   gcpu_base = <0x10210000 15 0xffff0000>;
   usb0_base = <0x11200000 16 0xffff0000>;
   usb_sif_base = <0x11210000 17 0xffff0000>;
   audio_base = <0x11220000 18 0xffff0000>;
   msdc0_base = <0x11230000 19 0xffff0000>;
   msdc1_base = <0x11240000 20 0xffff0000>;
   msdc2_base = <0x11250000 21 0xffff0000>;
   msdc3_base = <0x11260000 22 0xffff0000>;
   pwm_sw_base = <0x1100E000 99 0xfffff000>;
   mdp_rdma0_sof = <0>;
   mdp_rsz0_sof = <1>;
   mdp_rsz1_sof = <2>;
   mdp_tdshp_sof = <3>;
   mdp_wdma_sof = <4>;
   mdp_wrot_sof = <5>;
   disp_ovl0_sof = <6>;
   disp_rdma0_sof = <8>;
   disp_rdma1_sof = <9>;
   disp_wdma0_sof = <10>;
   disp_ccorr_sof = <11>;
   disp_color_sof = <12>;
   disp_aal_sof = <13>;
   disp_gamma_sof = <14>;
   disp_dither_sof = <15>;
   disp_pwm0_sof = <17>;
   mdp_rdma0_frame_done = <18>;
   mdp_rsz0_frame_done = <19>;
   mdp_rsz1_frame_done = <20>;
   mdp_tdshp_frame_done = <21>;
   mdp_wdma_frame_done = <22>;
   mdp_wrot_write_frame_done = <23>;
   mdp_wrot_read_frame_done = <24>;
   disp_ovl0_frame_done = <25>;
   disp_rdma0_frame_done = <27>;
   disp_rdma1_frame_done = <28>;
   disp_wdma0_frame_done = <29>;
   disp_ccorr_frame_done = <30>;
   disp_color_frame_done = <31>;
   disp_aal_frame_done = <32>;
   disp_gamma_frame_done = <33>;
   disp_dither_frame_done = <34>;
   disp_dpi0_frame_done = <36>;
   disp_dsi0_frame_done = <37>;
   stream_done_0 = <38>;
   stream_done_1 = <39>;
   stream_done_2 = <40>;
   stream_done_3 = <41>;
   stream_done_4 = <42>;
   stream_done_5 = <43>;
   stream_done_6 = <44>;
   stream_done_7 = <45>;
   stream_done_8 = <46>;
   stream_done_9 = <47>;
   buf_underrun_event_0 = <48>;
   buf_underrun_event_1 = <49>;
   dsi0_te_event = <50>;
   isp_frame_done_p2_1 = <66>;
   isp_frame_done_p2_0 = <67>;
   seninf_cam0_fifo_full = <73>;
   apxgpt2_count = <0x10004028>;
  };

  smi_larb0@14016000 {
   compatible = "mediatek,smi_larb0";
   reg = <0x14016000 0x1000>;
   interrupts = <0 176 8>;
  };

  smi_larb2@15001000 {
   compatible = "mediatek,smi_larb2";
   reg = <0x15001000 0x1000>;
   interrupts = <0 178 8>;
  };

  smi_common@14017000 {
   compatible = "mediatek,smi_common";
   reg = <0x14017000 0x1000>,
    <0x14016000 0x1000>,
    <0x16010000 0x1000>,
    <0x15001000 0x1000>;
  };

  smi_larb1@16010000 {
   compatible = "mediatek,smi_larb1";
   reg = <0x16010000 0x10000>;
   interrupts = <0 177 8>;
  };

  cqdma@10217c00 {
   compatible = "mediatek,cqdma";
   reg = <0x10217c00 0x400>;
   interrupts = <0 138 8>;
   nr_channel = <1>;
  };

  AP_CCIF1@0x10218000 {
   compatible = "mediatek,AP_CCIF1";
   reg = <0x10218000 0x1000>;
   interrupts = <0 139 0x4>;
  };

  MD_CCIF1@0x10219000 {
   compatible = "mediatek,MD_CCIF1";
   reg = <0x10219000 0x1000>;
  };

  INFRA_MD@0x1021C000 {
   compatible = "mediatek,INFRA_MD";
   reg = <0x1021C000 0x1000>;
  };

  DBGAPB@0x10400000 {
   compatible = "mediatek,DBGAPB";
   reg = <0x10400000 0xc00000>;
   interrupts = <0 132 0x8>;
  };

  DEBUGTOP_CA7L@0x10800000 {
   compatible = "mediatek,DEBUGTOP_CA7L";
   reg = <0x10800000 0x400000>;
  };

  DEBUGTOP_MD1@0x10450000 {
   compatible = "mediatek,DEBUGTOP_MD1";
   reg = <0x10450000 0x20000>;
  };

  DEBUGTOP_MD2@0x10470000 {
   compatible = "mediatek,DEBUGTOP_MD2";
   reg = <0x10470000 0x10000>;
  };

  CA9@0x10220000 {
   compatible = "mediatek,CA9";
   reg = <0x10220000 0x8000>;
  };

  cpu_dbgapb: cpu_dbgapb {
   compatible = "mediatek,mt6735-dbg_debug";
   num = <4>;
   reg = <0x10810000 0x1000
    0x10910000 0x1000
    0x10A10000 0x1000
    0x10B10000 0x1000>;
  };

  ap_dma:dma@11000000 {
   compatible = "mediatek,ap_dma";
   reg = <0x11000000 0x1000>;
   interrupts = <0 97 0x8>;
  };

  AP_DMA_IRDA@0x11000100 {
   compatible = "mediatek,AP_DMA_IRDA";
   reg = <0x11000100 0x80>;
   interrupts = <0 98 0x8>;
  };

  auxadc: adc_hw@11001000 {
   compatible = "mediatek,mt6735-auxadc";
   reg = <0x11001000 0x1000>;
   interrupts = <0 76 2>;
  };

  PWM@0x11006000 {
   compatible = "mediatek,PWM";
   reg = <0x11006000 0x1000>;
   interrupts = <0 77 0x8>;
  };
  syscfg_pctl_a: syscfg_pctl_a@0x10211000 {
   compatible = "mediatek,mt6735-pctl-a-syscfg", "syscon";
   reg = <0x10211000 0x1000>;
  };

  pio: pinctrl@0x10211000 {
   compatible = "mediatek,mt6735-pinctrl";
   reg = <0x10211000 0x1000>;
   mediatek,pctl-regmap = <&syscfg_pctl_a>;
   pins-are-numbered;
   gpio-controller;
   #gpio-cells = <2>;
  };

  i2c0:i2c@11007000 {
   compatible = "mediatek,mt6735m-i2c";
   cell-index = <0>;
   reg = <0x11007000 0x1000>;
   interrupts = <0 84 8>,
      <0 99 8>;
   def_speed = <100>;
  };

  i2c1:i2c@11008000 {
   compatible = "mediatek,mt6735m-i2c";
   cell-index = <1>;
   reg = <0x11008000 0x1000>;
   interrupts = <0 85 8>,
      <0 100 8>;
   def_speed = <100>;
  };

  i2c2:i2c@11009000 {
   compatible = "mediatek,mt6735m-i2c";
   cell-index = <2>;
   reg = <0x11009000 0x1000>;
   interrupts = <0 86 8>,
      <0 101 8>;
   def_speed = <100>;
  };

  i2c3:i2c@1100f000 {
   compatible = "mediatek,mt6735m-i2c";
   cell-index = <3>;
   reg = <0x1100f000 0x1000>;
   interrupts = <0 87 8>,
      <0 102 8>;
   def_speed = <100>;
  };

    G3D_CONFIG@0x13000000 {
      compatible = "mediatek,G3D_CONFIG";
      reg = <0x13000000 0x1000>;
    };


    IMGSYS@0x15000000 {
      compatible = "mediatek,IMGSYS";
      reg = <0x15000000 0x1000>;
    };

  SPI1@0x1100A000 {
   cell-index = <0>;
   spi-padmacro = <0>;
   compatible = "mediatek,SPI1";
   reg = <0x1100A000 0x1000>;
   interrupts = <0 118 0x8>;
  };

  touch: touch@ {
   compatible = "mediatek,mt6735-touch",
      "mediatek,mt6735m-touch";
   vtouch-supply = <&mt_pmic_vgp1_ldo_reg>;
  };

  accdet: accdet@ {
   compatible = "mediatek,mt6735-accdet",
      "mediatek,mt6735m-accdet";
  };

  THERM_CTRL@0x1100B000 {
   compatible = "mediatek,THERM_CTRL";
   reg = <0x1100B000 0x1000>;
   interrupts = <0 78 0x8>;
  };

  ptp_fsm@1100b000 {
   compatible = "mediatek,ptp_fsm_v1";
   reg = <0x1100b000 0x1000>;
   interrupts = <0 125 8>;
  };

  AP_DMA_BTIF_TX@0x11000780 {
   compatible = "mediatek,AP_DMA_BTIF_TX";
   reg = <0x11000780 0x80>;
   interrupts = <0 111 0x8>;
  };

  AP_DMA_BTIF_RX@0x11000800 {
   compatible = "mediatek,AP_DMA_BTIF_RX";
   reg = <0x11000800 0x80>;
   interrupts = <0 112 0x8>;
  };

  BTIF@0x1100C000 {
   compatible = "mediatek,BTIF";
   reg = <0x1100C000 0x1000>;
   interrupts = <0 90 0x8>;
  };


  nfc:nfc@0 {
   compatible = "mediatek,nfc-gpio-v2";
   gpio-ven = <4>;
   gpio-rst = <3>;
   gpio-eint = <1>;
   gpio-irq = <2>;
  };


  gps {
   compatible = "mediatek,mt3326-gps";
  };

  btcvsd@10000000 {
   compatible = "mediatek,audio_bt_cvsd";

   offset = <0x700 0x800 0xfd0 0xfd4 0xfd8>;
   reg = <0x10000000 0x1000>,
    <0x18000000 0x10000>,
    <0x18080000 0x8000>;
   interrupts = <0 228 8>;
  };

  wifi@180F0000 {
   compatible = "mediatek,wifi";
   reg = <0x180F0000 0x005c>;
   interrupts = <0 226 8>;
  };

  NFI@0x1100D000 {
   compatible = "mediatek,NFI";
   reg = <0x1100D000 0x1000>;
   interrupts = <0 96 0x8>;
  };

  DISP_PWM0@0x1100E000 {
   compatible = "mediatek,DISP_PWM0";
   reg = <0x1100E000 0x1000>;
  };

  IRDA@0x11010000 {
   compatible = "mediatek,IRDA";
   reg = <0x11010000 0x1000>;
  };

  usb0:usb20@11200000 {
   compatible = "mediatek,mt6735-usb20";
   cell-index = <0>;
   reg = <0x11200000 0x10000>,
      <0x11210000 0x10000>;
   interrupts = <0 72 0x8>;
   mode = <2>;
   multipoint = <1>;
   dyn_fifo = <1>;
   soft_con = <1>;
   dma = <1>;
   num_eps = <16>;
   dma_channels = <8>;
   drvvbus_gpio = <96 2>;
  };

  audio@11220000 {
   compatible = "mediatek,audio";
   reg = <0x11220000 0x10000>;
   interrupts = <0 144 8>;
  };

  audgpio:mt_soc_dl1_pcm@11220000 {
   compatible = "mediatek,mt-soc-dl1-pcm";
   reg = <0x11220000 0x1000>;
   interrupts = <0 144 8>;
   audclk-gpio = <143 0>;
   audmiso-gpio = <144 0>;
   audmosi-gpio = <145 0>;
   vowclk-gpio = <148 0>;
   extspkamp-gpio = <4 0>;
   i2s1clk-gpio = <80 0>;
   i2s1dat-gpio = <78 0>;
   i2s1mclk-gpio = <9 0>;
   i2s1ws-gpio = <79 0>;
  };

  mt_soc_ul1_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_capture";
  };

  mt_soc_voice_md1@11220000 {
   compatible = "mediatek,mt_soc_pcm_voice_md1";
  };

  mt_soc_hdmi_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_hdmi";
  };

  mt_soc_uldlloopback_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_uldlloopback";
  };

  mt_soc_i2s0_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
  };

  mt_soc_mrgrx_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_mrgrx";
  };

  mt_soc_mrgrx_awb_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
  };

  mt_soc_fm_i2s_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_fm_i2s";
  };

  mt_soc_fm_i2s_awb_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
  };

  mt_soc_i2s0dl1_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1_i2s0Dl1";
  };

  mt_soc_dl1_awb_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1_awb";
  };

  mt_soc_voice_md1_bt@11220000 {
   compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
  };

  mt_soc_voip_bt_out@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl1_bt";
  };

  mt_soc_voip_bt_in@11220000 {
   compatible = "mediatek,mt_soc_pcm_bt_dai";
  };

  mt_soc_tdmrx_pcm@11220000 {
   compatible = "mediatek,mt_soc_tdm_capture";
  };

  mt_soc_fm_mrgtx_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_fmtx";
  };

  mt_soc_ul2_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_capture2";
  };

  mt_soc_i2s0_awb_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_i2s0_awb";
  };

  mt_soc_voice_md2@11220000 {
   compatible = "mediatek,mt_soc_pcm_voice_md2";
  };

  mt_soc_routing_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_routing";
   i2s1clk-gpio = <7 6>;
   i2s1dat-gpio = <5 6>;
   i2s1mclk-gpio = <9 6>;
   i2s1ws-gpio = <6 6>;
  };

  mt_soc_voice_md2_bt@11220000 {
   compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
  };

  mt_soc_hp_impedance_pcm@11220000 {
   compatible = "mediatek,Mt_soc_pcm_hp_impedance";
  };

  mt_soc_codec_name@11220000 {
   compatible = "mediatek,mt_soc_codec_63xx";
  };

  mt_soc_dummy_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dummy";
  };

  mt_soc_codec_dummy_name@11220000 {
   compatible = "mediatek,mt_soc_codec_dummy";
  };

  mt_soc_routing_dai_name@11220000 {
   compatible = "mediatek,mt_soc_dai_routing";
  };

  mt_soc_dai_name@11220000 {
   compatible = "mediatek,mt_soc_dai_stub";
  };

  mt_soc_offload_gdma@11220000 {
   compatible = "mediatek,mt_soc_pcm_offload_gdma";
  };

  mt_soc_dl2_pcm@11220000 {
   compatible = "mediatek,mt_soc_pcm_dl2";
  };

  USB1@0x11260000 {
   compatible = "mediatek,USB1";
   reg = <0x11260000 0x10000>;
   interrupts = <0 73 0x8>;
  };

  MSDC3@0x11260000 {
   compatible = "mediatek,MSDC3";
   reg = <0x11260000 0x10000>;
  };

  WCN_AHB@0x11270000 {
   compatible = "mediatek,WCN_AHB";
   reg = <0x11270000 0x10000>;
   interrupts = <0 228 0x8>;
  };

  MDPERIPHERALS@0x20000000 {
   compatible = "mediatek,MD PERIPHERALS";
   reg = <0x20000000 0x0>;
  };

  MD2PERIPHERALS@0x30000000 {
   compatible = "mediatek,MD2 PERIPHERALS";
   reg = <0x30000000 0x0>;
  };

  C2KPERIPHERALS@0x38000000 {
   compatible = "mediatek,C2K PERIPHERALS";
   reg = <0x38000000 0x0>;
  };

  MFGCFG@0x13000000 {
   compatible = "mediatek,MFGCFG";
   reg = <0x13000000 0x1000>;
   interrupts = <0 210 0x8>;
  };

  MALI@0x13040000 {
   compatible = "arm,malit720", "arm,mali-t72x", "arm,malit7xx", "arm,mali-midgard";
   reg = <0x13040000 0x4000>;
   interrupts = <0 212 0x8>, <0 211 0x8>, <0 210 0x8>;
   interrupt-names = "JOB", "MMU", "GPU";
   clock-frequency = <450000000>;
  };

  mmsys_config@14000000 {
   compatible = "mediatek,mmsys_config";
   reg = <0x14000000 0x1000>;
   interrupts = <0 206 8>;
  };

  mdp_rdma@14001000 {
   compatible = "mediatek,mdp_rdma";
   reg = <0x14001000 0x1000>;
   interrupts = <0 187 8>;
  };

  mdp_rsz0@14002000 {
   compatible = "mediatek,mdp_rsz0";
   reg = <0x14002000 0x1000>;
   interrupts = <0 188 8>;
  };

  mdp_rsz1@14003000 {
   compatible = "mediatek,mdp_rsz1";
   reg = <0x14003000 0x1000>;
   interrupts = <0 189 8>;
  };

  mdp_wdma@14004000 {
   compatible = "mediatek,mdp_wdma";
   reg = <0x14004000 0x1000>;
   interrupts = <0 191 8>;
  };

  mdp_wrot@14005000 {
   compatible = "mediatek,mdp_wrot";
   reg = <0x14005000 0x1000>;
   interrupts = <0 192 8>;
  };

  mdp_tdshp@14006000 {
   compatible = "mediatek,mdp_tdshp";
   reg = <0x14006000 0x1000>;
   interrupts = <0 190 8>;
  };

  DISPSYS@0x14007000 {
   compatible = "mediatek,DISPSYS";
   reg = <0x14007000 0x1000>,
    <0 0>,
    <0x14009000 0x1000>,
    <0 0>,
    <0x1400B000 0x1000>,
    <0x1400C000 0x1000>,
    <0x1400D000 0x1000>,
    <0x1400E000 0x1000>,
    <0x1400F000 0x1000>,
    <0x14010000 0x1000>,
    <0 0>,
    <0x1100E000 0x1000>,
    <0 0>,
    <0x14015000 0x1000>,
    <0x14012000 0x1000>,
    <0x14013000 0x1000>,
    <0x14000000 0x1000>,
    <0x14016000 0x1000>,
    <0x14017000 0x1000>,
    <0x14018000 0x1000>,
    <0x10206000 0x1000>,
    <0x10210000 0x1000>,
    <0x10211A70 0x000C>,
    <0x10211974 0x000C>,
    <0x10211B70 0x000C>,
    <0x10206044 0x000C>,
    <0x10206514 0x000C>,
    <0x10206558 0x000C>,
    <0x102100A0 0x1000>,
    <0x10209260 0x1000>,
    <0x10209264 0x1000>,
    <0 0>,
    <0x10209000 0x1000>;

   interrupts = <0 193 8>,
     <0 0 8>,
     <0 195 8>,
     <0 0 8>,
     <0 197 8>,
     <0 198 8>,
     <0 199 8>,
     <0 200 8>,
     <0 201 8>,
     <0 202 8>,
     <0 0 8>,
     <0 117 8>,
     <0 0 8>,
     <0 186 8>,
     <0 204 8>,
     <0 205 8>,
     <0 206 8>,
     <0 176 8>,
     <0 0 8>,
     <0 0 8>,
     <0 0 8>,
     <0 0 8>,
     <0 0 8>,
     <0 0 8>,
     <0 0 8>,
     <0 0 8>,
     <0 0 8>,
     <0 0 8>;
    };

  DISP_OVL0@0x14007000 {
   compatible = "mediatek,DISP_OVL0";
   reg = <0x14007000 0x1000>;
   interrupts = <0 193 0x8>;
  };

  DISP_OVL1@0x14008000 {
   compatible = "mediatek,DISP_OVL1";
   reg = <0x14008000 0x1000>;
   interrupts = <0 194 0x8>;
  };

  DISP_RDMA0@0x14009000 {
   compatible = "mediatek,DISP_RDMA0";
   reg = <0x14009000 0x1000>;
   interrupts = <0 195 0x8>;
  };

  DISP_RDMA1@0x1400A000 {
   compatible = "mediatek,DISP_RDMA1";
   reg = <0x1400A000 0x1000>;
   interrupts = <0 196 0x8>;
  };

  gpio@0x10000e00 {
   compatible = "mediatek,fpga_gpio";
   reg = <0x10000e00 0x100>;
  };

  DISP_WDMA0@0x1400B000 {
   compatible = "mediatek,DISP_WDMA0";
   reg = <0x1400B000 0x1000>;
   interrupts = <0 197 0x8>;
  };

  DISP_COLOR@0x1400C000 {
   compatible = "mediatek,DISP_COLOR";
   reg = <0x1400C000 0x1000>;
   interrupts = <0 198 0x8>;
  };

  DISP_CCORR@0x1400D000 {
   compatible = "mediatek,DISP_CCORR";
   reg = <0x1400D000 0x1000>;
   interrupts = <0 199 0x8>;
  };

  DISP_AAL@0x1400E000 {
   compatible = "mediatek,DISP_AAL";
   reg = <0x1400E000 0x1000>;
   interrupts = <0 200 0x8>;
  };

  DISP_GAMMA@0x1400F000 {
   compatible = "mediatek,DISP_GAMMA";
   reg = <0x1400F000 0x1000>;
   interrupts = <0 201 0x8>;
  };

  DISP_DITHER@0x14010000 {
   compatible = "mediatek,DISP_DITHER";
   reg = <0x14010000 0x1000>;
   interrupts = <0 202 0x8>;
  };

  DISP_UFOE@0x14011000 {
   compatible = "mediatek,DISP_UFOE";
   reg = <0x14011000 0x1000>;
   interrupts = <0 203 0x8>;
  };

  DSI0@0x14012000 {
   compatible = "mediatek,DSI0";
   reg = <0x14012000 0x1000>;
   interrupts = <0 204 0x8>;
  };

  DPI0@0x14013000 {
   compatible = "mediatek,DPI0";
   reg = <0x14013000 0x1000>;
   interrupts = <0 205 0x8>;
  };

  DISP_PWM@0x14014000 {
   compatible = "mediatek,DISP_PWM";
   reg = <0x14014000 0x1000>;
  };

  MM_MUTEX@0x14015000 {
   compatible = "mediatek,MM_MUTEX";
   reg = <0x14015000 0x1000>;
   interrupts = <0 186 0x8>;
  };

  met_smi: met_smi@14017000 {
   compatible = "mediatek,met_smi";
   reg = <0x14017000 0x1000>,
     <0x14016000 0x1000>,
     <0x16010000 0x1000>,
     <0x15001000 0x1000>,
     <0x17001000 0x1000>;
# 1649 "arch/arm/boot/dts/mt6735m.dtsi"
  };


  MIPI_TX_CONFIG@0x14018000 {
   compatible = "mediatek,MIPI_TX_CONFIG";
   reg = <0x14018000 0x1000>;
  };

        ISPSYS@0x15000000 {
   compatible = "mediatek,ISPSYS";
   reg = <0x15004000 0x9000>,
    <0x15000000 0x10000>,
    <0x10215000 0x1000>;
   interrupts = <0 182 0x8>,
          <0 183 0x8>;
  };
  kd_camera_hw1:kd_camera_hw1@15008000 {
   compatible = "mediatek,camera_hw";
   reg = <0x15008000 0x1000>;
   vcama-supply = <&mt_pmic_vcama_ldo_reg>;
   vcamd-supply = <&mt_pmic_vcamd_ldo_reg>;
   vcamaf-supply = <&mt_pmic_vcam_af_ldo_reg>;
   vcamio-supply = <&mt_pmic_vcam_io_ldo_reg>;
  };
  kd_camera_hw2:kd_camera_hw2@15008000 {
   compatible = "mediatek,camera_hw2";
   reg = <0x15008000 0x1000>;
  };

        ISP_SYSR@0x15000000 {
   compatible = "mediatek,ISP_SYSR";
  };
        ISP_PIPEM@0x15000000 {
   compatible = "mediatek,ISP_PIPEM";
  };
  SENINF_TOP@0x15008000 {
   compatible = "mediatek,SENINF_TOP";
   reg = <0x15008000 0x1000>;
   interrupts = <0 182 0x8>;
  };

  CAM@0x15004000 {
   compatible = "mediatek,CAM";
   reg = <0x15004000 0x1000>;
   interrupts = <0 183 0x8>;
  };

  VENC@0x15009000 {
   compatible = "mediatek,VENC";
   reg = <0x15009000 0x1000>;
   interrupts = <0 180 0x8>;
  };

  VDEC@0x1500B000 {
   compatible = "mediatek,VDEC";
   reg = <0x1500B000 0x1000>;
  };

  JPGENC@0x1500A000 {
   compatible = "mediatek,JPGENC";
   reg = <0x1500A000 0x1000>;
   interrupts = <0 181 0x8>;
  };


  VDEC_GCON@0x16000000 {
   compatible = "mediatek,VDEC_GCON";
   reg = <0x16000000 0x1000>;
  };

  VDEC_FULL_TOP@0x16020000 {
   compatible = "mediatek,VDEC_FULL_TOP";
   reg = <0x16020000 0x10000>;
   interrupts = <0 179 0x8>;
  };

  CHIPID@08000000 {
   compatible = "mediatek,CHIPID";
   reg = <0x08000000 0x0004>,
         <0x08000004 0x0004>,
         <0x08000008 0x0004>,
         <0x0800000C 0x0004>;
  };
  pwm:pwm@11006000 {
   compatible = "mediatek,pwm";
   reg = <0x11006000 0x1000>;
   interrupts = <0 77 8>;
  };
 };
 lcm: lcm {
  compatible = "mediatek,lcm";
 };


  hwmsensor@0 {
   compatible = "mediatek,hwmsensor";
  };
  gsensor@0 {
   compatible = "mediatek,gsensor";
  };
  alsps:als_ps@0 {
   compatible = "mediatek,als_ps";
  };
  m_acc_pl@0 {
   compatible = "mediatek,m_acc_pl";
  };

  m_alsps_pl@0 {
   compatible = "mediatek,m_alsps_pl";
  };

  m_batch_pl@0 {
   compatible = "mediatek,m_batch_pl";
  };
  batchsensor@0 {
   compatible = "mediatek,batchsensor";
  };
  gyro:gyroscope@0 {
   compatible = "mediatek,gyroscope";
  };
  m_gyro_pl@0 {
   compatible = "mediatek,m_gyro_pl";
  };
  barometer@0 {
   compatible = "mediatek,barometer";
 };
  m_baro_pl@0 {
   compatible = "mediatek,m_baro_pl";
  };
  msensor@0 {
   compatible = "mediatek,msensor";
  };
  m_mag_pl@0 {
   compatible = "mediatek,m_mag_pl";
  };
  orientation@0 {
   compatible = "mediatek,orientation";
 };


 MOBICORE {
  compatible = "trustonic,mobicore";
  interrupts = <0 248 1>;
 };

 rf_clock_buffer_ctrl:rf_clock_buffer {
  compatible = "mediatek,rf_clock_buffer";
  mediatek,clkbuf-quantity = <4>;
  mediatek,clkbuf-config = <2 1 1 1>;
 };
};

# 1 "./arch/arm/boot/dts/cust.dtsi" 1
# 14 "./arch/arm/boot/dts/cust.dtsi"
&accdet {
 interrupt-parent = <&eintc>;
 interrupts = <6 8>;
 debounce = <6 256000>;
 status = "okay";
};
&touch {
 interrupt-parent = <&eintc>;
 interrupts = <10 2>;
 debounce = <10 0>;
 status = "okay";
};
&gse_1 {
 interrupt-parent = <&eintc>;
 interrupts = <61 4>;
 debounce = <61 0>;
 status = "okay";
};
&als {
 interrupt-parent = <&eintc>;
 interrupts = <65 8>;
 debounce = <65 0>;
 status = "okay";
};
&gyro {
 interrupt-parent = <&eintc>;
 interrupts = <67 8>;
 debounce = <67 0>;
 status = "okay";
};
&ext_buck_oc {
 interrupt-parent = <&eintc>;
 interrupts = <78 4>;
 debounce = <78 0>;
 status = "okay";
};






&gpio_usage_mapping {
 GPIO_CMDAT1 = <43>;
 GPIO_SIM2_SCLK = <160>;
 GPIO_SIM2_SRST = <161>;
 GPIO_SIM2_SIO = <162>;
 GPIO_SIM1_SCLK = <163>;
 GPIO_SIM1_SRST = <164>;
 GPIO_SIM1_SIO = <165>;
};


&eintc {
};






&mt_pmic_vcama_ldo_reg {
 regulator-name = "vcama";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vsim1_ldo_reg {
 regulator-name = "vsim1";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vsim2_ldo_reg {
 regulator-name = "vsim2";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vcam_af_ldo_reg {
 regulator-name = "vcamaf";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vgp1_ldo_reg {
 regulator-name = "vgp1";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vibr_ldo_reg {
 regulator-name = "vibr";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vcamd_ldo_reg {
 regulator-name = "vcamd";
 regulator-default-on = <0>;
 status = "okay";
};
&mt_pmic_vcam_io_ldo_reg {
 regulator-name = "vcamio";
 regulator-default-on = <0>;
 status = "okay";
};

&kd_camera_hw1 {
 vcama-supply = <&mt_pmic_vcama_ldo_reg>;
 vcama_main2-supply = <&mt_pmic_vcama_ldo_reg>;
 vcama_sub-supply = <&mt_pmic_vcama_ldo_reg>;

 vcamaf-supply = <&mt_pmic_vcam_af_ldo_reg>;
 vcamaf_main2-supply = <&mt_pmic_vcam_af_ldo_reg>;
 vcamaf_sub-supply = <&mt_pmic_vcam_af_ldo_reg>;

 vcamd-supply = <&mt_pmic_vcamd_ldo_reg>;
 vcamd_main2-supply = <&mt_pmic_vcamd_ldo_reg>;
 vcamd_sub-supply = <&mt_pmic_vcamd_ldo_reg>;

 vcamio-supply = <&mt_pmic_vcam_io_ldo_reg>;
 vcamio_main2-supply = <&mt_pmic_vcam_io_ldo_reg>;
 vcamio_sub-supply = <&mt_pmic_vcam_io_ldo_reg>;

 status = "okay";
};

&touch {
 vtouch-supply = <&mt_pmic_vgp1_ldo_reg>;
 status = "okay";
};






&auxadc {
 adc_channel@ {
  compatible = "mediatek,adc_channel";
  mediatek,temperature0 = <0>;
  mediatek,temperature1 = <1>;
  mediatek,adc_fdd_rf_params_dynamic_custom_ch = <12>;
  status = "okay";
 };
};






&rf_clock_buffer_ctrl {
 mediatek,clkbuf-quantity = <4>;
 mediatek,clkbuf-config = <2 1 1 1>;
 status = "okay";
};






&keypad{
 mediatek,kpd-key-debounce = <1024>;
 mediatek,kpd-sw-pwrkey = <116>;
 mediatek,kpd-hw-pwrkey = <8>;
 mediatek,kpd-use-extend-type = <0>;

 mediatek,kpd-hw-map-num = <72>;
 mediatek,kpd-hw-init-map = <114 115 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
    0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 >;
 mediatek,kpd-pwrkey-eint-gpio = <0>;
 mediatek,kpd-pwkey-gpio-din = <0>;
 mediatek,kpd-hw-dl-key0 = <1>;
 mediatek,kpd-hw-dl-key1 = <0>;
 mediatek,kpd-hw-dl-key2 = <8>;
 mediatek,kpd-hw-recovery-key = <1>;
 mediatek,kpd-hw-factory-key = <0>;
 status = "okay";
};






&i2c0 {
 #address-cells = <1>;
 #size-cells = <0>;
 camera_main@10 {
  compatible = "mediatek,camera_main";
  reg = <0x10>;
  status = "okay";
 };
 camera_main_af@18 {
  compatible = "mediatek,camera_main_af";
  reg = <0x18>;
  status = "okay";
 };
 camera_sub@1f {
  compatible = "mediatek,camera_sub";
  reg = <0x1f>;
  status = "okay";
 };
 camera_sub_af@1c {
  compatible = "mediatek,camera_sub_af";
  reg = <0x1c>;
  status = "okay";
 };
};

&i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 cap_touch@5d {
  compatible = "mediatek,cap_touch";
  reg = <0x5d>;
  status = "okay";
 };
 i2c_lcd_bias@3e {
  compatible = "mediatek,i2c_lcd_bias";
  reg = <0x3e>;
  status = "okay";
 };
};

&i2c2 {
 #address-cells = <1>;
 #size-cells = <0>;
 msensor@30 {
  compatible = "mediatek,msensor";
  reg = <0x30>;
  status = "okay";
 };
 gyro@68 {
  compatible = "mediatek,gyro";
  reg = <0x68>;
  status = "okay";
 };
 gsensor@4c {
  compatible = "mediatek,gsensor";
  reg = <0x4c>;
  status = "okay";
 };
 strobe_main@63 {
  compatible = "mediatek,strobe_main";
  reg = <0x63>;
  status = "okay";
 };
};

&i2c3 {
 #address-cells = <1>;
 #size-cells = <0>;
 ext_buck@6b {
  compatible = "mediatek,ext_buck";
  reg = <0x6b>;
  status = "okay";
 };
};
# 1802 "arch/arm/boot/dts/mt6735m.dtsi" 2

&eintc {
 pmic@206 {
 compatible = "mediatek, pmic-eint";
 interrupt-parent = <&eintc>;
 interrupts = <206 4>;
 debounce = <206 1000>;
 };
};

&pio {
 ssw_default:ssw0default {
 };

 ssw_hot_plug_mode1:ssw@1 {

  pins_cmd0_dat {
   pins = <(((8) << 8) | 5)>;
  };

  pins_cmd1_dat {
   pins = <(((9) << 8) | 4)>;
  };
 };

 ssw_hot_plug_mode2:ssw@2 {

  pins_cmd0_dat {
   pins = <(((8) << 8) | 2)>;
  };

  pins_cmd1_dat {
   pins = <(((9) << 8) | 4)>;
  };
 };

 ssw_two_sims_bound_to_md1:ssw@3 {
  pins_cmd0_dat {
   pins = <(((163) << 8) | 1)>;
   slew-rate = <1>;
  };

  pins_cmd1_dat {
   pins = <(((164) << 8) | 1)>;
   slew-rate = <1>;
  };

  pins_cmd2_dat {
   pins = <(((165) << 8) | 1)>;
   slew-rate = <0>;
   bias-pull-up = <00>;

  };

  pins_cmd3_dat {
   pins = <(((160) << 8) | 1)>;
   slew-rate = <1>;
  };

  pins_cmd4_dat {
   pins = <(((161) << 8) | 1)>;
   slew-rate = <1>;
  };

  pins_cmd5_dat {
   pins = <(((162) << 8) | 1)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };

 ssw_sim1_md3_sim2_md1:ssw@4 {
  pins_cmd0_dat {
   pins = <(((163) << 8) | 4)>;
  };

  pins_cmd1_dat {
   pins = <(((164) << 8) | 4)>;
  };

  pins_cmd2_dat {
   pins = <(((165) << 8) | 4)>;
  };

  pins_cmd3_dat {
   pins = <(((160) << 8) | 1)>;
  };

  pins_cmd4_dat {
   pins = <(((161) << 8) | 1)>;
  };

  pins_cmd5_dat {
   pins = <(((162) << 8) | 1)>;
  };
 };
};



&mdcldma {
 pinctrl-names = "default", "vsram_output_low", "vsram_output_high", "RFIC0_01_mode", "RFIC0_04_mode";

 pinctrl-0 = <&vsram_default>;
 pinctrl-1 = <&vsram_output_low>;
 pinctrl-2 = <&vsram_output_high>;
 pinctrl-3 = <&RFIC0_01_mode>;
 pinctrl-4 = <&RFIC0_04_mode>;
};

&pio {
 vsram_default: vsram0default {
 };

 vsram_output_low: vsram@1 {
  pins_cmd_dat {
   pins = <(((140) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 vsram_output_high: vsram@2 {
  pins_cmd_dat {
   pins = <(((140) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 RFIC0_01_mode: clockbuf@1{

  pins_cmd0_dat {
   pins = <(((110) << 8) | 1)>;
  };

  pins_cmd1_dat {
   pins = <(((111) << 8) | 1)>;
  };

  pins_cmd2_dat {
   pins = <(((112) << 8) | 1)>;
  };


  pins_cmd3_dat {
   pins = <(((113) << 8) | 1)>;
  };

  pins_cmd4_dat {
   pins = <(((114) << 8) | 1)>;
  };
 };

 RFIC0_04_mode: clockbuf@2{

  pins_cmd0_dat {
   pins = <(((110) << 8) | 4)>;
  };

  pins_cmd1_dat {
   pins = <(((111) << 8) | 4)>;
  };

  pins_cmd2_dat {
   pins = <(((112) << 8) | 4)>;
  };

  pins_cmd3_dat {
   pins = <(((113) << 8) | 4)>;
  };

  pins_cmd4_dat {
   pins = <(((114) << 8) | 4)>;
  };

 };
};


# 1 "./arch/arm/boot/dts/trusty.dtsi" 1
/ {
 trusty {
  compatible = "android,trusty-smc-v1";
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;

  irq {
   compatible = "android,trusty-irq-v1";
  };

  log {
   compatible = "android,trusty-log-v1";
  };

  virtio {
   compatible = "android,trusty-virtio-v1";
  };
 };
};
# 1982 "arch/arm/boot/dts/mt6735m.dtsi" 2
# 5 "arch/arm/boot/dts/benefit_m7.dts" 2

/ {

 bus {
  MTKFB@5e200000 {
   compatible = "mediatek,MTKFB";
   reg = <0x7F000000 0x1000000>;
  };
 };
 flashlight:flashlight {
  compatible = "mediatek,mt6735-flashlight";
 };
 led5:led@5 {
  compatible = "mediatek,button-backlight";
  led_mode = <3>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led6:led@6 {
  compatible = "mediatek,lcd-backlight";
  led_mode = <5>;
  data = <0>;
  pwm_config = <0 0 0 0 0>;
 };
 vibrator0:vibrator@0 {
  compatible = "mediatek,vibrator";
  vib_timer = <25>;
  vib_limit = <9>;
  vib_vol= <5>;
 };

  cust_accel@0 {
  compatible = "mediatek,MC3410";
  i2c_num = <2>;
  i2c_addr = <0x4c 0 0 0>;
  direction = <4>;
  power_id = <0xffff>;
  power_vol = <0>;
  firlen = <0>;
  is_batch_supported = <0>;
    };

  cust_alsps@0 {
   compatible = "mediatek,epl2182";
   i2c_num = <2>;
   i2c_addr = <0x49 0 0 0>;
   polling_mode_ps = <0>;
   polling_mode_als = <1>;
   power_id = <0xffff>;
   power_vol = <0>;
   als_level = <0 10 20 30 40 50 100 1000 2000 3000 6000 10000 14000 18000 20000>;
   als_value = <100 120 140 150 160 180 225 320 640 1280 1280 2600 2600 2600 10240 10240>;
   ps_threshold_high = <800>;
   ps_threshold_low = <200>;
   is_batch_supported_ps = <0>;
   is_batch_supported_als = <0>;
  };
};

&pio {
 alsps_intpin_cfg: alspspincfg {

     pins_cmd_dat {
   pins = <(((65) << 8) | 0)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };

 alsps_intpin_default: alspsdefaultcfg {

 };

};
&alsps {
 pinctrl-names = "pin_default", "pin_cfg";
 pinctrl-0 = <&alsps_intpin_default>;
 pinctrl-1 = <&alsps_intpin_cfg>;
 status = "okay";

};


&accdet {
  accdet-mic-vol = <7>;
  headset-mode-setting = <0x500 0x200 1 0x1F0 0x800 0x800 0x20>;
  accdet-plugout-debounce = <20>;

  accdet-mic-mode = <1>;

  headset-three-key-threshold = <0 80 220 500>;

  headset-four-key-threshold = <0 58 121 192 450>;

  pinctrl-names = "default", "state_eint_as_int";
  pinctrl-0 = <&ACCDET_pins_default>;
  pinctrl-1 = <&ACCDET_pins_eint_as_int>;
};
&pio {
 ACCDET_pins_default: acc_eint0default {
 };
 ACCDET_pins_eint_as_int: acc_eint@0 {
  pins_cmd_dat {
   pins = <(((6) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
  };
 };
};
&touch {
 tpd-resolution = <720 1280>;
 use-tpd-button = <1>;
 tpd-key-num = <3>;
 tpd-key-local= <139 172 158 0>;
 tpd-key-dim-local = <120 1500 60 40 360 1500 60 30 600 1500 60 40>;
 tpd-max-touch-num = <5>;
 tpd-filter-enable = <1>;
 tpd-filter-pixel-density = <93>;
 tpd-filter-custom-prameters = <0 0 0 0 0 0 0 0 0 0 0 0>;
 tpd-filter-custom-speed = <15 15 0>;
 pinctrl-names = "default", "state_eint_as_int", "state_eint_output0", "state_eint_output1",
  "state_rst_output0", "state_rst_output1";
 pinctrl-0 = <&CTP_pins_default>;
 pinctrl-1 = <&CTP_pins_eint_as_int>;
 pinctrl-2 = <&CTP_pins_eint_output0>;
 pinctrl-3 = <&CTP_pins_eint_output1>;
 pinctrl-4 = <&CTP_pins_rst_output0>;
 pinctrl-5 = <&CTP_pins_rst_output1>;
 status = "okay";
};
&pio {
 CTP_pins_default: eint0default {
 };
 CTP_pins_eint_as_int: eint@0 {
  pins_cmd_dat {
   pins = <(((10) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
  };
 };
 CTP_pins_eint_output0: eintoutput0 {
  pins_cmd_dat {
   pins = <(((10) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 CTP_pins_eint_output1: eintoutput1 {
  pins_cmd_dat {
   pins = <(((10) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 CTP_pins_rst_output0: rstoutput0 {
  pins_cmd_dat {
   pins = <(((62) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 CTP_pins_rst_output1: rstoutput1 {
  pins_cmd_dat {
   pins = <(((62) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
};


&pio {
 camera_pins_cam0_rst0: cam0@0 {
     pins_cmd_dat {
   pins = <(((44) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam0_rst1: cam0@1 {
     pins_cmd_dat {
   pins = <(((44) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_cam0_pnd0: cam0@2 {
     pins_cmd_dat {
   pins = <(((7) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam0_pnd1: cam0@3 {
     pins_cmd_dat {
   pins = <(((7) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_cam1_rst0: cam1@0 {
     pins_cmd_dat {
   pins = <(((11) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam1_rst1: cam1@1 {
     pins_cmd_dat {
   pins = <(((11) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_cam1_pnd0: cam1@2 {
     pins_cmd_dat {
   pins = <(((12) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam1_pnd1: cam1@3 {
     pins_cmd_dat {
   pins = <(((12) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_cam_ldo0_0: cam@0 {
     pins_cmd_dat {
   pins = <(((68) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam_ldo0_1: cam@1 {
  pins_cmd_dat {
   pins = <(((68) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 camera_pins_default: camdefault {
 };

};

&kd_camera_hw1 {
 pinctrl-names = "default", "cam0_rst0", "cam0_rst1", "cam0_pnd0", "cam0_pnd1",
   "cam1_rst0", "cam1_rst1", "cam1_pnd0", "cam1_pnd1","cam_ldo0_0", "cam_ldo0_1";
 pinctrl-0 = <&camera_pins_default>;
 pinctrl-1 = <&camera_pins_cam0_rst0>;
 pinctrl-2 = <&camera_pins_cam0_rst1>;
 pinctrl-3 = <&camera_pins_cam0_pnd0>;
 pinctrl-4 = <&camera_pins_cam0_pnd1>;
 pinctrl-5 = <&camera_pins_cam1_rst0>;
 pinctrl-6 = <&camera_pins_cam1_rst1>;
 pinctrl-7 = <&camera_pins_cam1_pnd0>;
 pinctrl-8 = <&camera_pins_cam1_pnd1>;
 pinctrl-9 = <&camera_pins_cam_ldo0_0>;
 pinctrl-10 = <&camera_pins_cam_ldo0_1>;
 status = "okay";

};



&pio {
 consys_pins_default: default {

 };

 gpslna_pins_init: gpslna@0 {

     pins_cmd_dat {
   pins = <(((79) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
   output-low;
  };
 };

 gpslna_pins_oh: gpslna@1 {

     pins_cmd_dat {
   pins = <(((79) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 gpslna_pins_ol: gpslna@2 {

     pins_cmd_dat {
   pins = <(((79) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

};

&consys {
 pinctrl-names = "default", "gps_lna_state_init", "gps_lna_state_oh", "gps_lna_state_ol";
 pinctrl-0 = <&consys_pins_default>;
 pinctrl-1 = <&gpslna_pins_init>;
 pinctrl-2 = <&gpslna_pins_oh>;
 pinctrl-3 = <&gpslna_pins_ol>;
 status = "okay";

};



&mmc0 {
  clk_src = /bits/ 8 <(2)>;
  bus-width = <8>;
  max-frequency = <200000000>;
  cap-mmc-highspeed;
  msdc-sys-suspend;
  mmc-ddr-1_8v;
  mmc-hs200-1_8v;
  mmc-hs400-1_8v;
  non-removable;
  pinctl = <&mmc0_pins_default>;
  register_setting = <&mmc0_register_setting_default>;
  host_function = /bits/ 8 <(0)>;
  bootable;
  status = "okay";
};

&mmc1 {
  clk_src = /bits/ 8 <(2)>;
  bus-width = <4>;
  max-frequency = <200000000>;
  msdc-sys-suspend;
  cap-sd-highspeed;
  sd-uhs-sdr12;
  sd-uhs-sdr25;
  sd-uhs-sdr50;
  sd-uhs-sdr104;
  sd-uhs-ddr50;
  pinctl = <&mmc1_pins_default>;
  pinctl_sdr104 = <&mmc1_pins_sdr104>;
  pinctl_sdr50 = <&mmc1_pins_sdr50>;
  pinctl_ddr50 = <&mmc1_pins_ddr50>;
  register_setting = <&mmc1_register_setting_default>;
  host_function = /bits/ 8 <(1)>;
  cd_level = /bits/ 8 <(0)>;
  cd-gpios = <&pio 5 0>;
  status = "okay";
};

&pio {
 mmc0_pins_default: mmc0@default {
   pins_cmd {
    drive-strength = /bits/ 8 <2>;
   };
   pins_dat {
    drive-strength = /bits/ 8 <2>;
   };
   pins_clk {
    drive-strength = /bits/ 8 <2>;
   };
   pins_rst {
    drive-strength = /bits/ 8 <2>;
   };
   pins_ds {
    drive-strength = /bits/ 8 <2>;
   };
 };

 mmc0_register_setting_default: mmc0@register_default {
  dat0rddly = /bits/ 8 <0>;
  dat1rddly = /bits/ 8 <0>;
  dat2rddly = /bits/ 8 <0>;
  dat3rddly = /bits/ 8 <0>;
  dat4rddly = /bits/ 8 <0>;
  dat5rddly = /bits/ 8 <0>;
  dat6rddly = /bits/ 8 <0>;
  dat7rddly = /bits/ 8 <0>;
  datwrddly = /bits/ 8 <0>;
  cmdrrddly = /bits/ 8 <0>;
  cmdrddly = /bits/ 8 <0>;
  cmd_edge = /bits/ 8 <(1)>;
  rdata_edge = /bits/ 8 <(1)>;
  wdata_edge = /bits/ 8 <(1)>;

  ett-hs200-cells = <12>;
  ett-hs200-default = <0x000000B0 (0x7 << 7) 0x0
   0x000000B0 (0x1F<<10) 0x0
   0x000000B4 (0x7 << 3) 0x1
   0x00000004 (0x1 << 1) 0x1
   0x000000F0 (0x1F << 16) 0x0
   0x000000F0 (0x1FUL << 22) 0x6
   0x000000B4 (0x7 << 0) 0x1
   0x000000F0 (0x1F << 0) 0xf
   0x00000004 (0x1 << 10) 0x1
   0x000000F8 (0x1FUL << 24) 0x5
   0x000000F0 (0x1F << 8) 0x12
   0x00000004 (0x1 << 2) 0x0>;

  ett-hs400-cells = <8>;
  ett-hs400-default = <0x000000B0 (0x7 << 7) 0x0
   0x000000B0 (0x1F<<10) 0x0
   0x00000188 (0x1f << 2) 0x2
   0x00000188 (0x1F << 12) 0x12
   0x000000B4 (0x7 << 3) 0x1
   0x00000004 (0x1 << 1) 0x1
   0x000000F0 (0x1F << 16) 0x0
   0x000000F0 (0x1FUL << 22) 0xb>;
 };

 mmc1_pins_default: mmc1@default {
   pins_cmd {
    drive-strength = /bits/ 8 <3>;
   };
   pins_dat {
    drive-strength = /bits/ 8 <3>;
   };
   pins_clk {
    drive-strength = /bits/ 8 <3>;
   };
 };

 mmc1_pins_sdr104: mmc1@sdr104 {
   pins_cmd {
    drive-strength = /bits/ 8 <2>;
   };
   pins_dat {
    drive-strength = /bits/ 8 <2>;
   };
   pins_clk {
    drive-strength = /bits/ 8 <3>;
   };
 };

 mmc1_pins_sdr50: mmc1@sdr50 {
   pins_cmd {
    drive-strength = /bits/ 8 <2>;
   };
   pins_dat {
    drive-strength = /bits/ 8 <2>;
   };
   pins_clk {
    drive-strength = /bits/ 8 <3>;
   };
 };

 mmc1_pins_ddr50: mmc1@ddr50 {
   pins_cmd {
    drive-strength = /bits/ 8 <2>;
   };
   pins_dat {
    drive-strength = /bits/ 8 <2>;
   };
   pins_clk {
    drive-strength = /bits/ 8 <3>;
   };
 };

 mmc1_register_setting_default: mmc1@register_default {
    dat0rddly = /bits/ 8 <0>;
    dat1rddly = /bits/ 8 <0>;
    dat2rddly = /bits/ 8 <0>;
    dat3rddly = /bits/ 8 <0>;
    datwrddly = /bits/ 8 <0>;
    cmdrrddly = /bits/ 8 <0>;
    cmdrddly = /bits/ 8 <0>;
    cmd_edge = /bits/ 8 <(1)>;
    rdata_edge = /bits/ 8 <(1)>;
    wdata_edge = /bits/ 8 <(1)>;
 };
};



&pio {
 usb_default: usb_default {
 };

 gpio0_mode1_iddig: iddig_irq_init {
  pins_cmd_dat {
   pins = <(((0) << 8) | 1)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };

 gpio96_mode2_drvvbus: drvvbus_init {
  pins_cmd_dat {
   pins = <(((96) << 8) | 0)>;
   slew-rate = <1>;
   bias-pull-down = <00>;
  };
 };

 gpio96_mode2_drvvbus_low: drvvbus_low {
  pins_cmd_dat {
   pins = <(((96) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
   bias-pull-down = <00>;
  };
 };

 gpio96_mode2_drvvbus_high: drvvbus_high {
  pins_cmd_dat {
   pins = <(((96) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
   bias-pull-down = <00>;
  };
 };
};

&usb0 {
 iddig_gpio = <0 1>;
 pinctrl-names = "usb_default", "iddig_irq_init", "drvvbus_init", "drvvbus_low", "drvvbus_high";
 pinctrl-0 = <&usb_default>;
 pinctrl-1 = <&gpio0_mode1_iddig>;
 pinctrl-2 = <&gpio96_mode2_drvvbus>;
 pinctrl-3 = <&gpio96_mode2_drvvbus_low>;
 pinctrl-4 = <&gpio96_mode2_drvvbus_high>;
 status = "okay";
};

&pio {

 ssw_hot_plug_mode1:ssw@1 {

  pins_cmd0_dat {
   pins = <(((8) << 8) | 0)>;
   bias-disable;
  };

  pins_cmd1_dat {
   pins = <(((9) << 8) | 0)>;
   bias-disable;
  };
 };

 ssw_hot_plug_mode2:ssw@2 {

  pins_cmd0_dat {
   pins = <(((8) << 8) | 0)>;
   bias-disable;
  };

  pins_cmd1_dat {
   pins = <(((9) << 8) | 0)>;
   bias-disable;
  };
 };
};


&pio {
        flashlight_pins_default: default {
        };

        flashlight_pins_hwen_high: hwen_high {
            pins_cmd_dat {
                        pins = <(((43) << 8) | 0)>;
                        slew-rate = <1>;
                        output-high;
                };
        };

        flashlight_pins_hwen_low: hwen_low {
            pins_cmd_dat {
                        pins = <(((43) << 8) | 0)>;
                        slew-rate = <1>;
                        output-low;
                };
        };

};

&flashlight {
        pinctrl-names = "default", "hwen_high", "hwen_low";
        pinctrl-0 = <&flashlight_pins_default>;
        pinctrl-1 = <&flashlight_pins_hwen_high>;
        pinctrl-2 = <&flashlight_pins_hwen_low>;
        status = "okay";

};



&audgpio {
 pinctrl-names = "default", "extamp-pullhigh", "extamp-pulllow";
 pinctrl-0 = <&AUD_pins_default>;
 pinctrl-1 = <&AUD_pins_extamp_high>;
 pinctrl-2 = <&AUD_pins_extamp_low>;
 status = "okay";
};
&pio {
 AUD_pins_default: audiodefault {
 };
 AUD_pins_extamp_high: audexamphigh {
  pins_cmd_dat {
   pins = <(((4) << 8) | 0)>;
    slew-rate = <1>;
    output-high;
  };
 };
 AUD_pins_extamp_low: audexamplow {
  pins_cmd_dat {
   pins = <(((4) << 8) | 0)>;
    slew-rate = <1>;
    output-low;
  };
 };
};
