Classic Timing Analyzer report for Seven_Segment_Decoders
Wed Oct 20 15:58:26 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.056 ns   ; A2   ; Ya ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 13.056 ns       ; A2   ; Ya ;
; N/A   ; None              ; 13.051 ns       ; A2   ; Yf ;
; N/A   ; None              ; 13.050 ns       ; A2   ; Yc ;
; N/A   ; None              ; 12.906 ns       ; A2   ; Yg ;
; N/A   ; None              ; 12.433 ns       ; A2   ; Ye ;
; N/A   ; None              ; 11.994 ns       ; A2   ; Yb ;
; N/A   ; None              ; 11.989 ns       ; A2   ; Yd ;
; N/A   ; None              ; 7.545 ns        ; A3   ; Yf ;
; N/A   ; None              ; 7.545 ns        ; A3   ; Ya ;
; N/A   ; None              ; 7.533 ns        ; A1   ; Yc ;
; N/A   ; None              ; 7.476 ns        ; A0   ; Ya ;
; N/A   ; None              ; 7.462 ns        ; A0   ; Yf ;
; N/A   ; None              ; 7.399 ns        ; A3   ; Yg ;
; N/A   ; None              ; 7.358 ns        ; A0   ; Yc ;
; N/A   ; None              ; 7.320 ns        ; A0   ; Yg ;
; N/A   ; None              ; 7.242 ns        ; EN   ; Yb ;
; N/A   ; None              ; 7.231 ns        ; A3   ; Yb ;
; N/A   ; None              ; 7.143 ns        ; A1   ; Ya ;
; N/A   ; None              ; 7.137 ns        ; A1   ; Yf ;
; N/A   ; None              ; 6.991 ns        ; A1   ; Yg ;
; N/A   ; None              ; 6.938 ns        ; EN   ; Ye ;
; N/A   ; None              ; 6.917 ns        ; A1   ; Ye ;
; N/A   ; None              ; 6.821 ns        ; EN   ; Ya ;
; N/A   ; None              ; 6.818 ns        ; EN   ; Yf ;
; N/A   ; None              ; 6.816 ns        ; EN   ; Yg ;
; N/A   ; None              ; 6.816 ns        ; EN   ; Yc ;
; N/A   ; None              ; 6.808 ns        ; A1   ; Yb ;
; N/A   ; None              ; 6.801 ns        ; A3   ; Yc ;
; N/A   ; None              ; 6.734 ns        ; A0   ; Ye ;
; N/A   ; None              ; 6.498 ns        ; EN   ; Yd ;
; N/A   ; None              ; 6.478 ns        ; A1   ; Yd ;
; N/A   ; None              ; 6.413 ns        ; A0   ; Yb ;
; N/A   ; None              ; 6.408 ns        ; A0   ; Yd ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Oct 20 15:58:25 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Seven_Segment_Decoders -c Seven_Segment_Decoders --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Info: Longest tpd from source pin "A2" to destination pin "Ya" is 13.056 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_133; Fanout = 8; PIN Node = 'A2'
    Info: 2: + IC(6.733 ns) + CELL(0.206 ns) = 7.883 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 1; COMB Node = 'Ya~8'
    Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 8.625 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 1; COMB Node = 'Ya~9'
    Info: 4: + IC(1.375 ns) + CELL(3.056 ns) = 13.056 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'Ya'
    Info: Total cell delay = 4.576 ns ( 35.05 % )
    Info: Total interconnect delay = 8.480 ns ( 64.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Wed Oct 20 15:58:26 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


