Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 11 12:24:00 2023
| Host         : ZERO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   456 |
|    Minimum number of control sets                        |   456 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1162 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   456 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |   117 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    33 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     6 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6666 |         2091 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1351 |          475 |
| Yes          | No                    | No                     |            6064 |         1674 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2253 |          619 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                            Enable Signal                                                                                            |                                                                                                            Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                               |                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                  |                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                         | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/ap_NS_fsm1                                                                                                        | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/ap_NS_fsm11_out                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm127_out                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp7_iter1_reg[0]                                                                                                 |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                          |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                  | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_12                                                                                                             | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/out_matrix_addr_reg_441[3]_i_1_n_12                                                                                               |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/indvars_iv_reg_1110                                                                                                               |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_fu_725/ap_CS_fsm_state2                                                                                                    |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_CS_fsm_state3                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_CS_fsm_state3                                                                                                                |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/ap_CS_fsm_state4                                                                                                  |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[66]_i_1_n_12 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[62]_i_1_n_12 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/output_matrix_addr_reg_1750                                                                                         |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state9                                                                                                                                    | design_1_i/forw_back_0/inst/grp_backward_fu_635/i_0_reg_481                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/ap_NS_fsm12_out                                                                                                                 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/col_reg_84                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/ap_NS_fsm11_out                                                                                                                 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/row_reg_95                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[53][0]                                                                                                           | design_1_i/forw_back_0/inst/ap_CS_fsm_state65                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/j_0_reg_640                                                                                                         |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp6_iter1_reg[0]                                                                                                 |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state19                                                                                                                                   |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[61][0]                                                                                                           | design_1_i/forw_back_0/inst/ap_CS_fsm_state75                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                    |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state17                                                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state11                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/Q[0]                                                                                                              |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/out_matrix_addr_reg_441[3]_i_1__0_n_12                                                                                          |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state12                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state98                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state8                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_backward_fu_635_fc_hidden_layer2_we0                                                                                                            | design_1_i/forw_back_0/inst/grp_backward_fu_635/j_0_i73_reg_6740                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_CS_fsm_state2                                                                                                                  |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_fu_725/ap_NS_fsm10_out                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_fu_725/col_0_reg_120                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/indvars_iv_reg_1110                                                                                                             |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_fu_725/low_0_reg_13104_out                                                                                                 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_fu_725/low_0_reg_1310                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                        | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_CS_fsm_state2                                                                                                                |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/ap_CS_fsm_state8                                                                                                  | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/j_0_reg_1530                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_NS_fsm14_out                                                                                                               | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/i_0_reg_107                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_12                                                                                                           | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/sub_ln109_3_reg_17570                                                                                                                               |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/zext_ln156_reg_1483_reg0                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_CS_fsm_reg[23]_0[2]                                                                                                        | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/j_0_reg_1180                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_NS_fsm12_out                                                                                                                  | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/col_reg_84                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_NS_fsm11_out                                                                                                                  | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/row_reg_95                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_CS_fsm_state2                                                                                                              |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_CS_fsm_state3                                                                                                              |                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state50                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state79                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_NS_fsm10_out                                                                                                                                      | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_NS_fsm12_out                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/i_0_i20_reg_3530                                                                                                                                     |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_forward_fu_599_probability_result_we0                                                                                                            | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state78                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_NS_fsm[79]                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state50                                                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state44                                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_NS_fsm11_out                                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_NS_fsm12_out                                                                                                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/ap_CS_fsm_state2                                                                                                  |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm124_out                                                                                                                                    | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm126_out                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_backward_fu_635_fc_hidden_layer1_we0                                                                                                            | design_1_i/forw_back_0/inst/grp_backward_fu_635/j_0_i60_reg_6520                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_NS_fsm10_out                                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/indvars_iv_reg_1110                                                                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_fu_725/j_0_reg_1530                                                                                                        |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/rgrad_1_U/backward_rgrad_1_ram_U/p_0_in_1                                                                                                           |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Padding_fu_733/ap_CS_fsm_reg[2]_0[0]                                                                                                            |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/low_0_reg_131[4]_i_1_n_12                                                                                         | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/low_0_reg_1310                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_12                                                                                           | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Padding_fu_733/ap_NS_fsm1                                                                                                                       | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Padding_fu_733/i_0_reg_82                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/ap_NS_fsm10_out                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/col_0_reg_120                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_NS_fsm11_out                                                                                                                 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_NS_fsm12_out                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Padding_fu_733/ap_CS_fsm_state2                                                                                                                 |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_NS_fsm10_out                                                                                                                 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/indvars_iv_reg_1110                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state97                                                                                                                                   |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/j_0_i73_reg_6740                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm122_out                                                                                                                                    | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm125_out                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state42                                                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm123_out                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/zext_ln88_reg_1588_reg0                                                                                                                             |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_reg[82]_0[0]                                                                                                                              |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_reg[82]_0[1]                                                                                                                              |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state52                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_NS_fsm12_out                                                                                                                  | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/col_reg_84                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_NS_fsm11_out                                                                                                                  | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/row_reg_95                                                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Padding_fu_733/ap_CS_fsm_state4                                                                                                                 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Padding_fu_733/j_0_reg_930                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state24                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state49                                                                                                                                    | design_1_i/forw_back_0/inst/grp_forward_fu_599/i_0_i20_reg_353                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state45                                                                                                                                   |                                                                                                                                                                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm1                                                                                                                                          | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm15_out                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_NS_fsm13_out                                                                                                                                      | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_NS_fsm16_out                                                                                                                                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/i_0_i5_reg_3070                                                                                                                                      |                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_forward_fu_599_fc_in_2_relu1_0_we0                                                                                                               | design_1_i/forw_back_0/inst/grp_forward_fu_599/j_0_i9_reg_318[4]_i_1_n_12                                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state85                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/sub_ln54_reg_888[5]_i_1_n_12                                                                                                                         |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_NS_fsm[24]                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state18                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[61]_1[0]                                                                                                         |                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm116_out                                                                                                                                    | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm118_out                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_fu_725/low_0_reg_1310                                                                                                      |                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grad_0_U/backward_grad_0_ram_U/p_0_in8_in                                                                                                           |                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state51                                                                                                                                   |                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm117_out                                                                                                                                    | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm121_out                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state23                                                                                                                                    | design_1_i/forw_back_0/inst/grp_forward_fu_599/i_0_i5_reg_307                                                                                                                                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                  |                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state84                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[53]_1[0]                                                                                                         |                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/j_0_i60_reg_6520                                                                                                                                    |                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                       | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm[0]                                                                                                                                         |                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_reg[82]_0[3]                                                                                                                              |                                                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_NS_fsm[10]                                                                                                                                        |                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                  | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                    |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm14_out                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/SR[0]                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                          | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/j_0_reg_1530                                                                                                      |                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/waddr                                                                                                                                            |                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[19]                                                                                                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_NS_fsm112_out                                                                                                                                    |                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_fu_725/Q[1]                                                                                                                |                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_CS_fsm_state3                                                                                                                 |                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                        | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_12                                                                                                         | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_CS_fsm_state2                                                                                                                 |                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Padding_fu_733/add_ln116_2_reg_3130                                                                                                             |                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/ap_CS_fsm_state3                                                                                                                |                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/low_0_reg_1310                                                                                                    |                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/empty_159_reg_1281                                                                                                              |                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[77][0]                                                                                                           | design_1_i/forw_back_0/inst/ap_CS_fsm_state95                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state38                                                                                                                                    |                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/add_ln75_1_reg_15340                                                                                                                                |                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/ap_CS_fsm_state2                                                                                                                |                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp9_iter1_reg[0]                                                                                                 |                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/fc_hidden_layer2_add_2_reg_18340                                                                                                                    |                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_fmul_32cud_U86/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/forw_back_fmul_32cud_U67/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/forw_back_fmul_32cud_U60/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/forw_back_fmul_32cud_U75/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/forw_back_fmul_32cud_U80/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_fmul_32cud_U26/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/forw_back_fmul_32cud_U16/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/forw_back_fmul_32cud_U2/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_12                                                                                                           | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/E[0]                                                                                                                                   | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                                                                                                        |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/Q[2]                                                                                                              |                                                                                                                                                                                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/j_0_reg_1180                                                                                                                    |                                                                                                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/fc_hidden_layer1_add_2_reg_17930                                                                                                                    |                                                                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state12                                                                                                                                    |                                                                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                           | design_1_i/forw_back_0/inst/ap_CS_fsm_state54                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp2_iter0_reg[0]                                                                                              | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[13]                                                                                                                                                 |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp8_iter1_reg[0]                                                                                                 |                                                                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[69][0]                                                                                                           | design_1_i/forw_back_0/inst/ap_CS_fsm_state85                                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/add_ln75_3_reg_16800                                                                                                                                |                                                                                                                                                                                                                                        |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                               | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp5_iter1_reg[0]                                                                                                 |                                                                                                                                                                                                                                        |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_CS_fsm_state3                                                                                                                 |                                                                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][1]_1 |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_CS_fsm_state2                                                                                                                 |                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/row_reg_950                                                                                                                      |                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[77]_0[0]                                                                                                         |                                                                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dmul_64jbC_U31/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                              |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_dmul_64jbC_U90/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                             |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                          | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/empty_149_reg_1281                                                                                                               |                                                                                                                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/col_0_reg_1410                                                                                                                  |                                                                                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Padding_fu_733/j_0_reg_930                                                                                                                      |                                                                                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/zext_ln32_4_reg_383[3]_i_1_n_12                                                                                                  |                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/row_reg_950                                                                                                                     |                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[44][0]                                                                                                           |                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[69]_0[0]                                                                                                         |                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/empty_145_reg_1281                                                                                                               |                                                                                                                                                                                                                                        |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/row_reg_950                                                                                                                      |                                                                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/zext_ln32_9_reg_379[4]_i_1_n_12                                                                                                 |                                                                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/j_0_reg_1180                                                                                                                  |                                                                                                                                                                                                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/empty_154_reg_1561                                                                                                              |                                                                                                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                   |                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/zext_ln32_2_reg_383[4]_i_1_n_12                                                                                                  |                                                                                                                                                                                                                                        |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/col_0_reg_1410                                                                                                                |                                                                                                                                                                                                                                        |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                          |                                                                                                                                                                                                                                        |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/empty_164_reg_1561                                                                                                                |                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                             |                                                                                                                                                                                                                                        |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                             |                                                                                                                                                                                                                                        |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                          |                                                                                                                                                                                                                                        |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                             | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                          | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_fmul_32cud_U86/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                               |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/forw_back_fmul_32cud_U2/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                             |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/forw_back_fmul_32cud_U60/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                           |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/forw_back_fmul_32cud_U80/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                               |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/forw_back_fmul_32cud_U16/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                            |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_fmul_32cud_U26/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/forw_back_fmul_32cud_U67/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                           |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/forw_back_fmul_32cud_U75/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/forw_back_sitofp_dEe_U8/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/forw_back_sitofp_dEe_U20/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                       |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/row_0_reg_140                                                                                                                    | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/row_0_reg_140[31]_i_1_n_12                                                                                                                                          |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                          |                                                                                                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/row_0_reg_140                                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/row_0_reg_140[31]_i_1__1_n_12                                                                                                                                      |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/row_0_reg_140                                                                                                                    | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/row_0_reg_140[31]_i_1__0_n_12                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                                                                                                        |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/ap_NS_fsm13_out                                                                                                                 |                                                                                                                                                                                                                                        |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                          | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_NS_fsm13_out                                                                                                               |                                                                                                                                                                                                                                        |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                       | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state7                                                                                                                                    |                                                                                                                                                                                                                                        |               12 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                               | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/reg_1950                                                                                                                        |                                                                                                                                                                                                                                        |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/reg_1950                                                                                                                      |                                                                                                                                                                                                                                        |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/fc_out_2_0_U/forward_fc_out_2_0_ram_U/fc_out_2_0_ce0                                                                                                 |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_CS_fsm_reg[23]_0[0]                                                                                                        |                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/int_lr[31]_i_1_n_12                                                                                                                              | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[27][0]                                                                                                        |                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/icmp_ln236_reg_1086_reg[0][0]                                                                                               |                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                        |                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/icmp_ln238_reg_1124_reg[0][0]                                                                                               |                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/icmp_ln237_reg_1105_reg[0][0]                                                                                               |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/icmp_ln235_reg_1067_reg[0][0]                                                                                               |                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                        |                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_NS_fsm1                                                                                                                       | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/empty_148_reg_106                                                                                                                                                   |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/col_0_reg_118[0]_i_1__0_n_12                                                                                                     |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                        |                                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_CS_fsm_state10                                                                                                                |                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_CS_fsm_state15                                                                                                                |                                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[53]_0[0]                                                                                                         |                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[5][0]                                                                                                            |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[44]_0[0]                                                                                                         |                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[61]_0[0]                                                                                                         |                                                                                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[69]_1[0]                                                                                                         |                                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[77]_1[0]                                                                                                         |                                                                                                                                                                                                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_CS_fsm_reg[5]_2[0]                                                                                                            |                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_CS_fsm_reg[5]_0[1]                                                                                                            |                                                                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/col_0_reg_118[0]_i_1_n_12                                                                                                        |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_CS_fsm_state10                                                                                                                |                                                                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_fcmp_32eOg_U89/forw_back_ap_fcmp_0_no_dsp_32_u/and_ln88_reg_1620_reg[0]_0                                                                 |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_fcmp_32eOg_U89/forw_back_ap_fcmp_0_no_dsp_32_u/and_ln88_reg_1620_reg[0]                                                                   |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grad_1_U/backward_rgrad_1_ram_U/E[0]                                                                                                                |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grad_2_U/backward_grad_2_ram_U/grad_2_ce0                                                                                                           |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_NS_fsm1                                                                                                                       | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/empty_144_reg_106                                                                                                                                                   |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_CS_fsm_state15                                                                                                                |                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grad_2_U/backward_grad_2_ram_U/p_0_in                                                                                                               |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/E[0]                                                                                                                            |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/ap_NS_fsm1                                                                                                                      | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/empty_158_reg_106                                                                                                                                                  |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/ap_CS_fsm_state10                                                                                                               |                                                                                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_CS_fsm_state12                                                                                                             |                                                                                                                                                                                                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/ap_CS_fsm_state15                                                                                                               |                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/col_0_reg_118[0]_i_1__1_n_12                                                                                                    |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_NS_fsm1                                                                                                                      | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/empty_152_reg_134                                                                                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_CS_fsm_state10                                                                                                               |                                                                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp6_iter2_reg[0]                                                                                                 |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_NS_fsm12_out                                                                                                               | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/max_num_0_reg_129                                                                                                                                                |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/col_0_reg_141[0]_i_1_n_12                                                                                                     |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/p_0_in                                                                                                                          |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/E[0]                                                                                                                            |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_CS_fsm_state15                                                                                                                 |                                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/ap_NS_fsm12_out                                                                                                                 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/max_num_0_reg_129[31]_i_1__0_n_12                                                                                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_NS_fsm1                                                                                                                        | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/empty_162_reg_134                                                                                                                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/col_0_reg_141[0]_i_1__0_n_12                                                                                                    |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/ap_CS_fsm_state12                                                                                                               |                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_CS_fsm_state10                                                                                                                 |                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/Q[0]                                                                                                                            |                                                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_reg[36]_2                                                                                                                                  |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_reg[36]_1                                                                                                                                  |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_reg[36]_3                                                                                                                                  |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_reg[36]_0                                                                                                                                  |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state40                                                                                                                                    |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state36                                                                                                                                    |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/p_0_in                                                                                                                            |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/E[0]                                                                                                                              |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/ap_CS_fsm_reg[5]_0[1]                                                                                                             |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/p_0_in_0                                                                                                            |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/p_0_in                                                                                                              |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state25                                                                                                                                    |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/ap_CS_fsm_state12                                                                                                   |                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/ap_CS_fsm_reg[77][0]                                                                                                |                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MaxPooBackPropagatio_1_fu_717/E[0]                                                                                                              |                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/rgrad_1_U/backward_rgrad_1_ram_U/ram_reg_0_15_0_0__0_i_1_n_12                                                                                       |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/rgrad_1_U/backward_rgrad_1_ram_U/ram_reg_0_15_0_0_i_2__7_n_12                                                                                       |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/rgrad_1_U/backward_rgrad_1_ram_U/rgrad_1_ce0                                                                                                        |                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_CS_fsm_state15                                                                                                               |                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/p_0_in                                                                                                                                               |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state71                                                                                                                                   |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/reg_4830                                                                                                                                             |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/reg_5020                                                                                                                                             |                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state2                                                                                                                                    |                                                                                                                                                                                                                                        |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_faddfsuudo_U85/din1_buf1[30]_i_1__3_n_12                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/storemerge_reg_294[31]_i_2_n_12                                                                                                                      | design_1_i/forw_back_0/inst/grp_forward_fu_599/storemerge_reg_294[31]_i_1_n_12                                                                                                                                                         |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_reg[39]_0[0]                                                                                                                               |                                                                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/storemerge149_reg_340[31]_i_2_n_12                                                                                                                   | design_1_i/forw_back_0/inst/grp_forward_fu_599/storemerge149_reg_340[31]_i_1_n_12                                                                                                                                                      |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/ar_hs                                                                                                                                            | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/rdata[31]_i_1_n_12                                                                                                                                                                  |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/int_fc1[31]_i_1_n_12                                                                                                                             | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/int_conv1[31]_i_1_n_12                                                                                                                           | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/reg_7710                                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/reg_8050                                                                                                                                            |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/reg_7870                                                                                                                                            |                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/reg_7940                                                                                                                                            |                                                                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/int_conv2[31]_i_1_n_12                                                                                                                           | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/p_0_in0                                                                                                                                          | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/int_label_r[31]_i_1_n_12                                                                                                                         | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/int_fc2[31]_i_1_n_12                                                                                                                             | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/int_out_r[31]_i_1_n_12                                                                                                                           | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/int_in_r[31]_i_1_n_12                                                                                                                            | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_reg[35]_1[0]                                                                                                                              |                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state34                                                                                                                                   |                                                                                                                                                                                                                                        |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/ap_CS_fsm_state11                                                                                                               |                                                                                                                                                                                                                                        |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_CS_fsm_state11                                                                                                             |                                                                                                                                                                                                                                        |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/buff_rdata/pop                                                                                                                          | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                                                                                                        |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/reg_4940                                                                                                                                             |                                                                                                                                                                                                                                        |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state81                                                                                                                                    |                                                                                                                                                                                                                                        |               19 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                  | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                               |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                        |                                                                                                                                                                                                                                        |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_fu_692/row_0_reg_168                                                                                                                     |                                                                                                                                                                                                                                        |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                 |                                                                                                                                                                                                                                        |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/row_0_reg_168                                                                                                                   |                                                                                                                                                                                                                                        |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                        |               13 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/ap_CS_fsm[5]_i_1__0_n_12                                                                                                         |                                                                                                                                                                                                                                        |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/ap_CS_fsm[5]_i_1__4_n_12                                                                                                        |                                                                                                                                                                                                                                        |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                           |                                                                                                                                                                                                                                        |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                            |                                                                                                                                                                                                                                        |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state30                                                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/empty_49_reg_526                                                                                                                                                                       |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state77                                                                                                                                    | design_1_i/forw_back_0/inst/grp_forward_fu_599/i_0_reg_365[3]_i_1_n_12                                                                                                                                                                 |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/ap_CS_fsm[5]_i_1__1_n_12                                                                                                         |                                                                                                                                                                                                                                        |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_3_fu_429/row_0_reg_140                                                                                                                    |                                                                                                                                                                                                                                        |               14 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_1_fu_685/row_0_reg_140                                                                                                                   |                                                                                                                                                                                                                                        |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_Conv2d_4_fu_419/row_0_reg_140                                                                                                                    |                                                                                                                                                                                                                                        |               17 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                        |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                         |                                                                                                                                                                                                                                        |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                                                                                                        |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state11                                                                                                                                   |                                                                                                                                                                                                                                        |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                        |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state63                                                                                                                                   | design_1_i/forw_back_0/inst/grp_backward_fu_635/empty_57_reg_595                                                                                                                                                                       |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                                                                                                        |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                        |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_forward_fu_599_fc_hidden_layer2_ce0                                                                                                              |                                                                                                                                                                                                                                        |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                         |                                                                                                                                                                                                                                        |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/fifo_wreq/push                                                                                                                         |                                                                                                                                                                                                                                        |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state44                                                                                                                                   |                                                                                                                                                                                                                                        |               13 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                                                                                                        |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                                                                                                        |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                        |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rreq/push                                                                                                                          |                                                                                                                                                                                                                                        |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                             | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                        |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                             | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/pop                                                                                                                         | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |               10 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/push                                                                                                                        | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/buff_rdata/push                                                                                                                         | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                          | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |               19 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                                                                                                        |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                        |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                                                        |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                        |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                                                        |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                                                                                                        |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                      |               14 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_backward_fu_635/forw_back_dmul_64jbC_U90/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                               |                9 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]   |               17 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dmul_64jbC_U31/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                |               15 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                                                                                                        |               13 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |               27 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                                                                                                        |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                                                                                        |               22 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/ap_CS_fsm_state17                                                                                                             |                                                                                                                                                                                                                                        |               16 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                                                                                                        |               23 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/ap_CS_fsm_state17                                                                                                               |                                                                                                                                                                                                                                        |               17 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/reg_5130                                                                                                                                             |                                                                                                                                                                                                                                        |               29 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_1_fu_399/row_0_reg_163                                                                                                                 |                                                                                                                                                                                                                                        |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_Conv2d_2_fu_700/ap_CS_fsm_state6                                                                                                                |                                                                                                                                                                                                                                        |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/ap_CS_fsm_state7                                                                                                    |                                                                                                                                                                                                                                        |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state75                                                                                                                                    |                                                                                                                                                                                                                                        |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state14                                                                                                                                    |                                                                                                                                                                                                                                        |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_backward_fu_635/ap_CS_fsm_state40                                                                                                                                   |                                                                                                                                                                                                                                        |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state32                                                                                                                                    |                                                                                                                                                                                                                                        |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/ap_CS_fsm_state130                                                                                                                                   |                                                                                                                                                                                                                                        |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/grp_forward_fu_599/grp_MaxPool2d_fu_409/row_0_reg_163                                                                                                                   |                                                                                                                                                                                                                                        |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/first_q[0]                                          |               16 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                        |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                        |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               14 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                        |               14 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                     | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |               17 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                        |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                     | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |               22 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               16 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               15 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                                                        |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                        |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                                                        |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                        |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forw_back_0/inst/forw_back_ctrl_s_axi_U/label_read_reg_9970                                                                                                                              |                                                                                                                                                                                                                                        |               69 |            242 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/forw_back_0/inst/forw_back_data_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                          |              214 |            571 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     |                                                                                                                                                                                                                                        |             2093 |           6956 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


