
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source common/bitstream.vivado.tcl
# set DEVICE         [lindex $argv 0]
# set TOP            [lindex $argv 1]
# set TARGET         [lindex $argv 2]
# set ENABLE_MEM     [expr [lindex $argv 3]]
# source common/read_prj.vivado.tcl
## proc read_prj {filename} {
## 	puts "Read $filename"
## 
## 	set fp [open $filename r]
## 	set file_data [read $fp]
## 	set lines [split $file_data "\n"]
## 
## 	foreach line $lines {
## 		if {[regexp {(\w+)\s+(\w+)\s+\"(.+)\"}  ${line}  matched  fmt lib src]} {
## 			puts "Read: $fmt $lib $src"
## 			if {$fmt=="vhdl"} {
## 				read_vhdl -library $lib $src
## 			}
## 		}
## 	}
## 
## 	close $fp
## }
# read_prj ${TOP}.prj
Read system.prj
Read: vhdl work vhd/CPU_pkg.vhd
Read: vhdl work vhd/prog_data.vhd
Read: vhdl work vhd/RAM8.vhd
Read: vhdl work vhd/periph.vhd
Read: vhdl work vhd/po.vhd
Read: vhdl work vhd/pc.vhd
Read: vhdl work vhd/system.vhd
# read_xdc ${TOP}_${DEVICE}.xdc
# auto_detect_xpm
# synth_design -top ${TOP} -part ${DEVICE}
Command: synth_design -top system -part xc7z010-clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 69443 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1658.297 ; gain = 154.688 ; free physical = 22497 ; free virtual = 38793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/system.vhd:18]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/system.vhd:62]
INFO: [Synth 8-3491] module 'PO' declared at '/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/po.vhd:7' bound to instance 'i_PO' of component 'PO' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/system.vhd:80]
INFO: [Synth 8-638] synthesizing module 'PO' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/po.vhd:18]
INFO: [Synth 8-226] default block is never used [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/po.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'PO' (1#1) [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/po.vhd:18]
INFO: [Synth 8-3491] module 'PC' declared at '/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/pc.vhd:7' bound to instance 'i_PC' of component 'PC' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/system.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PC' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/pc.vhd:17]
INFO: [Synth 8-226] default block is never used [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/pc.vhd:65]
INFO: [Synth 8-226] default block is never used [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/pc.vhd:77]
INFO: [Synth 8-226] default block is never used [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/pc.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/pc.vhd:17]
INFO: [Synth 8-3491] module 'periph' declared at '/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/periph.vhd:7' bound to instance 'i_periph' of component 'periph' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/system.vhd:94]
INFO: [Synth 8-638] synthesizing module 'periph' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/periph.vhd:20]
	Parameter FILE_NAME bound to: boot_defaut.mem - type: string 
INFO: [Synth 8-3491] module 'RAM8' declared at '/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/RAM8.vhd:10' bound to instance 'iRAM' of component 'RAM8' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/periph.vhd:46]
INFO: [Synth 8-638] synthesizing module 'RAM8' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/RAM8.vhd:30]
	Parameter FILE_NAME bound to: boot_defaut.mem - type: string 
	Parameter MEMORY_SIZE bound to: 65536 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: boot_defaut.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_spram' declared at '/bigsoft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8483' bound to instance 'XPM_RAM' of component 'xpm_memory_spram' [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/RAM8.vhd:75]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/bigsoft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8483]
	Parameter MEMORY_SIZE bound to: 65536 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: boot_defaut.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/bigsoft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 65536 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: boot_defaut.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 8192 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 13 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'boot_defaut.mem' is read successfully [/bigsoft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1102]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (3#1) [/bigsoft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (4#1) [/bigsoft/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8483]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'RAM8' (5#1) [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/RAM8.vhd:30]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'periph' (6#1) [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/periph.vhd:20]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system' (7#1) [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/system.vhd:18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rstb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port enb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1715.016 ; gain = 211.406 ; free physical = 22505 ; free virtual = 38803
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.984 ; gain = 214.375 ; free physical = 22513 ; free virtual = 38811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.984 ; gain = 214.375 ; free physical = 22513 ; free virtual = 38811
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/system_xc7z010-clg400-1.xdc]
Finished Parsing XDC File [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/system_xc7z010-clg400-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/system_xc7z010-clg400-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.641 ; gain = 0.000 ; free physical = 22418 ; free virtual = 38732
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.641 ; gain = 0.000 ; free physical = 22418 ; free virtual = 38732
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22488 ; free virtual = 38803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22488 ; free virtual = 38803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22488 ; free virtual = 38803
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/vhd/po.vhd:55]
INFO: [Synth 8-802] inferred FSM for state register 'ETAT_COURANT_reg' in module 'PC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                       0000000001 |                             0010
                   fetch |                       0000000010 |                             0000
                  decode |                       0000000100 |                             0001
                  opinst |                       0000001000 |                             0111
                   ldhad |                       0000010000 |                             0011
                   ldlad |                       0000100000 |                             0100
                 jmpinst |                       0001000000 |                             1001
                  stinst |                       0010000000 |                             0110
                  ldinst |                       0100000000 |                             1000
                      li |                       1000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ETAT_COURANT_reg' using encoding 'one-hot' in module 'PC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22476 ; free virtual = 38792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 9     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module periph 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "i_PC/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rstb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port enb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port addrb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22452 ; free virtual = 38772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22337 ; free virtual = 38665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22316 ; free virtual = 38644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 8 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 2      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22307 ; free virtual = 38634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22322 ; free virtual = 38649
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22322 ; free virtual = 38649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22322 ; free virtual = 38649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22322 ; free virtual = 38649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22322 ; free virtual = 38649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22322 ; free virtual = 38649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    17|
|3     |LUT1        |     3|
|4     |LUT2        |    16|
|5     |LUT3        |    34|
|6     |LUT4        |    34|
|7     |LUT5        |    33|
|8     |LUT6        |    52|
|9     |MMCME2_BASE |     1|
|10    |RAMB36E1    |     1|
|11    |RAMB36E1_1  |     1|
|12    |FDCE        |     9|
|13    |FDPE        |     1|
|14    |FDRE        |   119|
|15    |FDSE        |     6|
|16    |IBUF        |     9|
|17    |OBUF        |     4|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------+-----------------+------+
|      |Instance                     |Module           |Cells |
+------+-----------------------------+-----------------+------+
|1     |top                          |                 |   341|
|2     |  i_PC                       |PC               |    27|
|3     |  i_PO                       |PO               |   204|
|4     |  i_periph                   |periph           |    94|
|5     |    iRAM                     |RAM8             |     3|
|6     |      XPM_RAM                |xpm_memory_spram |     3|
|7     |        xpm_memory_base_inst |xpm_memory_base  |     3|
+------+-----------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22322 ; free virtual = 38649
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1895.641 ; gain = 214.375 ; free physical = 22386 ; free virtual = 38713
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1895.641 ; gain = 392.031 ; free physical = 22393 ; free virtual = 38721
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/system_xc7z010-clg400-1.xdc]
Finished Parsing XDC File [/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/system_xc7z010-clg400-1.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.484 ; gain = 0.000 ; free physical = 22315 ; free virtual = 38643
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1910.484 ; gain = 514.336 ; free physical = 22413 ; free virtual = 38741
# report_utilization -file ${TOP}_utilization.rpt
# report_timing_summary -file ${TOP}_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# get_ports *
# set filename "${TOP}_summary.rpt"
# set fileId [open $filename "w"]
# if { [get_clocks] != "" } {
# 	puts -nonewline $fileId "Clock  | " 
# 	puts $fileId [get_property -min PERIOD [get_clocks]];
# 	puts -nonewline $fileId "Slack  | "
# 	puts $fileId [get_property SLACK [get_timing_paths]];
# }
# close $fileId
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2312.199 ; gain = 102.688 ; free physical = 22096 ; free virtual = 38439

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2099913af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.199 ; gain = 0.000 ; free physical = 22096 ; free virtual = 38439

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14641c464

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2334.184 ; gain = 0.000 ; free physical = 22008 ; free virtual = 38351
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14641c464

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2334.184 ; gain = 0.000 ; free physical = 22008 ; free virtual = 38351
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 123428e92

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2334.184 ; gain = 0.000 ; free physical = 22008 ; free virtual = 38351
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 123428e92

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2334.184 ; gain = 0.000 ; free physical = 22008 ; free virtual = 38351
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 123428e92

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2334.184 ; gain = 0.000 ; free physical = 22008 ; free virtual = 38351
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 123428e92

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2334.184 ; gain = 0.000 ; free physical = 22008 ; free virtual = 38351
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.184 ; gain = 0.000 ; free physical = 22008 ; free virtual = 38351
Ending Logic Optimization Task | Checksum: 179311af2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2334.184 ; gain = 0.000 ; free physical = 22008 ; free virtual = 38351

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.207 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 179311af2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.898 ; gain = 0.000 ; free physical = 21987 ; free virtual = 38336
Ending Power Optimization Task | Checksum: 179311af2

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2468.898 ; gain = 134.715 ; free physical = 21994 ; free virtual = 38343

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 179311af2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.898 ; gain = 0.000 ; free physical = 21994 ; free virtual = 38343

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.898 ; gain = 0.000 ; free physical = 21994 ; free virtual = 38343
Ending Netlist Obfuscation Task | Checksum: 179311af2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.898 ; gain = 0.000 ; free physical = 21994 ; free virtual = 38343
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design -directive Quick
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[8]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[8]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[9]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[9]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[10]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[10]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[11]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[11]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[7] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[5]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[7] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[5]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[8] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[6]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[8] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[6]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[7]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[7]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.910 ; gain = 0.000 ; free physical = 21956 ; free virtual = 38306
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb96f365

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2492.910 ; gain = 0.000 ; free physical = 21956 ; free virtual = 38306
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.910 ; gain = 0.000 ; free physical = 21956 ; free virtual = 38306

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7f71756

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2492.910 ; gain = 0.000 ; free physical = 21960 ; free virtual = 38313

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 165d37e39

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2492.910 ; gain = 0.000 ; free physical = 21960 ; free virtual = 38314

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 165d37e39

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2492.910 ; gain = 0.000 ; free physical = 21960 ; free virtual = 38314
Phase 1 Placer Initialization | Checksum: 165d37e39

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2492.910 ; gain = 0.000 ; free physical = 21960 ; free virtual = 38314

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 165d37e39

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2492.910 ; gain = 0.000 ; free physical = 21960 ; free virtual = 38314

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 22f966e40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21950 ; free virtual = 38305
Phase 2 Global Placement | Checksum: 22f966e40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21950 ; free virtual = 38305

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22f966e40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21950 ; free virtual = 38305

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19fae9921

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21959 ; free virtual = 38314

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196d36d17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21959 ; free virtual = 38314

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196d36d17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21959 ; free virtual = 38314

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c022c388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21959 ; free virtual = 38314

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c022c388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c022c388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314
Phase 3 Detail Placement | Checksum: 1c022c388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c022c388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c022c388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c022c388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21958 ; free virtual = 38314
Phase 4.4 Final Placement Cleanup | Checksum: 134ccec65

Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 134ccec65

Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314
Ending Placer Task | Checksum: 61432b6f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2500.914 ; gain = 8.004 ; free physical = 21958 ; free virtual = 38314
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design -directive Quick -ultrathreads
Command: route_design -directive Quick -ultrathreads
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
WARNING: [Route 72-1] Router was invoked with -ultrathreads option. Results may not be repeatable.
Checksum: PlaceDB: 57a23653 ConstDB: 0 ShapeSum: 9a0f51c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: acbd524c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21892 ; free virtual = 38248
Post Restoration Checksum: NetGraph: 818292ab NumContArr: 2b3abfa1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: acbd524c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21875 ; free virtual = 38232

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: acbd524c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21875 ; free virtual = 38232
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 805a3bb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21870 ; free virtual = 38227

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 292
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 292
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 86500da0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21868 ; free virtual = 38225

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 17ddd2500

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21867 ; free virtual = 38224
Phase 4 Rip-up And Reroute | Checksum: 17ddd2500

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21867 ; free virtual = 38224

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 17ddd2500

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21867 ; free virtual = 38224

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 17ddd2500

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21867 ; free virtual = 38224
Phase 6 Post Hold Fix | Checksum: 17ddd2500

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21867 ; free virtual = 38224

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.149775 %
  Global Horizontal Routing Utilization  = 0.134651 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17ddd2500

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21867 ; free virtual = 38224

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17ddd2500

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21867 ; free virtual = 38224

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 127421e95

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21867 ; free virtual = 38224
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21898 ; free virtual = 38255

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
# write_checkpoint -force route_design.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21898 ; free virtual = 38255
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2500.914 ; gain = 0.000 ; free physical = 21893 ; free virtual = 38252
INFO: [Common 17-1381] The checkpoint '/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/route_design.dcp' has been generated.
# if { ${ENABLE_MEM} } {
#     # Generate MMI map
#     set MMI_FILE ${TOP}.mmi
#     write_mem_info -force ${MMI_FILE}
# }
# write_bitstream -force ${TARGET}
Command: write_bitstream -force golden.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/bigsoft/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[8]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[10] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[8]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[9]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[11] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[9]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[10]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[12] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[10]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[11]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[13] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[11]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[14] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[12]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[7] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[5]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[7] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[5]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[8] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[6]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[8] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[6]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[7]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ADDRARDADDR[9] (net: i_periph/iRAM/XPM_RAM/xpm_memory_base_inst/addra[7]) which is driven by a register (i_PC/FSM_onehot_ETAT_COURANT_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./golden.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/user/8/.base/mohameml/home/Desktop/Archi/TP5/src_etd/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Feb 28 15:31:41 2023. For additional details about this file, please refer to the WebTalk help file at /bigsoft/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2712.281 ; gain = 211.367 ; free physical = 21868 ; free virtual = 38234
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 15:31:41 2023...
