%Warning-WIDTHEXPAND: mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11:21: Operator ADD expects 8 bits on the LHS, but LHS's VARREF 'p_ll' generates 4 bits.
                                                                                             : ... note: In instance 'tb_4.uut.mul_hh'
   11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);
      |                     ^
                      mult8_2bits_1op_e16917.v:9:1: ... note: In file included from 'mult8_2bits_1op_e16917.v'
                      /home/gmun/Downloads/Referencias/tb_4.v:12:1: ... note: In file included from 'tb_4.v'
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.018
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11:29: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_lh' generates 4 bits.
                                                                                             : ... note: In instance 'tb_4.uut.mul_hh'
   11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);
      |                             ^~
                      mult8_2bits_1op_e16917.v:9:1: ... note: In file included from 'mult8_2bits_1op_e16917.v'
                      /home/gmun/Downloads/Referencias/tb_4.v:12:1: ... note: In file included from 'tb_4.v'
%Warning-WIDTHEXPAND: mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11:43: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hl' generates 4 bits.
                                                                                             : ... note: In instance 'tb_4.uut.mul_hh'
   11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);
      |                                           ^~
                      mult8_2bits_1op_e16917.v:9:1: ... note: In file included from 'mult8_2bits_1op_e16917.v'
                      /home/gmun/Downloads/Referencias/tb_4.v:12:1: ... note: In file included from 'tb_4.v'
%Warning-WIDTHEXPAND: mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11:57: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hh' generates 4 bits.
                                                                                             : ... note: In instance 'tb_4.uut.mul_hh'
   11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);
      |                                                         ^~
                      mult8_2bits_1op_e16917.v:9:1: ... note: In file included from 'mult8_2bits_1op_e16917.v'
                      /home/gmun/Downloads/Referencias/tb_4.v:12:1: ... note: In file included from 'tb_4.v'
%Warning-WIDTHEXPAND: mult8_2bits_1op_e16917.v:11:21: Operator ADD expects 16 bits on the LHS, but LHS's VARREF 'p_ll' generates 8 bits.
                                                    : ... note: In instance 'tb_4.uut'
   11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);
      |                     ^
                      /home/gmun/Downloads/Referencias/tb_4.v:12:1: ... note: In file included from 'tb_4.v'
%Warning-WIDTHEXPAND: mult8_2bits_1op_e16917.v:11:29: Operator SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_lh' generates 8 bits.
                                                    : ... note: In instance 'tb_4.uut'
   11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);
      |                             ^~
                      /home/gmun/Downloads/Referencias/tb_4.v:12:1: ... note: In file included from 'tb_4.v'
%Warning-WIDTHEXPAND: mult8_2bits_1op_e16917.v:11:43: Operator SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_hl' generates 8 bits.
                                                    : ... note: In instance 'tb_4.uut'
   11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);
      |                                           ^~
                      /home/gmun/Downloads/Referencias/tb_4.v:12:1: ... note: In file included from 'tb_4.v'
%Warning-WIDTHEXPAND: mult8_2bits_1op_e16917.v:11:57: Operator SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_hh' generates 8 bits.
                                                    : ... note: In instance 'tb_4.uut'
   11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);
      |                                                         ^~
                      /home/gmun/Downloads/Referencias/tb_4.v:12:1: ... note: In file included from 'tb_4.v'
%Warning-WIDTHTRUNC: /home/gmun/Downloads/Referencias/tb_4.v:15:11: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'i' generates 32 bits.
                                                                  : ... note: In instance 'tb_4'
   15 |         A = i; B = j;
      |           ^
%Warning-WIDTHTRUNC: /home/gmun/Downloads/Referencias/tb_4.v:15:18: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'j' generates 32 bits.
                                                                  : ... note: In instance 'tb_4'
   15 |         A = i; B = j;
      |                  ^
%Error-NEEDTIMINGOPT: /home/gmun/Downloads/Referencias/tb_4.v:16:9: Use --timing or --no-timing to specify how delays should be handled
                                                                  : ... note: In instance 'tb_4'
   16 |         #1;
      |         ^
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Referencias/tb_4.v:18:20: Operator GT expects 32 bits on the LHS, but LHS's VARREF 'P' generates 16 bits.
                                                                   : ... note: In instance 'tb_4'
   18 |         err   = (P > exact) ? (P - exact) : (exact - P);
      |                    ^
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Referencias/tb_4.v:18:34: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'P' generates 16 bits.
                                                                   : ... note: In instance 'tb_4'
   18 |         err   = (P > exact) ? (P - exact) : (exact - P);
      |                                  ^
%Warning-WIDTHEXPAND: /home/gmun/Downloads/Referencias/tb_4.v:18:52: Operator SUB expects 32 bits on the RHS, but RHS's VARREF 'P' generates 16 bits.
                                                                   : ... note: In instance 'tb_4'
   18 |         err   = (P > exact) ? (P - exact) : (exact - P);
      |                                                    ^
%Warning-REALCVT: /home/gmun/Downloads/Referencias/tb_4.v:19:31: Implicit conversion of real to integer
   19 |         total_err = total_err + err*1.0/(exact+1);
      |                               ^
%Error: Exiting due to 1 error(s)
