<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Verilog语法整理 | JERRY'S BLOG</title><meta name="author" content="JERRY LEE,98jerry.lee@gmail.com"><meta name="copyright" content="JERRY LEE"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="这是一个关于Verilog的学习笔记，内容会随着博主会的越多逐步丰富，适合刚接触Verilog的小白或想整理相关笔记的朋友阅读。">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog语法整理">
<meta property="og:url" content="http://example.com/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/index.html">
<meta property="og:site_name" content="JERRY&#39;S BLOG">
<meta property="og:description" content="这是一个关于Verilog的学习笔记，内容会随着博主会的越多逐步丰富，适合刚接触Verilog的小白或想整理相关笔记的朋友阅读。">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/my_logo.png">
<meta property="article:published_time" content="2025-07-10T02:24:51.537Z">
<meta property="article:modified_time" content="2025-07-21T10:16:15.692Z">
<meta property="article:author" content="JERRY LEE">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/my_logo.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.14.0-b2"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>(()=>{
      const saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
      
      window.btf = {
        saveToLocal: saveToLocal,
        getScript: (url, attr = {}) => new Promise((resolve, reject) => {
          const script = document.createElement('script')
          script.src = url
          script.async = true
          script.onerror = reject
          script.onload = script.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            script.onload = script.onreadystatechange = null
            resolve()
          }

          Object.keys(attr).forEach(key => {
            script.setAttribute(key, attr[key])
          })

          document.head.appendChild(script)
        }),

        getCSS: (url, id = false) => new Promise((resolve, reject) => {
          const link = document.createElement('link')
          link.rel = 'stylesheet'
          link.href = url
          if (id) link.id = id
          link.onerror = reject
          link.onload = link.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            link.onload = link.onreadystatechange = null
            resolve()
          }
          document.head.appendChild(link)
        }),

        addGlobalFn: (key, fn, name = false, parent = window) => {
          const pjaxEnable = false
          if (!pjaxEnable && key.startsWith('pjax')) return

          const globalFn = parent.globalFn || {}
          const keyObj = globalFn[key] || {}
    
          if (name && keyObj[name]) return
    
          name = name || Object.keys(keyObj).length
          keyObj[name] = fn
          globalFn[key] = keyObj
          parent.globalFn = globalFn
        }
      }
    
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode
      
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })()</script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Verilog语法整理',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-07-21 18:16:15'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/my_logo.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">5</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">0</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><hr class="custom-hr"/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/default_top_img.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="JERRY'S BLOG"><img class="site-icon" src="/img/my_logo.png" alt="Logo"/><span class="site-name">JERRY'S BLOG</span></a></span><div id="menus"><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">Verilog语法整理</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-07-10T02:24:51.537Z" title="发表于 2025-07-10 10:24:51">2025-07-10</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-07-21T10:16:15.692Z" title="更新于 2025-07-21 18:16:15">2025-07-21</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Verilog语法整理"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="一、Verilog数据类型"><a href="#一、Verilog数据类型" class="headerlink" title="一、Verilog数据类型"></a>一、Verilog数据类型</h1><h2 id="1-1-wire类型"><a href="#1-1-wire类型" class="headerlink" title="1.1 wire类型"></a>1.1 wire类型</h2><p>wire类型用于表示硬件电路单元之间的物理连线。</p>
<ul>
<li>未声明的信号类型默认为wire</li>
<li>wire不允许在always块内部定义和赋值，但可以在always块使用非阻塞赋值&lt;&#x3D;取其数值</li>
<li>常用在always块外部用assign连续赋值（硬件相连）</li>
</ul>
<p>eg：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> d_flip_flop(		<span class="comment">//以D触发器为例，输出信号有reg，也有wire，以说明其赋值操作的区别</span></span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk,		</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst_n，</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> D,		<span class="comment">//wire型输入</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> Q_reg,	<span class="comment">//reg型输出</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> Q_wire	<span class="comment">//wire型输出</span></span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">reg</span> Q_0= <span class="number">1&#x27;d0</span>;			<span class="comment">//定义内部变量</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n) <span class="keyword">begin</span>	<span class="comment">//复位</span></span><br><span class="line">        Q_reg &lt;= <span class="number">1&#x27;d1</span>;</span><br><span class="line">        Q_0 &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        Q_reg &lt;= D;		<span class="comment">//wire类型可以在always块中使用非阻塞赋值取其数值</span></span><br><span class="line">        Q_0 &lt;= !D;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">assign</span> Q_wire = Q_0;	<span class="comment">//对wire类型的赋值需要在always块外部进行</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="1-2-reg类型、integer整数、real实数"><a href="#1-2-reg类型、integer整数、real实数" class="headerlink" title="1.2 reg类型、integer整数、real实数"></a>1.2 reg类型、integer整数、real实数</h2><p>verilog中数值表达形式为：(位宽)’(进制)(数值)  比如【4’d1】。</p>
<ul>
<li><code>reg</code> 类型的变量只能在 <code>always</code> 或 <code>initial</code> 中赋值，因此给<code>reg</code>变量赋初值一般在<code>if(!rst_n) begin</code>里面，或者在定义的时候直接赋值，<code>reg [5:0] LED = 6&#39;b000001;</code></li>
<li><code>reg</code>类型不能在 <code>assign</code> 语句中赋值，因为那是给 <code>wire</code> 类型用的。</li>
</ul>
<table>
<thead>
<tr>
<th align="center">b</th>
<th align="center">二进制</th>
</tr>
</thead>
<tbody><tr>
<td align="center">o</td>
<td align="center">八进制</td>
</tr>
<tr>
<td align="center">d</td>
<td align="center">十进制</td>
</tr>
<tr>
<td align="center">h</td>
<td align="center">十六进制</td>
</tr>
</tbody></table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> d = <span class="number">4&#x27;b0001</span>;</span><br><span class="line"><span class="keyword">real</span> e = <span class="number">3</span><span class="variable">.14</span>;</span><br><span class="line"><span class="keyword">integer</span> f = <span class="number">3</span>e2;	<span class="comment">//3*10^2=300 </span></span><br></pre></td></tr></table></figure>

<h2 id="1-3-数组（一维向量、二维向量（类矩阵））"><a href="#1-3-数组（一维向量、二维向量（类矩阵））" class="headerlink" title="1.3 数组（一维向量、二维向量（类矩阵））"></a>1.3 数组（一维向量、二维向量（类矩阵））</h2><p>数组问题主要有：</p>
<ul>
<li>一维数组操作（赋值、按位赋值、拼接）</li>
<li>二维数组操作（赋值、取值）</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> xxx(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] a,		<span class="comment">//8位宽数组（一维向量）</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] b,	<span class="comment">//16位宽数组</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] c		<span class="comment">//8位宽数组</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] d [<span class="number">3</span>:<span class="number">0</span>];		<span class="comment">//定义4个8位宽数据 d[0]-d[3]</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] d2_full;		</span><br><span class="line"><span class="keyword">wire</span>       bit_d3_5;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] d0_shifted;</span><br><span class="line">    </span><br><span class="line"><span class="comment">//一维数组操作    </span></span><br><span class="line"><span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">//一维数组赋值</span></span><br><span class="line">    b = <span class="number">16&#x27;b1111_1110_1101_1100</span>;	<span class="comment">//  a = 8&#x27;b1010_1010;这个是非法操作，input不能赋值</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//一维数组的按位赋值</span></span><br><span class="line">    c = b[<span class="number">15</span>:<span class="number">8</span>];             <span class="comment">// 截取b的高8位输出</span></span><br><span class="line">    c[<span class="number">7</span>:<span class="number">1</span>] = a[<span class="number">6</span>:<span class="number">0</span>];         <span class="comment">// 截取赋值</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//一维数组拼接</span></span><br><span class="line">    b = &#123;a[<span class="number">7</span>:<span class="number">0</span>] , b[<span class="number">15</span>:<span class="number">8</span>]&#125;;		<span class="comment">//b=16&#x27;b1010_1010_1111_1110</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="comment">//二维数组操作</span></span><br><span class="line"><span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">//二维数组赋值</span></span><br><span class="line">    d[<span class="number">0</span>] = <span class="number">8&#x27;b0000_0001</span>;d[<span class="number">1</span>] = <span class="number">8&#x27;b0000_0010</span>;d[<span class="number">2</span>] = <span class="number">8&#x27;b0000_0011</span>;d[<span class="number">3</span>] = <span class="number">8&#x27;b0000_0100</span>;	<span class="comment">//正常来说应该放到initial块中</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">//二维数组取值</span></span><br><span class="line"><span class="keyword">assign</span> d2_full = d[<span class="number">2</span>];		<span class="comment">//取d的第二个数据（8位）放到d2_full里</span></span><br><span class="line"><span class="keyword">assign</span> bit_d3_5 = d[<span class="number">3</span>][<span class="number">5</span>];		<span class="comment">//取d的第三个数据的第五位，即0</span></span><br><span class="line"><span class="keyword">assign</span> d0_shifted = d[<span class="number">0</span>] &lt;&lt; <span class="number">1</span>;	<span class="comment">//将d[0]左移一位放到d0_shifted里</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">    <span class="comment">// ========== 二维数组初始化（initial 块） ==========</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    d[<span class="number">0</span>] = <span class="number">8&#x27;b0000_0001</span>;</span><br><span class="line">    d[<span class="number">1</span>] = <span class="number">8&#x27;b0000_0010</span>;</span><br><span class="line">    d[<span class="number">2</span>] = <span class="number">8&#x27;b0000_0011</span>;</span><br><span class="line">    d[<span class="number">3</span>] = <span class="number">8&#x27;b0000_0100</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<h2 id="1-4-parameter参数、localparam内部参数"><a href="#1-4-parameter参数、localparam内部参数" class="headerlink" title="1.4 parameter参数、localparam内部参数"></a>1.4 parameter参数、localparam内部参数</h2><p>parameter用于声明设计参数，是一个常量，<strong>不支持小数</strong>。当代码多次使用同一个参数时（比如计时器的计数上限值），一个个修改起来较为麻烦，可以通过定义需要修改的变量为 parameter 参数类型，例化模块时直接设置 parameter 即可。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//子模块里面</span></span><br><span class="line"><span class="keyword">module</span> timer #(</span><br><span class="line">    <span class="keyword">parameter</span> time_count = <span class="number">26&#x27;d24_999_999</span>,  <span class="comment">// 计数上限（常量，不能为小数）</span></span><br><span class="line">    <span class="keyword">parameter</span> width      = <span class="number">8</span>                <span class="comment">// 数据位宽</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">	...</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//母模块里面例化</span></span><br><span class="line">timer #(</span><br><span class="line">    <span class="variable">.time_count</span> (<span class="number">26&#x27;d24_999_99</span>)		<span class="comment">//这里给子模块的parameter赋值</span></span><br><span class="line">    <span class="variable">.width</span> (<span class="number">8</span>)</span><br><span class="line">) timer_例化名(			<span class="comment">//后面的timer_lihua是例化名</span></span><br><span class="line">	<span class="variable">.clk</span> (clk),</span><br><span class="line">	...</span><br><span class="line">);	</span><br></pre></td></tr></table></figure>

<p>此外还有另外一种用 defparam 进行参数设置的方法，例如例化同一模块使用不同的参数：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">timer timer_例化名(     <span class="comment">//先不例化，等后面用defparam例化     </span></span><br><span class="line">	<span class="variable">.clk</span> (clk),</span><br><span class="line">	...</span><br><span class="line">)</span><br><span class="line"><span class="keyword">defparam</span> timer_l<span class="variable">.time_count</span> = <span class="number">26&#x27;d24_999_999</span>;</span><br></pre></td></tr></table></figure>

<p>localparam 用于在模块内部定义常量，其值在模块实例化时是固定的，无法被修改。用法同parameter 一致。但是与相比 parameter 而言 localparam 更严格，因为它只在定义的模块内部有效，不会影响外部模块。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> xxx(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    ...</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// ======= localparam 通常放在端口声明之后，逻辑代码之前 =======</span></span><br><span class="line">    <span class="keyword">localparam</span> time_count = <span class="number">26&#x27;d24_999_999</span>;  <span class="comment">// 计数上限（仅模块内部使用）</span></span><br><span class="line">    <span class="keyword">localparam</span> width      = <span class="number">8</span>;               <span class="comment">// 数据宽度</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 后续逻辑可以使用 time_count 和 width</span></span><br><span class="line">    <span class="keyword">reg</span> [width-<span class="number">1</span>:<span class="number">0</span>] counter;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// ...</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h1 id="二、运算符"><a href="#二、运算符" class="headerlink" title="二、运算符"></a>二、运算符</h1><h2 id="2-1-算数运算符"><a href="#2-1-算数运算符" class="headerlink" title="2.1 算数运算符"></a>2.1 算数运算符</h2><p>加：+	减：-	乘：*	除：&#x2F;	取余：%</p>
<p>取余运算两侧数据必须是整数数据。</p>
<h2 id="2-2-赋值运算符（阻塞赋值与非阻塞赋值）"><a href="#2-2-赋值运算符（阻塞赋值与非阻塞赋值）" class="headerlink" title="2.2 赋值运算符（阻塞赋值与非阻塞赋值）"></a>2.2 赋值运算符（阻塞赋值与非阻塞赋值）</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">= : 阻塞赋值	<span class="comment">//前面赋值语句会阻塞后面的语句，按照顺序运行</span></span><br><span class="line">&lt;= : 非阻塞赋值	<span class="comment">//所有非阻塞赋值会同时进行</span></span><br><span class="line"></span><br><span class="line">注意：所有阻塞赋值与非阻塞赋值左边必须是变量数据类型，可以是<span class="keyword">reg</span>、<span class="keyword">integer</span>、<span class="keyword">real</span>。右边可以是任何有效的表达式或信号</span><br><span class="line">此外还有连续赋值（连线）<span class="keyword">assign</span>：用于表示组合逻辑，左侧必须是<span class="keyword">wire</span>或<span class="keyword">tri</span>，右侧值变化，左侧数值立即更新。</span><br></pre></td></tr></table></figure>

<h2 id="2-3-比大小运算符"><a href="#2-3-比大小运算符" class="headerlink" title="2.3 比大小运算符"></a>2.3 比大小运算符</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">a &lt; b  ：a小于b</span><br><span class="line">a &gt; b  ：a大于b</span><br><span class="line">a == b ：a等于b</span><br><span class="line">a != b ：a不等于b</span><br><span class="line">a &lt;= b ：a小于等于b</span><br><span class="line">a &gt;= b ：a大于等于b</span><br></pre></td></tr></table></figure>

<h2 id="2-4-逻辑运算符"><a href="#2-4-逻辑运算符" class="headerlink" title="2.4 逻辑运算符"></a>2.4 逻辑运算符</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">&amp;&amp;：逻辑与：a&amp;&amp;b，a和b同时为真时才为真，否则为假</span><br><span class="line">||：逻辑或：a||b，a和b同时为假时才为假，否则为真</span><br><span class="line">! ：a为真时，!a为假</span><br></pre></td></tr></table></figure>

<h2 id="2-5-条件运算符"><a href="#2-5-条件运算符" class="headerlink" title="2.5 条件运算符"></a>2.5 条件运算符</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">a = (条件) ? b : c;	<span class="comment">//条件为真:a=b，条件为假：a=c</span></span><br><span class="line">[eg: a = (b &lt;= c) ? <span class="number">1&#x27;b1</span> : <span class="number">1&#x27;b0</span>;	<span class="comment">//b小于等于c时，a=1,否则，a=0</span></span><br><span class="line"></span><br><span class="line">比较常用的条件运算符使用情况：</span><br><span class="line"> <span class="keyword">assign</span> a = (b) ? <span class="number">4&#x27;b1</span> : <span class="number">4&#x27;b0</span>;</span><br></pre></td></tr></table></figure>

<h2 id="2-6-位运算符"><a href="#2-6-位运算符" class="headerlink" title="2.6 位运算符"></a>2.6 位运算符</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">~ : 按位取反	<span class="comment">//a=1001 ~a=0110</span></span><br><span class="line">&amp; : 按位与		<span class="comment">//a=1001 b=0001 a&amp;b=0001</span></span><br><span class="line">| : 按位或		<span class="comment">//a=1001 b=0001 a|b=1001</span></span><br><span class="line">^ : 按位异或<span class="keyword">xor</span> 两个输入值不同时，输出<span class="number">1</span>，否则输出<span class="number">0</span>，即同为<span class="number">0</span>，异为<span class="number">1</span>		<span class="comment">//a=1001 b=0001 a^b=1000</span></span><br><span class="line">^~ : 按位同或<span class="keyword">xnor</span> 两个输入值相同时，输出<span class="number">1</span>，否则输出<span class="number">0</span>，即同为<span class="number">1</span>，异为<span class="number">0</span>	<span class="comment">//a=1001 b=0001 a^~b=0111</span></span><br></pre></td></tr></table></figure>

<h2 id="2-7-移位运算符"><a href="#2-7-移位运算符" class="headerlink" title="2.7 移位运算符"></a>2.7 移位运算符</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] a,c;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] b;</span><br><span class="line">a = <span class="number">4&#x27;b1001</span>;</span><br><span class="line">b = a&lt;&lt;<span class="number">2</span>;</span><br><span class="line">c = a&gt;&gt;<span class="number">2</span>;</span><br><span class="line">a = a&lt;&lt;<span class="number">2</span>;</span><br></pre></td></tr></table></figure>

<h2 id="2-8-归约运算符（实现奇偶校验）"><a href="#2-8-归约运算符（实现奇偶校验）" class="headerlink" title="2.8 归约运算符（实现奇偶校验）"></a>2.8 归约运算符（实现奇偶校验）</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">归约的操作数只有一个，实现该操作数所有位的运算，得到结果为一位</span><br><span class="line">&amp;  : 归约与           a=<span class="number">1101</span>  b = &amp;a （b = <span class="number">1</span> &amp; <span class="number">1</span> &amp; <span class="number">0</span> &amp; <span class="number">1</span> = <span class="number">0</span>）</span><br><span class="line">|  : 归约或           a=<span class="number">1101</span>  b = |a （b = <span class="number">1</span> | <span class="number">1</span> | <span class="number">0</span> | <span class="number">1</span> = <span class="number">1</span>）</span><br><span class="line">^  : 归约异或		  a=<span class="number">1101</span>  b = ^a （b = <span class="number">1</span> ^ <span class="number">1</span> ^ <span class="number">0</span> ^ <span class="number">1</span> = <span class="number">1</span>） 从高位开始往低位异或</span><br><span class="line"> </span><br><span class="line">(归约异或可简单实现奇偶校验的逻辑)</span><br></pre></td></tr></table></figure>

<h1 id="三、语法与语句"><a href="#三、语法与语句" class="headerlink" title="三、语法与语句"></a>三、语法与语句</h1><h2 id="3-1-always语句"><a href="#3-1-always语句" class="headerlink" title="3.1 always语句"></a>3.1 always语句</h2><ul>
<li>组合逻辑：always@(*)	或	assign</li>
<li>时序逻辑：always@(posedge clk or negedge rst_n)</li>
</ul>
<h2 id="3-2-if语句"><a href="#3-2-if语句" class="headerlink" title="3.2 if语句"></a>3.2 if语句</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span> (条件<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">    执行<span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span> (条件<span class="number">2</span>) <span class="keyword">begin</span></span><br><span class="line">    执行<span class="number">2</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span> (条件<span class="number">3</span>) <span class="keyword">begin</span></span><br><span class="line">    执行<span class="number">3</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span> <span class="keyword">begin</span>	<span class="comment">//一定要加else begin，防止综合生成latch锁存器</span></span><br><span class="line">    执行保护语句;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<h2 id="3-3-case语句"><a href="#3-3-case语句" class="headerlink" title="3.3 case语句"></a>3.3 case语句</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span>(sel)</span><br><span class="line">    <span class="number">2&#x27;d0</span> : <span class="keyword">begin</span> </span><br><span class="line">        dout = a; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">2&#x27;d1</span> : <span class="keyword">begin</span></span><br><span class="line">        dout = b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">2&#x27;d2</span> : <span class="keyword">begin</span></span><br><span class="line">        dout = c;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">2&#x27;d3</span> : <span class="keyword">begin</span></span><br><span class="line">        dout = d;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">default</span> : <span class="keyword">begin</span>		<span class="comment">//其他情况，条件列完写default(里面可写复位操作防止出错)</span></span><br><span class="line">        dout = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span>		</span><br><span class="line"><span class="keyword">endcase</span></span><br><span class="line"><span class="comment">//如果执行内容一样可以使用逗号(,)省略写。	eg: 2&#x27;d0, 2&#x27;d1 : dout = c</span></span><br></pre></td></tr></table></figure>

<h2 id="3-4-for语句"><a href="#3-4-for语句" class="headerlink" title="3.4 for语句"></a>3.4 for语句</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span> i,j;需要先声明整型变量i,j</span><br><span class="line"> </span><br><span class="line">------------------------------------------普通循环</span><br><span class="line"><span class="keyword">for</span> (i=<span class="number">0</span>; i&lt;<span class="number">2</span>; i=i+<span class="number">1</span>) <span class="keyword">begin</span>  (循环变量赋初值; 执行条件; 循环变量自增/减)     </span><br><span class="line">    循环体</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line">------------------------------------------嵌套循环</span><br><span class="line"><span class="keyword">for</span> (j=<span class="number">0</span>; j&lt;<span class="number">2</span>; j=j+<span class="number">1</span>) <span class="keyword">begin</span>   </span><br><span class="line">    <span class="keyword">for</span> (i=<span class="number">0</span>; i&lt;<span class="number">2</span>; i=i+<span class="number">1</span>) <span class="keyword">begin</span> </span><br><span class="line">        循环体</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>注意：如果一个语句块有两个 for 循环(比如一个 if 语句 的 begin end内),需要使用不同的循环变量分开(如 i 和 j)，但是如果两个for循环若分别在 if 和 else if 中就没问题：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span> (条件<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">4</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;Block A: %d&quot;</span>, i);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">else</span> <span class="keyword">if</span> (条件<span class="number">2</span>) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">4</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">&quot;Block B: %d&quot;</span>, i);  <span class="comment">//作用域分开，不冲突</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<h2 id="3-5-typedef、enum、logic语句"><a href="#3-5-typedef、enum、logic语句" class="headerlink" title="3.5 typedef、enum、logic语句"></a>3.5 typedef、enum、logic语句</h2><ul>
<li>这三个语句只能用于.sv文件，即SystemVerilog，.v文件用不了</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span>：类型重定义关键字 <span class="comment">//作用：用于给一个类型取一个别名。</span></span><br><span class="line">eg:</span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] &#123; ... &#125; state_t;	<span class="comment">//将一个枚举类型的逻辑值enum logic [1:0]定义成一个新的类型名，叫做state_t，凡是使用state_t进行定义的变量，其取值是一个列表，这个列表即为枚举类型的logic [1:0]，类似于单片机的typedef。</span></span><br><span class="line">state_t current_state, next_state;</span><br><span class="line">———————————————————————————————————————————————————————————————————————————————————————————————————————————————————————</span><br><span class="line"><span class="keyword">enum</span>：枚举类型	<span class="comment">// 作用：用于定义一组离散的、有名字的常量值，常用于状态机状态描述。</span></span><br><span class="line">eg：</span><br><span class="line"><span class="keyword">enum</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] &#123;</span><br><span class="line">    IDLE = <span class="number">2&#x27;d0</span>,</span><br><span class="line">    S1   = <span class="number">2&#x27;d1</span>,</span><br><span class="line">    S2   = <span class="number">2&#x27;d2</span></span><br><span class="line">&#125;</span><br><span class="line"><span class="comment">//这里就定义了三个状态，分别命名为 IDLE、S1、S2，它们的值分别是 2&#x27;d0、2&#x27;d1、2&#x27;d2。</span></span><br><span class="line"><span class="comment">//相比传统的 localparam 写法，enum 语义更加清晰，表达的是一组状态集合，易读性和可维护性更高。</span></span><br><span class="line">———————————————————————————————————————————————————————————————————————————————————————————————————————————————————————</span><br><span class="line"><span class="keyword">logic</span>：新型变量类型	<span class="comment">//作用：表示一个可以被多个驱动源控制的逻辑值，替代 Verilog 中的 reg 类型。</span></span><br><span class="line">eg:</span><br><span class="line"><span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>]		<span class="comment">//等价于传统 Verilog 中的：reg [1:0]</span></span><br><span class="line"><span class="comment">//但 logic 是 SystemVerilog 推荐使用的现代写法，它避免了 reg 在组合逻辑中使用带来的语义混乱，更加通用、规范。</span></span><br><span class="line">———————————————————————————————————————————————————————————————————————————————————————————————————————————————————————</span><br><span class="line">综合起来：</span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> <span class="keyword">logic</span> [<span class="number">1</span>:<span class="number">0</span>] &#123; </span><br><span class="line">    IDLE = <span class="number">2&#x27;d0</span>, </span><br><span class="line">    S1 = <span class="number">2&#x27;d1</span>, </span><br><span class="line">    S2 = <span class="number">2&#x27;d2</span> </span><br><span class="line">&#125; state_t;</span><br><span class="line">state_t current_state, next_state;</span><br><span class="line"><span class="comment">//可以翻译为：我定义了一个名字叫 state_t 的类型，它是一个 2 位宽的逻辑枚举类型，表示状态集合：IDLE、S1、S2。</span></span><br></pre></td></tr></table></figure>

<h1 id="四、三段式状态机"><a href="#四、三段式状态机" class="headerlink" title="四、三段式状态机"></a>四、三段式状态机</h1><h2 id="4-1-状态机结构简介"><a href="#4-1-状态机结构简介" class="headerlink" title="4.1 状态机结构简介"></a>4.1 状态机结构简介</h2><p>状态机一般有三种编码方式：</p>
<ul>
<li><strong>一段式状态机</strong><br> 状态定义、状态转移、输出逻辑全部写在一个 <code>always</code> 块中，代码简单，但不利于维护和综合优化。</li>
<li><strong>二段式状态机</strong><br> 状态转移与输出逻辑分开写，有两个 <code>always</code> 块，适合纯组合输出的场景。</li>
<li><strong>三段式状态机</strong>（推荐使用）<br> 状态寄存、状态转移、输出逻辑<strong>三块分开</strong>写，结构清晰，是最常用的写法，<strong>也是企业开发中最推荐的规范写法</strong>。</li>
</ul>
<h2 id="4-2-三段式状态机思路"><a href="#4-2-三段式状态机思路" class="headerlink" title="4.2 三段式状态机思路"></a>4.2 三段式状态机思路</h2><p>三段式状态机包含以下三部分：</p>
<ol>
<li><strong>第一段：状态寄存（时序逻辑）</strong><br> 负责状态的寄存，用于记录当前状态（current_state）。</li>
<li><strong>第二段：状态转移逻辑（组合逻辑）</strong><br> 根据输入和当前状态决定下一状态（next_state）。</li>
<li><strong>第三段：输出逻辑（组合逻辑 或 时序逻辑）</strong><br> 根据当前状态和输入生成对应输出。</li>
</ol>
<h2 id="4-3-三段式状态机-Verilog-示例"><a href="#4-3-三段式状态机-Verilog-示例" class="headerlink" title="4.3 三段式状态机 Verilog 示例"></a>4.3 三段式状态机 Verilog 示例</h2><p>功能描述：<br>设计一个有限三段式状态机，输入 <code>in</code>，当检测到连续两个 <code>1</code> 时输出 <code>out=1</code>，否则输出 <code>0</code>。</p>
<ul>
<li>子模块定义：<code>fsm_detector.v</code></li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> fsm_detector (</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 状态编码（使用 localparam）</span></span><br><span class="line">    <span class="keyword">localparam</span> IDLE = <span class="number">2&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">localparam</span> S1   = <span class="number">2&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">localparam</span> S2   = <span class="number">2&#x27;d2</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 状态寄存器定义</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] current_state, next_state;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 第一段：状态寄存（同步时序）</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n)</span><br><span class="line">            current_state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            current_state &lt;= next_state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 第二段：状态转移逻辑（组合逻辑）</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (current_state)</span><br><span class="line">            IDLE:    next_state = (in == <span class="number">1&#x27;b1</span>) ? S1 : IDLE;</span><br><span class="line">            S1:      next_state = (in == <span class="number">1&#x27;b1</span>) ? S2 : IDLE;</span><br><span class="line">            S2:      next_state = (in == <span class="number">1&#x27;b1</span>) ? S2 : IDLE;</span><br><span class="line">            <span class="keyword">default</span>: next_state = IDLE;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 第三段：输出逻辑（组合逻辑 或 时序逻辑）</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span>	<span class="comment">//这里也可以改成(posedge clk or negedge rst_n)</span></span><br><span class="line">        <span class="keyword">case</span> (current_state)</span><br><span class="line">            S2:      out = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">default</span>: out = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<table>
<thead>
<tr>
<th>时钟周期</th>
<th>Current State</th>
<th>Input <code>in</code></th>
<th>Next State</th>
<th>Output <code>out</code></th>
</tr>
</thead>
<tbody><tr>
<td>1</td>
<td>IDLE</td>
<td>1</td>
<td>S1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>S1</td>
<td>1</td>
<td>S2</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>S2</td>
<td>0</td>
<td>IDLE</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>IDLE</td>
<td>0</td>
<td>IDLE</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>IDLE</td>
<td>1</td>
<td>S1</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>S1</td>
<td>1</td>
<td>S2</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>S2</td>
<td>1</td>
<td>S2</td>
<td>1</td>
</tr>
<tr>
<td>8</td>
<td>S2</td>
<td>0</td>
<td>IDLE</td>
<td>1</td>
</tr>
</tbody></table>
<p><img src="/../image/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/logic_chart.jpg" alt="logic_chart"></p>
<h1 id="五、testbench仿真模块"><a href="#五、testbench仿真模块" class="headerlink" title="五、testbench仿真模块"></a>五、testbench仿真模块</h1><h2 id="5-1-语法问题"><a href="#5-1-语法问题" class="headerlink" title="5.1 语法问题"></a>5.1 语法问题</h2><p>testbench之前会将之前所有代码看做成一个模块，这个模块里面会层层套很多模块，但是最终形成最大的那个模块会只有n个输入in，和m个输出out，testbench里，我们会将这n个输入都伺候好（一般使用reg来给赋值），并将m个输出都接出来（一般使用wire类型来接），最终通过仿真时序图来观察代码逻辑写的是否正确。</p>
<p>下面是testbench常用的架构：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps           </span><span class="comment">//timescale 时间单位/精度</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_module_name();	<span class="comment">//通常无输入无输出</span></span><br><span class="line"></span><br><span class="line"><span class="number">1</span>. 声明信号（<span class="keyword">wire</span>/<span class="keyword">reg</span>）	<span class="comment">//input对应reg型、output对应wire型</span></span><br><span class="line"></span><br><span class="line"><span class="number">2</span>. 实例化待测模块		<span class="comment">//例化</span></span><br><span class="line"></span><br><span class="line"><span class="number">3</span>. 产生时钟</span><br><span class="line"></span><br><span class="line"><span class="number">4</span>. 初始化输入信号与开始仿真</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">    <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>testbench区别于普通.v和.sv文件，常用<code>tb_xxx.v</code>来命名，其也有一些特殊的语法，常用的有：</p>
<table>
<thead>
<tr>
<th align="center">指令</th>
<th align="center">功能说明</th>
</tr>
</thead>
<tbody><tr>
<td align="center"><code>$display()</code></td>
<td align="center">单次打印</td>
</tr>
<tr>
<td align="center"><code>$monitor()</code></td>
<td align="center">自动追踪变量变化打印</td>
</tr>
<tr>
<td align="center"><code>$time</code></td>
<td align="center">获取当前仿真时间(64位int型)</td>
</tr>
<tr>
<td align="center"><code>$finish</code></td>
<td align="center">停止仿真</td>
</tr>
<tr>
<td align="center"><code>$stop</code></td>
<td align="center">暂停仿真（可调试）</td>
</tr>
<tr>
<td align="center"><code>$dumpfile</code>&#x2F;<code>$dumpvars</code></td>
<td align="center">波形输出（配合 GTKWave）</td>
</tr>
<tr>
<td align="center"><code>forever</code></td>
<td align="center">&#x3D;while(1) 会一直执行内部语句</td>
</tr>
<tr>
<td align="center"><code>$random</code>&#x2F;<code>$random %n</code>&#x2F;<code>&#123;$random&#125; %n</code></td>
<td align="center">产生随机数&#x2F;产生-n到n的随机数&#x2F;产生0到n的随机数</td>
</tr>
<tr>
<td align="center"><code>$readmemh</code>&#x2F;<code>$readmemb</code></td>
<td align="center">读取文件16进制数据&#x2F;读取文件2进制数据<br />eg：$readmemh(“D:&#x2F;mem.dat”,memory); 读.dat文件并放到reg型memory中</td>
</tr>
</tbody></table>
<p>在这之后，还有一些常用的进阶仿真技巧语法：</p>
<ol>
<li>自动打印状态值：</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$monitor</span>(<span class="string">&quot;time=%0t | clk=%b rst_n=%b in=%b out=%b&quot;</span>, <span class="built_in">$time</span>, clk, rst_n, in, out);</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<ol start="2">
<li>文件输出波形：</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$dumpfile</span>(<span class="string">&quot;waveform.vcd&quot;</span>);		 <span class="comment">// 指定生成的波形文件名（必须是 .vcd 格式）</span></span><br><span class="line">    <span class="built_in">$dumpvars</span>(<span class="number">0</span>, tb_module_name);	<span class="comment">//指定要记录的信号层次（0 表示当前模块及其所有子模块）</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>​		生成后使用命令打开：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">gtkwave waveform<span class="variable">.vcd</span></span><br></pre></td></tr></table></figure>

<ol start="3">
<li>for循环生成输入激励</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] input_seq = <span class="number">8&#x27;b11001110</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    rst_n = <span class="number">0</span>; in = <span class="number">0</span>;</span><br><span class="line">    #<span class="number">20</span> rst_n = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">for</span> (i = <span class="number">7</span>; i &gt;= <span class="number">0</span>; i = i - <span class="number">1</span>) <span class="keyword">begin</span>	<span class="comment">//这个for循环可以放到initial begin里面</span></span><br><span class="line">        in = input_seq[i];</span><br><span class="line">        #<span class="number">10</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="built_in">$finish</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<ol start="4">
<li>两种生成50%占空比的时钟</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">第一种：使用<span class="keyword">forever</span>语句</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        clk_i=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">forever</span> <span class="variable">#(clk_period/2)</span> clk=~clk;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">第二种：使用<span class="keyword">always</span>块</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> <span class="variable">#(clk_period/2)</span> clk=~clk;</span><br></pre></td></tr></table></figure>

<ol start="5">
<li>使用 <code>$readmemh</code> 读取文件数据（激励文件驱动）</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem [<span class="number">0</span>:<span class="number">15</span>];</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="built_in">$readmemh</span>(<span class="string">&quot;input_data.txt&quot;</span>, mem);	<span class="comment">//读取input_data的数据放到mem矩阵（二维向量）里</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<h2 id="5-2-代码示例"><a href="#5-2-代码示例" class="headerlink" title="5.2 代码示例"></a>5.2 代码示例</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps           </span><span class="comment">//timescale 时间单位/精度</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_module_name;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 1. 声明信号（wire/reg）</span></span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rst_n;</span><br><span class="line">    <span class="keyword">reg</span> in;</span><br><span class="line">    <span class="keyword">wire</span> out;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 2. 实例化待测模块</span></span><br><span class="line">    xxx u_xxx (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rst_n</span>(rst_n),</span><br><span class="line">        <span class="variable">.in</span>(in),</span><br><span class="line">        <span class="variable">.out</span>(out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 3. 产生时钟</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">forever</span> #<span class="number">5</span> clk = ~clk;  <span class="comment">// 10ns 时钟周期</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 4. 初始化输入信号与测试激励</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        rst_n = <span class="number">0</span>;</span><br><span class="line">        in = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">20</span>;</span><br><span class="line">        rst_n = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">        #<span class="number">10</span> in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">10</span> in = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">10</span>;</span><br><span class="line"></span><br><span class="line">        <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="comment">//进阶</span></span><br><span class="line">    <span class="comment">// 打印信号变化</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$monitor</span>(<span class="string">&quot;Time: %0t | in=%b | out=%b&quot;</span>, <span class="built_in">$time</span>, in, out);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 输出波形文件</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$dumpfile</span>(<span class="string">&quot;waveform.vcd&quot;</span>);</span><br><span class="line">        <span class="built_in">$dumpvars</span>(<span class="number">0</span>, tb_fsm_detector);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="5-3-注意事项"><a href="#5-3-注意事项" class="headerlink" title="5.3 注意事项"></a>5.3 注意事项</h2><table>
<thead>
<tr>
<th align="center">建议</th>
<th align="center">原因</th>
</tr>
</thead>
<tbody><tr>
<td align="center">永远不要在 Testbench 中用 <code>always @</code> 写激励</td>
<td align="center">会影响模拟流程，推荐全部写在 <code>initial</code> 中</td>
</tr>
<tr>
<td align="center">分时序写激励，每段之间 <code>#</code></td>
<td align="center">模拟时间推进，需要 <code>#</code> 控制节拍</td>
</tr>
<tr>
<td align="center">使用 <code>$monitor</code> 跟踪变量变化</td>
<td align="center">方便调试输出</td>
</tr>
<tr>
<td align="center">建议所有信号初值在仿真前显式赋值(都要尽量赋初值)</td>
<td align="center"><strong>防止仿真中出现 <code>x</code> 状态</strong></td>
</tr>
</tbody></table>
<table>
<thead>
<tr>
<th align="center">注意事项</th>
</tr>
</thead>
<tbody><tr>
<td align="center"><strong>&#96;timescale 接时间单位&#x2F;精度</strong>，#10即表示延时10个时间单位，支持计算形式：#(2*5)</td>
</tr>
<tr>
<td align="center">仿真模块一般没有端口列表（input&#x2F;output），<strong>通常输入信号为自定义为reg类型，而输出则定义为wire类型</strong></td>
</tr>
<tr>
<td align="center"><strong>模块例化</strong>：仿真模块相当于顶层文件，将待仿真模块例化后再进行验证，例化名可自定义</td>
</tr>
</tbody></table>
<h1 id="六、xdc文件语法"><a href="#六、xdc文件语法" class="headerlink" title="六、xdc文件语法"></a>六、xdc文件语法</h1></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">JERRY LEE</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/">http://example.com/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">JERRY'S BLOG</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"><div class="social-share" data-image="/img/my_logo.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2025/07/20/Vivado%E6%93%8D%E4%BD%9C%E5%A4%87%E6%B3%A8/" title="Vivado操作备注"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Vivado操作备注</div></div></a></div><div class="next-post pull-right"><a href="/2024/04/16/zotero%E4%BD%BF%E7%94%A8%E7%BB%8F%E9%AA%8C/" title="Zotero使用攻略"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Zotero使用攻略</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/my_logo.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">JERRY LEE</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">5</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">0</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/98Jerrylee" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="/98jerry.lee@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%B8%80%E3%80%81Verilog%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">1.</span> <span class="toc-text">一、Verilog数据类型</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-1-wire%E7%B1%BB%E5%9E%8B"><span class="toc-number">1.1.</span> <span class="toc-text">1.1 wire类型</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-2-reg%E7%B1%BB%E5%9E%8B%E3%80%81integer%E6%95%B4%E6%95%B0%E3%80%81real%E5%AE%9E%E6%95%B0"><span class="toc-number">1.2.</span> <span class="toc-text">1.2 reg类型、integer整数、real实数</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-3-%E6%95%B0%E7%BB%84%EF%BC%88%E4%B8%80%E7%BB%B4%E5%90%91%E9%87%8F%E3%80%81%E4%BA%8C%E7%BB%B4%E5%90%91%E9%87%8F%EF%BC%88%E7%B1%BB%E7%9F%A9%E9%98%B5%EF%BC%89%EF%BC%89"><span class="toc-number">1.3.</span> <span class="toc-text">1.3 数组（一维向量、二维向量（类矩阵））</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-4-parameter%E5%8F%82%E6%95%B0%E3%80%81localparam%E5%86%85%E9%83%A8%E5%8F%82%E6%95%B0"><span class="toc-number">1.4.</span> <span class="toc-text">1.4 parameter参数、localparam内部参数</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BA%8C%E3%80%81%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.</span> <span class="toc-text">二、运算符</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#2-1-%E7%AE%97%E6%95%B0%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.1.</span> <span class="toc-text">2.1 算数运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-2-%E8%B5%8B%E5%80%BC%E8%BF%90%E7%AE%97%E7%AC%A6%EF%BC%88%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%EF%BC%89"><span class="toc-number">2.2.</span> <span class="toc-text">2.2 赋值运算符（阻塞赋值与非阻塞赋值）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-3-%E6%AF%94%E5%A4%A7%E5%B0%8F%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.3.</span> <span class="toc-text">2.3 比大小运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-4-%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.4.</span> <span class="toc-text">2.4 逻辑运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-5-%E6%9D%A1%E4%BB%B6%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.5.</span> <span class="toc-text">2.5 条件运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-6-%E4%BD%8D%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.6.</span> <span class="toc-text">2.6 位运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-7-%E7%A7%BB%E4%BD%8D%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.7.</span> <span class="toc-text">2.7 移位运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-8-%E5%BD%92%E7%BA%A6%E8%BF%90%E7%AE%97%E7%AC%A6%EF%BC%88%E5%AE%9E%E7%8E%B0%E5%A5%87%E5%81%B6%E6%A0%A1%E9%AA%8C%EF%BC%89"><span class="toc-number">2.8.</span> <span class="toc-text">2.8 归约运算符（实现奇偶校验）</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%B8%89%E3%80%81%E8%AF%AD%E6%B3%95%E4%B8%8E%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.</span> <span class="toc-text">三、语法与语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#3-1-always%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.1.</span> <span class="toc-text">3.1 always语句</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-2-if%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.2.</span> <span class="toc-text">3.2 if语句</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-3-case%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.3.</span> <span class="toc-text">3.3 case语句</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-4-for%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.4.</span> <span class="toc-text">3.4 for语句</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#3-5-typedef%E3%80%81enum%E3%80%81logic%E8%AF%AD%E5%8F%A5"><span class="toc-number">3.5.</span> <span class="toc-text">3.5 typedef、enum、logic语句</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%9B%9B%E3%80%81%E4%B8%89%E6%AE%B5%E5%BC%8F%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="toc-number">4.</span> <span class="toc-text">四、三段式状态机</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#4-1-%E7%8A%B6%E6%80%81%E6%9C%BA%E7%BB%93%E6%9E%84%E7%AE%80%E4%BB%8B"><span class="toc-number">4.1.</span> <span class="toc-text">4.1 状态机结构简介</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#4-2-%E4%B8%89%E6%AE%B5%E5%BC%8F%E7%8A%B6%E6%80%81%E6%9C%BA%E6%80%9D%E8%B7%AF"><span class="toc-number">4.2.</span> <span class="toc-text">4.2 三段式状态机思路</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#4-3-%E4%B8%89%E6%AE%B5%E5%BC%8F%E7%8A%B6%E6%80%81%E6%9C%BA-Verilog-%E7%A4%BA%E4%BE%8B"><span class="toc-number">4.3.</span> <span class="toc-text">4.3 三段式状态机 Verilog 示例</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BA%94%E3%80%81testbench%E4%BB%BF%E7%9C%9F%E6%A8%A1%E5%9D%97"><span class="toc-number">5.</span> <span class="toc-text">五、testbench仿真模块</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#5-1-%E8%AF%AD%E6%B3%95%E9%97%AE%E9%A2%98"><span class="toc-number">5.1.</span> <span class="toc-text">5.1 语法问题</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-2-%E4%BB%A3%E7%A0%81%E7%A4%BA%E4%BE%8B"><span class="toc-number">5.2.</span> <span class="toc-text">5.2 代码示例</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-3-%E6%B3%A8%E6%84%8F%E4%BA%8B%E9%A1%B9"><span class="toc-number">5.3.</span> <span class="toc-text">5.3 注意事项</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%85%AD%E3%80%81xdc%E6%96%87%E4%BB%B6%E8%AF%AD%E6%B3%95"><span class="toc-number">6.</span> <span class="toc-text">六、xdc文件语法</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/07/22/googleb4d179d1c67cf8ad/" title="无题">无题</a><time datetime="2025-07-22T03:47:24.920Z" title="发表于 2025-07-22 11:47:24">2025-07-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/07/21/FPGA%E4%B8%AD%E7%9A%84%E5%8E%9F%E8%AF%AD/" title="FPGA中的原语">FPGA中的原语</a><time datetime="2025-07-21T11:06:04.562Z" title="发表于 2025-07-21 19:06:04">2025-07-21</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/07/20/Vivado%E6%93%8D%E4%BD%9C%E5%A4%87%E6%B3%A8/" title="Vivado操作备注">Vivado操作备注</a><time datetime="2025-07-20T03:04:38.075Z" title="发表于 2025-07-20 11:04:38">2025-07-20</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/" title="Verilog语法整理">Verilog语法整理</a><time datetime="2025-07-10T02:24:51.537Z" title="发表于 2025-07-10 10:24:51">2025-07-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2024/04/16/zotero%E4%BD%BF%E7%94%A8%E7%BB%8F%E9%AA%8C/" title="Zotero使用攻略">Zotero使用攻略</a><time datetime="2024-04-16T08:39:19.904Z" title="发表于 2024-04-16 16:39:19">2024-04-16</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/default_top_img.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By JERRY LEE</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.14.0-b2"></script><script src="/js/main.js?v=4.14.0-b2"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = (ele) => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from(ele).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return
    
    codeMermaidEle.forEach(ele => {
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.innerHTML = `<pre class="mermaid-src" hidden>${ele.textContent}</pre>`
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (false) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid@10.9.0/dist/mermaid.min.js').then(runMermaidFn)
  }
  
  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/fireworks.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>