{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483437667212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483437667212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 18:01:07 2017 " "Processing started: Tue Jan 03 18:01:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483437667212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483437667212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Greedy_snake -c Greedy_snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off Greedy_snake -c Greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483437667212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1483437667505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file snake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snake_pll " "Found entity 1: Snake_pll" {  } { { "Snake_pll.v" "" { Text "E:/AX301/Greedy_snake/Snake_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483437667567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex5_start_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ex5_start_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex5_start_rom " "Found entity 1: ex5_start_rom" {  } { { "ex5_start_rom.v" "" { Text "E:/AX301/Greedy_snake/ex5_start_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483437667569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex5_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ex5_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex5_over_rom " "Found entity 1: ex5_over_rom" {  } { { "ex5_over_rom.v" "" { Text "E:/AX301/Greedy_snake/ex5_over_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483437667574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "greedy_snake.v 1 1 " "Using design file greedy_snake.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Greedy_snake " "Found entity 1: Greedy_snake" {  } { { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667606 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Greedy_snake " "Elaborating entity \"Greedy_snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1483437667608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Snake_pll Snake_pll:U1 " "Elaborating entity \"Snake_pll\" for hierarchy \"Snake_pll:U1\"" {  } { { "greedy_snake.v" "U1" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Snake_pll:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Snake_pll:U1\|altpll:altpll_component\"" {  } { { "Snake_pll.v" "altpll_component" { Text "E:/AX301/Greedy_snake/Snake_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Snake_pll:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Snake_pll:U1\|altpll:altpll_component\"" {  } { { "Snake_pll.v" "" { Text "E:/AX301/Greedy_snake/Snake_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1483437667737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Snake_pll:U1\|altpll:altpll_component " "Instantiated megafunction \"Snake_pll:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Snake_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Snake_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437667738 ""}  } { { "Snake_pll.v" "" { Text "E:/AX301/Greedy_snake/Snake_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1483437667738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "game_ctrl_module.v 1 1 " "Using design file game_ctrl_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Game_ctrl_module " "Found entity 1: Game_ctrl_module" {  } { { "game_ctrl_module.v" "" { Text "E:/AX301/Greedy_snake/game_ctrl_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_ctrl_module Game_ctrl_module:U2 " "Elaborating entity \"Game_ctrl_module\" for hierarchy \"Game_ctrl_module:U2\"" {  } { { "greedy_snake.v" "U2" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667749 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_ctrl_module.v(66) " "Verilog HDL Case Statement information at game_ctrl_module.v(66): all case item expressions in this case statement are onehot" {  } { { "game_ctrl_module.v" "" { Text "E:/AX301/Greedy_snake/game_ctrl_module.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1483437667750 "|Greedy_snake|Game_ctrl_module:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "apple_generate_module.v 1 1 " "Using design file apple_generate_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Apple_generate_module " "Found entity 1: Apple_generate_module" {  } { { "apple_generate_module.v" "" { Text "E:/AX301/Greedy_snake/apple_generate_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667762 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apple_generate_module Apple_generate_module:U3 " "Elaborating entity \"Apple_generate_module\" for hierarchy \"Apple_generate_module:U3\"" {  } { { "greedy_snake.v" "U3" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "snake_ctrl_module.v 1 1 " "Using design file snake_ctrl_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Snake_ctrl_module " "Found entity 1: Snake_ctrl_module" {  } { { "snake_ctrl_module.v" "" { Text "E:/AX301/Greedy_snake/snake_ctrl_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Snake_ctrl_module Snake_ctrl_module:U4 " "Elaborating entity \"Snake_ctrl_module\" for hierarchy \"Snake_ctrl_module:U4\"" {  } { { "greedy_snake.v" "U4" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_ctrl_module.v(49) " "Verilog HDL information at vga_ctrl_module.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "vga_ctrl_module.v" "" { Text "E:/AX301/Greedy_snake/vga_ctrl_module.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1483437667857 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_ctrl_module.v 1 1 " "Using design file vga_ctrl_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Vga_ctrl_module " "Found entity 1: Vga_ctrl_module" {  } { { "vga_ctrl_module.v" "" { Text "E:/AX301/Greedy_snake/vga_ctrl_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_ctrl_module Vga_ctrl_module:U5 " "Elaborating entity \"Vga_ctrl_module\" for hierarchy \"Vga_ctrl_module:U5\"" {  } { { "greedy_snake.v" "U5" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key_check_module.v 1 1 " "Using design file key_check_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Key_check_module " "Found entity 1: Key_check_module" {  } { { "key_check_module.v" "" { Text "E:/AX301/Greedy_snake/key_check_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_check_module Key_check_module:U6 " "Elaborating entity \"Key_check_module\" for hierarchy \"Key_check_module:U6\"" {  } { { "greedy_snake.v" "U6" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "smg_display_module.v 1 1 " "Using design file smg_display_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Smg_display_module " "Found entity 1: Smg_display_module" {  } { { "smg_display_module.v" "" { Text "E:/AX301/Greedy_snake/smg_display_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smg_display_module Smg_display_module:U7 " "Elaborating entity \"Smg_display_module\" for hierarchy \"Smg_display_module:U7\"" {  } { { "greedy_snake.v" "U7" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "start_and_end_top.v 1 1 " "Using design file start_and_end_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_and_end_top " "Found entity 1: start_and_end_top" {  } { { "start_and_end_top.v" "" { Text "E:/AX301/Greedy_snake/start_and_end_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_and_end_top start_and_end_top:start_and_end_top " "Elaborating entity \"start_and_end_top\" for hierarchy \"start_and_end_top:start_and_end_top\"" {  } { { "greedy_snake.v" "start_and_end_top" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "start_top.v 1 1 " "Using design file start_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_top " "Found entity 1: start_top" {  } { { "start_top.v" "" { Text "E:/AX301/Greedy_snake/start_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_top start_and_end_top:start_and_end_top\|start_top:start_top " "Elaborating entity \"start_top\" for hierarchy \"start_and_end_top:start_and_end_top\|start_top:start_top\"" {  } { { "start_and_end_top.v" "start_top" { Text "E:/AX301/Greedy_snake/start_and_end_top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "start_vga_sync.v 1 1 " "Using design file start_vga_sync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_Vga_sync " "Found entity 1: start_Vga_sync" {  } { { "start_vga_sync.v" "" { Text "E:/AX301/Greedy_snake/start_vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_Vga_sync start_and_end_top:start_and_end_top\|start_top:start_top\|start_Vga_sync:U2 " "Elaborating entity \"start_Vga_sync\" for hierarchy \"start_and_end_top:start_and_end_top\|start_top:start_top\|start_Vga_sync:U2\"" {  } { { "start_top.v" "U2" { Text "E:/AX301/Greedy_snake/start_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "start_vga_control.v 1 1 " "Using design file start_vga_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_Vga_control " "Found entity 1: start_Vga_control" {  } { { "start_vga_control.v" "" { Text "E:/AX301/Greedy_snake/start_vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437667976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437667976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_Vga_control start_and_end_top:start_and_end_top\|start_top:start_top\|start_Vga_control:U3 " "Elaborating entity \"start_Vga_control\" for hierarchy \"start_and_end_top:start_and_end_top\|start_top:start_top\|start_Vga_control:U3\"" {  } { { "start_top.v" "U3" { Text "E:/AX301/Greedy_snake/start_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex5_start_rom start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4 " "Elaborating entity \"ex5_start_rom\" for hierarchy \"start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\"" {  } { { "start_top.v" "U4" { Text "E:/AX301/Greedy_snake/start_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437667987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\|altsyncram:altsyncram_component\"" {  } { { "ex5_start_rom.v" "altsyncram_component" { Text "E:/AX301/Greedy_snake/ex5_start_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437668257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\|altsyncram:altsyncram_component\"" {  } { { "ex5_start_rom.v" "" { Text "E:/AX301/Greedy_snake/ex5_start_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1483437668273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ex5_image_256x256_rom.mif " "Parameter \"init_file\" = \"ex5_image_256x256_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437668273 ""}  } { { "ex5_start_rom.v" "" { Text "E:/AX301/Greedy_snake/ex5_start_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1483437668273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vg81 " "Found entity 1: altsyncram_vg81" {  } { { "db/altsyncram_vg81.tdf" "" { Text "E:/AX301/Greedy_snake/db/altsyncram_vg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437668403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483437668403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vg81 start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\|altsyncram:altsyncram_component\|altsyncram_vg81:auto_generated " "Elaborating entity \"altsyncram_vg81\" for hierarchy \"start_and_end_top:start_and_end_top\|start_top:start_top\|ex5_start_rom:U4\|altsyncram:altsyncram_component\|altsyncram_vg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437668404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "end_top.v 1 1 " "Using design file end_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 end_top " "Found entity 1: end_top" {  } { { "end_top.v" "" { Text "E:/AX301/Greedy_snake/end_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437668940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437668940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_top start_and_end_top:start_and_end_top\|end_top:end_top " "Elaborating entity \"end_top\" for hierarchy \"start_and_end_top:start_and_end_top\|end_top:end_top\"" {  } { { "start_and_end_top.v" "end_top" { Text "E:/AX301/Greedy_snake/start_and_end_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437668941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "end_vga_sync.v 1 1 " "Using design file end_vga_sync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 end_Vga_sync " "Found entity 1: end_Vga_sync" {  } { { "end_vga_sync.v" "" { Text "E:/AX301/Greedy_snake/end_vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437668958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437668958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_Vga_sync start_and_end_top:start_and_end_top\|end_top:end_top\|end_Vga_sync:U2 " "Elaborating entity \"end_Vga_sync\" for hierarchy \"start_and_end_top:start_and_end_top\|end_top:end_top\|end_Vga_sync:U2\"" {  } { { "end_top.v" "U2" { Text "E:/AX301/Greedy_snake/end_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437668959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "end_vga_control.v 1 1 " "Using design file end_vga_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 end_Vga_control " "Found entity 1: end_Vga_control" {  } { { "end_vga_control.v" "" { Text "E:/AX301/Greedy_snake/end_vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437668976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437668976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_Vga_control start_and_end_top:start_and_end_top\|end_top:end_top\|end_Vga_control:U3 " "Elaborating entity \"end_Vga_control\" for hierarchy \"start_and_end_top:start_and_end_top\|end_top:end_top\|end_Vga_control:U3\"" {  } { { "end_top.v" "U3" { Text "E:/AX301/Greedy_snake/end_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437668977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex5_over_rom start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4 " "Elaborating entity \"ex5_over_rom\" for hierarchy \"start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\"" {  } { { "end_top.v" "U4" { Text "E:/AX301/Greedy_snake/end_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437668988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\|altsyncram:altsyncram_component\"" {  } { { "ex5_over_rom.v" "altsyncram_component" { Text "E:/AX301/Greedy_snake/ex5_over_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437669249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\|altsyncram:altsyncram_component\"" {  } { { "ex5_over_rom.v" "" { Text "E:/AX301/Greedy_snake/ex5_over_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1483437669269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ex5_over_256x256_rom.mif " "Parameter \"init_file\" = \"ex5_over_256x256_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483437669269 ""}  } { { "ex5_over_rom.v" "" { Text "E:/AX301/Greedy_snake/ex5_over_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1483437669269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe81 " "Found entity 1: altsyncram_oe81" {  } { { "db/altsyncram_oe81.tdf" "" { Text "E:/AX301/Greedy_snake/db/altsyncram_oe81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437669395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483437669395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oe81 start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\|altsyncram:altsyncram_component\|altsyncram_oe81:auto_generated " "Elaborating entity \"altsyncram_oe81\" for hierarchy \"start_and_end_top:start_and_end_top\|end_top:end_top\|ex5_over_rom:U4\|altsyncram:altsyncram_component\|altsyncram_oe81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437669395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_select_module.v 1 1 " "Using design file vga_select_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_select_module " "Found entity 1: vga_select_module" {  } { { "vga_select_module.v" "" { Text "E:/AX301/Greedy_snake/vga_select_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483437669942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1483437669942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_select_module start_and_end_top:start_and_end_top\|vga_select_module:vga_select_module " "Elaborating entity \"vga_select_module\" for hierarchy \"start_and_end_top:start_and_end_top\|vga_select_module:vga_select_module\"" {  } { { "start_and_end_top.v" "vga_select_module" { Text "E:/AX301/Greedy_snake/start_and_end_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483437669942 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_select_module.v(54) " "Verilog HDL Case Statement information at vga_select_module.v(54): all case item expressions in this case statement are onehot" {  } { { "vga_select_module.v" "" { Text "E:/AX301/Greedy_snake/vga_select_module.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1483437669943 "|Greedy_snake|start_and_end_top:start_and_end_top|vga_select_module:vga_select_module"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1483437671842 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1483437672343 "|Greedy_snake|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "Smg_duan\[7\] VCC " "Pin \"Smg_duan\[7\]\" is stuck at VCC" {  } { { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1483437672343 "|Greedy_snake|Smg_duan[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1483437672343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1483437672579 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1483437673470 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AX301/Greedy_snake/Greedy_snake.map.smsg " "Generated suppressed messages file E:/AX301/Greedy_snake/Greedy_snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1483437673595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1483437673908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1483437673908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1970 " "Implemented 1970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1483437674113 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1483437674113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1419 " "Implemented 1419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1483437674113 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1483437674113 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1483437674113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1483437674113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483437674153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 18:01:14 2017 " "Processing ended: Tue Jan 03 18:01:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483437674153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483437674153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483437674153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483437674153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483437675070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483437675070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 18:01:14 2017 " "Processing started: Tue Jan 03 18:01:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483437675070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483437675070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Greedy_snake -c Greedy_snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Greedy_snake -c Greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483437675070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1483437675180 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Greedy_snake EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"Greedy_snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1483437675226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483437675289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483437675289 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Snake_pll:U1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"Snake_pll:U1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Snake_pll:U1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Snake_pll:U1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 1748 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1483437675343 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Snake_pll:U1\|altpll:altpll_component\|_clk1 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Snake_pll:U1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 1749 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1483437675343 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 1748 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1483437675343 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1483437675631 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1483437675907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1483437675907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1483437675907 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1483437675907 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 9113 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483437675918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 9115 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483437675918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 9117 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483437675918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 9119 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483437675918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 9121 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1483437675918 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1483437675918 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1483437675920 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1483437675945 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 38 " "No exact pin location assignment(s) for 3 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_clk " "Pin vga_clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { vga_clk } } } { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 25 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1483437676530 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_blank " "Pin vga_blank not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { vga_blank } } } { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_blank } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1483437676530 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_sync " "Pin vga_sync not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { vga_sync } } } { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1483437676530 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1483437676530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (placed in counter C1 of PLL_1) " "Automatically promoted node Snake_pll:U1\|altpll:altpll_component\|_clk0 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1483437676560 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Snake_pll:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 1748 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1483437676560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Snake_pll:U1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node Snake_pll:U1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1483437676561 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1483437676561 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Snake_pll:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 1748 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1483437676561 ""}
{ "Info" "ISTA_SDC_FOUND" "Greedy_snake.sdc " "Reading SDC File: 'Greedy_snake.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1483437676971 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk0\} \{U1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk0\} \{U1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483437676981 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk1\} \{U1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk1\} \{U1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483437676981 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483437676981 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437677014 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437677014 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437677014 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437677014 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437677014 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437677014 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483437677014 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1483437677014 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483437677015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483437677015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000          Clk " "  50.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483437677015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " "  50.000 Snake_pll:U1\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483437677015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " " 100.000 Snake_pll:U1\|altpll:altpll_component\|_clk1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483437677015 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1483437677015 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1483437677034 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1483437677038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1483437677038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1483437677042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1483437677046 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1483437677049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1483437677049 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1483437677051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1483437677144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1483437677147 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1483437677147 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1483437677161 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1483437677161 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1483437677161 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 8 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1483437677162 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 13 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1483437677162 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 5 21 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1483437677162 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 7 20 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1483437677162 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 17 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1483437677162 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1483437677162 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1483437677162 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 22 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1483437677162 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1483437677162 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1483437677162 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483437677264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1483437678023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483437678458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1483437678477 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1483437679134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483437679134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1483437679863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/AX301/Greedy_snake/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1483437681401 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1483437681401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483437681671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1483437681674 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1483437681674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1483437681674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1483437681815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1483437682094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1483437682145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1483437682499 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1483437682983 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVTTL E1 " "Pin Clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Clk } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483437683529 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Down 3.3-V LVTTL E16 " "Pin Down uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Down } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Down" } } } } { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Down } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483437683529 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Up 3.3-V LVTTL M16 " "Pin Up uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Up } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Up" } } } } { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483437683529 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Left 3.3-V LVTTL N13 " "Pin Left uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Left } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Left" } } } } { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Left } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483437683529 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Right 3.3-V LVTTL M15 " "Pin Right uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Right } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Right" } } } } { "greedy_snake.v" "" { Text "E:/AX301/Greedy_snake/greedy_snake.v" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Right } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AX301/Greedy_snake/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1483437683529 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1483437683529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AX301/Greedy_snake/Greedy_snake.fit.smsg " "Generated suppressed messages file E:/AX301/Greedy_snake/Greedy_snake.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1483437683713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483437684430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 18:01:24 2017 " "Processing ended: Tue Jan 03 18:01:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483437684430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483437684430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483437684430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483437684430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483437685446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483437685447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 18:01:25 2017 " "Processing started: Tue Jan 03 18:01:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483437685447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483437685447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Greedy_snake -c Greedy_snake " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Greedy_snake -c Greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483437685447 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1483437686162 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1483437686179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483437686531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 18:01:26 2017 " "Processing ended: Tue Jan 03 18:01:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483437686531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483437686531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483437686531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483437686531 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1483437687121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483437687599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483437687600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 18:01:27 2017 " "Processing started: Tue Jan 03 18:01:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483437687600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483437687600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Greedy_snake -c Greedy_snake " "Command: quartus_sta Greedy_snake -c Greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483437687600 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1483437687684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1483437687889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483437687946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483437687946 ""}
{ "Info" "ISTA_SDC_FOUND" "Greedy_snake.sdc " "Reading SDC File: 'Greedy_snake.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1483437688276 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk0\} \{U1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk0\} \{U1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483437688282 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk1\} \{U1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk1\} \{U1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483437688282 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483437688282 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437688375 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437688375 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437688375 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437688376 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437688376 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437688376 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483437688376 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1483437688377 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1483437688387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.476 " "Worst-case setup slack is 37.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.476         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   37.476         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.113         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   41.113         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437688415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "    0.451         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "    0.452         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437688425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483437688428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483437688431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.719 " "Worst-case minimum pulse width slack is 24.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.719         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   24.719         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.858         0.000 Clk  " "   24.858         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   49.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437688435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437688435 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1483437688544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1483437688571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1483437689026 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437689209 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437689209 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437689209 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437689209 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437689209 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437689209 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483437689209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.255 " "Worst-case setup slack is 38.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.255         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   38.255         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.611         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   41.611         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437689238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "    0.400         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "    0.400         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437689249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483437689253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483437689256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.716 " "Worst-case minimum pulse width slack is 24.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   24.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.855         0.000 Clk  " "   24.855         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   49.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437689260 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1483437689375 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437689627 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437689627 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483437689627 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437689627 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437689627 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483437689627 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483437689627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.291 " "Worst-case setup slack is 44.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.291         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   44.291         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.936         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   45.936         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437689639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "    0.186         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "    0.186         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437689651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483437689657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483437689663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.423 " "Worst-case minimum pulse width slack is 24.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.423         0.000 Clk  " "   24.423         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.795         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   24.795         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.732         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   49.732         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483437689668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483437689668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1483437690167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1483437690173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483437690302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 18:01:30 2017 " "Processing ended: Tue Jan 03 18:01:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483437690302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483437690302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483437690302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483437690302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483437691315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483437691315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 18:01:31 2017 " "Processing started: Tue Jan 03 18:01:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483437691315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483437691315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Greedy_snake -c Greedy_snake " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Greedy_snake -c Greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483437691315 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1483437691883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Greedy_snake_8_1200mv_85c_slow.vo E:/AX301/Greedy_snake/simulation/modelsim/ simulation " "Generated file Greedy_snake_8_1200mv_85c_slow.vo in folder \"E:/AX301/Greedy_snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483437692054 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1483437692103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Greedy_snake_8_1200mv_0c_slow.vo E:/AX301/Greedy_snake/simulation/modelsim/ simulation " "Generated file Greedy_snake_8_1200mv_0c_slow.vo in folder \"E:/AX301/Greedy_snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483437692272 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1483437692324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Greedy_snake_min_1200mv_0c_fast.vo E:/AX301/Greedy_snake/simulation/modelsim/ simulation " "Generated file Greedy_snake_min_1200mv_0c_fast.vo in folder \"E:/AX301/Greedy_snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483437692492 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1 1483437692540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Greedy_snake.vo E:/AX301/Greedy_snake/simulation/modelsim/ simulation " "Generated file Greedy_snake.vo in folder \"E:/AX301/Greedy_snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483437692708 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Greedy_snake_8_1200mv_85c_v_slow.sdo E:/AX301/Greedy_snake/simulation/modelsim/ simulation " "Generated file Greedy_snake_8_1200mv_85c_v_slow.sdo in folder \"E:/AX301/Greedy_snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483437692876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Greedy_snake_8_1200mv_0c_v_slow.sdo E:/AX301/Greedy_snake/simulation/modelsim/ simulation " "Generated file Greedy_snake_8_1200mv_0c_v_slow.sdo in folder \"E:/AX301/Greedy_snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483437693034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Greedy_snake_min_1200mv_0c_v_fast.sdo E:/AX301/Greedy_snake/simulation/modelsim/ simulation " "Generated file Greedy_snake_min_1200mv_0c_v_fast.sdo in folder \"E:/AX301/Greedy_snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483437693192 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Greedy_snake_v.sdo E:/AX301/Greedy_snake/simulation/modelsim/ simulation " "Generated file Greedy_snake_v.sdo in folder \"E:/AX301/Greedy_snake/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1483437693350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483437693425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 18:01:33 2017 " "Processing ended: Tue Jan 03 18:01:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483437693425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483437693425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483437693425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483437693425 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483437694067 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/game_ctrl_module.v " "Source file: E:/AX301/Greedy_snake/game_ctrl_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/apple_generate_module.v " "Source file: E:/AX301/Greedy_snake/apple_generate_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/snake_ctrl_module.v " "Source file: E:/AX301/Greedy_snake/snake_ctrl_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/vga_ctrl_module.v " "Source file: E:/AX301/Greedy_snake/vga_ctrl_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/key_check_module.v " "Source file: E:/AX301/Greedy_snake/key_check_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/smg_display_module.v " "Source file: E:/AX301/Greedy_snake/smg_display_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/start_and_end_top.v " "Source file: E:/AX301/Greedy_snake/start_and_end_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/start_top.v " "Source file: E:/AX301/Greedy_snake/start_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/start_vga_sync.v " "Source file: E:/AX301/Greedy_snake/start_vga_sync.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/start_vga_control.v " "Source file: E:/AX301/Greedy_snake/start_vga_control.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/end_top.v " "Source file: E:/AX301/Greedy_snake/end_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/end_vga_sync.v " "Source file: E:/AX301/Greedy_snake/end_vga_sync.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/end_vga_control.v " "Source file: E:/AX301/Greedy_snake/end_vga_control.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/AX301/Greedy_snake/vga_select_module.v " "Source file: E:/AX301/Greedy_snake/vga_select_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1483438042012 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1483438042012 ""}
