Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Nov 26 23:36:54 2017
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file min_not_zero_control_sets_placed.rpt
| Design       : min_not_zero
| Device       : xcku035
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              28 |           11 |
| No           | Yes                   | No                     |               5 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                |               | idx[0]_i_3_n_0               |                0 |              1 |
|  clk_IBUF_BUFG                |               | idx[1]_i_2_n_0               |                1 |              1 |
|  clk_IBUF_BUFG                |               | idx[1]_i_3_n_0               |                1 |              1 |
|  clk_IBUF_BUFG                |               | idx[2]_i_3_n_0               |                1 |              1 |
|  clk_IBUF_BUFG                |               | idx[3]_i_2_n_0               |                0 |              1 |
|  clk_IBUF_BUFG                |               | idx[3]_i_3_n_0               |                1 |              1 |
|  clk_IBUF_BUFG                |               | idx[0]_i_2_n_0               |                1 |              1 |
|  clk_IBUF_BUFG                |               | idx[2]_i_2_n_0               |                1 |              1 |
|  clk_IBUF_BUFG                |               | pattern_finished_IBUF_inst/O |                0 |              1 |
|  idx[0]_i_3_n_0               |               | idx[0]_i_2_n_0               |                1 |              1 |
|  idx[1]_i_3_n_0               |               | idx[1]_i_2_n_0               |                1 |              1 |
|  idx[2]_i_3_n_0               |               | idx[2]_i_2_n_0               |                1 |              1 |
|  idx[3]_i_3_n_0               |               | idx[3]_i_2_n_0               |                1 |              1 |
|  pattern_finished_IBUF_inst/O |               | reset_IBUF_inst/O            |                1 |              1 |
|  clk_IBUF_BUFG                |               | smallest_buf[7]_i_2_n_0      |                0 |              8 |
|  clk_IBUF_BUFG                |               | reset_IBUF_inst/O            |                5 |             11 |
+-------------------------------+---------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    14 |
| 8      |                     1 |
| 11     |                     1 |
+--------+-----------------------+


