


                  ##################################################
                  ##                                              ##
                  ##         C A L I B R E    S Y S T E M         ##
                  ##                                              ##
                  ##             L V S   R E P O R T              ##
                  ##                                              ##
                  ##################################################



REPORT FILE NAME:         AlphaPhaseLatch.lvs.report
LAYOUT NAME:              /home/projects/ee476.2022aut/kegedy/cadence/AlphaPhaseLatch.sp ('AlphaPhaseLatch')
SOURCE NAME:              /home/projects/ee476.2022aut/kegedy/cadence/AlphaPhaseLatch.src.net ('AlphaPhaseLatch')
RULE FILE:                /home/projects/ee476.2022aut/kegedy/cadence/_calibreLVS.rul_
RULE FILE TITLE:          LVS Rule File for FreePDK45
CREATION TIME:            Sun Nov 27 23:12:57 2022
CURRENT DIRECTORY:        /home/projects/ee476.2022aut/kegedy/cadence
USER NAME:                kegedy
CALIBRE VERSION:          v2021.1_33.19    Mon Mar 1 16:10:02 PST 2021



                               OVERALL COMPARISON RESULTS



                  #   #         #####################  
                   # #          #                   #  
                    #           #     INCORRECT     #  
                   # #          #                   #  
                  #   #         #####################  


  Error:    Different numbers of instances.
  Error:    Connectivity errors.


**************************************************************************************************************
                                      CELL  SUMMARY
**************************************************************************************************************

  Result         Layout                        Source
  -----------    -----------                   --------------
  INCORRECT      AlphaPhaseLatch               AlphaPhaseLatch



**************************************************************************************************************
                                      LVS PARAMETERS
**************************************************************************************************************


o LVS Setup:

   LVS COMPONENT TYPE PROPERTY            element
   LVS COMPONENT SUBTYPE PROPERTY         model
   // LVS PIN NAME PROPERTY
   LVS POWER NAME                         "vdd!"
   LVS GROUND NAME                        "vss!"
   LVS CELL SUPPLY                        NO
   LVS RECOGNIZE GATES                    NONE
   // LVS HCELL REPORT
   LVS IGNORE PORTS                       NO
   LVS CHECK PORT NAMES                   NO
   LVS IGNORE TRIVIAL NAMED PORTS         NO
   LVS BUILTIN DEVICE PIN SWAP            YES
   LVS ALL CAPACITOR PINS SWAPPABLE       NO
   LVS DISCARD PINS BY DEVICE             NO
   LVS SOFT SUBSTRATE PINS                NO
   LVS INJECT LOGIC                       YES
   LVS EXPAND UNBALANCED CELLS            YES
   LVS FLATTEN INSIDE CELL                NO
   LVS EXPAND SEED PROMOTIONS             NO
   LVS PRESERVE PARAMETERIZED CELLS       NO
   LVS GLOBALS ARE PORTS                  YES
   LVS REVERSE WL                         NO
   LVS SPICE PREFER PINS                  NO
   LVS SPICE SLASH IS SPACE               YES
   LVS SPICE ALLOW FLOATING PINS          YES
   // LVS SPICE ALLOW INLINE PARAMETERS     
   LVS SPICE ALLOW UNQUOTED STRINGS       NO
   LVS SPICE CONDITIONAL LDD              NO
   LVS SPICE CULL PRIMITIVE SUBCIRCUITS   NO
   // LVS SPICE EXCLUDE CELL SOURCE
   // LVS SPICE EXCLUDE CELL LAYOUT
   LVS SPICE IMPLIED MOS AREA             NO
   // LVS SPICE MULTIPLIER NAME
   LVS SPICE OVERRIDE GLOBALS             NO
   LVS SPICE REDEFINE PARAM               NO
   LVS SPICE REPLICATE DEVICES            NO
   LVS SPICE SCALE X PARAMETERS           NO
   LVS SPICE STRICT WL                    NO
   // LVS SPICE OPTION
   LVS STRICT SUBTYPES                    NO
   LVS EXACT SUBTYPES                     NO
   LAYOUT CASE                            NO
   SOURCE CASE                            NO
   LVS COMPARE CASE                       NO
   LVS COMPARE CASE STRICT                NO
   LVS DOWNCASE DEVICE                    NO
   LVS REPORT MAXIMUM                     50
   LVS PROPERTY RESOLUTION MAXIMUM        32
   // LVS SIGNATURE MAXIMUM
   // LVS FILTER UNUSED OPTION
   // LVS REPORT OPTION
   LVS REPORT UNITS                       YES
   // LVS NON USER NAME PORT
   // LVS NON USER NAME NET
   // LVS NON USER NAME INSTANCE
   // LVS IGNORE DEVICE PIN
   // LVS PREFER NETS FILTER SOURCE
   // LVS PREFER NETS FILTER LAYOUT
   LVS PREFER PORT NETS                   NO
   LVS EXPAND ON ERROR                    NO

   // Reduction

   LVS REDUCE SERIES MOS                  YES
   LVS REDUCE PARALLEL MOS                YES
   LVS REDUCE SEMI SERIES MOS             YES
   LVS REDUCE SPLIT GATES                 YES
   LVS REDUCE PARALLEL BIPOLAR            YES
   LVS REDUCE SERIES CAPACITORS           YES
   LVS REDUCE PARALLEL CAPACITORS         YES
   LVS REDUCE SERIES RESISTORS            YES
   LVS REDUCE PARALLEL RESISTORS          YES
   LVS REDUCE PARALLEL DIODES             YES
   LVS REDUCTION PRIORITY                 PARALLEL
   
   LVS SHORT EQUIVALENT NODES             NO

   // Trace Property

   TRACE PROPERTY  mn(nmos_vtl)  l l 4e-09 ABSOLUTE
   TRACE PROPERTY  mn(nmos_vtl)  w w 4e-09 ABSOLUTE
   TRACE PROPERTY  mp(pmos_vtl)  l l 4e-09 ABSOLUTE
   TRACE PROPERTY  mp(pmos_vtl)  w w 4e-09 ABSOLUTE
   TRACE PROPERTY  mn(nmos_vth)  l l 4e-09 ABSOLUTE
   TRACE PROPERTY  mn(nmos_vth)  w w 4e-09 ABSOLUTE
   TRACE PROPERTY  mp(pmos_vth)  l l 4e-09 ABSOLUTE
   TRACE PROPERTY  mp(pmos_vth)  w w 4e-09 ABSOLUTE
   TRACE PROPERTY  mn(nmos_vtg)  l l 4e-09 ABSOLUTE
   TRACE PROPERTY  mn(nmos_vtg)  w w 4e-09 ABSOLUTE
   TRACE PROPERTY  mp(pmos_vtg)  l l 4e-09 ABSOLUTE
   TRACE PROPERTY  mp(pmos_vtg)  w w 4e-09 ABSOLUTE
   TRACE PROPERTY  mn(nmos_thkox)  l l 4e-09 ABSOLUTE
   TRACE PROPERTY  mn(nmos_thkox)  w w 4e-09 ABSOLUTE
   TRACE PROPERTY  mp(pmos_thkox)  l l 4e-09 ABSOLUTE
   TRACE PROPERTY  mp(pmos_thkox)  w w 4e-09 ABSOLUTE



                   CELL COMPARISON RESULTS ( TOP LEVEL )



                  #   #         #####################  
                   # #          #                   #  
                    #           #     INCORRECT     #  
                   # #          #                   #  
                  #   #         #####################  


  Error:    Different numbers of instances (see below).
  Error:    Connectivity errors.

LAYOUT CELL NAME:         AlphaPhaseLatch
SOURCE CELL NAME:         AlphaPhaseLatch

--------------------------------------------------------------------------------------------------------------

INITIAL NUMBERS OF OBJECTS
--------------------------

                Layout    Source         Component Type
                ------    ------         --------------
 Ports:              8         8

 Nets:              16        16

 Instances:         11        11         MN (4 pins)
                    11        11         MP (4 pins)
                ------    ------
 Total Inst:        22        22


NUMBERS OF OBJECTS AFTER TRANSFORMATION
---------------------------------------

                Layout    Source         Component Type
                ------    ------         --------------
 Ports:              8         8

 Nets:              12        12

 Instances:          1         0    *    MN (4 pins)
                     1         0    *    MP (4 pins)
                     1         0    *    _invb (6 pins)
                     1         1         _invv (4 pins)
                     4         4         _nor2v (5 pins)
                     0         1    *    _tgmb (7 pins)
                ------    ------
 Total Inst:         8         6


       * = Number of objects in layout different from number in source.



**************************************************************************************************************
                                 INCORRECT OBJECTS
**************************************************************************************************************


LEGEND:
-------

  ne  = Naming Error (same layout name found in source
        circuit, but object was matched otherwise).


**************************************************************************************************************
                                   INCORRECT NETS

DISC#  LAYOUT NAME                                               SOURCE NAME
**************************************************************************************************************

  1    Net Q_BAR                                                 Q_BAR
       --- 4 Connections On This Net ---                         --- 4 Connections On This Net ---
       --------------------------                                --------------------------
       
       (_nor2v):in2                                              ** missing connection **
         M5(1.545,0.905):g
         M16(1.545,1.515):g
       
       
       ** missing connection **                                  (_nor2v):in1
                                                                   XI8/XI1/MNMOS0:g
                                                                   XI8/XI1/MPMOS0:g
       

--------------------------------------------------------------------------------------------------------------

  2    Net 6                                                     XI8/net2
       --- 3 Connections On This Net ---                         --- 3 Connections On This Net ---
       --------------------------                                --------------------------
       
       (_nor2v):in1                                              ** missing connection **
         M6(1.740,0.905):g
         M17(1.740,1.515):g
       
       
       ** missing connection **                                  (_nor2v):in2
                                                                   XI8/XI1/MNMOS1:g
                                                                   XI8/XI1/MPMOS1:g
       


**************************************************************************************************************
                                 INCORRECT INSTANCES

DISC#  LAYOUT NAME                                               SOURCE NAME
**************************************************************************************************************

  3    M0(0.255,0.905)  MN(NMOS_VTL)                             ** missing instance **

--------------------------------------------------------------------------------------------------------------

  4    M12(0.425,1.515)  MP(PMOS_VTL)                            ** missing instance **

--------------------------------------------------------------------------------------------------------------

  5    (_invb)                                                   ** missing injected instance **

       Devices: 
         M11(0.220,1.515)  MP(PMOS_VTL)
         M1(0.425,0.905)  MN(NMOS_VTL)

--------------------------------------------------------------------------------------------------------------

  6    ** missing injected instance **                           (_tgmb)

                                                                 Devices: 
                                                                   XI3/MM1  MP(PMOS_VTL)
                                                                   XI7/MM1  MP(PMOS_VTL)
                                                                   XI7/MM0  MN(NMOS_VTL)
                                                                   XI3/MM0  MN(NMOS_VTL)



**************************************************************************************************************
                               INFORMATION AND WARNINGS
**************************************************************************************************************


                  Matched    Matched    Unmatched    Unmatched    Component
                   Layout     Source       Layout       Source    Type
                  -------    -------    ---------    ---------    ---------
   Ports:               8          8            0            0

   Nets:               12         12            0            0

   Instances:           0          0            1            0    MN(NMOS_VTL)
                        0          0            1            0    MP(PMOS_VTL)
                        0          0            1            0    _invb
                        1          1            0            0    _invv
                        4          4            0            0    _nor2v
                        0          0            0            1    _tgmb
                  -------    -------    ---------    ---------
   Total Inst:          5          5            3            1


o Layout Names That Are Missing In The Source:

   Ports:        CLK_RST
   Nets:         CLK_RST


o Initial Correspondence Points:

   Ports:        vdd! vss! Q Q_BAR RST D CLK


**************************************************************************************************************
                             DETAILED INSTANCE CONNECTIONS

       LAYOUT NAME                                               SOURCE NAME
**************************************************************************************************************

          (This section contains detailed information about connections of
           matched instances that are involved in net discrepancies).

--------------------------------------------------------------------------------------------------------------

       (_nor2v)                                                  (_nor2v)
         out: 7                                                    out: XI8/net1
         sup1: VDD!                                                sup1: VDD!
         sup2: VSS!                                                sup2: VSS!
         in1: 6                                                    ** XI8/net2 **
         in2: Q_BAR                                                ** Q_BAR **
         ** Q_BAR **                                               in1: Q_BAR
         ** 6 **                                                   in2: XI8/net2

       Devices: 
         M17(1.740,1.515)  MP(PMOS_VTL)                            XI8/XI1/MPMOS0  MP(PMOS_VTL) 
         M16(1.545,1.515)  MP(PMOS_VTL)                            XI8/XI1/MPMOS1  MP(PMOS_VTL) 
         M6(1.740,0.905)  MN(NMOS_VTL)                             XI8/XI1/MNMOS0  MN(NMOS_VTL) 
         M5(1.545,0.905)  MN(NMOS_VTL)                             XI8/XI1/MNMOS1  MN(NMOS_VTL) 


**************************************************************************************************************
                                         SUMMARY
**************************************************************************************************************

Total CPU Time:      0 sec
Total Elapsed Time:  0 sec
