
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010423                       # Number of seconds simulated
sim_ticks                                 10422649788                       # Number of ticks simulated
final_tick                               538198026333                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197135                       # Simulator instruction rate (inst/s)
host_op_rate                                   248101                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 252897                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338184                       # Number of bytes of host memory used
host_seconds                                 41212.95                       # Real time elapsed on the host
sim_insts                                  8124511684                       # Number of instructions simulated
sim_ops                                   10224964078                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       113408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       286080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       171392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       172544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       103808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       103168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       100352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       115584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1204224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       607744                       # Number of bytes written to this memory
system.physmem.bytes_written::total            607744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          886                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2235                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1339                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1348                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          806                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          903                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9408                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4748                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4748                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       491238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10880918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       429833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27447914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       466676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16444187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       429833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16554715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       442114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9959847                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       466676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9898443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       442114                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9628262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       466676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11089694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               115539141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       491238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       429833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       466676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       429833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       442114                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       466676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       442114                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       466676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3635160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58309932                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58309932                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58309932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       491238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10880918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       429833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27447914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       466676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16444187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       429833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16554715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       442114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9959847                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       466676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9898443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       442114                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9628262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       466676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11089694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              173849073                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                24994365                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068674                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692367                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204685                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       870735                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815232                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213942                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9288                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19959742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11559549                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068674                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029174                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2414515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         557036                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        402947                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222764                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23126929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20712414     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112739      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          178895      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242501      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248930      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210270      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118497      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          176157      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126526      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23126929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082766                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462486                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19759389                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       605216                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2410244                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2614                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        349461                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340625                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14188813                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        349461                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19812920                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128338                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       354500                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2360152                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       121553                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14183986                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16246                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19792680                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65979628                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65979628                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153385                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2639290                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3410                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1721                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           365738                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1331172                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8399                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       206391                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14166347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13457508                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2015                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1564695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3737726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23126929                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581898                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.271070                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17402909     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2377532     10.28%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1198634      5.18%     90.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       882409      3.82%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       696017      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       283827      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179508      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93514      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12579      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23126929                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2504     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8246     36.51%     47.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11837     52.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11317749     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200053      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1221428      9.08%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716591      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13457508                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538422                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22587                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50066547                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15734518                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13250302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13480095                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26759                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216622                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9910                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        349461                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         101300                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11882                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14169788                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1822                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1331172                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718959                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1723                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119240                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233633                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13266817                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147271                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190691                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863786                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885713                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716515                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530792                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13250425                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13250302                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7605553                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20496763                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530132                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371061                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1864495                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       207008                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22777468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540240                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.384756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17705710     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2524999     11.09%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       943774      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       449622      1.97%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       394564      1.73%     96.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       218281      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181844      0.80%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86234      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       272440      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22777468                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823599                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114550                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       272440                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36674754                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28689056                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1867436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.499436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.499436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400090                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400090                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59710670                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18459413                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13149257                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3392                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                24994365                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1956291                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1764516                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       105051                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       736783                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          696230                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          107796                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4630                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20720579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12313634                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1956291                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       804026                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2432433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         329295                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        426301                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1191559                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       105425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23800991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.607066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.936789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21368558     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           85936      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          177476      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           73521      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          403268      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          359167      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           69535      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147046      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1116484      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23800991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078269                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492656                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20609356                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       539075                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2423215                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7905                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        221435                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       172237                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14439541                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1487                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        221435                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20631051                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         366297                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       105561                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2410404                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        66236                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14431210                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27498                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        24372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          313                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     16955546                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67968909                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67968909                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15009355                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1946185                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1681                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          853                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           169596                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3400893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1719264                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15667                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        83545                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14400608                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13840097                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7159                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1125155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2695431                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23800991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.379212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18888525     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1466031      6.16%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1209332      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       522111      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       662260      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       641182      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       364846      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        28589      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        18115      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23800991                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          34954     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        273180     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7888      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8688287     62.78%     62.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121097      0.87%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          828      0.01%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3314734     23.95%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1715151     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13840097                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553729                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             316022                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022834                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     51804366                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15527809                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13720275                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14156119                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25342                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       133964                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          360                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11078                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1225                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        221435                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         330894                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        17485                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14402310                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3400893                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1719264                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          853                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          360                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        60078                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        62865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       122943                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13741741                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3303389                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        98356                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5018371                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1800202                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1714982                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549794                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13720793                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13720275                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7412266                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14611804                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548935                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507279                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11137849                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13088807                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1314812                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       107111                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23579556                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379076                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18836361     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1728666      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       812325      3.45%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       802687      3.40%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       218502      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       934650      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        69861      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51026      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       125478      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23579556                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11137849                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13088807                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4975107                       # Number of memory references committed
system.switch_cpus1.commit.loads              3266926                       # Number of loads committed
system.switch_cpus1.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1728377                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11639292                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       126830                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       125478                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37857658                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29028722                       # The number of ROB writes
system.switch_cpus1.timesIdled                 456345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1193374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11137849                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13088807                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11137849                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.244093                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.244093                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445614                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445614                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67922625                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       15943648                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17184443                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1668                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                24994358                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2043130                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1674747                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202067                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       833571                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          794598                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          209475                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8973                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19521922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11632832                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2043130                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1004073                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2556635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         578817                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        579015                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1205055                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       200649                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23031033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.970736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20474398     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          276811      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          319275      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          175348      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          202691      0.88%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          110971      0.48%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           75356      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          198510      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1197673      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23031033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081744                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465418                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19357665                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       746639                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2534872                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20530                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        371326                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       331957                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2135                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14203564                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        11415                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        371326                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19389481                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         226191                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       432800                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2524842                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        86384                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14194004                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         20977                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        41061                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           30                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19719412                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     66103187                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     66103187                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16770950                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2948462                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3744                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2106                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           234329                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1360952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       739671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19915                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       163375                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14170045                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3750                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13369334                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18947                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1818269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4225242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23031033                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580492                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270403                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17402113     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2261531      9.82%     85.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1215860      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       843107      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       737071      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       376704      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        91655      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58908      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        44084      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23031033                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3294     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         13173     44.09%     55.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13411     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11185396     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209271      1.57%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1634      0.01%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1239652      9.27%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       733381      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13369334                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534894                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              29878                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002235                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49818526                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15992194                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13139888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13399212                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        33526                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       248676                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        19521                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          817                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        371326                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         179207                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13491                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14173819                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1360952                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       739671                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2105                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       115846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114713                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230559                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13166475                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1162123                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       202859                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1895264                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1840247                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            733141                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526778                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13140166                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13139888                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7811935                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20470754                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525714                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381614                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9851207                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12086262                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2087728                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203134                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22659707                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533381                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.352321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17722716     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2288619     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       960855      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       575516      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       399542      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       256786      1.13%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       135186      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       107725      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       212762      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22659707                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9851207                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12086262                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1832426                       # Number of memory references committed
system.switch_cpus2.commit.loads              1112276                       # Number of loads committed
system.switch_cpus2.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1729594                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10896493                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245930                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       212762                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36620870                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28719322                       # The number of ROB writes
system.switch_cpus2.timesIdled                 302144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1963325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9851207                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12086262                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9851207                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.537187                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.537187                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.394137                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.394137                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59395652                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18233264                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13252280                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3290                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                24994365                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2043922                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1675557                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       201845                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       839718                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          795560                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          209708                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9038                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19521091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11630986                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2043922                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1005268                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2555140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         576856                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        576834                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1204358                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       200348                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23024834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.970379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20469694     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          276907      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          318141      1.38%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          175074      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          202895      0.88%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          111268      0.48%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           76113      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          198688      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1196054      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23024834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081775                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465344                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19357711                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       743586                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2533298                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        20612                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        369626                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       331947                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2145                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14195652                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11340                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        369626                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19389600                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         259220                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       396645                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2523238                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86496                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14186024                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21265                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40926                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19710226                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     66059694                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     66059694                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16779048                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2931150                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3713                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2073                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           233707                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1357825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       739325                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19608                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       162624                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14161966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13367144                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19290                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1804052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4187018                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23024834                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580553                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270345                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17394587     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2263773      9.83%     85.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1217235      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       841451      3.65%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       736298      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       376758      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        91628      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59034      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        44070      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23024834                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3416     11.67%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12631     43.14%     54.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13230     45.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11183741     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209149      1.56%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1635      0.01%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1239565      9.27%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       733054      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13367144                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534806                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29277                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002190                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49807689                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15969870                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13139544                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13396421                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        33365                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       244994                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18822                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          818                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        369626                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         211072                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14082                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14165710                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6326                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1357825                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       739325                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2074                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10066                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       115875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230148                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13165843                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1162540                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       201301                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1895350                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1840800                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            732810                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526752                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13139850                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13139544                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7809961                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20457476                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525700                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381766                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9855950                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12092171                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2073700                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       202857                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22655208                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533748                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352461                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17714946     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2289969     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       961399      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       576925      2.55%     95.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       399191      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       257901      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       134586      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       107484      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       212807      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22655208                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9855950                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12092171                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1833334                       # Number of memory references committed
system.switch_cpus3.commit.loads              1112831                       # Number of loads committed
system.switch_cpus3.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1730471                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10901808                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246059                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       212807                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36608207                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28701390                       # The number of ROB writes
system.switch_cpus3.timesIdled                 301511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1969531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9855950                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12092171                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9855950                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.535967                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.535967                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394327                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394327                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59396801                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18232786                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13250687                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3290                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24994365                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2267609                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1888129                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       208269                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       894950                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          830250                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          243974                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9756                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19761081                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12441292                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2267609                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1074224                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2593883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         578429                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        617457                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1228288                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       199046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23340693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.654997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.030195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20746810     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          158654      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          201850      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          320432      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          133145      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          170980      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          200922      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           91786      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1316114      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23340693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090725                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.497764                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19645992                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       743921                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2581482                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1294                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        367997                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       344728                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15203840                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1621                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        367997                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19665999                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          63457                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       625590                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2562737                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        54907                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15110245                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8073                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21110287                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     70269405                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     70269405                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17657934                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3452344                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3673                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1921                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           193448                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1414164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       739298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8184                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       167768                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14755086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14153395                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        14354                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1795249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3656577                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23340693                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.606383                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.326940                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17340033     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2739677     11.74%     86.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1118144      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       627116      2.69%     93.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       848563      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       260946      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       257258      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       138096      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10860      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23340693                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          97996     79.27%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12962     10.49%     89.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12661     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11923650     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       193625      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1751      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1297601      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       736768      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14153395                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.566263                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             123619                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008734                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51785450                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16554103                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13784323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14277014                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10434                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       266435                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9865                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        367997                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          48623                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6282                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14758776                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11283                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1414164                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       739298                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1922                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       123550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       239638                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13906645                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1276278                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       246744                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2012932                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1966649                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            736654                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.556391                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13784405                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13784323                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8258521                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         22184183                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.551497                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372271                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10273214                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12659138                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2099686                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       209825                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22972696                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.551051                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.371173                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17613277     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2716213     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       986956      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       491121      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       449020      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       188962      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       186731      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        88954      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       251462      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22972696                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10273214                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12659138                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1877162                       # Number of memory references committed
system.switch_cpus4.commit.loads              1147729                       # Number of loads committed
system.switch_cpus4.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1834891                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11397404                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       261428                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       251462                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37479993                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29885671                       # The number of ROB writes
system.switch_cpus4.timesIdled                 301912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1653672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10273214                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12659138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10273214                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.432965                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.432965                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.411021                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.411021                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        62574747                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19264760                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14063645                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                24994365                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2269097                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1889096                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       208268                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       892494                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          829941                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          244135                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9750                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19756606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12446916                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2269097                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1074076                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2594649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         579408                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        617417                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1228475                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       199108                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23337936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20743287     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          159025      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          200435      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          319838      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          134078      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          172315      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          200492      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           92143      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1316323      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23337936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090784                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.497989                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19641143                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       744167                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2582397                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1235                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        368987                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       345267                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      15212199                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1636                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        368987                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19661142                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          63123                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       626103                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2563645                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        54930                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      15119308                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7925                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        38227                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     21117917                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     70307177                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     70307177                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17650043                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3467869                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3690                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1938                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           193568                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1415573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       739509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8194                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       167931                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14760927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         14156156                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        14487                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1804754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3674439                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          174                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23337936                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.606573                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327399                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17338891     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2737297     11.73%     86.02% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1118397      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       626132      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       848737      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       261577      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       258387      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       137630      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10888      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23337936                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          97774     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13091     10.60%     89.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12663     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11925935     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       193485      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1751      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1298028      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       736957      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      14156156                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.566374                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             123528                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008726                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     51788263                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16569459                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13785692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      14279684                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10380                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       268354                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10375                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        368987                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          48283                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6391                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14764633                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1415573                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       739509                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1939                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       123221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       116393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       239614                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13908512                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1276402                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       247644                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2013272                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1966921                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            736870                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.556466                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13785763                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13785692                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8257535                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         22181574                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.551552                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372270                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10268651                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12653488                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2111190                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       209815                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22968949                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.550895                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.370989                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17611715     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2715557     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       986135      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       490768      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       448794      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       189049      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       186782      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        88948      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       251201      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22968949                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10268651                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12653488                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1876350                       # Number of memory references committed
system.switch_cpus5.commit.loads              1147216                       # Number of loads committed
system.switch_cpus5.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1834058                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11392325                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       261307                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       251201                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37482361                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29898360                       # The number of ROB writes
system.switch_cpus5.timesIdled                 302145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1656429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10268651                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12653488                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10268651                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.434046                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.434046                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.410839                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.410839                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        62581132                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       19263636                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       14069218                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24994365                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2268327                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1888760                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       208392                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       893003                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          830209                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          244030                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9765                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19759620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12445591                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2268327                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1074239                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2594214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         579193                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        614908                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1228643                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       199271                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23337663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.030585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20743449     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          158819      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          200961      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          319521      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133881      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          171863      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          201144      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           92187      0.40%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1315838      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23337663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090754                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.497936                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19644377                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       741395                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2581973                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1261                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        368650                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       344837                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15209741                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        368650                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19664393                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          62926                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       623503                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2563225                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        54960                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15117173                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7978                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38162                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21115319                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     70300451                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     70300451                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17650849                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3464459                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3692                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1940                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           193808                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1414944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       739389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8019                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       168135                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14758117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3703                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14155328                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14614                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1801285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3666735                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          176                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23337663                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606544                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327297                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17337891     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2739103     11.74%     86.03% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1116876      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       627160      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       848196      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       261909      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       257935      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       137690      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10903      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23337663                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          97946     79.18%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13086     10.58%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12663     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11925035     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       193430      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1751      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1298201      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       736911      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14155328                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566341                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             123695                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008738                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     51786628                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16563185                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13784806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14279023                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10254                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       267666                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10223                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        368650                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48201                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6325                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14761825                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11221                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1414944                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       739389                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1941                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5534                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       123779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       239848                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13907677                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1276455                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       247651                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2013275                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1966257                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            736820                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556432                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13784869                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13784806                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8257516                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22187752                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551517                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372166                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10269119                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12654075                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2107795                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       209944                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22969013                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.550919                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.371054                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17611484     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2715516     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       986690      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       490709      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       448808      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       188957      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       186399      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        88959      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       251491      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22969013                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10269119                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12654075                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1876444                       # Number of memory references committed
system.switch_cpus6.commit.loads              1147278                       # Number of loads committed
system.switch_cpus6.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1834147                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11392847                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       261317                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       251491                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37479327                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29892403                       # The number of ROB writes
system.switch_cpus6.timesIdled                 302110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1656702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10269119                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12654075                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10269119                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.433935                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.433935                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410857                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410857                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        62579755                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19262498                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14067830                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                24994365                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2069261                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1693285                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       204361                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       872152                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          815520                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          213941                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9275                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19956291                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11562333                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2069261                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1029461                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2414826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         556849                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        403325                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1222237                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       204447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23124300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.956845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20709474     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          112343      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179479      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          241946      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          249241      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          210157      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          118877      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          175523      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1127260      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23124300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082789                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462598                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19754809                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       606728                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2410532                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2629                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        349597                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       340222                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14192264                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1534                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        349597                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19808818                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         128928                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       354530                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2359895                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       122527                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14187002                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16297                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        53605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19795822                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65994033                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65994033                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17154553                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2641268                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3472                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1783                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           368855                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1331656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       718684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8495                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       212784                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14169666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13458670                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1959                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1567325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3745467                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23124300                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582014                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271051                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17395703     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2384060     10.31%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1199486      5.19%     90.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       879037      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       696243      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       283886      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       179695      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        93565      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12625      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23124300                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2520     11.15%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8256     36.54%     47.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11821     52.31%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11319498     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       199979      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1221202      9.07%     94.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       716304      5.32%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13458670                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538468                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22597                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001679                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50066196                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15740532                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13251841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13481267                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        26973                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       217025                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9578                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        349597                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         101908                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11929                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14173167                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1881                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1331656                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       718684                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1784                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       114338                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       233524                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13268528                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1147528                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       190142                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1863772                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1885655                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            716244                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530861                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13251966                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13251841                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7606945                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20503304                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530193                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371011                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10000688                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12306148                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1867024                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       206689                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22774703                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540343                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.384121                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17698498     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2529088     11.10%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       943461      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       449940      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       396691      1.74%     96.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       218424      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       180614      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        86146      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       271841      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22774703                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10000688                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12306148                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1823737                       # Number of memory references committed
system.switch_cpus7.commit.loads              1114631                       # Number of loads committed
system.switch_cpus7.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1774662                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11087673                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       253452                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       271841                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36675969                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28695955                       # The number of ROB writes
system.switch_cpus7.timesIdled                 304276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1870065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10000688                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12306148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10000688                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.499265                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.499265                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400118                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400118                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59720141                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18460605                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13151852                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3394                       # number of misc regfile writes
system.l2.replacements                           9409                       # number of replacements
system.l2.tagsinuse                      32763.988017                       # Cycle average of tags in use
system.l2.total_refs                          2289632                       # Total number of references to valid blocks.
system.l2.sampled_refs                          42177                       # Sample count of references to valid blocks.
system.l2.avg_refs                          54.286270                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           504.521728                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     32.382815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    412.499187                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     30.565225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1096.998188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.773782                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    673.392847                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.003553                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    677.108304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     30.392819                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    394.026764                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.110143                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    391.844118                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     30.205695                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    384.262322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     31.131209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    414.055652                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3272.994537                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5548.969070                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4038.775610                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4072.559286                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2429.792266                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2467.875415                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2474.622466                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3268.125015                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015397                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000988                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.012588                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033478                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000848                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.020550                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000855                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.020664                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.012025                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000949                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.011958                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000922                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.011727                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.012636                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.099884                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.169341                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.123254                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.124285                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.074151                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.075314                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.075519                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.099735                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999878                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3155                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5724                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4261                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4266                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2913                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2918                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2941                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3132                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   29324                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11846                       # number of Writeback hits
system.l2.Writeback_hits::total                 11846                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   111                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3170                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4275                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2925                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2933                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3147                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29435                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3170                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5733                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4275                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4281                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2925                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2933                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2957                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3147                       # number of overall hits
system.l2.overall_hits::total                   29435                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          886                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2235                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1335                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1345                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          811                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          806                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          784                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          903                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9401                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          886                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2235                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          806                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          784                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          903                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9408                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          886                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2235                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1339                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1348                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          811                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          806                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          784                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          903                       # number of overall misses
system.l2.overall_misses::total                  9408                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6012053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    134415036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5293831                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    339287016                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5806431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    201705802                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5323657                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    203263651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5492533                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    123735945                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5681371                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    122828273                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5308775                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    119831916                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5896708                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    137013233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1426896231                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       570194                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       428124                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        998318                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6012053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    134415036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5293831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    339287016                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5806431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    202275996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5323657                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    203691775                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5492533                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    123735945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5681371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    122828273                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5308775                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    119831916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5896708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    137013233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1427894549                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6012053                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    134415036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5293831                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    339287016                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5806431                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    202275996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5323657                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    203691775                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5492533                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    123735945                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5681371                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    122828273                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5308775                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    119831916                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5896708                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    137013233                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1427894549                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4041                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5596                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5611                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4035                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               38725                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11846                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11846                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               118                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5629                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3739                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3741                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38843                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5629                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3739                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3741                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38843                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.219253                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.280814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.238563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.239708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.217777                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.216434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.210470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.223792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.242763                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.222222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.059322                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.280497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.238511                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.239474                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.217077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.215566                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.209570                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.222963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.242206                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.280497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.238511                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.239474                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.217077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.215566                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.209570                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.222963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.242206                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150301.325000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151709.972912                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151252.314286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151806.271141                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152800.815789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151090.488390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152104.485714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151125.391078                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152570.361111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152572.065351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149509.763158                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152392.398263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147465.972222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152846.831633                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155176.526316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151731.155039                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151781.324434                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 142548.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       142708                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 142616.857143                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150301.325000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151709.972912                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151252.314286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151806.271141                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152800.815789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151064.970874                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152104.485714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151106.658012                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152570.361111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152572.065351                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149509.763158                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152392.398263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147465.972222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152846.831633                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155176.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151731.155039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151774.505634                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150301.325000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151709.972912                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151252.314286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151806.271141                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152800.815789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151064.970874                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152104.485714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151106.658012                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152570.361111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152572.065351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149509.763158                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152392.398263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147465.972222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152846.831633                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155176.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151731.155039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151774.505634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4748                       # number of writebacks
system.l2.writebacks::total                      4748                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2235                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1335                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          811                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          806                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          784                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          903                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9401                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9408                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9408                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3687798                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     82824162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3255141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    209140920                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3596244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    123926379                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3284355                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    124912933                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3398385                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     76505797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3472196                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     75881584                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3212122                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     74167519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3688904                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     84427682                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    879382121                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       336001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       254118                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       590119                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3687798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     82824162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3255141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    209140920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3596244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    124262380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3284355                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    125167051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3398385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     76505797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3472196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     75881584                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3212122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     74167519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3688904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     84427682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    879972240                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3687798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     82824162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3255141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    209140920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3596244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    124262380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3284355                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    125167051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3398385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     76505797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3472196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     75881584                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3212122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     74167519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3688904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     84427682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    879972240                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219253                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.239708                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.217777                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.216434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.210470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.223792                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.242763                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.222222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.059322                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.280497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.238511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.239474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.217077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.215566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.209570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.222963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.242206                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.280497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.238511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.239474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.217077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.215566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.209570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.222963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242206                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92194.950000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93480.995485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93004.028571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93575.355705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        94638                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92828.748315                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93838.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92872.069145                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94399.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94335.138101                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91373.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94145.885856                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89225.611111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94601.427296                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 97076.421053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93496.879291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93541.338262                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 84000.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        84706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84302.714286                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92194.950000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93480.995485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93004.028571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93575.355705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        94638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92802.374907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93838.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92853.895401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94399.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94335.138101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91373.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94145.885856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89225.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94601.427296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 97076.421053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93496.879291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93534.464286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92194.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93480.995485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93004.028571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93575.355705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        94638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92802.374907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93838.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92853.895401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94399.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94335.138101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91373.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94145.885856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89225.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94601.427296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 97076.421053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93496.879291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93534.464286                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               509.930845                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230808                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932878.007722                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.930845                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055979                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.817197                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222712                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222712                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222712                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222712                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222712                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8164578                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8164578                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8164578                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8164578                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8164578                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8164578                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222764                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222764                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222764                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222764                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222764                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 157011.115385                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 157011.115385                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 157011.115385                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 157011.115385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 157011.115385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 157011.115385                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6785925                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6785925                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6785925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6785925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6785925                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6785925                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157812.209302                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157812.209302                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157812.209302                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157812.209302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157812.209302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157812.209302                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4056                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152643425                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4312                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35399.681122                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.918699                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.081301                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839938                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839938                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705700                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705700                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1698                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1698                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1696                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545638                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545638                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545638                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545638                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12876                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12876                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12966                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12966                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12966                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12966                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1388760555                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1388760555                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7075272                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7075272                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1395835827                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1395835827                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1395835827                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1395835827                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558604                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558604                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558604                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558604                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015098                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015098                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008319                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008319                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008319                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008319                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107856.520270                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107856.520270                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78614.133333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78614.133333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107653.542110                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107653.542110                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107653.542110                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107653.542110                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          869                       # number of writebacks
system.cpu0.dcache.writebacks::total              869                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8835                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8910                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8910                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8910                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4041                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4056                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4056                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4056                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4056                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    351154966                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    351154966                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971594                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971594                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    352126560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    352126560                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    352126560                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    352126560                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004738                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004738                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002602                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002602                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002602                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002602                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86898.036625                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86898.036625                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64772.933333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64772.933333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86816.213018                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86816.213018                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86816.213018                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86816.213018                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               572.625288                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1032148277                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1782639.511226                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.504766                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.120522                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.050488                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867180                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.917669                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1191512                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1191512                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1191512                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1191512                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1191512                       # number of overall hits
system.cpu1.icache.overall_hits::total        1191512                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7244937                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7244937                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7244937                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7244937                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7244937                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7244937                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1191559                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1191559                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1191559                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1191559                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1191559                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1191559                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154147.595745                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154147.595745                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154147.595745                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154147.595745                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154147.595745                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154147.595745                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5745068                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5745068                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5745068                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5745068                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5745068                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5745068                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159585.222222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159585.222222                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159585.222222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159585.222222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159585.222222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159585.222222                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7968                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406963947                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8224                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              49484.915734                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   110.950644                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   145.049356                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3117344                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3117344                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1706456                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1706456                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          837                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          837                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4823800                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4823800                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4823800                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4823800                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        27943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        27943                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        27972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         27972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        27972                       # number of overall misses
system.cpu1.dcache.overall_misses::total        27972                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2927637129                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2927637129                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2286280                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2286280                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2929923409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2929923409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2929923409                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2929923409                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3145287                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3145287                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1706485                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1706485                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4851772                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4851772                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4851772                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4851772                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008884                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008884                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005765                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005765                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005765                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005765                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104771.754250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104771.754250                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78837.241379                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78837.241379                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104744.866617                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104744.866617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104744.866617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104744.866617                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2650                       # number of writebacks
system.cpu1.dcache.writebacks::total             2650                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        19984                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        19984                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20004                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20004                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20004                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20004                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7959                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7959                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7968                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7968                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7968                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    756772087                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    756772087                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       587091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       587091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    757359178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    757359178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    757359178                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    757359178                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001642                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001642                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001642                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001642                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95083.815429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95083.815429                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65232.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65232.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95050.097641                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95050.097641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95050.097641                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95050.097641                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               510.359261                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002529160                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1924240.230326                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    28.617368                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   481.741894                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.045861                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772022                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.817883                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1205009                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1205009                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1205009                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1205009                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1205009                       # number of overall hits
system.cpu2.icache.overall_hits::total        1205009                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7577126                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7577126                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7577126                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7577126                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7577126                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7577126                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1205055                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1205055                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1205055                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1205055                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1205055                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1205055                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 164720.130435                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 164720.130435                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 164720.130435                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 164720.130435                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 164720.130435                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 164720.130435                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6450286                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6450286                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6450286                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6450286                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6450286                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6450286                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165391.948718                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165391.948718                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165391.948718                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165391.948718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165391.948718                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165391.948718                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5614                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               158556739                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5870                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              27011.369506                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.398607                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.601393                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888276                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111724                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       849293                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         849293                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716088                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1673                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1673                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1645                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1565381                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1565381                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1565381                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1565381                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19223                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19223                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          500                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          500                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19723                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19723                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19723                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19723                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2201596460                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2201596460                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     60972909                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     60972909                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2262569369                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2262569369                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2262569369                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2262569369                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       868516                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       868516                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716588                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716588                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1585104                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1585104                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1585104                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1585104                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022133                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022133                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000698                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000698                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012443                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012443                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012443                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012443                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114529.285751                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114529.285751                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 121945.818000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 121945.818000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114717.303098                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114717.303098                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114717.303098                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114717.303098                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2301                       # number of writebacks
system.cpu2.dcache.writebacks::total             2301                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13627                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13627                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          482                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          482                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        14109                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        14109                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        14109                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        14109                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5596                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5596                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5614                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5614                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5614                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5614                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    497663352                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    497663352                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1527555                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1527555                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    499190907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    499190907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    499190907                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    499190907                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006443                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006443                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003542                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003542                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003542                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003542                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88931.978556                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88931.978556                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 84864.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84864.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88918.936053                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88918.936053                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88918.936053                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88918.936053                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.016824                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002528463                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935383.133205                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.016824                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046501                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818937                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1204312                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1204312                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1204312                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1204312                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1204312                       # number of overall hits
system.cpu3.icache.overall_hits::total        1204312                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7288141                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7288141                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7288141                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7288141                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7288141                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7288141                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1204358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1204358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1204358                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1204358                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1204358                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1204358                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 158437.847826                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 158437.847826                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 158437.847826                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 158437.847826                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 158437.847826                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 158437.847826                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5836896                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5836896                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5836896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5836896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5836896                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5836896                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       162136                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       162136                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       162136                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       162136                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       162136                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       162136                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5629                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158557383                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5885                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26942.630926                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.403784                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.596216                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888296                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111704                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       849567                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         849567                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       716445                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        716445                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1686                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1686                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1645                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1566012                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1566012                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1566012                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1566012                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19361                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19361                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          495                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          495                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19856                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19856                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19856                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19856                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2222624504                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2222624504                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     58238448                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     58238448                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2280862952                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2280862952                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2280862952                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2280862952                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       868928                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       868928                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       716940                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       716940                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1585868                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1585868                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1585868                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1585868                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022281                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022281                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000690                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000690                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012521                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114799.055007                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114799.055007                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 117653.430303                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 117653.430303                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114870.213135                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114870.213135                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114870.213135                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114870.213135                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2336                       # number of writebacks
system.cpu3.dcache.writebacks::total             2336                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13750                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          477                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          477                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14227                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14227                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14227                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5611                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5611                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5629                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5629                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5629                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5629                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    499182161                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    499182161                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1502279                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1502279                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    500684440                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    500684440                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    500684440                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    500684440                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006457                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003549                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003549                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003549                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003549                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88964.919088                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88964.919088                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 83459.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83459.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88947.315687                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88947.315687                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88947.315687                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88947.315687                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               487.209110                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1004327677                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2037175.815416                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.209110                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051617                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.780784                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1228237                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1228237                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1228237                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1228237                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1228237                       # number of overall hits
system.cpu4.icache.overall_hits::total        1228237                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8005885                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8005885                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8005885                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8005885                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8005885                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8005885                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1228288                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1228288                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1228288                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1228288                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1228288                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1228288                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 156978.137255                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 156978.137255                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 156978.137255                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 156978.137255                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 156978.137255                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 156978.137255                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6100349                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6100349                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6100349                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6100349                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6100349                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6100349                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 160535.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 160535.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 160535.500000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 160535.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 160535.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 160535.500000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3736                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148942792                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3992                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              37310.318637                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   219.358316                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    36.641684                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.856868                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.143132                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       977259                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         977259                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       725801                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        725801                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1889                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1889                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1762                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1703060                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1703060                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1703060                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1703060                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9538                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9538                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           74                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9612                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9612                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9612                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9612                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    925108305                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    925108305                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      4740413                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      4740413                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    929848718                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    929848718                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    929848718                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    929848718                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       986797                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       986797                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       725875                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       725875                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1889                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1712672                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1712672                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1712672                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1712672                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009666                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009666                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005612                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005612                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005612                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005612                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 96991.854162                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 96991.854162                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64059.635135                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64059.635135                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 96738.318560                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 96738.318560                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 96738.318560                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 96738.318560                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          942                       # number of writebacks
system.cpu4.dcache.writebacks::total              942                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5814                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5814                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           62                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5876                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5876                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5876                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5876                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3724                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3724                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3736                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3736                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3736                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3736                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    323722127                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    323722127                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       834196                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       834196                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    324556323                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    324556323                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    324556323                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    324556323                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003774                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003774                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002181                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002181                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002181                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002181                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 86928.605532                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 86928.605532                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69516.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69516.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 86872.677463                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 86872.677463                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 86872.677463                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 86872.677463                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               487.926105                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1004327862                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2028945.175758                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    32.926105                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.052766                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.781933                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1228422                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1228422                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1228422                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1228422                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1228422                       # number of overall hits
system.cpu5.icache.overall_hits::total        1228422                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8190571                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8190571                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8190571                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8190571                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8190571                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8190571                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1228475                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1228475                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1228475                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1228475                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1228475                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1228475                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154539.075472                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154539.075472                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154539.075472                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154539.075472                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154539.075472                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154539.075472                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6352963                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6352963                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6352963                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6352963                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6352963                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6352963                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158824.075000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158824.075000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158824.075000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158824.075000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158824.075000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158824.075000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3739                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148942803                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3995                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              37282.303630                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   219.354389                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    36.645611                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.856853                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.143147                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       977551                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         977551                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       725503                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        725503                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1906                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1906                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1762                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1703054                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1703054                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1703054                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1703054                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9529                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9529                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           73                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9602                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9602                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9602                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9602                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    922674872                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    922674872                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      5727685                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      5727685                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    928402557                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    928402557                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    928402557                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    928402557                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       987080                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       987080                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       725576                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       725576                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1712656                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1712656                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1712656                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1712656                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009654                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009654                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000101                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005606                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005606                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005606                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005606                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 96828.090251                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 96828.090251                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 78461.438356                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 78461.438356                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 96688.456259                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 96688.456259                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 96688.456259                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 96688.456259                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu5.dcache.writebacks::total              949                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5805                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5805                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           58                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5863                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5863                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5863                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5863                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3724                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3724                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3739                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3739                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3739                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3739                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    323194174                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    323194174                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1045887                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1045887                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    324240061                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    324240061                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    324240061                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    324240061                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002183                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002183                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 86786.835124                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 86786.835124                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69725.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69725.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86718.390211                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86718.390211                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86718.390211                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86718.390211                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               487.021603                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1004328032                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2037176.535497                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    32.021603                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.051317                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.780483                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1228592                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1228592                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1228592                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1228592                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1228592                       # number of overall hits
system.cpu6.icache.overall_hits::total        1228592                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7802894                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7802894                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7802894                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7802894                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7802894                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7802894                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1228643                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1228643                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1228643                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1228643                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1228643                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1228643                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152997.921569                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152997.921569                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152997.921569                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152997.921569                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152997.921569                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152997.921569                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5934226                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5934226                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5934226                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5934226                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5934226                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5934226                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156163.842105                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156163.842105                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156163.842105                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156163.842105                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156163.842105                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156163.842105                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3741                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148943002                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3997                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              37263.698274                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.352845                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.647155                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.856847                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.143153                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       977727                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         977727                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       725524                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        725524                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1908                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1908                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1762                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1703251                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1703251                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1703251                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1703251                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9524                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9524                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           84                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9608                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9608                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9608                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9608                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    920828208                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    920828208                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6765423                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6765423                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    927593631                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    927593631                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    927593631                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    927593631                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       987251                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       987251                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       725608                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       725608                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1712859                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1712859                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1712859                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1712859                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009647                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009647                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000116                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005609                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005609                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005609                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005609                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96685.028139                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96685.028139                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80540.750000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80540.750000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96543.883326                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96543.883326                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96543.883326                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96543.883326                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          944                       # number of writebacks
system.cpu6.dcache.writebacks::total              944                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5799                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5799                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5867                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5867                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5867                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5867                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3725                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3725                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3741                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3741                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3741                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3741                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    321574351                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    321574351                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1182943                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1182943                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    322757294                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    322757294                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    322757294                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    322757294                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002184                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002184                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 86328.684832                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 86328.684832                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 73933.937500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73933.937500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 86275.673349                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 86275.673349                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 86275.673349                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 86275.673349                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               507.767020                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001230282                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1944136.469903                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.767020                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.052511                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.813729                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1222186                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1222186                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1222186                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1222186                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1222186                       # number of overall hits
system.cpu7.icache.overall_hits::total        1222186                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7869096                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7869096                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7869096                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7869096                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7869096                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7869096                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1222237                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1222237                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1222237                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1222237                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1222237                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1222237                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       154296                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       154296                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       154296                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       154296                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       154296                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       154296                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6536393                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6536393                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6536393                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6536393                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6536393                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6536393                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 163409.825000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 163409.825000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 163409.825000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 163409.825000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 163409.825000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 163409.825000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4050                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152643506                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4306                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35449.026010                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.924167                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.075833                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.862985                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.137015                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       839892                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         839892                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       705760                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        705760                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1764                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1764                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1697                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1545652                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1545652                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1545652                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1545652                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12892                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12892                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12978                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12978                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12978                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12978                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1396699209                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1396699209                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7174070                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7174070                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1403873279                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1403873279                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1403873279                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1403873279                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       852784                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       852784                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       705846                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       705846                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1558630                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1558630                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1558630                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1558630                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015118                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015118                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008327                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008327                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008327                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008327                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108338.443143                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108338.443143                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83419.418605                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83419.418605                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108173.314763                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108173.314763                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108173.314763                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108173.314763                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          855                       # number of writebacks
system.cpu7.dcache.writebacks::total              855                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8857                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8857                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8928                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8928                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8928                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8928                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4035                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4035                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4050                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4050                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4050                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4050                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    352456751                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    352456751                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       996618                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       996618                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    353453369                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    353453369                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    353453369                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    353453369                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004732                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002598                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002598                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87349.876332                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87349.876332                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66441.200000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66441.200000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87272.436790                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87272.436790                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87272.436790                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87272.436790                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
