/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd50140)
 * 
 * On Thu Jun  2 21:26:05 KST 2022
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"
#include "module_decode.h"
#include "module_exec.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_full_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_wires_2;
  MOD_Reg<tUInt8> INST_epoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_full_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_wires_2;
  MOD_Reg<tUInt32> INST_pc_m_ehrReg;
  MOD_Wire<tUInt32> INST_pc_m_ignored_wires_0;
  MOD_Wire<tUInt32> INST_pc_m_ignored_wires_1;
  MOD_Reg<tUInt8> INST_pc_m_virtual_reg_0;
  MOD_Reg<tUInt8> INST_pc_m_virtual_reg_1;
  MOD_Wire<tUInt32> INST_pc_m_wires_0;
  MOD_Wire<tUInt32> INST_pc_m_wires_1;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_sb_f_data_0;
  MOD_Reg<tUInt8> INST_sb_f_data_1;
  MOD_Reg<tUInt8> INST_sb_f_data_2;
  MOD_Reg<tUInt8> INST_sb_f_data_3;
  MOD_Reg<tUInt8> INST_sb_f_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_sb_f_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_sb_f_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_sb_f_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_sb_f_deqP_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_deqP_wires_1;
  MOD_Reg<tUInt8> INST_sb_f_empty_ehrReg;
  MOD_Wire<tUInt8> INST_sb_f_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_sb_f_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_sb_f_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_sb_f_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_sb_f_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_sb_f_empty_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_empty_wires_1;
  MOD_Wire<tUInt8> INST_sb_f_empty_wires_2;
  MOD_Reg<tUInt8> INST_sb_f_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_sb_f_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_sb_f_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_sb_f_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_sb_f_enqP_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_enqP_wires_1;
  MOD_Reg<tUInt8> INST_sb_f_full_ehrReg;
  MOD_Wire<tUInt8> INST_sb_f_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_sb_f_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_sb_f_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_sb_f_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_sb_f_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_sb_f_full_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_full_wires_1;
  MOD_Wire<tUInt8> INST_sb_f_full_wires_2;
  MOD_module_decode INST_instance_decode_1;
  MOD_module_exec INST_instance_exec_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_x__h30700;
  tUInt8 DEF_NOT_sb_f_full_virtual_reg_2_read__65_66_AND_NO_ETC___d178;
  tUInt8 DEF_IF_sb_f_deqP_virtual_reg_1_read__75_THEN_0_ELS_ETC___d223;
  tUInt8 DEF_IF_decode_92_BIT_84_85_THEN_decode_92_BITS_83__ETC___d331;
  tUInt8 DEF_sb_f_data_0_52_BIT_5___d253;
  tUInt8 DEF_decode_92_BIT_84___d285;
  tUInt8 DEF_NOT_sb_f_full_virtual_reg_2_read__65_66_AND_NO_ETC___d209;
  tUInt8 DEF_NOT_sb_f_full_virtual_reg_2_read__65_66_AND_NO_ETC___d227;
  tUInt8 DEF_IF_decode_92_BIT_90_93_THEN_decode_92_BITS_89__ETC___d275;
  tUInt8 DEF_decode_92_BIT_90___d193;
  tUInt8 DEF_n__read__h26866;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb_f_en_ETC___d250;
  tUInt8 DEF_sb_f_full_virtual_reg_2_read__65_OR_sb_f_full__ETC___d241;
  tUInt8 DEF_sb_f_full_virtual_reg_2_read____d165;
  tUInt8 DEF_NOT_sb_f_data_3_79_BIT_5_80___d181;
  tUInt8 DEF_IF_sb_f_full_wires_0_whas__43_THEN_sb_f_full_w_ETC___d146;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb_f_en_ETC___d177;
  tUInt8 DEF_NOT_IF_sb_f_deqP_virtual_reg_1_read__75_THEN_0_ETC___d247;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb_f_en_ETC___d208;
  tUInt8 DEF_sb_f_full_virtual_reg_1_read____d167;
  tUInt8 DEF_NOT_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb__ETC___d226;
  tUInt8 DEF_NOT_sb_f_full_virtual_reg_2_read__65_66_AND_NO_ETC___d170;
  tUWide DEF_decode___d192;
  tUInt32 DEF_inst__h26140;
  tUWide DEF_d2e_data_0___d458;
  tUWide DEF_e2m_data_0___d503;
  tUWide DEF_f2d_data_0___d190;
  tUInt8 DEF_sb_f_data_3___d179;
  tUInt8 DEF_sb_f_data_2___d210;
  tUInt8 DEF_sb_f_data_1___d228;
  tUInt8 DEF_sb_f_data_0___d252;
  tUInt8 DEF_x_wget__h20901;
  tUInt8 DEF_x__h40710;
  tUInt8 DEF_def__h31664;
  tUInt8 DEF_sb_f_full_wires_0_whas____d143;
  tUInt8 DEF_sb_f_full_wires_0_wget____d144;
  tUInt8 DEF_sb_f_full_ehrReg__h23695;
  tUInt8 DEF_sb_f_empty_ehrReg__h22579;
  tUInt8 DEF_sb_f_deqP_virtual_reg_1_read____d175;
  tUInt8 DEF_sb_f_enqP_virtual_reg_1_read____d171;
  tUInt8 DEF_m2w_full_wires_0_whas____d109;
  tUInt8 DEF_m2w_full_wires_0_wget____d110;
  tUInt8 DEF_m2w_full_ehrReg__h19540;
  tUInt8 DEF_m2w_empty_ehrReg__h18424;
  tUInt8 DEF_e2m_full_wires_0_whas____d89;
  tUInt8 DEF_e2m_full_wires_0_wget____d90;
  tUInt8 DEF_e2m_full_ehrReg__h16004;
  tUInt8 DEF_e2m_empty_ehrReg__h14888;
  tUInt8 DEF_d2e_full_wires_0_whas____d69;
  tUInt8 DEF_d2e_full_wires_0_wget____d70;
  tUInt8 DEF_d2e_full_ehrReg__h12468;
  tUInt8 DEF_d2e_empty_ehrReg__h11352;
  tUInt8 DEF_f2d_full_wires_0_whas____d49;
  tUInt8 DEF_f2d_full_wires_0_wget____d50;
  tUInt8 DEF_f2d_full_ehrReg__h8932;
  tUInt8 DEF_f2d_empty_ehrReg__h7816;
  tUInt8 DEF_csrf_started____d156;
  tUInt8 DEF_epoch__h24756;
  tUInt8 DEF_x__h27451;
  tUInt8 DEF_x__h27876;
  tUInt8 DEF_x__h27719;
  tUInt8 DEF_x__h27631;
  tUInt8 DEF_x__h27543;
  tUInt8 DEF_x__h27455;
  tUInt8 DEF_e2m_data_0_03_BITS_153_TO_150___d504;
  tUInt8 DEF_sb_f_data_1_28_BIT_5___d229;
  tUInt8 DEF_sb_f_data_2_10_BIT_5___d211;
  tUInt8 DEF_sb_f_data_3_79_BIT_5___d180;
  tUInt8 DEF_e2m_data_0_03_BITS_153_TO_150_04_EQ_2___d505;
  tUInt8 DEF_IF_decode_92_BIT_84_85_THEN_decode_92_BITS_83__ETC___d287;
  tUInt8 DEF_IF_sb_f_data_0_52_BIT_5_53_THEN_sb_f_data_0_52_ETC___d274;
  tUInt8 DEF_IF_sb_f_data_1_28_BIT_5_29_THEN_sb_f_data_1_28_ETC___d233;
  tUInt8 DEF_IF_sb_f_data_2_10_BIT_5_11_THEN_sb_f_data_2_10_ETC___d215;
  tUInt8 DEF_IF_decode_92_BIT_90_93_THEN_decode_92_BITS_89__ETC___d195;
  tUInt8 DEF_IF_sb_f_data_3_79_BIT_5_80_THEN_sb_f_data_3_79_ETC___d197;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb_f_en_ETC___d201;
  tUInt8 DEF_def__h21389;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb_f_en_ETC___d315;
  tUInt8 DEF_IF_decode_92_BIT_84_85_THEN_decode_92_BITS_83__ETC___d294;
  tUInt8 DEF_IF_decode_92_BIT_84_85_THEN_decode_92_BITS_83__ETC___d288;
  tUInt8 DEF_IF_decode_92_BIT_84_85_THEN_decode_92_BITS_83__ETC___d291;
  tUInt8 DEF_IF_decode_92_BIT_90_93_THEN_decode_92_BITS_89__ETC___d234;
  tUInt8 DEF_IF_decode_92_BIT_90_93_THEN_decode_92_BITS_89__ETC___d198;
  tUInt8 DEF_IF_decode_92_BIT_90_93_THEN_decode_92_BITS_89__ETC___d216;
  tUInt8 DEF_e2m_data_0_03_BITS_153_TO_150_04_EQ_3___d507;
  tUInt8 DEF_IF_sb_f_deqP_virtual_reg_1_read__75_THEN_0_ELS_ETC___d246;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb_f_en_ETC___d243;
  tUInt8 DEF_d2e_data_0_58_BIT_96_59_EQ_epoch_62___d460;
  tUInt8 DEF_sb_f_full_virtual_reg_2_read__65_OR_sb_f_full__ETC___d251;
  tUInt8 DEF_NOT_sb_f_data_0_52_BIT_5_53___d254;
  tUInt8 DEF_NOT_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb__ETC___d242;
  tUInt8 DEF_NOT_sb_f_data_1_28_BIT_5_29___d230;
  tUInt8 DEF_NOT_IF_sb_f_enqP_virtual_reg_1_read__71_OR_sb__ETC___d220;
  tUInt8 DEF_NOT_sb_f_data_2_10_BIT_5_11___d212;
  tUInt8 DEF_NOT_IF_sb_f_deqP_virtual_reg_1_read__75_THEN_0_ETC___d205;
 
 /* Local definitions */
 private:
  tUWide DEF_exec___d478;
  tUWide DEF_d2e_data_0_58_BITS_268_TO_161___d473;
  tUWide DEF_m2w_data_0___d548;
  tUInt32 DEF_x_wget__h218;
  tUInt32 DEF_def__h41088;
  tUInt8 DEF_x_wget__h20085;
  tUWide DEF_d2e_data_0_58_BITS_160_TO_96___d487;
  tUWide DEF_e2m_data_0_03_BITS_64_TO_0___d528;
  tUWide DEF_f2d_data_0_90_BITS_64_TO_0___d427;
  tUInt32 DEF_def__h709;
  tUInt8 DEF_def__h20573;
  tUInt8 DEF_IF_sb_f_empty_wires_0_whas__33_THEN_sb_f_empty_ETC___d136;
  tUInt8 DEF_IF_m2w_full_wires_0_whas__09_THEN_m2w_full_wir_ETC___d112;
  tUInt8 DEF_IF_m2w_empty_wires_0_whas__9_THEN_m2w_empty_wi_ETC___d102;
  tUInt8 DEF_IF_e2m_full_wires_0_whas__9_THEN_e2m_full_wire_ETC___d92;
  tUInt8 DEF_IF_e2m_empty_wires_0_whas__9_THEN_e2m_empty_wi_ETC___d82;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__9_THEN_d2e_full_wire_ETC___d72;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__9_THEN_d2e_empty_wi_ETC___d62;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__9_THEN_f2d_full_wire_ETC___d52;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__9_THEN_f2d_empty_wi_ETC___d42;
  tUWide DEF_decode_92_CONCAT_f2d_data_0_90_BITS_64_TO_0_27_ETC___d437;
  tUWide DEF_rf_rd1_IF_decode_92_BIT_90_93_THEN_IF_decode_9_ETC___d436;
  tUWide DEF_exec_78_CONCAT_d2e_data_0_58_BITS_160_TO_96_87___d488;
  tUWide DEF_e2m_data_0_03_BITS_153_TO_131_23_CONCAT_IF_e2m_ETC___d529;
  tUWide DEF_IF_e2m_data_0_03_BITS_153_TO_150_04_EQ_2_05_TH_ETC___d527;
  tUWide DEF_iMem_req_IF_pc_m_virtual_reg_1_read__58_THEN_0_ETC___d164;
  tUWide DEF_NOT_e2m_data_0_03_BITS_153_TO_150_04_EQ_2_05_1_ETC___d521;
 
 /* Rules */
 public:
  void RL_pc_m_canonicalize();
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_e2m_empty_canonicalize();
  void RL_e2m_full_canonicalize();
  void RL_m2w_empty_canonicalize();
  void RL_m2w_full_canonicalize();
  void RL_sb_f_enqP_canonicalize();
  void RL_sb_f_deqP_canonicalize();
  void RL_sb_f_empty_canonicalize();
  void RL_sb_f_full_canonicalize();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteback();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
