/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  reg [26:0] _08_;
  wire [17:0] _09_;
  reg [8:0] _10_;
  wire [39:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = !(celloutsig_0_33z ? celloutsig_0_20z : in_data[60]);
  assign celloutsig_0_6z = !(in_data[89] ? in_data[22] : _00_);
  assign celloutsig_1_6z = !(celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_0_9z = !(_01_ ? _01_ : celloutsig_0_7z);
  assign celloutsig_0_12z = !(celloutsig_0_2z ? in_data[72] : celloutsig_0_6z);
  assign celloutsig_0_21z = !(celloutsig_0_17z ? celloutsig_0_17z : celloutsig_0_8z[7]);
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_1_9z = ~celloutsig_1_1z;
  assign celloutsig_1_13z = ~celloutsig_1_11z[1];
  assign celloutsig_1_14z = ~celloutsig_1_7z;
  assign celloutsig_0_13z = ~celloutsig_0_10z;
  assign celloutsig_0_17z = ~_02_;
  assign celloutsig_0_24z = ~celloutsig_0_2z;
  assign celloutsig_0_26z = ~celloutsig_0_3z[1];
  assign celloutsig_1_5z = _04_ | ~(celloutsig_1_0z[7]);
  assign celloutsig_1_8z = celloutsig_1_6z | ~(in_data[175]);
  assign celloutsig_0_10z = celloutsig_0_2z | ~(celloutsig_0_4z);
  assign celloutsig_0_11z = celloutsig_0_9z | ~(celloutsig_0_7z);
  assign celloutsig_0_19z = celloutsig_0_2z | ~(celloutsig_0_14z[3]);
  assign celloutsig_0_27z = _05_ | ~(celloutsig_0_11z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_33z = celloutsig_0_2z | ~(_03_);
  assign celloutsig_0_0z = in_data[31] | in_data[62];
  assign celloutsig_0_49z = celloutsig_0_0z | celloutsig_0_25z[11];
  assign celloutsig_0_4z = _07_ | in_data[21];
  assign celloutsig_0_56z = celloutsig_0_24z | celloutsig_0_25z[11];
  assign celloutsig_0_5z = in_data[72] | celloutsig_0_0z;
  assign celloutsig_0_72z = celloutsig_0_4z | celloutsig_0_26z;
  assign celloutsig_1_1z = in_data[138] | celloutsig_1_0z[4];
  assign celloutsig_1_2z = celloutsig_1_0z[3] | celloutsig_1_1z;
  assign celloutsig_1_7z = celloutsig_1_0z[7] | in_data[130];
  assign celloutsig_0_7z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_1_19z = celloutsig_1_9z | celloutsig_1_15z[0];
  assign celloutsig_0_20z = celloutsig_0_18z[11] | celloutsig_0_19z;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 27'h0000000;
    else _08_ <= { celloutsig_0_45z[4:1], celloutsig_0_19z, celloutsig_0_42z, celloutsig_0_49z, celloutsig_0_22z, celloutsig_0_56z, celloutsig_0_14z, celloutsig_0_27z };
  reg [5:0] _47_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _47_ <= 6'h00;
    else _47_ <= { _08_[16:13], celloutsig_0_19z, celloutsig_0_34z };
  assign out_data[37:32] = _47_;
  reg [17:0] _48_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _48_ <= 18'h00000;
    else _48_ <= in_data[179:162];
  assign { _09_[17:15], _04_, _09_[13:0] } = _48_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 9'h000;
    else _10_ <= { _09_[9:4], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z };
  reg [39:0] _50_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _50_ <= 40'h0000000000;
    else _50_ <= { in_data[61:23], celloutsig_0_0z };
  assign { _11_[39:38], _05_, _11_[36], _07_, _11_[34:21], _03_, _11_[19:14], _06_, _01_, _11_[11], _00_, _11_[9:5], _02_, _11_[3:0] } = _50_;
  assign celloutsig_0_42z = ~ { _11_[21], _03_, _11_[19:16], celloutsig_0_24z };
  assign celloutsig_0_45z = ~ { celloutsig_0_14z[2:0], celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_1_0z = ~ in_data[163:155];
  assign celloutsig_1_11z = ~ _10_[8:3];
  assign celloutsig_0_8z = ~ { _11_[17:14], _06_, _01_, _11_[11], _00_, _11_[9:7], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_14z = ~ { _11_[22:21], _03_, _11_[19], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_15z = ~ { in_data[12], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_18z = ~ { _11_[31:21], _03_, _11_[19:14], _06_ };
  assign celloutsig_0_3z = { _11_[18:17], celloutsig_0_2z } >> { _11_[22:21], celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_13z } >> { _10_[5:2], celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_18z[13], celloutsig_0_21z, celloutsig_0_3z } >> celloutsig_0_8z[10:6];
  assign { celloutsig_0_25z[6], celloutsig_0_25z[11], celloutsig_0_25z[15:12], celloutsig_0_25z[10], celloutsig_0_25z[5], celloutsig_0_25z[9], celloutsig_0_25z[4:1], celloutsig_0_25z[8] } = ~ { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_15z[5:2], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z };
  assign { out_data[131:130], out_data[128] } = ~ { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_1z };
  assign _09_[14] = _04_;
  assign { _11_[37], _11_[35], _11_[20], _11_[13:12], _11_[10], _11_[4] } = { _05_, _07_, _03_, _06_, _01_, _00_, _02_ };
  assign { celloutsig_0_25z[7], celloutsig_0_25z[0] } = { celloutsig_0_25z[8], celloutsig_0_25z[10] };
  assign { out_data[129], out_data[96], out_data[0] } = { out_data[131], celloutsig_1_19z, celloutsig_0_72z };
endmodule
