// Combined logic using expressions equivalent to modules A and B

// Problem:
// Build top-level circuit using logic from subcircuits A and B

// Note:
// A: (x ^ y) & x
// B: x == y (XNOR)
// Direct logic used instead of instantiation (accepted in HDLBits)

module top_module(
	input x,
	input y,
	output z);

	wire o1, o2, o3, o4;
	
	A ia1 (x, y, o1);
	B ib1 (x, y, o2);
	A ia2 (x, y, o3);
	B ib2 (x, y, o4);
	
	assign z = (o1 | o2) ^ (o3 & o4);

	// Or you could simplify the circuit including the sub-modules:
	// assign z = x|~y;
	
endmodule

module A (
	input x,
	input y,
	output z);

	assign z = (x^y) & x;
	
endmodule

module B (
	input x,
	input y,
	output z);

	assign z = ~(x^y);

endmodule
