{"design__instance__count": 1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.009490498341619968, "power__switching__total": 0.003482822561636567, "power__leakage__total": 4.296041424822761e-07, "power__total": 0.01297375001013279, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -3.3998289590359887, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.40966164953166906, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8172320829150105, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.563159090856103, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.817232, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.956458, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -3.6238271187302513, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6378902031586068, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.2053443029292459, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.8691856369555063, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.744863, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.826943, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -3.3007157941109107, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3084932396852784, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.39891824306313206, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.258217454727047, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.463891, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.3484, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -3.386288678644715, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.39557469530760897, "timing__hold__ws__corner:min_tt_025C_1v80": 0.8088556720019175, "timing__setup__ws__corner:min_tt_025C_1v80": 6.679164077533981, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.808856, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.239613, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -3.6017359003614775, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.6146949789829225, "timing__hold__ws__corner:min_ss_100C_1v60": 1.2744143878690812, "timing__setup__ws__corner:min_ss_100C_1v60": 1.088086096465727, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.730887, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.315308, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -3.2920365143481343, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.29917491553145437, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.42610405299139054, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.322800462163654, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.459968, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.508099, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 987, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -3.4170005569989073, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4268385765652563, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8250600436384274, "timing__setup__ws__corner:max_tt_025C_1v80": 6.485656639761151, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.82506, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 15.705238, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 987, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -3.6491726229208434, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6637730553083151, "timing__hold__ws__corner:max_ss_100C_1v60": 1.139667947827066, "timing__setup__ws__corner:max_ss_100C_1v60": 0.6815774804131672, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.75897, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 6.391893, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 987, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -3.312687551368633, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3206297540445148, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.36442672133701054, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.218466140250705, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.468231, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.17984, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 987, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -3.2920365143481343, "clock__skew__worst_setup": 0.29917491553145437, "timing__hold__ws": 0.36442672133701054, "timing__setup__ws": 0.6815774804131672, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.459968, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 6.391893, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 2920.0 3520.0", "design__core__bbox": "5.52 10.88 2914.1 3508.8", "design__io": 645, "design__die__area": 10278400, "design__core__area": 10174000, "design__instance__area": 656000, "design__instance__count__stdcell": 0, "design__instance__area__stdcell": 0, "design__instance__count__macros": 1, "design__instance__area__macros": 656000, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.0644782, "design__instance__utilization__stdcell": 0, "design__rows": 1286, "design__rows:unithd": 1286, "design__sites": 7583248, "design__sites:unithd": 7583248, "design__instance__count__class:macro": 1, "design__instance__area__class:macro": 656000, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vdda1": 0, "design__power_grid_violation__count__net:vccd2": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd2": 0, "design__power_grid_violation__count__net:vdda2": 0, "design__power_grid_violation__count__net:vssa2": 0, "design__power_grid_violation__count__net:vssa1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13751.4, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 637, "route__net__special": 8, "route__drc_errors__iter:0": 22, "route__wirelength__iter:0": 13383, "route__drc_errors__iter:1": 10, "route__wirelength__iter:1": 13390, "route__drc_errors__iter:2": 8, "route__wirelength__iter:2": 13392, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 13393, "route__drc_errors": 0, "route__wirelength": 13393, "route__vias": 222, "route__vias__singlecut": 222, "route__vias__multicut": 0, "design__disconnected_pin__count": 537, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 202.88, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 324, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 324, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 324, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 324, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80": 0, "design_powergrid__voltage__worst": 0, "design_powergrid__voltage__worst__net:vccd1": 0, "design_powergrid__drop__worst": 0, "design_powergrid__drop__worst__net:vccd1": 0, "design_powergrid__voltage__worst__net:vccd2": 0, "design_powergrid__drop__worst__net:vccd2": 0, "design_powergrid__voltage__worst__net:vdda1": 0, "design_powergrid__drop__worst__net:vdda1": 0, "design_powergrid__voltage__worst__net:vdda2": 0, "design_powergrid__drop__worst__net:vdda2": 0, "design_powergrid__voltage__worst__net:vssa1": 0, "design_powergrid__drop__worst__net:vssa1": 0, "design_powergrid__voltage__worst__net:vssa2": 0, "design_powergrid__drop__worst__net:vssa2": 0, "design_powergrid__voltage__worst__net:vssd1": 0, "design_powergrid__drop__worst__net:vssd1": 0, "design_powergrid__voltage__worst__net:vssd2": 0, "design_powergrid__drop__worst__net:vssd2": 0, "ir__voltage__worst": 0, "ir__drop__avg": 0, "ir__drop__worst": 0, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}