.title kicad schematic

.include 4_and.sub
.include 3_and.sub
* u29 net-_u16-pad2_ net-_u29-pad2_ d_inverter
* u37 net-_u25-pad3_ net-_u21-pad3_ net-_u29-pad2_ unconnected-_u37-pad4_ net-_u33-pad2_ unconnected-_u37-pad6_ net-_u1-pad14_ d_jkff
* u33 net-_u33-pad1_ net-_u33-pad2_ d_inverter
* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ gnd /load net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ gnd port
* u34 net-_u33-pad1_ net-_u34-pad2_ d_inverter
* u40 net-_u26-pad3_ net-_u22-pad3_ net-_u30-pad2_ unconnected-_u40-pad4_ net-_u34-pad2_ unconnected-_u40-pad6_ net-_u1-pad13_ d_jkff
* u39 net-_u28-pad3_ net-_u24-pad3_ net-_u32-pad2_ unconnected-_u39-pad4_ net-_u36-pad2_ net-_u1-pad11_ net-_u39-pad7_ d_jkff
* u36 net-_u33-pad1_ net-_u36-pad2_ d_inverter
* u32 net-_u16-pad2_ net-_u32-pad2_ d_inverter
* u35 net-_u33-pad1_ net-_u35-pad2_ d_inverter
* u31 net-_u16-pad2_ net-_u31-pad2_ d_inverter
* u27 net-_u14-pad3_ net-_u19-pad3_ net-_u27-pad3_ d_and
* u22 net-_u18-pad3_ net-_u13-pad2_ net-_u22-pad3_ d_and
* u30 net-_u16-pad2_ net-_u30-pad2_ d_inverter
* u19 net-_u19-pad1_ net-_u10-pad2_ net-_u19-pad3_ d_or
* u16 net-_u1-pad2_ net-_u16-pad2_ d_inverter
* u38 net-_u27-pad3_ net-_u23-pad3_ net-_u31-pad2_ unconnected-_u38-pad4_ net-_u35-pad2_ unconnected-_u38-pad6_ net-_u1-pad12_ d_jkff
* u9 net-_u1-pad4_ net-_u10-pad2_ net-_u13-pad2_ d_nand
x4 net-_u1-pad14_ net-_u17-pad1_ net-_u39-pad7_ net-_u18-pad1_ 3_and
* u28 net-_u15-pad3_ net-_u20-pad3_ net-_u28-pad3_ d_and
* u7 net-_u7-pad1_ net-_u7-pad2_ net-_u20-pad1_ d_or
x2 net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u17-pad1_ net-_u7-pad1_ 4_and
* u20 net-_u20-pad1_ net-_u10-pad2_ net-_u20-pad3_ d_or
* u24 net-_u20-pad3_ net-_u11-pad3_ net-_u24-pad3_ d_and
* u15 net-_u10-pad2_ net-_u11-pad3_ net-_u15-pad3_ d_nand
* u23 net-_u19-pad3_ net-_u10-pad3_ net-_u23-pad3_ d_and
* u10 net-_u1-pad5_ net-_u10-pad2_ net-_u10-pad3_ d_nand
* u11 net-_u1-pad6_ net-_u10-pad2_ net-_u11-pad3_ d_nand
x1 net-_u1-pad14_ net-_u17-pad1_ net-_u1-pad11_ net-_u7-pad2_ 3_and
* u14 net-_u10-pad2_ net-_u10-pad3_ net-_u14-pad3_ d_nand
x3 net-_u1-pad13_ net-_u1-pad14_ net-_u17-pad1_ net-_u19-pad1_ 3_and
* u25 net-_u12-pad3_ net-_u17-pad3_ net-_u25-pad3_ d_and
* u21 net-_u17-pad3_ net-_u12-pad2_ net-_u21-pad3_ d_and
* u26 net-_u13-pad3_ net-_u18-pad3_ net-_u26-pad3_ d_and
* u17 net-_u17-pad1_ net-_u10-pad2_ net-_u17-pad3_ d_or
* u12 net-_u10-pad2_ net-_u12-pad2_ net-_u12-pad3_ d_nand
* u18 net-_u18-pad1_ net-_u10-pad2_ net-_u18-pad3_ d_or
* u13 net-_u10-pad2_ net-_u13-pad2_ net-_u13-pad3_ d_nand
* u8 net-_u1-pad3_ net-_u10-pad2_ net-_u12-pad2_ d_nand
x5 net-_u1-pad11_ net-_u1-pad14_ net-_u1-pad10_ net-_u1-pad15_ 3_and
* u3 net-_u1-pad7_ net-_u1-pad10_ net-_u17-pad1_ d_and
* u5 net-_u2-pad2_ net-_u33-pad1_ d_inverter
* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter
* u6 net-_u4-pad2_ net-_u10-pad2_ d_buffer
* u4 /load net-_u4-pad2_ d_inverter
a1 net-_u16-pad2_ net-_u29-pad2_ u29
a2 net-_u25-pad3_ net-_u21-pad3_ net-_u29-pad2_ unconnected-_u37-pad4_ net-_u33-pad2_ unconnected-_u37-pad6_ net-_u1-pad14_ u37
a3 net-_u33-pad1_ net-_u33-pad2_ u33
a4 net-_u33-pad1_ net-_u34-pad2_ u34
a5 net-_u26-pad3_ net-_u22-pad3_ net-_u30-pad2_ unconnected-_u40-pad4_ net-_u34-pad2_ unconnected-_u40-pad6_ net-_u1-pad13_ u40
a6 net-_u28-pad3_ net-_u24-pad3_ net-_u32-pad2_ unconnected-_u39-pad4_ net-_u36-pad2_ net-_u1-pad11_ net-_u39-pad7_ u39
a7 net-_u33-pad1_ net-_u36-pad2_ u36
a8 net-_u16-pad2_ net-_u32-pad2_ u32
a9 net-_u33-pad1_ net-_u35-pad2_ u35
a10 net-_u16-pad2_ net-_u31-pad2_ u31
a11 [net-_u14-pad3_ net-_u19-pad3_ ] net-_u27-pad3_ u27
a12 [net-_u18-pad3_ net-_u13-pad2_ ] net-_u22-pad3_ u22
a13 net-_u16-pad2_ net-_u30-pad2_ u30
a14 [net-_u19-pad1_ net-_u10-pad2_ ] net-_u19-pad3_ u19
a15 net-_u1-pad2_ net-_u16-pad2_ u16
a16 net-_u27-pad3_ net-_u23-pad3_ net-_u31-pad2_ unconnected-_u38-pad4_ net-_u35-pad2_ unconnected-_u38-pad6_ net-_u1-pad12_ u38
a17 [net-_u1-pad4_ net-_u10-pad2_ ] net-_u13-pad2_ u9
a18 [net-_u15-pad3_ net-_u20-pad3_ ] net-_u28-pad3_ u28
a19 [net-_u7-pad1_ net-_u7-pad2_ ] net-_u20-pad1_ u7
a20 [net-_u20-pad1_ net-_u10-pad2_ ] net-_u20-pad3_ u20
a21 [net-_u20-pad3_ net-_u11-pad3_ ] net-_u24-pad3_ u24
a22 [net-_u10-pad2_ net-_u11-pad3_ ] net-_u15-pad3_ u15
a23 [net-_u19-pad3_ net-_u10-pad3_ ] net-_u23-pad3_ u23
a24 [net-_u1-pad5_ net-_u10-pad2_ ] net-_u10-pad3_ u10
a25 [net-_u1-pad6_ net-_u10-pad2_ ] net-_u11-pad3_ u11
a26 [net-_u10-pad2_ net-_u10-pad3_ ] net-_u14-pad3_ u14
a27 [net-_u12-pad3_ net-_u17-pad3_ ] net-_u25-pad3_ u25
a28 [net-_u17-pad3_ net-_u12-pad2_ ] net-_u21-pad3_ u21
a29 [net-_u13-pad3_ net-_u18-pad3_ ] net-_u26-pad3_ u26
a30 [net-_u17-pad1_ net-_u10-pad2_ ] net-_u17-pad3_ u17
a31 [net-_u10-pad2_ net-_u12-pad2_ ] net-_u12-pad3_ u12
a32 [net-_u18-pad1_ net-_u10-pad2_ ] net-_u18-pad3_ u18
a33 [net-_u10-pad2_ net-_u13-pad2_ ] net-_u13-pad3_ u13
a34 [net-_u1-pad3_ net-_u10-pad2_ ] net-_u12-pad2_ u8
a35 [net-_u1-pad7_ net-_u1-pad10_ ] net-_u17-pad1_ u3
a36 net-_u2-pad2_ net-_u33-pad1_ u5
a37 net-_u1-pad1_ net-_u2-pad2_ u2
a38 net-_u4-pad2_ net-_u10-pad2_ u6
a39 /load net-_u4-pad2_ u4
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_jkff, Ngspice Name: d_jkff
.model u37 d_jkff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 jk_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u33 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u34 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_jkff, Ngspice Name: d_jkff
.model u40 d_jkff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 jk_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_jkff, Ngspice Name: d_jkff
.model u39 d_jkff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 jk_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u36 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u32 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u35 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u31 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u27 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u30 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u19 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_jkff, Ngspice Name: d_jkff
.model u38 d_jkff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 jk_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u9 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u28 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u7 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u20 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u15 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u23 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u10 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u11 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u14 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u21 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u26 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u17 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u12 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_or, Ngspice Name: d_or
.model u18 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u13 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u8 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_buffer, Ngspice Name: d_buffer
.model u6 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
