# xilinx-dphy-loopback
record the learing of xilinx dphy for future development of the logic analyzer 
dphy are used at csi subsystem and dsi subsystem for mamy multi-media application, so I want to develope the logic analyzer to debug its behavior.  
this is a 4 lane dphy loopback project which use dphy tx tramsmit the pattern to dphy rx  
following I will explain the detail of this project  

