Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_3.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:B:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f7247200000,8000000
launching memcpy command : MemcpyHtoD,0x00007f7250000000,23999880
launching memcpy command : MemcpyHtoD,0x00007f7263700000,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247a00000,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247af4400,1000000
launching memcpy command : MemcpyHtoD,0x00007f7247c00000,4000000
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
thread block = 938,0,0
thread block = 939,0,0
thread block = 940,0,0
thread block = 941,0,0
thread block = 942,0,0
thread block = 943,0,0
thread block = 944,0,0
thread block = 945,0,0
thread block = 946,0,0
thread block = 947,0,0
thread block = 948,0,0
thread block = 949,0,0
thread block = 950,0,0
thread block = 951,0,0
thread block = 952,0,0
thread block = 953,0,0
thread block = 954,0,0
thread block = 955,0,0
thread block = 956,0,0
thread block = 957,0,0
thread block = 958,0,0
thread block = 959,0,0
thread block = 960,0,0
thread block = 961,0,0
thread block = 962,0,0
thread block = 963,0,0
thread block = 964,0,0
thread block = 965,0,0
thread block = 966,0,0
thread block = 967,0,0
thread block = 968,0,0
thread block = 969,0,0
thread block = 970,0,0
thread block = 971,0,0
thread block = 972,0,0
thread block = 973,0,0
thread block = 974,0,0
thread block = 975,0,0
thread block = 976,0,0
thread block = 977,0,0
thread block = 978,0,0
thread block = 979,0,0
thread block = 980,0,0
thread block = 981,0,0
thread block = 982,0,0
thread block = 983,0,0
thread block = 984,0,0
thread block = 985,0,0
thread block = 986,0,0
thread block = 987,0,0
thread block = 988,0,0
thread block = 989,0,0
thread block = 990,0,0
thread block = 991,0,0
thread block = 992,0,0
thread block = 993,0,0
thread block = 994,0,0
thread block = 995,0,0
thread block = 996,0,0
thread block = 997,0,0
thread block = 998,0,0
thread block = 999,0,0
thread block = 1000,0,0
thread block = 1001,0,0
thread block = 1002,0,0
thread block = 1003,0,0
thread block = 1004,0,0
thread block = 1005,0,0
thread block = 1006,0,0
thread block = 1007,0,0
thread block = 1008,0,0
thread block = 1009,0,0
thread block = 1010,0,0
thread block = 1011,0,0
thread block = 1012,0,0
thread block = 1013,0,0
thread block = 1014,0,0
thread block = 1015,0,0
thread block = 1016,0,0
thread block = 1017,0,0
thread block = 1018,0,0
thread block = 1019,0,0
thread block = 1020,0,0
thread block = 1021,0,0
thread block = 1022,0,0
thread block = 1023,0,0
thread block = 1024,0,0
thread block = 1025,0,0
thread block = 1026,0,0
thread block = 1027,0,0
thread block = 1028,0,0
thread block = 1029,0,0
thread block = 1030,0,0
thread block = 1031,0,0
thread block = 1032,0,0
thread block = 1033,0,0
thread block = 1034,0,0
thread block = 1035,0,0
thread block = 1036,0,0
thread block = 1037,0,0
thread block = 1038,0,0
thread block = 1039,0,0
thread block = 1040,0,0
thread block = 1041,0,0
thread block = 1042,0,0
thread block = 1043,0,0
thread block = 1044,0,0
thread block = 1045,0,0
thread block = 1046,0,0
thread block = 1047,0,0
thread block = 1048,0,0
thread block = 1049,0,0
thread block = 1050,0,0
thread block = 1051,0,0
thread block = 1052,0,0
thread block = 1053,0,0
thread block = 1054,0,0
thread block = 1055,0,0
thread block = 1056,0,0
thread block = 1057,0,0
thread block = 1058,0,0
thread block = 1059,0,0
thread block = 1060,0,0
thread block = 1061,0,0
thread block = 1062,0,0
thread block = 1063,0,0
thread block = 1064,0,0
thread block = 1065,0,0
thread block = 1066,0,0
thread block = 1067,0,0
thread block = 1068,0,0
thread block = 1069,0,0
thread block = 1070,0,0
thread block = 1071,0,0
thread block = 1072,0,0
thread block = 1073,0,0
thread block = 1074,0,0
thread block = 1075,0,0
thread block = 1076,0,0
thread block = 1077,0,0
thread block = 1078,0,0
thread block = 1079,0,0
thread block = 1080,0,0
thread block = 1081,0,0
thread block = 1082,0,0
thread block = 1083,0,0
thread block = 1084,0,0
thread block = 1085,0,0
thread block = 1086,0,0
thread block = 1087,0,0
thread block = 1088,0,0
thread block = 1089,0,0
thread block = 1090,0,0
thread block = 1091,0,0
thread block = 1092,0,0
thread block = 1093,0,0
thread block = 1094,0,0
thread block = 1095,0,0
thread block = 1096,0,0
thread block = 1097,0,0
thread block = 1098,0,0
thread block = 1099,0,0
thread block = 1100,0,0
thread block = 1101,0,0
thread block = 1102,0,0
thread block = 1103,0,0
thread block = 1104,0,0
thread block = 1105,0,0
thread block = 1106,0,0
thread block = 1107,0,0
thread block = 1108,0,0
thread block = 1109,0,0
thread block = 1110,0,0
thread block = 1111,0,0
thread block = 1112,0,0
thread block = 1113,0,0
thread block = 1114,0,0
thread block = 1115,0,0
thread block = 1116,0,0
thread block = 1117,0,0
thread block = 1118,0,0
thread block = 1119,0,0
thread block = 1120,0,0
thread block = 1121,0,0
thread block = 1122,0,0
thread block = 1123,0,0
thread block = 1124,0,0
thread block = 1125,0,0
thread block = 1126,0,0
thread block = 1127,0,0
thread block = 1128,0,0
thread block = 1129,0,0
thread block = 1130,0,0
thread block = 1131,0,0
thread block = 1132,0,0
thread block = 1133,0,0
thread block = 1134,0,0
thread block = 1135,0,0
thread block = 1136,0,0
thread block = 1137,0,0
thread block = 1138,0,0
thread block = 1139,0,0
thread block = 1140,0,0
thread block = 1141,0,0
thread block = 1142,0,0
thread block = 1143,0,0
thread block = 1144,0,0
thread block = 1145,0,0
thread block = 1146,0,0
thread block = 1147,0,0
thread block = 1148,0,0
thread block = 1149,0,0
thread block = 1150,0,0
thread block = 1151,0,0
thread block = 1152,0,0
thread block = 1153,0,0
thread block = 1154,0,0
thread block = 1155,0,0
thread block = 1156,0,0
thread block = 1157,0,0
thread block = 1158,0,0
thread block = 1159,0,0
thread block = 1160,0,0
thread block = 1161,0,0
thread block = 1162,0,0
thread block = 1163,0,0
thread block = 1164,0,0
thread block = 1165,0,0
thread block = 1166,0,0
thread block = 1167,0,0
thread block = 1168,0,0
thread block = 1169,0,0
thread block = 1170,0,0
thread block = 1171,0,0
thread block = 1172,0,0
thread block = 1173,0,0
thread block = 1174,0,0
thread block = 1175,0,0
thread block = 1176,0,0
thread block = 1177,0,0
thread block = 1178,0,0
thread block = 1179,0,0
thread block = 1180,0,0
thread block = 1181,0,0
thread block = 1182,0,0
thread block = 1183,0,0
thread block = 1184,0,0
thread block = 1185,0,0
thread block = 1186,0,0
thread block = 1187,0,0
thread block = 1188,0,0
thread block = 1189,0,0
thread block = 1190,0,0
thread block = 1191,0,0
thread block = 1192,0,0
thread block = 1193,0,0
thread block = 1194,0,0
thread block = 1195,0,0
thread block = 1196,0,0
thread block = 1197,0,0
thread block = 1198,0,0
thread block = 1199,0,0
thread block = 1200,0,0
thread block = 1201,0,0
thread block = 1202,0,0
thread block = 1203,0,0
thread block = 1204,0,0
thread block = 1205,0,0
thread block = 1206,0,0
thread block = 1207,0,0
thread block = 1208,0,0
thread block = 1209,0,0
thread block = 1210,0,0
thread block = 1211,0,0
thread block = 1212,0,0
thread block = 1213,0,0
thread block = 1214,0,0
thread block = 1215,0,0
thread block = 1216,0,0
thread block = 1217,0,0
thread block = 1218,0,0
thread block = 1219,0,0
thread block = 1220,0,0
thread block = 1221,0,0
thread block = 1222,0,0
thread block = 1223,0,0
thread block = 1224,0,0
thread block = 1225,0,0
thread block = 1226,0,0
thread block = 1227,0,0
thread block = 1228,0,0
thread block = 1229,0,0
thread block = 1230,0,0
thread block = 1231,0,0
thread block = 1232,0,0
thread block = 1233,0,0
thread block = 1234,0,0
thread block = 1235,0,0
thread block = 1236,0,0
thread block = 1237,0,0
thread block = 1238,0,0
thread block = 1239,0,0
thread block = 1240,0,0
thread block = 1241,0,0
thread block = 1242,0,0
thread block = 1243,0,0
thread block = 1244,0,0
thread block = 1245,0,0
thread block = 1246,0,0
thread block = 1247,0,0
thread block = 1248,0,0
thread block = 1249,0,0
thread block = 1250,0,0
thread block = 1251,0,0
thread block = 1252,0,0
thread block = 1253,0,0
thread block = 1254,0,0
thread block = 1255,0,0
thread block = 1256,0,0
thread block = 1257,0,0
thread block = 1258,0,0
thread block = 1259,0,0
thread block = 1260,0,0
thread block = 1261,0,0
thread block = 1262,0,0
thread block = 1263,0,0
thread block = 1264,0,0
thread block = 1265,0,0
thread block = 1266,0,0
thread block = 1267,0,0
thread block = 1268,0,0
thread block = 1269,0,0
thread block = 1270,0,0
thread block = 1271,0,0
thread block = 1272,0,0
thread block = 1273,0,0
thread block = 1274,0,0
thread block = 1275,0,0
thread block = 1276,0,0
thread block = 1277,0,0
thread block = 1278,0,0
thread block = 1279,0,0
thread block = 1280,0,0
thread block = 1281,0,0
thread block = 1282,0,0
thread block = 1283,0,0
thread block = 1284,0,0
thread block = 1285,0,0
thread block = 1286,0,0
thread block = 1287,0,0
thread block = 1288,0,0
thread block = 1289,0,0
thread block = 1290,0,0
thread block = 1291,0,0
thread block = 1292,0,0
thread block = 1293,0,0
thread block = 1294,0,0
thread block = 1295,0,0
thread block = 1296,0,0
thread block = 1297,0,0
thread block = 1298,0,0
thread block = 1299,0,0
thread block = 1300,0,0
thread block = 1301,0,0
thread block = 1302,0,0
thread block = 1303,0,0
thread block = 1304,0,0
thread block = 1305,0,0
thread block = 1306,0,0
thread block = 1307,0,0
thread block = 1308,0,0
thread block = 1309,0,0
thread block = 1310,0,0
thread block = 1311,0,0
thread block = 1312,0,0
thread block = 1313,0,0
thread block = 1314,0,0
thread block = 1315,0,0
thread block = 1316,0,0
thread block = 1317,0,0
thread block = 1318,0,0
thread block = 1319,0,0
thread block = 1320,0,0
thread block = 1321,0,0
thread block = 1322,0,0
thread block = 1323,0,0
thread block = 1324,0,0
thread block = 1325,0,0
thread block = 1326,0,0
thread block = 1327,0,0
thread block = 1328,0,0
thread block = 1329,0,0
thread block = 1330,0,0
thread block = 1331,0,0
thread block = 1332,0,0
thread block = 1333,0,0
thread block = 1334,0,0
thread block = 1335,0,0
thread block = 1336,0,0
thread block = 1337,0,0
thread block = 1338,0,0
thread block = 1339,0,0
thread block = 1340,0,0
thread block = 1341,0,0
thread block = 1342,0,0
thread block = 1343,0,0
thread block = 1344,0,0
thread block = 1345,0,0
thread block = 1346,0,0
thread block = 1347,0,0
thread block = 1348,0,0
thread block = 1349,0,0
thread block = 1350,0,0
thread block = 1351,0,0
thread block = 1352,0,0
thread block = 1353,0,0
thread block = 1354,0,0
thread block = 1355,0,0
thread block = 1356,0,0
thread block = 1357,0,0
thread block = 1358,0,0
thread block = 1359,0,0
thread block = 1360,0,0
thread block = 1361,0,0
thread block = 1362,0,0
thread block = 1363,0,0
thread block = 1364,0,0
thread block = 1365,0,0
thread block = 1366,0,0
thread block = 1367,0,0
thread block = 1368,0,0
thread block = 1369,0,0
thread block = 1370,0,0
thread block = 1371,0,0
thread block = 1372,0,0
thread block = 1373,0,0
thread block = 1374,0,0
thread block = 1375,0,0
thread block = 1376,0,0
thread block = 1377,0,0
thread block = 1378,0,0
thread block = 1379,0,0
thread block = 1380,0,0
thread block = 1381,0,0
thread block = 1382,0,0
thread block = 1383,0,0
thread block = 1384,0,0
thread block = 1385,0,0
thread block = 1386,0,0
thread block = 1387,0,0
thread block = 1388,0,0
thread block = 1389,0,0
thread block = 1390,0,0
thread block = 1391,0,0
thread block = 1392,0,0
thread block = 1393,0,0
thread block = 1394,0,0
thread block = 1395,0,0
thread block = 1396,0,0
thread block = 1397,0,0
thread block = 1398,0,0
thread block = 1399,0,0
thread block = 1400,0,0
thread block = 1401,0,0
thread block = 1402,0,0
thread block = 1403,0,0
thread block = 1404,0,0
thread block = 1405,0,0
thread block = 1406,0,0
thread block = 1407,0,0
thread block = 1408,0,0
thread block = 1409,0,0
thread block = 1410,0,0
thread block = 1411,0,0
thread block = 1412,0,0
thread block = 1413,0,0
thread block = 1414,0,0
thread block = 1415,0,0
thread block = 1416,0,0
thread block = 1417,0,0
thread block = 1418,0,0
thread block = 1419,0,0
thread block = 1420,0,0
thread block = 1421,0,0
thread block = 1422,0,0
thread block = 1423,0,0
thread block = 1424,0,0
thread block = 1425,0,0
thread block = 1426,0,0
thread block = 1427,0,0
thread block = 1428,0,0
thread block = 1429,0,0
thread block = 1430,0,0
thread block = 1431,0,0
thread block = 1432,0,0
thread block = 1433,0,0
thread block = 1434,0,0
thread block = 1435,0,0
thread block = 1436,0,0
thread block = 1437,0,0
thread block = 1438,0,0
thread block = 1439,0,0
thread block = 1440,0,0
thread block = 1441,0,0
thread block = 1442,0,0
thread block = 1443,0,0
thread block = 1444,0,0
thread block = 1445,0,0
thread block = 1446,0,0
thread block = 1447,0,0
thread block = 1448,0,0
thread block = 1449,0,0
thread block = 1450,0,0
thread block = 1451,0,0
thread block = 1452,0,0
thread block = 1453,0,0
thread block = 1454,0,0
thread block = 1455,0,0
thread block = 1456,0,0
thread block = 1457,0,0
thread block = 1458,0,0
thread block = 1459,0,0
thread block = 1460,0,0
thread block = 1461,0,0
thread block = 1462,0,0
thread block = 1463,0,0
thread block = 1464,0,0
thread block = 1465,0,0
thread block = 1466,0,0
thread block = 1467,0,0
thread block = 1468,0,0
thread block = 1469,0,0
thread block = 1470,0,0
thread block = 1471,0,0
thread block = 1472,0,0
thread block = 1473,0,0
thread block = 1474,0,0
thread block = 1475,0,0
thread block = 1476,0,0
thread block = 1477,0,0
thread block = 1478,0,0
thread block = 1479,0,0
thread block = 1480,0,0
thread block = 1481,0,0
thread block = 1482,0,0
thread block = 1483,0,0
thread block = 1484,0,0
thread block = 1485,0,0
thread block = 1486,0,0
thread block = 1487,0,0
thread block = 1488,0,0
thread block = 1489,0,0
thread block = 1490,0,0
thread block = 1491,0,0
thread block = 1492,0,0
thread block = 1493,0,0
thread block = 1494,0,0
thread block = 1495,0,0
thread block = 1496,0,0
thread block = 1497,0,0
thread block = 1498,0,0
thread block = 1499,0,0
thread block = 1500,0,0
thread block = 1501,0,0
thread block = 1502,0,0
thread block = 1503,0,0
thread block = 1504,0,0
thread block = 1505,0,0
thread block = 1506,0,0
thread block = 1507,0,0
thread block = 1508,0,0
thread block = 1509,0,0
thread block = 1510,0,0
thread block = 1511,0,0
thread block = 1512,0,0
thread block = 1513,0,0
thread block = 1514,0,0
thread block = 1515,0,0
thread block = 1516,0,0
thread block = 1517,0,0
thread block = 1518,0,0
thread block = 1519,0,0
thread block = 1520,0,0
thread block = 1521,0,0
thread block = 1522,0,0
thread block = 1523,0,0
thread block = 1524,0,0
thread block = 1525,0,0
thread block = 1526,0,0
thread block = 1527,0,0
thread block = 1528,0,0
thread block = 1529,0,0
thread block = 1530,0,0
thread block = 1531,0,0
thread block = 1532,0,0
thread block = 1533,0,0
thread block = 1534,0,0
thread block = 1535,0,0
thread block = 1536,0,0
thread block = 1537,0,0
thread block = 1538,0,0
thread block = 1539,0,0
thread block = 1540,0,0
thread block = 1541,0,0
thread block = 1542,0,0
thread block = 1543,0,0
thread block = 1544,0,0
thread block = 1545,0,0
thread block = 1546,0,0
thread block = 1547,0,0
thread block = 1548,0,0
thread block = 1549,0,0
thread block = 1550,0,0
thread block = 1551,0,0
thread block = 1552,0,0
thread block = 1553,0,0
thread block = 1554,0,0
thread block = 1555,0,0
thread block = 1556,0,0
thread block = 1557,0,0
thread block = 1558,0,0
thread block = 1559,0,0
thread block = 1560,0,0
thread block = 1561,0,0
thread block = 1562,0,0
thread block = 1563,0,0
thread block = 1564,0,0
thread block = 1565,0,0
thread block = 1566,0,0
thread block = 1567,0,0
thread block = 1568,0,0
thread block = 1569,0,0
thread block = 1570,0,0
thread block = 1571,0,0
thread block = 1572,0,0
thread block = 1573,0,0
thread block = 1574,0,0
thread block = 1575,0,0
thread block = 1576,0,0
thread block = 1577,0,0
thread block = 1578,0,0
thread block = 1579,0,0
thread block = 1580,0,0
thread block = 1581,0,0
thread block = 1582,0,0
thread block = 1583,0,0
thread block = 1584,0,0
thread block = 1585,0,0
thread block = 1586,0,0
thread block = 1587,0,0
thread block = 1588,0,0
thread block = 1589,0,0
thread block = 1590,0,0
thread block = 1591,0,0
thread block = 1592,0,0
thread block = 1593,0,0
thread block = 1594,0,0
thread block = 1595,0,0
thread block = 1596,0,0
thread block = 1597,0,0
thread block = 1598,0,0
thread block = 1599,0,0
thread block = 1600,0,0
thread block = 1601,0,0
thread block = 1602,0,0
thread block = 1603,0,0
thread block = 1604,0,0
thread block = 1605,0,0
thread block = 1606,0,0
thread block = 1607,0,0
thread block = 1608,0,0
thread block = 1609,0,0
thread block = 1610,0,0
thread block = 1611,0,0
thread block = 1612,0,0
thread block = 1613,0,0
thread block = 1614,0,0
thread block = 1615,0,0
thread block = 1616,0,0
thread block = 1617,0,0
thread block = 1618,0,0
thread block = 1619,0,0
thread block = 1620,0,0
thread block = 1621,0,0
thread block = 1622,0,0
thread block = 1623,0,0
thread block = 1624,0,0
thread block = 1625,0,0
thread block = 1626,0,0
thread block = 1627,0,0
thread block = 1628,0,0
thread block = 1629,0,0
thread block = 1630,0,0
thread block = 1631,0,0
thread block = 1632,0,0
thread block = 1633,0,0
thread block = 1634,0,0
thread block = 1635,0,0
thread block = 1636,0,0
thread block = 1637,0,0
thread block = 1638,0,0
thread block = 1639,0,0
thread block = 1640,0,0
thread block = 1641,0,0
thread block = 1642,0,0
thread block = 1643,0,0
thread block = 1644,0,0
thread block = 1645,0,0
thread block = 1646,0,0
thread block = 1647,0,0
thread block = 1648,0,0
thread block = 1649,0,0
thread block = 1650,0,0
thread block = 1651,0,0
thread block = 1652,0,0
thread block = 1653,0,0
thread block = 1654,0,0
thread block = 1655,0,0
thread block = 1656,0,0
thread block = 1657,0,0
thread block = 1658,0,0
thread block = 1659,0,0
thread block = 1660,0,0
thread block = 1661,0,0
thread block = 1662,0,0
thread block = 1663,0,0
thread block = 1664,0,0
thread block = 1665,0,0
thread block = 1666,0,0
thread block = 1667,0,0
thread block = 1668,0,0
thread block = 1669,0,0
thread block = 1670,0,0
thread block = 1671,0,0
thread block = 1672,0,0
thread block = 1673,0,0
thread block = 1674,0,0
thread block = 1675,0,0
thread block = 1676,0,0
thread block = 1677,0,0
thread block = 1678,0,0
thread block = 1679,0,0
thread block = 1680,0,0
thread block = 1681,0,0
thread block = 1682,0,0
thread block = 1683,0,0
thread block = 1684,0,0
thread block = 1685,0,0
thread block = 1686,0,0
thread block = 1687,0,0
thread block = 1688,0,0
thread block = 1689,0,0
thread block = 1690,0,0
thread block = 1691,0,0
thread block = 1692,0,0
thread block = 1693,0,0
thread block = 1694,0,0
thread block = 1695,0,0
thread block = 1696,0,0
thread block = 1697,0,0
thread block = 1698,0,0
thread block = 1699,0,0
thread block = 1700,0,0
thread block = 1701,0,0
thread block = 1702,0,0
thread block = 1703,0,0
thread block = 1704,0,0
thread block = 1705,0,0
thread block = 1706,0,0
thread block = 1707,0,0
thread block = 1708,0,0
thread block = 1709,0,0
thread block = 1710,0,0
thread block = 1711,0,0
thread block = 1712,0,0
thread block = 1713,0,0
thread block = 1714,0,0
thread block = 1715,0,0
thread block = 1716,0,0
thread block = 1717,0,0
thread block = 1718,0,0
thread block = 1719,0,0
thread block = 1720,0,0
thread block = 1721,0,0
thread block = 1722,0,0
thread block = 1723,0,0
thread block = 1724,0,0
thread block = 1725,0,0
thread block = 1726,0,0
thread block = 1727,0,0
thread block = 1728,0,0
thread block = 1729,0,0
thread block = 1730,0,0
thread block = 1731,0,0
thread block = 1732,0,0
thread block = 1733,0,0
thread block = 1734,0,0
thread block = 1735,0,0
thread block = 1736,0,0
thread block = 1737,0,0
thread block = 1738,0,0
thread block = 1739,0,0
thread block = 1740,0,0
thread block = 1741,0,0
thread block = 1742,0,0
thread block = 1743,0,0
thread block = 1744,0,0
thread block = 1745,0,0
thread block = 1746,0,0
thread block = 1747,0,0
thread block = 1748,0,0
thread block = 1749,0,0
thread block = 1750,0,0
thread block = 1751,0,0
thread block = 1752,0,0
thread block = 1753,0,0
thread block = 1754,0,0
thread block = 1755,0,0
thread block = 1756,0,0
thread block = 1757,0,0
thread block = 1758,0,0
thread block = 1759,0,0
thread block = 1760,0,0
thread block = 1761,0,0
thread block = 1762,0,0
thread block = 1763,0,0
thread block = 1764,0,0
thread block = 1765,0,0
thread block = 1766,0,0
thread block = 1767,0,0
thread block = 1768,0,0
thread block = 1769,0,0
thread block = 1770,0,0
thread block = 1771,0,0
thread block = 1772,0,0
thread block = 1773,0,0
thread block = 1774,0,0
thread block = 1775,0,0
thread block = 1776,0,0
thread block = 1777,0,0
thread block = 1778,0,0
thread block = 1779,0,0
thread block = 1780,0,0
thread block = 1781,0,0
thread block = 1782,0,0
thread block = 1783,0,0
thread block = 1784,0,0
thread block = 1785,0,0
thread block = 1786,0,0
thread block = 1787,0,0
thread block = 1788,0,0
thread block = 1789,0,0
thread block = 1790,0,0
thread block = 1791,0,0
thread block = 1792,0,0
thread block = 1793,0,0
thread block = 1794,0,0
thread block = 1795,0,0
thread block = 1796,0,0
thread block = 1797,0,0
thread block = 1798,0,0
thread block = 1799,0,0
thread block = 1800,0,0
thread block = 1801,0,0
thread block = 1802,0,0
thread block = 1803,0,0
thread block = 1804,0,0
thread block = 1805,0,0
thread block = 1806,0,0
thread block = 1807,0,0
thread block = 1808,0,0
thread block = 1809,0,0
thread block = 1810,0,0
thread block = 1811,0,0
thread block = 1812,0,0
thread block = 1813,0,0
thread block = 1814,0,0
thread block = 1815,0,0
thread block = 1816,0,0
thread block = 1817,0,0
thread block = 1818,0,0
thread block = 1819,0,0
thread block = 1820,0,0
thread block = 1821,0,0
thread block = 1822,0,0
thread block = 1823,0,0
thread block = 1824,0,0
thread block = 1825,0,0
thread block = 1826,0,0
thread block = 1827,0,0
thread block = 1828,0,0
thread block = 1829,0,0
thread block = 1830,0,0
thread block = 1831,0,0
thread block = 1832,0,0
thread block = 1833,0,0
thread block = 1834,0,0
thread block = 1835,0,0
thread block = 1836,0,0
thread block = 1837,0,0
thread block = 1838,0,0
thread block = 1839,0,0
thread block = 1840,0,0
thread block = 1841,0,0
thread block = 1842,0,0
thread block = 1843,0,0
thread block = 1844,0,0
thread block = 1845,0,0
thread block = 1846,0,0
thread block = 1847,0,0
thread block = 1848,0,0
thread block = 1849,0,0
thread block = 1850,0,0
thread block = 1851,0,0
thread block = 1852,0,0
thread block = 1853,0,0
thread block = 1854,0,0
thread block = 1855,0,0
thread block = 1856,0,0
thread block = 1857,0,0
thread block = 1858,0,0
thread block = 1859,0,0
thread block = 1860,0,0
thread block = 1861,0,0
thread block = 1862,0,0
thread block = 1863,0,0
thread block = 1864,0,0
thread block = 1865,0,0
thread block = 1866,0,0
thread block = 1867,0,0
thread block = 1868,0,0
thread block = 1869,0,0
thread block = 1870,0,0
thread block = 1871,0,0
thread block = 1872,0,0
thread block = 1873,0,0
thread block = 1874,0,0
thread block = 1875,0,0
thread block = 1876,0,0
thread block = 1877,0,0
thread block = 1878,0,0
thread block = 1879,0,0
thread block = 1880,0,0
thread block = 1881,0,0
thread block = 1882,0,0
thread block = 1883,0,0
thread block = 1884,0,0
thread block = 1885,0,0
thread block = 1886,0,0
thread block = 1887,0,0
thread block = 1888,0,0
thread block = 1889,0,0
thread block = 1890,0,0
thread block = 1891,0,0
thread block = 1892,0,0
thread block = 1893,0,0
thread block = 1894,0,0
thread block = 1895,0,0
thread block = 1896,0,0
thread block = 1897,0,0
thread block = 1898,0,0
thread block = 1899,0,0
thread block = 1900,0,0
thread block = 1901,0,0
thread block = 1902,0,0
thread block = 1903,0,0
thread block = 1904,0,0
thread block = 1905,0,0
thread block = 1906,0,0
thread block = 1907,0,0
thread block = 1908,0,0
thread block = 1909,0,0
thread block = 1910,0,0
thread block = 1911,0,0
thread block = 1912,0,0
thread block = 1913,0,0
thread block = 1914,0,0
thread block = 1915,0,0
thread block = 1916,0,0
thread block = 1917,0,0
thread block = 1918,0,0
thread block = 1919,0,0
thread block = 1920,0,0
thread block = 1921,0,0
thread block = 1922,0,0
thread block = 1923,0,0
thread block = 1924,0,0
thread block = 1925,0,0
thread block = 1926,0,0
thread block = 1927,0,0
thread block = 1928,0,0
thread block = 1929,0,0
thread block = 1930,0,0
thread block = 1931,0,0
thread block = 1932,0,0
thread block = 1933,0,0
thread block = 1934,0,0
thread block = 1935,0,0
thread block = 1936,0,0
thread block = 1937,0,0
thread block = 1938,0,0
thread block = 1939,0,0
thread block = 1940,0,0
thread block = 1941,0,0
thread block = 1942,0,0
thread block = 1943,0,0
thread block = 1944,0,0
thread block = 1945,0,0
thread block = 1946,0,0
thread block = 1947,0,0
thread block = 1948,0,0
thread block = 1949,0,0
thread block = 1950,0,0
thread block = 1951,0,0
thread block = 1952,0,0
thread block = 1953,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8255
gpu_sim_insn = 10002770
gpu_ipc =    1211.7225
gpu_tot_sim_cycle = 8255
gpu_tot_sim_insn = 10002770
gpu_tot_ipc =    1211.7225
gpu_tot_issued_cta = 1954
gpu_occupancy = 86.6487% 
gpu_tot_occupancy = 86.6487% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7863
partiton_level_parallism_total  =       3.7863
partiton_level_parallism_util =      13.6668
partiton_level_parallism_util_total  =      13.6668
L2_BW  =     175.3214 GB/Sec
L2_BW_total  =     175.3214 GB/Sec
gpu_total_sim_rate=714483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 344, Miss = 331, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 386, Miss = 386, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 368, Miss = 368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 31274
	L1D_total_cache_misses = 31261
	L1D_total_cache_miss_rate = 0.9996
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.124
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7

Total_core_cache_fail_stats:
ctas_completed 1954, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
97, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 72, 
gpgpu_n_tot_thrd_icount = 10002770
gpgpu_n_tot_w_icount = 375183
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31256
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1000017
gpgpu_n_store_insn = 7
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:267548	W0_Idle:5130	W0_Scoreboard:426219	W1:83	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:312583
single_issue_nums: WS0:93862	WS1:93777	WS2:93772	WS3:93772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 250048 {8:31256,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1250240 {40:31256,}
maxmflatency = 414 
max_icnt2mem_latency = 30 
maxmrqlatency = 65 
max_icnt2sh_latency = 4 
averagemflatency = 337 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:2271 	7595 	4871 	5628 	8692 	2197 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	31256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	31256 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31202 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        64         0         0         0 
dram[2]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0        64         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6422      6447      6844      6878      7198      7225      7566      7596      7954      7976 
dram[1]:      5351      5349      5564      5538      6010      6051      6439      6495      6827      6846      7178      7191      7564      7569      7932      7956 
dram[2]:      5349      5351      5535      5564      5984      6034      6432      6442      6849      6859      7198      7222      7588      7590      7962      7978 
dram[3]:      5351      5349      5564      5538      6012      6052      6466      6468      6825      6846      7178      7193      7564      7566      7942      7961 
dram[4]:      5349      5351      5535      5564      6022      6017      6437      6439      6851      6864      7195      7218      7581      7588      7954      7968 
dram[5]:      5351      5349      5564      5538      6027      6046      6451      6478      6827      6844      7176      7191      7556      7566      7930      7945 
dram[6]:      5349      5351      5535      5564      6032      6039      6422      6481      6854      6876      7196      7213      7574      7571      7957      7976 
dram[7]:      5351      5349      5564      5538      6025      6061      6437      6509      6834      6846      7178      7191      7571      7554      7932      7959 
dram[8]:      5349      5351      5535      5564      5984      6013      6432      6502      6854      6868      7195      7213      7544      7557      7961      7991 
dram[9]:      5351      5349      5564      5538      6010      6040      6444      6495      6835      6849      7171      7191      7520      7537      7937      7954 
dram[10]:      5349      5351      5535      5564      5989      6049      6473      6486      6859      6880      7195      7227      7545      7605      7964      7981 
dram[11]:      5351      5349      5564      5538      5989      6046      6459      6490      6841      6851      7171      7191      7547      7554      7969      7956 
dram[12]:      5349      5351      5535      5564      5989      6006      6483      6488      6856      6883      7181      7212      7569      7588      7956      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6497      6473      6841      6849      7162      7190      7544      7545      7933      7954 
dram[14]:      5349      5351      5535      5564      5984      6013      6471      6473      6856      6876      7183      7218      7549      7567      7959      7979 
dram[15]:      5351      5349      5564      5538      6012      6059      6471      6473      6837      6851      7161      7191      7532      7549      7935      7949 
dram[16]:      5349      5351      5535      5564      5996      6029      6456      6503      6863      6864      7205      7229      7545      7593      6544      7968 
dram[17]:      5351      5349      5564      5538      6010      6044      6463      6478      6842      6847      7188      7195      7545      7564      7925      7944 
dram[18]:      5349      5351      5535      5564      6010      6020      6429      6464      6858      6869      7208      7207      7545      7561      7952      7976 
dram[19]:      5351      5349      5564      5538      6022      6047      6459      6468      6839      6852      7188      7191      7542      7547      7920      7954 
dram[20]:      5349      5351      5535      5564      6010      6020      6442      6464      6863      6883      7205      7224      7593      7552      7952      7944 
dram[21]:      5351      5349      5564      5538      6023      6047      6452      6480      6846      6849      7188      7195      7583      7549      7928      7947 
dram[22]:      5349      5351      5535      5564      6023      6025      6441      6459      6859      6887      7203      7227      7547      7591      7952      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6454      6497      6841      6851      7188      7195      7525      7573      7937      7942 
dram[24]:      5349      5351      5535      5564      6029      6005      6485      6456      6859      6869      7203      7230      7521      7557      7950      7971 
dram[25]:      5351      5349      5564      5538      6020      6051      6461      6464      6842      6851      7186      7195      7537      7547      7930      7947 
dram[26]:      5349      5351      5535      5564      6030      6001      6456      6458      6861      6876      7196      7217      7544      7554      7959      7969 
dram[27]:      5351      5349      5564      5538      6020      6049      6459      6475      6844      6861      7186      7195      7532      7533      7930      7944 
dram[28]:      5349      5351      5535      5564      5981      6001      6449      6442      6861      6888      7203      7215      7545      7557      7947      7981 
dram[29]:      5351      5349      5564      5538      6008      6049      6475      6481      6844      6861      7179      7193      7540      7542      7920      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6446      6463      6878      6883      7198      7229      7547      7583      7947      7974 
dram[31]:      5351      5349      5564      5538      6010      6044      6463      6476      6849      6856      7183      7193      7537      7547      7927      7942 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 40.000000 40.000000 
dram[2]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 21.500000 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 31256/518 = 60.339767
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        40        40 
dram[2]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        43        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        65        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
total dram reads = 31256
bank skew: 65/40 = 1.62
chip skew: 985/976 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        362       353       339       349       328       338       328       335       333       343       329       329       324       335       337       340
dram[1]:        366       351       337       338       335       342       327       351       325       328       329       329       326       322       330       329
dram[2]:        362       353       338       349       324       337       334       351       331       334       327       329       331       336       340       330
dram[3]:        366       351       341       345       332       341       335       328       321       329       327       327       327       325       323       326
dram[4]:        362       353       335       347       328       331       334       338       334       331       327       329       326       330       326       331
dram[5]:        366       351       341       339       333       337       335       335       320       331       327       335       321       323       333       327
dram[6]:        362       353       339       348       335       348       333       349       334       339       328       329       323       334       335       338
dram[7]:        366       351       342       337       333       353       329       357       328       331       325       334       324       322       327       326
dram[8]:        362       353       336       343       328       340       331       349       330       334       325       329       328       334       338       337
dram[9]:        366       351       339       339       332       347       324       342       324       329       326       330       326       326       328       328
dram[10]:        362       353       336       344       329       337       333       332       336       336       327       333       327       336       321       334
dram[11]:        366       351       339       340       329       338       324       332       329       331       327       331       328       332       327       329
dram[12]:        362       353       337       344       333       333       342       338       331       338       325       331       327       330       332       340
dram[13]:        366       351       339       345       334       338       346       328       322       328       325       334       322       323       323       330
dram[14]:        362       353       337       346       328       334       335       335       335       350       326       332       328       328       333       338
dram[15]:        366       351       339       339       332       345       338       332       321       329       327       331       325       335       329       325
dram[16]:        362       353       336       343       325       340       335       353       335       333       329       324       334       339       345       338
dram[17]:        366       351       332       335       328       340       337       342       326       326       326       332       327       328       321       334
dram[18]:        362       353       337       340       330       334       326       334       334       332       330       322       322       330       339       333
dram[19]:        366       351       333       336       333       344       329       327       326       327       328       333       326       333       322       331
dram[20]:        362       353       336       342       325       325       337       328       328       344       328       326       331       328       339       327
dram[21]:        366       351       338       342       329       339       330       334       324       329       329       335       332       328       324       328
dram[22]:        362       353       335       339       325       330       333       339       349       348       326       324       324       331       332       340
dram[23]:        366       351       334       335       329       337       335       353       327       330       327       330       325       326       320       325
dram[24]:        362       353       337       346       338       332       347       341       327       332       328       328       325       331       324       338
dram[25]:        367       351       339       337       334       344       332       336       324       327       326       327       328       331       333       333
dram[26]:        362       353       336       340       338       330       338       347       329       330       327       323       328       330       335       339
dram[27]:        366       351       338       336       335       350       332       337       327       330       327       333       327       330       328       322
dram[28]:        362       353       337       341       331       332       333       329       333       337       327       327       327       331       333       331
dram[29]:        366       351       339       338       334       350       340       330       329       324       327       335       326       333       324       333
dram[30]:        362       353       336       345       328       337       329       327       333       334       327       328       331       333       335       325
dram[31]:        366       351       337       334       330       343       333       341       322       330       328       333       329       331       328       340
maximum mf latency per bank:
dram[0]:        400       392       380       387       363       381       353       368       359       383       375       365       356       361       365       359
dram[1]:        391       388       394       381       364       389       348       394       353       351       355       362       363       342       354       351
dram[2]:        400       392       380       387       351       367       372       381       358       359       367       359       357       378       363       356
dram[3]:        391       388       394       381       355       368       368       347       343       350       351       352       357       349       341       345
dram[4]:        400       390       380       387       353       362       368       366       359       356       372       378       354       358       339       353
dram[5]:        391       388       394       381       364       359       368       374       337       354       352       367       338       347       350       347
dram[6]:        400       390       380       387       380       414       360       403       364       379       366       379       345       371       369       368
dram[7]:        391       385       394       381       378       411       357       401       358       359       350       371       339       347       349       339
dram[8]:        400       392       377       389       351       370       360       397       359       362       349       374       353       371       366       368
dram[9]:        391       388       394       381       358       404       339       371       351       352       352       357       353       368       351       362
dram[10]:        400       392       377       389       365       377       354       356       371       372       371       392       352       372       340       363
dram[11]:        391       388       394       381       364       360       337       368       352       358       344       362       361       367       339       354
dram[12]:        400       390       377       389       364       360       376       364       361       377       359       383       356       355       358       376
dram[13]:        391       388       394       381       364       363       373       347       343       348       342       367       339       348       339       353
dram[14]:        400       390       377       389       357       354       371       361       354       405       367       396       356       366       356       364
dram[15]:        391       385       394       381       354       390       363       357       336       352       351       354       355       373       342       341
dram[16]:        400       392       380       387       358       372       367       383       357       361       371       358       378       385       383       375
dram[17]:        391       388       394       381       344       378       378       404       350       345       353       361       384       361       339       357
dram[18]:        400       392       380       387       348       369       358       367       356       357       376       340       344       361       368       362
dram[19]:        391       388       394       381       369       389       356       344       353       347       357       370       362       372       339       353
dram[20]:        400       390       380       387       341       362       357       356       361       368       371       360       353       350       363       350
dram[21]:        391       388       394       381       363       398       353       378       345       352       351       360       370       362       343       347
dram[22]:        400       390       380       387       351       364       368       365       374       381       368       360       341       358       355       373
dram[23]:        391       385       394       381       345       368       359       382       347       353       348       367       358       351       337       339
dram[24]:        400       392       377       389       371       359       383       374       366       374       375       368       342       359       351       369
dram[25]:        395       388       394       381       374       394       370       370       349       350       352       350       369       381       351       352
dram[26]:        400       392       377       389       371       356       370       395       353       360       359       345       353       364       366       373
dram[27]:        391       388       394       381       379       398       362       369       356       348       355       366       374       378       347       340
dram[28]:        400       390       377       389       384       374       360       356       354       364       372       346       356       365       359       350
dram[29]:        391       388       394       381       371       412       361       360       355       341       355       371       377       378       337       350
dram[30]:        400       390       377       389       354       375       351       354       363       364       373       367       364       364       355       338
dram[31]:        391       385       394       381       364       373       354       380       343       357       362       365       375       367       350       381
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3869 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1444 dram_eff=0.6759
bk0: 64a 4777i bk1: 64a 4772i bk2: 64a 4781i bk3: 64a 4772i bk4: 64a 4794i bk5: 64a 4767i bk6: 64a 4793i bk7: 64a 4779i bk8: 64a 4781i bk9: 64a 4774i bk10: 64a 4787i bk11: 64a 4783i bk12: 64a 4792i bk13: 64a 4784i bk14: 40a 4807i bk15: 40a 4796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.632472
Bank_Level_Parallism_Col = 1.621862
Bank_Level_Parallism_Ready = 1.134221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.621862 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 262 
Wasted_Row = 0 
Idle = 3611 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3869 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202104 
Issued_on_Two_Bus_Simul_Util = 0.002475 
issued_two_Eff = 0.012245 
queue_avg = 1.343576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=1.34358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3861 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=1468 dram_eff=0.6655
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4790i bk3: 64a 4781i bk4: 64a 4779i bk5: 64a 4781i bk6: 64a 4793i bk7: 64a 4782i bk8: 64a 4787i bk9: 64a 4777i bk10: 64a 4783i bk11: 64a 4783i bk12: 65a 4752i bk13: 64a 4779i bk14: 40a 4803i bk15: 40a 4803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.620334
Bank_Level_Parallism_Col = 1.605600
Bank_Level_Parallism_Ready = 1.098260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.605600 

BW Util details:
bwutil = 0.201485 
total_CMD = 4849 
util_bw = 977 
Wasted_Col = 279 
Wasted_Row = 3 
Idle = 3590 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3861 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003712 
CoL_Bus_Util = 0.201485 
Either_Row_CoL_Bus_Util = 0.203753 
Issued_on_Two_Bus_Simul_Util = 0.001444 
issued_two_Eff = 0.007085 
queue_avg = 1.256960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.25696
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3862 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=1514 dram_eff=0.6453
bk0: 65a 4753i bk1: 64a 4772i bk2: 64a 4777i bk3: 64a 4778i bk4: 64a 4795i bk5: 64a 4779i bk6: 64a 4782i bk7: 64a 4770i bk8: 64a 4783i bk9: 64a 4776i bk10: 64a 4795i bk11: 64a 4793i bk12: 64a 4791i bk13: 64a 4775i bk14: 40a 4802i bk15: 40a 4803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.603937
Bank_Level_Parallism_Col = 1.599362
Bank_Level_Parallism_Ready = 1.113613
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.599362 

BW Util details:
bwutil = 0.201485 
total_CMD = 4849 
util_bw = 977 
Wasted_Col = 281 
Wasted_Row = 12 
Idle = 3579 

BW Util Bottlenecks: 
RCDc_limit = 122 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3862 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003712 
CoL_Bus_Util = 0.201485 
Either_Row_CoL_Bus_Util = 0.203547 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008105 
queue_avg = 1.455970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.45597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3865 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1474 dram_eff=0.6621
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4791i bk3: 64a 4775i bk4: 64a 4787i bk5: 64a 4774i bk6: 64a 4781i bk7: 64a 4774i bk8: 64a 4800i bk9: 64a 4780i bk10: 64a 4782i bk11: 64a 4781i bk12: 64a 4786i bk13: 64a 4779i bk14: 40a 4805i bk15: 40a 4795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571096
Bank_Level_Parallism_Col = 1.557632
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557632 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 3562 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 250 
rwq = 0 
CCDLc_limit_alone = 250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3865 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202928 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008130 
queue_avg = 1.183955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.18396
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3862 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=1494 dram_eff=0.6539
bk0: 65a 4745i bk1: 64a 4772i bk2: 64a 4788i bk3: 64a 4777i bk4: 64a 4788i bk5: 64a 4775i bk6: 64a 4784i bk7: 64a 4763i bk8: 64a 4777i bk9: 64a 4780i bk10: 64a 4789i bk11: 64a 4782i bk12: 64a 4782i bk13: 64a 4778i bk14: 40a 4799i bk15: 40a 4798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.661882
Bank_Level_Parallism_Col = 1.647581
Bank_Level_Parallism_Ready = 1.098260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647581 

BW Util details:
bwutil = 0.201485 
total_CMD = 4849 
util_bw = 977 
Wasted_Col = 268 
Wasted_Row = 9 
Idle = 3595 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3862 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003712 
CoL_Bus_Util = 0.201485 
Either_Row_CoL_Bus_Util = 0.203547 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008105 
queue_avg = 1.326665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.32667
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3867 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1459 dram_eff=0.669
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4794i bk3: 64a 4778i bk4: 64a 4787i bk5: 64a 4781i bk6: 64a 4783i bk7: 64a 4780i bk8: 64a 4799i bk9: 64a 4780i bk10: 64a 4791i bk11: 64a 4776i bk12: 64a 4796i bk13: 64a 4784i bk14: 40a 4799i bk15: 40a 4804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.577689
Bank_Level_Parallism_Col = 1.565842
Bank_Level_Parallism_Ready = 1.089139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565842 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 279 
Wasted_Row = 0 
Idle = 3594 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3867 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202516 
Issued_on_Two_Bus_Simul_Util = 0.002062 
issued_two_Eff = 0.010183 
queue_avg = 1.171376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.17138
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3864 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1473 dram_eff=0.6626
bk0: 64a 4777i bk1: 64a 4772i bk2: 64a 4784i bk3: 64a 4787i bk4: 64a 4795i bk5: 64a 4775i bk6: 64a 4773i bk7: 64a 4774i bk8: 64a 4786i bk9: 64a 4776i bk10: 64a 4795i bk11: 64a 4787i bk12: 64a 4791i bk13: 64a 4786i bk14: 40a 4805i bk15: 40a 4802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584591
Bank_Level_Parallism_Col = 1.575758
Bank_Level_Parallism_Ready = 1.102459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575758 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 283 
Wasted_Row = 0 
Idle = 3590 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 210 
rwq = 0 
CCDLc_limit_alone = 210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3864 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.203135 
Issued_on_Two_Bus_Simul_Util = 0.001444 
issued_two_Eff = 0.007107 
queue_avg = 1.436585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.43658
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3865 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1480 dram_eff=0.6595
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4789i bk3: 64a 4777i bk4: 64a 4796i bk5: 64a 4779i bk6: 64a 4795i bk7: 64a 4785i bk8: 64a 4789i bk9: 64a 4781i bk10: 64a 4793i bk11: 64a 4781i bk12: 64a 4788i bk13: 64a 4794i bk14: 40a 4804i bk15: 40a 4800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542880
Bank_Level_Parallism_Col = 1.534755
Bank_Level_Parallism_Ready = 1.106557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534755 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 295 
Wasted_Row = 0 
Idle = 3578 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 245 
rwq = 0 
CCDLc_limit_alone = 245 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3865 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202928 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008130 
queue_avg = 1.355537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=1.35554
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3865 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1477 dram_eff=0.6608
bk0: 64a 4776i bk1: 64a 4771i bk2: 64a 4789i bk3: 64a 4783i bk4: 64a 4791i bk5: 64a 4773i bk6: 64a 4783i bk7: 64a 4777i bk8: 64a 4796i bk9: 64a 4782i bk10: 64a 4784i bk11: 64a 4781i bk12: 64a 4781i bk13: 64a 4787i bk14: 40a 4808i bk15: 40a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578447
Bank_Level_Parallism_Col = 1.570406
Bank_Level_Parallism_Ready = 1.107582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.570406 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 3587 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3865 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202928 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008130 
queue_avg = 1.338627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.33863
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3868 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1504 dram_eff=0.6489
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4793i bk3: 64a 4782i bk4: 64a 4798i bk5: 64a 4776i bk6: 64a 4787i bk7: 64a 4776i bk8: 64a 4796i bk9: 64a 4783i bk10: 64a 4792i bk11: 64a 4787i bk12: 64a 4790i bk13: 64a 4777i bk14: 40a 4811i bk15: 40a 4807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545814
Bank_Level_Parallism_Col = 1.534019
Bank_Level_Parallism_Ready = 1.123975
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.534019 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 290 
Wasted_Row = 0 
Idle = 3583 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 246 
rwq = 0 
CCDLc_limit_alone = 246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3868 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202310 
Issued_on_Two_Bus_Simul_Util = 0.002269 
issued_two_Eff = 0.011213 
queue_avg = 1.251186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.25119
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3867 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1464 dram_eff=0.6667
bk0: 64a 4776i bk1: 64a 4771i bk2: 64a 4783i bk3: 64a 4782i bk4: 64a 4789i bk5: 64a 4786i bk6: 64a 4784i bk7: 64a 4773i bk8: 64a 4779i bk9: 64a 4785i bk10: 64a 4792i bk11: 64a 4784i bk12: 64a 4783i bk13: 64a 4772i bk14: 40a 4812i bk15: 40a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562402
Bank_Level_Parallism_Col = 1.551994
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551994 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 306 
Wasted_Row = 0 
Idle = 3567 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 256 
rwq = 0 
CCDLc_limit_alone = 256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3867 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202516 
Issued_on_Two_Bus_Simul_Util = 0.002062 
issued_two_Eff = 0.010183 
queue_avg = 1.383378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=1.38338
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3867 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1472 dram_eff=0.663
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4790i bk3: 64a 4779i bk4: 64a 4773i bk5: 64a 4777i bk6: 64a 4784i bk7: 64a 4781i bk8: 64a 4783i bk9: 64a 4781i bk10: 64a 4786i bk11: 64a 4772i bk12: 64a 4785i bk13: 64a 4782i bk14: 40a 4808i bk15: 40a 4803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.619808
Bank_Level_Parallism_Col = 1.609287
Bank_Level_Parallism_Ready = 1.109631
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.609287 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 276 
Wasted_Row = 0 
Idle = 3597 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3867 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202516 
Issued_on_Two_Bus_Simul_Util = 0.002062 
issued_two_Eff = 0.010183 
queue_avg = 1.247886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.24789
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3865 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1465 dram_eff=0.6662
bk0: 64a 4776i bk1: 64a 4771i bk2: 64a 4783i bk3: 64a 4777i bk4: 64a 4781i bk5: 64a 4769i bk6: 64a 4775i bk7: 64a 4774i bk8: 64a 4791i bk9: 64a 4781i bk10: 64a 4795i bk11: 64a 4779i bk12: 64a 4785i bk13: 64a 4781i bk14: 40a 4808i bk15: 40a 4804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.583463
Bank_Level_Parallism_Col = 1.575568
Bank_Level_Parallism_Ready = 1.100410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575568 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 306 
Wasted_Row = 0 
Idle = 3567 

BW Util Bottlenecks: 
RCDc_limit = 115 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3865 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202928 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008130 
queue_avg = 1.348319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.34832
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3868 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1467 dram_eff=0.6653
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4800i bk3: 64a 4786i bk4: 64a 4772i bk5: 64a 4775i bk6: 64a 4777i bk7: 64a 4776i bk8: 64a 4782i bk9: 64a 4774i bk10: 64a 4793i bk11: 64a 4781i bk12: 64a 4783i bk13: 64a 4778i bk14: 40a 4812i bk15: 40a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.580721
Bank_Level_Parallism_Col = 1.568735
Bank_Level_Parallism_Ready = 1.111680
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568735 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 300 
Wasted_Row = 0 
Idle = 3573 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 242 
rwq = 0 
CCDLc_limit_alone = 242 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3868 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202310 
Issued_on_Two_Bus_Simul_Util = 0.002269 
issued_two_Eff = 0.011213 
queue_avg = 1.292638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.29264
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3868 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1469 dram_eff=0.6644
bk0: 64a 4776i bk1: 64a 4771i bk2: 64a 4780i bk3: 64a 4776i bk4: 64a 4793i bk5: 64a 4780i bk6: 64a 4780i bk7: 64a 4772i bk8: 64a 4789i bk9: 64a 4779i bk10: 64a 4800i bk11: 64a 4777i bk12: 64a 4791i bk13: 64a 4779i bk14: 40a 4810i bk15: 40a 4799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598726
Bank_Level_Parallism_Col = 1.585327
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.585327 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 3593 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3868 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202310 
Issued_on_Two_Bus_Simul_Util = 0.002269 
issued_two_Eff = 0.011213 
queue_avg = 1.342545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.34254
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3866 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1476 dram_eff=0.6612
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4787i bk3: 64a 4776i bk4: 64a 4790i bk5: 64a 4777i bk6: 64a 4778i bk7: 64a 4766i bk8: 64a 4798i bk9: 64a 4785i bk10: 64a 4790i bk11: 64a 4773i bk12: 64a 4787i bk13: 64a 4779i bk14: 40a 4801i bk15: 40a 4802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595426
Bank_Level_Parallism_Col = 1.583399
Bank_Level_Parallism_Ready = 1.112705
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583399 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 3581 

BW Util Bottlenecks: 
RCDc_limit = 102 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 245 
rwq = 0 
CCDLc_limit_alone = 245 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3866 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202722 
Issued_on_Two_Bus_Simul_Util = 0.001856 
issued_two_Eff = 0.009156 
queue_avg = 1.296350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.29635
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3863 n_act=17 n_pre=1 n_ref_event=0 n_req=979 n_rd=979 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=1426 dram_eff=0.6865
bk0: 64a 4777i bk1: 64a 4772i bk2: 64a 4785i bk3: 64a 4772i bk4: 64a 4792i bk5: 64a 4768i bk6: 64a 4780i bk7: 64a 4774i bk8: 64a 4786i bk9: 64a 4779i bk10: 64a 4799i bk11: 64a 4790i bk12: 64a 4778i bk13: 64a 4776i bk14: 43a 4774i bk15: 40a 4798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982635
Row_Buffer_Locality_read = 0.982635
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695152
Bank_Level_Parallism_Col = 1.679636
Bank_Level_Parallism_Ready = 1.101124
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.673013 

BW Util details:
bwutil = 0.201897 
total_CMD = 4849 
util_bw = 979 
Wasted_Col = 234 
Wasted_Row = 4 
Idle = 3632 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3863 
Read = 979 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 979 
Row_Bus_Util =  0.003712 
CoL_Bus_Util = 0.201897 
Either_Row_CoL_Bus_Util = 0.203341 
Issued_on_Two_Bus_Simul_Util = 0.002269 
issued_two_Eff = 0.011156 
queue_avg = 1.474325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.47432
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3865 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1471 dram_eff=0.6635
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4803i bk3: 64a 4788i bk4: 64a 4787i bk5: 64a 4769i bk6: 64a 4794i bk7: 64a 4773i bk8: 64a 4784i bk9: 64a 4780i bk10: 64a 4788i bk11: 64a 4783i bk12: 64a 4790i bk13: 64a 4778i bk14: 40a 4815i bk15: 40a 4797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597905
Bank_Level_Parallism_Col = 1.587237
Bank_Level_Parallism_Ready = 1.128074
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.587237 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 3608 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 227 
rwq = 0 
CCDLc_limit_alone = 227 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3865 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202928 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008130 
queue_avg = 1.105383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.10538
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3859 n_act=16 n_pre=0 n_ref_event=0 n_req=984 n_rd=984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2029
n_activity=1472 dram_eff=0.6685
bk0: 64a 4777i bk1: 64a 4772i bk2: 64a 4776i bk3: 64a 4772i bk4: 64a 4794i bk5: 64a 4781i bk6: 64a 4786i bk7: 64a 4778i bk8: 64a 4781i bk9: 64a 4780i bk10: 64a 4789i bk11: 64a 4788i bk12: 64a 4789i bk13: 64a 4774i bk14: 48a 4793i bk15: 40a 4803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.983740
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.634538
Bank_Level_Parallism_Col = 1.622383
Bank_Level_Parallism_Ready = 1.115854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.622383 

BW Util details:
bwutil = 0.202928 
total_CMD = 4849 
util_bw = 984 
Wasted_Col = 261 
Wasted_Row = 0 
Idle = 3604 

BW Util Bottlenecks: 
RCDc_limit = 98 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3859 
Read = 984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 984 
total_req = 984 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 984 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.202928 
Either_Row_CoL_Bus_Util = 0.204166 
Issued_on_Two_Bus_Simul_Util = 0.002062 
issued_two_Eff = 0.010101 
queue_avg = 1.141266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.14127
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3857 n_act=17 n_pre=1 n_ref_event=0 n_req=985 n_rd=985 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2031
n_activity=1456 dram_eff=0.6765
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4794i bk3: 64a 4784i bk4: 65a 4767i bk5: 64a 4770i bk6: 64a 4784i bk7: 64a 4773i bk8: 64a 4789i bk9: 64a 4782i bk10: 64a 4789i bk11: 64a 4785i bk12: 64a 4792i bk13: 64a 4772i bk14: 48a 4797i bk15: 40a 4799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982741
Row_Buffer_Locality_read = 0.982741
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.624801
Bank_Level_Parallism_Col = 1.604466
Bank_Level_Parallism_Ready = 1.130965
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.604466 

BW Util details:
bwutil = 0.203135 
total_CMD = 4849 
util_bw = 985 
Wasted_Col = 273 
Wasted_Row = 0 
Idle = 3591 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 233 
rwq = 0 
CCDLc_limit_alone = 233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3857 
Read = 985 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 985 
total_req = 985 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 985 
Row_Bus_Util =  0.003712 
CoL_Bus_Util = 0.203135 
Either_Row_CoL_Bus_Util = 0.204578 
Issued_on_Two_Bus_Simul_Util = 0.002269 
issued_two_Eff = 0.011089 
queue_avg = 1.122087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.12209
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3866 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1447 dram_eff=0.6745
bk0: 64a 4777i bk1: 64a 4772i bk2: 64a 4792i bk3: 64a 4783i bk4: 64a 4787i bk5: 64a 4789i bk6: 64a 4778i bk7: 64a 4782i bk8: 64a 4783i bk9: 64a 4774i bk10: 64a 4789i bk11: 64a 4793i bk12: 64a 4784i bk13: 64a 4789i bk14: 40a 4808i bk15: 40a 4805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.591459
Bank_Level_Parallism_Col = 1.582053
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.582053 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 3608 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3866 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202722 
Issued_on_Two_Bus_Simul_Util = 0.001856 
issued_two_Eff = 0.009156 
queue_avg = 1.262735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26273
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3867 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1478 dram_eff=0.6604
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4786i bk3: 64a 4780i bk4: 64a 4795i bk5: 64a 4778i bk6: 64a 4785i bk7: 64a 4776i bk8: 64a 4788i bk9: 64a 4773i bk10: 64a 4781i bk11: 64a 4777i bk12: 64a 4786i bk13: 64a 4784i bk14: 40a 4807i bk15: 40a 4802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611200
Bank_Level_Parallism_Col = 1.599840
Bank_Level_Parallism_Ready = 1.110656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.599840 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 274 
Wasted_Row = 0 
Idle = 3599 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3867 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202516 
Issued_on_Two_Bus_Simul_Util = 0.002062 
issued_two_Eff = 0.010183 
queue_avg = 1.225201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.2252
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3863 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1450 dram_eff=0.6731
bk0: 64a 4777i bk1: 64a 4772i bk2: 64a 4781i bk3: 64a 4781i bk4: 64a 4803i bk5: 64a 4781i bk6: 64a 4774i bk7: 64a 4760i bk8: 64a 4780i bk9: 64a 4778i bk10: 64a 4797i bk11: 64a 4782i bk12: 64a 4789i bk13: 64a 4779i bk14: 40a 4812i bk15: 40a 4801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626010
Bank_Level_Parallism_Col = 1.617695
Bank_Level_Parallism_Ready = 1.103484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.617695 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 262 
Wasted_Row = 0 
Idle = 3611 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3863 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.203341 
Issued_on_Two_Bus_Simul_Util = 0.001237 
issued_two_Eff = 0.006085 
queue_avg = 1.277583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=1.27758
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3864 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1465 dram_eff=0.6662
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4789i bk3: 64a 4777i bk4: 64a 4789i bk5: 64a 4781i bk6: 64a 4779i bk7: 64a 4774i bk8: 64a 4786i bk9: 64a 4772i bk10: 64a 4785i bk11: 64a 4786i bk12: 64a 4790i bk13: 64a 4785i bk14: 40a 4814i bk15: 40a 4799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598406
Bank_Level_Parallism_Col = 1.590400
Bank_Level_Parallism_Ready = 1.120902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.590400 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 279 
Wasted_Row = 0 
Idle = 3594 

BW Util Bottlenecks: 
RCDc_limit = 105 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 223 
rwq = 0 
CCDLc_limit_alone = 223 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3864 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.203135 
Issued_on_Two_Bus_Simul_Util = 0.001444 
issued_two_Eff = 0.007107 
queue_avg = 1.217571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.21757
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3866 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1431 dram_eff=0.682
bk0: 64a 4776i bk1: 64a 4771i bk2: 64a 4786i bk3: 64a 4774i bk4: 64a 4782i bk5: 64a 4780i bk6: 64a 4775i bk7: 64a 4776i bk8: 64a 4790i bk9: 64a 4778i bk10: 64a 4794i bk11: 64a 4790i bk12: 64a 4796i bk13: 64a 4787i bk14: 40a 4810i bk15: 40a 4801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587580
Bank_Level_Parallism_Col = 1.579536
Bank_Level_Parallism_Ready = 1.113729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579536 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 3593 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3866 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202722 
Issued_on_Two_Bus_Simul_Util = 0.001856 
issued_two_Eff = 0.009156 
queue_avg = 1.450402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.4504
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3863 n_act=17 n_pre=1 n_ref_event=0 n_req=977 n_rd=977 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2015
n_activity=1477 dram_eff=0.6615
bk0: 65a 4725i bk1: 64a 4778i bk2: 64a 4788i bk3: 64a 4770i bk4: 64a 4785i bk5: 64a 4772i bk6: 64a 4788i bk7: 64a 4773i bk8: 64a 4787i bk9: 64a 4779i bk10: 64a 4795i bk11: 64a 4788i bk12: 64a 4795i bk13: 64a 4762i bk14: 40a 4811i bk15: 40a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.627668
Bank_Level_Parallism_Col = 1.602554
Bank_Level_Parallism_Ready = 1.137155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.601756 

BW Util details:
bwutil = 0.201485 
total_CMD = 4849 
util_bw = 977 
Wasted_Col = 280 
Wasted_Row = 8 
Idle = 3584 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 215 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3863 
Read = 977 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 977 
Row_Bus_Util =  0.003712 
CoL_Bus_Util = 0.201485 
Either_Row_CoL_Bus_Util = 0.203341 
Issued_on_Two_Bus_Simul_Util = 0.001856 
issued_two_Eff = 0.009128 
queue_avg = 1.123324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.12332
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3865 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1474 dram_eff=0.6621
bk0: 64a 4776i bk1: 64a 4771i bk2: 64a 4784i bk3: 64a 4781i bk4: 64a 4787i bk5: 64a 4780i bk6: 64a 4788i bk7: 64a 4772i bk8: 64a 4783i bk9: 64a 4779i bk10: 64a 4792i bk11: 64a 4785i bk12: 64a 4780i bk13: 64a 4782i bk14: 40a 4799i bk15: 40a 4800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.624598
Bank_Level_Parallism_Col = 1.613710
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.613710 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 268 
Wasted_Row = 0 
Idle = 3605 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3865 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202928 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008130 
queue_avg = 1.215508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.21551
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3863 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1487 dram_eff=0.6564
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4792i bk3: 64a 4785i bk4: 64a 4788i bk5: 64a 4774i bk6: 64a 4792i bk7: 64a 4787i bk8: 64a 4793i bk9: 64a 4781i bk10: 64a 4798i bk11: 64a 4787i bk12: 64a 4781i bk13: 64a 4773i bk14: 40a 4806i bk15: 40a 4806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.554065
Bank_Level_Parallism_Col = 1.544374
Bank_Level_Parallism_Ready = 1.116803
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544374 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 291 
Wasted_Row = 0 
Idle = 3582 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3863 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.203341 
Issued_on_Two_Bus_Simul_Util = 0.001237 
issued_two_Eff = 0.006085 
queue_avg = 1.194061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.19406
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3868 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1475 dram_eff=0.6617
bk0: 64a 4776i bk1: 64a 4771i bk2: 64a 4784i bk3: 64a 4783i bk4: 64a 4775i bk5: 64a 4778i bk6: 64a 4776i bk7: 64a 4771i bk8: 64a 4780i bk9: 64a 4776i bk10: 64a 4792i bk11: 64a 4785i bk12: 64a 4792i bk13: 64a 4775i bk14: 40a 4810i bk15: 40a 4797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.637751
Bank_Level_Parallism_Col = 1.627214
Bank_Level_Parallism_Ready = 1.129098
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.627214 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 269 
Wasted_Row = 0 
Idle = 3604 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 212 
rwq = 0 
CCDLc_limit_alone = 212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3868 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202310 
Issued_on_Two_Bus_Simul_Util = 0.002269 
issued_two_Eff = 0.011213 
queue_avg = 1.238812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.23881
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3865 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1503 dram_eff=0.6494
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4790i bk3: 64a 4780i bk4: 64a 4792i bk5: 64a 4773i bk6: 64a 4780i bk7: 64a 4785i bk8: 64a 4779i bk9: 64a 4784i bk10: 64a 4783i bk11: 64a 4785i bk12: 64a 4795i bk13: 64a 4778i bk14: 40a 4806i bk15: 40a 4799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.577165
Bank_Level_Parallism_Col = 1.566351
Bank_Level_Parallism_Ready = 1.112705
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566351 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 294 
Wasted_Row = 0 
Idle = 3579 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3865 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202928 
Issued_on_Two_Bus_Simul_Util = 0.001650 
issued_two_Eff = 0.008130 
queue_avg = 1.291813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=1.29181
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3866 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1474 dram_eff=0.6621
bk0: 64a 4776i bk1: 64a 4771i bk2: 64a 4787i bk3: 64a 4769i bk4: 64a 4789i bk5: 64a 4777i bk6: 64a 4783i bk7: 64a 4773i bk8: 64a 4791i bk9: 64a 4782i bk10: 64a 4791i bk11: 64a 4775i bk12: 64a 4783i bk13: 64a 4775i bk14: 40a 4801i bk15: 40a 4800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.609005
Bank_Level_Parallism_Col = 1.601110
Bank_Level_Parallism_Ready = 1.113729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.601110 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 290 
Wasted_Row = 0 
Idle = 3583 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3866 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.202722 
Issued_on_Two_Bus_Simul_Util = 0.001856 
issued_two_Eff = 0.009156 
queue_avg = 1.269746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26975
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4849 n_nop=3862 n_act=16 n_pre=0 n_ref_event=0 n_req=976 n_rd=976 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=1509 dram_eff=0.6468
bk0: 64a 4770i bk1: 64a 4778i bk2: 64a 4787i bk3: 64a 4786i bk4: 64a 4794i bk5: 64a 4775i bk6: 64a 4785i bk7: 64a 4766i bk8: 64a 4789i bk9: 64a 4777i bk10: 64a 4790i bk11: 64a 4784i bk12: 64a 4782i bk13: 64a 4773i bk14: 40a 4814i bk15: 40a 4799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.549307
Bank_Level_Parallism_Col = 1.542570
Bank_Level_Parallism_Ready = 1.134221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542570 

BW Util details:
bwutil = 0.201279 
total_CMD = 4849 
util_bw = 976 
Wasted_Col = 322 
Wasted_Row = 0 
Idle = 3551 

BW Util Bottlenecks: 
RCDc_limit = 118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 263 
rwq = 0 
CCDLc_limit_alone = 263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4849 
n_nop = 3862 
Read = 976 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 976 
Row_Bus_Util =  0.003300 
CoL_Bus_Util = 0.201279 
Either_Row_CoL_Bus_Util = 0.203547 
Issued_on_Two_Bus_Simul_Util = 0.001031 
issued_two_Eff = 0.005066 
queue_avg = 1.327490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.32749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 490, Miss = 490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 496, Miss = 496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 497, Miss = 497, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 489, Miss = 489, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 488, Miss = 488, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31256
L2_total_cache_misses = 31256
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=31256
icnt_total_pkts_simt_to_mem=31256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31256
Req_Network_cycles = 8255
Req_Network_injected_packets_per_cycle =       3.7863 
Req_Network_conflicts_per_cycle =       0.5656
Req_Network_conflicts_per_cycle_util =       2.0415
Req_Bank_Level_Parallism =      13.6668
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0124
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0592

Reply_Network_injected_packets_num = 31256
Reply_Network_cycles = 8255
Reply_Network_injected_packets_per_cycle =        3.7863
Reply_Network_conflicts_per_cycle =        0.3110
Reply_Network_conflicts_per_cycle_util =       1.1527
Reply_Bank_Level_Parallism =      14.0350
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0473
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 714483 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)
gpgpu_silicon_slowdown = 2456706x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
thread block = 938,0,0
thread block = 939,0,0
thread block = 940,0,0
thread block = 941,0,0
thread block = 942,0,0
thread block = 943,0,0
thread block = 944,0,0
thread block = 945,0,0
thread block = 946,0,0
thread block = 947,0,0
thread block = 948,0,0
thread block = 949,0,0
thread block = 950,0,0
thread block = 951,0,0
thread block = 952,0,0
thread block = 953,0,0
thread block = 954,0,0
thread block = 955,0,0
thread block = 956,0,0
thread block = 957,0,0
thread block = 958,0,0
thread block = 959,0,0
thread block = 960,0,0
thread block = 961,0,0
thread block = 962,0,0
thread block = 963,0,0
thread block = 964,0,0
thread block = 965,0,0
thread block = 966,0,0
thread block = 967,0,0
thread block = 968,0,0
thread block = 969,0,0
thread block = 970,0,0
thread block = 971,0,0
thread block = 972,0,0
thread block = 973,0,0
thread block = 974,0,0
thread block = 975,0,0
thread block = 976,0,0
thread block = 977,0,0
thread block = 978,0,0
thread block = 979,0,0
thread block = 980,0,0
thread block = 981,0,0
thread block = 982,0,0
thread block = 983,0,0
thread block = 984,0,0
thread block = 985,0,0
thread block = 986,0,0
thread block = 987,0,0
thread block = 988,0,0
thread block = 989,0,0
thread block = 990,0,0
thread block = 991,0,0
thread block = 992,0,0
thread block = 993,0,0
thread block = 994,0,0
thread block = 995,0,0
thread block = 996,0,0
thread block = 997,0,0
thread block = 998,0,0
thread block = 999,0,0
thread block = 1000,0,0
thread block = 1001,0,0
thread block = 1002,0,0
thread block = 1003,0,0
thread block = 1004,0,0
thread block = 1005,0,0
thread block = 1006,0,0
thread block = 1007,0,0
thread block = 1008,0,0
thread block = 1009,0,0
thread block = 1010,0,0
thread block = 1011,0,0
thread block = 1012,0,0
thread block = 1013,0,0
thread block = 1014,0,0
thread block = 1015,0,0
thread block = 1016,0,0
thread block = 1017,0,0
thread block = 1018,0,0
thread block = 1019,0,0
thread block = 1020,0,0
thread block = 1021,0,0
thread block = 1022,0,0
thread block = 1023,0,0
thread block = 1024,0,0
thread block = 1025,0,0
thread block = 1026,0,0
thread block = 1027,0,0
thread block = 1028,0,0
thread block = 1029,0,0
thread block = 1030,0,0
thread block = 1031,0,0
thread block = 1032,0,0
thread block = 1033,0,0
thread block = 1034,0,0
thread block = 1035,0,0
thread block = 1036,0,0
thread block = 1037,0,0
thread block = 1038,0,0
thread block = 1039,0,0
thread block = 1040,0,0
thread block = 1041,0,0
thread block = 1042,0,0
thread block = 1043,0,0
thread block = 1044,0,0
thread block = 1045,0,0
thread block = 1046,0,0
thread block = 1047,0,0
thread block = 1048,0,0
thread block = 1049,0,0
thread block = 1050,0,0
thread block = 1051,0,0
thread block = 1052,0,0
thread block = 1053,0,0
thread block = 1054,0,0
thread block = 1055,0,0
thread block = 1056,0,0
thread block = 1057,0,0
thread block = 1058,0,0
thread block = 1059,0,0
thread block = 1060,0,0
thread block = 1061,0,0
thread block = 1062,0,0
thread block = 1063,0,0
thread block = 1064,0,0
thread block = 1065,0,0
thread block = 1066,0,0
thread block = 1067,0,0
thread block = 1068,0,0
thread block = 1069,0,0
thread block = 1070,0,0
thread block = 1071,0,0
thread block = 1072,0,0
thread block = 1073,0,0
thread block = 1074,0,0
thread block = 1075,0,0
thread block = 1076,0,0
thread block = 1077,0,0
thread block = 1078,0,0
thread block = 1079,0,0
thread block = 1080,0,0
thread block = 1081,0,0
thread block = 1082,0,0
thread block = 1083,0,0
thread block = 1084,0,0
thread block = 1085,0,0
thread block = 1086,0,0
thread block = 1087,0,0
thread block = 1088,0,0
thread block = 1089,0,0
thread block = 1090,0,0
thread block = 1091,0,0
thread block = 1092,0,0
thread block = 1093,0,0
thread block = 1094,0,0
thread block = 1095,0,0
thread block = 1096,0,0
thread block = 1097,0,0
thread block = 1098,0,0
thread block = 1099,0,0
thread block = 1100,0,0
thread block = 1101,0,0
thread block = 1102,0,0
thread block = 1103,0,0
thread block = 1104,0,0
thread block = 1105,0,0
thread block = 1106,0,0
thread block = 1107,0,0
thread block = 1108,0,0
thread block = 1109,0,0
thread block = 1110,0,0
thread block = 1111,0,0
thread block = 1112,0,0
thread block = 1113,0,0
thread block = 1114,0,0
thread block = 1115,0,0
thread block = 1116,0,0
thread block = 1117,0,0
thread block = 1118,0,0
thread block = 1119,0,0
thread block = 1120,0,0
thread block = 1121,0,0
thread block = 1122,0,0
thread block = 1123,0,0
thread block = 1124,0,0
thread block = 1125,0,0
thread block = 1126,0,0
thread block = 1127,0,0
thread block = 1128,0,0
thread block = 1129,0,0
thread block = 1130,0,0
thread block = 1131,0,0
thread block = 1132,0,0
thread block = 1133,0,0
thread block = 1134,0,0
thread block = 1135,0,0
thread block = 1136,0,0
thread block = 1137,0,0
thread block = 1138,0,0
thread block = 1139,0,0
thread block = 1140,0,0
thread block = 1141,0,0
thread block = 1142,0,0
thread block = 1143,0,0
thread block = 1144,0,0
thread block = 1145,0,0
thread block = 1146,0,0
thread block = 1147,0,0
thread block = 1148,0,0
thread block = 1149,0,0
thread block = 1150,0,0
thread block = 1151,0,0
thread block = 1152,0,0
thread block = 1153,0,0
thread block = 1154,0,0
thread block = 1155,0,0
thread block = 1156,0,0
thread block = 1157,0,0
thread block = 1158,0,0
thread block = 1159,0,0
thread block = 1160,0,0
thread block = 1161,0,0
thread block = 1162,0,0
thread block = 1163,0,0
thread block = 1164,0,0
thread block = 1165,0,0
thread block = 1166,0,0
thread block = 1167,0,0
thread block = 1168,0,0
thread block = 1169,0,0
thread block = 1170,0,0
thread block = 1171,0,0
thread block = 1172,0,0
thread block = 1173,0,0
thread block = 1174,0,0
thread block = 1175,0,0
thread block = 1176,0,0
thread block = 1177,0,0
thread block = 1178,0,0
thread block = 1179,0,0
thread block = 1180,0,0
thread block = 1181,0,0
thread block = 1182,0,0
thread block = 1183,0,0
thread block = 1184,0,0
thread block = 1185,0,0
thread block = 1186,0,0
thread block = 1187,0,0
thread block = 1188,0,0
thread block = 1189,0,0
thread block = 1190,0,0
thread block = 1191,0,0
thread block = 1192,0,0
thread block = 1193,0,0
thread block = 1194,0,0
thread block = 1195,0,0
thread block = 1196,0,0
thread block = 1197,0,0
thread block = 1198,0,0
thread block = 1199,0,0
thread block = 1200,0,0
thread block = 1201,0,0
thread block = 1202,0,0
thread block = 1203,0,0
thread block = 1204,0,0
thread block = 1205,0,0
thread block = 1206,0,0
thread block = 1207,0,0
thread block = 1208,0,0
thread block = 1209,0,0
thread block = 1210,0,0
thread block = 1211,0,0
thread block = 1212,0,0
thread block = 1213,0,0
thread block = 1214,0,0
thread block = 1215,0,0
thread block = 1216,0,0
thread block = 1217,0,0
thread block = 1218,0,0
thread block = 1219,0,0
thread block = 1220,0,0
thread block = 1221,0,0
thread block = 1222,0,0
thread block = 1223,0,0
thread block = 1224,0,0
thread block = 1225,0,0
thread block = 1226,0,0
thread block = 1227,0,0
thread block = 1228,0,0
thread block = 1229,0,0
thread block = 1230,0,0
thread block = 1231,0,0
thread block = 1232,0,0
thread block = 1233,0,0
thread block = 1234,0,0
thread block = 1235,0,0
thread block = 1236,0,0
thread block = 1237,0,0
thread block = 1238,0,0
thread block = 1239,0,0
thread block = 1240,0,0
thread block = 1241,0,0
thread block = 1242,0,0
thread block = 1243,0,0
thread block = 1244,0,0
thread block = 1245,0,0
thread block = 1246,0,0
thread block = 1247,0,0
thread block = 1248,0,0
thread block = 1249,0,0
thread block = 1250,0,0
thread block = 1251,0,0
thread block = 1252,0,0
thread block = 1253,0,0
thread block = 1254,0,0
thread block = 1255,0,0
thread block = 1256,0,0
thread block = 1257,0,0
thread block = 1258,0,0
thread block = 1259,0,0
thread block = 1260,0,0
thread block = 1261,0,0
thread block = 1262,0,0
thread block = 1263,0,0
thread block = 1264,0,0
thread block = 1265,0,0
thread block = 1266,0,0
thread block = 1267,0,0
thread block = 1268,0,0
thread block = 1269,0,0
thread block = 1270,0,0
thread block = 1271,0,0
thread block = 1272,0,0
thread block = 1273,0,0
thread block = 1274,0,0
thread block = 1275,0,0
thread block = 1276,0,0
thread block = 1277,0,0
thread block = 1278,0,0
thread block = 1279,0,0
thread block = 1280,0,0
thread block = 1281,0,0
thread block = 1282,0,0
thread block = 1283,0,0
thread block = 1284,0,0
thread block = 1285,0,0
thread block = 1286,0,0
thread block = 1287,0,0
thread block = 1288,0,0
thread block = 1289,0,0
thread block = 1290,0,0
thread block = 1291,0,0
thread block = 1292,0,0
thread block = 1293,0,0
thread block = 1294,0,0
thread block = 1295,0,0
thread block = 1296,0,0
thread block = 1297,0,0
thread block = 1298,0,0
thread block = 1299,0,0
thread block = 1300,0,0
thread block = 1301,0,0
thread block = 1302,0,0
thread block = 1303,0,0
thread block = 1304,0,0
thread block = 1305,0,0
thread block = 1306,0,0
thread block = 1307,0,0
thread block = 1308,0,0
thread block = 1309,0,0
thread block = 1310,0,0
thread block = 1311,0,0
thread block = 1312,0,0
thread block = 1313,0,0
thread block = 1314,0,0
thread block = 1315,0,0
thread block = 1316,0,0
thread block = 1317,0,0
thread block = 1318,0,0
thread block = 1319,0,0
thread block = 1320,0,0
thread block = 1321,0,0
thread block = 1322,0,0
thread block = 1323,0,0
thread block = 1324,0,0
thread block = 1325,0,0
thread block = 1326,0,0
thread block = 1327,0,0
thread block = 1328,0,0
thread block = 1329,0,0
thread block = 1330,0,0
thread block = 1331,0,0
thread block = 1332,0,0
thread block = 1333,0,0
thread block = 1334,0,0
thread block = 1335,0,0
thread block = 1336,0,0
thread block = 1337,0,0
thread block = 1338,0,0
thread block = 1339,0,0
thread block = 1340,0,0
thread block = 1341,0,0
thread block = 1342,0,0
thread block = 1343,0,0
thread block = 1344,0,0
thread block = 1345,0,0
thread block = 1346,0,0
thread block = 1347,0,0
thread block = 1348,0,0
thread block = 1349,0,0
thread block = 1350,0,0
thread block = 1351,0,0
thread block = 1352,0,0
thread block = 1353,0,0
thread block = 1354,0,0
thread block = 1355,0,0
thread block = 1356,0,0
thread block = 1357,0,0
thread block = 1358,0,0
thread block = 1359,0,0
thread block = 1360,0,0
thread block = 1361,0,0
thread block = 1362,0,0
thread block = 1363,0,0
thread block = 1364,0,0
thread block = 1365,0,0
thread block = 1366,0,0
thread block = 1367,0,0
thread block = 1368,0,0
thread block = 1369,0,0
thread block = 1370,0,0
thread block = 1371,0,0
thread block = 1372,0,0
thread block = 1373,0,0
thread block = 1374,0,0
thread block = 1375,0,0
thread block = 1376,0,0
thread block = 1377,0,0
thread block = 1378,0,0
thread block = 1379,0,0
thread block = 1380,0,0
thread block = 1381,0,0
thread block = 1382,0,0
thread block = 1383,0,0
thread block = 1384,0,0
thread block = 1385,0,0
thread block = 1386,0,0
thread block = 1387,0,0
thread block = 1388,0,0
thread block = 1389,0,0
thread block = 1390,0,0
thread block = 1391,0,0
thread block = 1392,0,0
thread block = 1393,0,0
thread block = 1394,0,0
thread block = 1395,0,0
thread block = 1396,0,0
thread block = 1397,0,0
thread block = 1398,0,0
thread block = 1399,0,0
thread block = 1400,0,0
thread block = 1401,0,0
thread block = 1402,0,0
thread block = 1403,0,0
thread block = 1404,0,0
thread block = 1405,0,0
thread block = 1406,0,0
thread block = 1407,0,0
thread block = 1408,0,0
thread block = 1409,0,0
thread block = 1410,0,0
thread block = 1411,0,0
thread block = 1412,0,0
thread block = 1413,0,0
thread block = 1414,0,0
thread block = 1415,0,0
thread block = 1416,0,0
thread block = 1417,0,0
thread block = 1418,0,0
thread block = 1419,0,0
thread block = 1420,0,0
thread block = 1421,0,0
thread block = 1422,0,0
thread block = 1423,0,0
thread block = 1424,0,0
thread block = 1425,0,0
thread block = 1426,0,0
thread block = 1427,0,0
thread block = 1428,0,0
thread block = 1429,0,0
thread block = 1430,0,0
thread block = 1431,0,0
thread block = 1432,0,0
thread block = 1433,0,0
thread block = 1434,0,0
thread block = 1435,0,0
thread block = 1436,0,0
thread block = 1437,0,0
thread block = 1438,0,0
thread block = 1439,0,0
thread block = 1440,0,0
thread block = 1441,0,0
thread block = 1442,0,0
thread block = 1443,0,0
thread block = 1444,0,0
thread block = 1445,0,0
thread block = 1446,0,0
thread block = 1447,0,0
thread block = 1448,0,0
thread block = 1449,0,0
thread block = 1450,0,0
thread block = 1451,0,0
thread block = 1452,0,0
thread block = 1453,0,0
thread block = 1454,0,0
thread block = 1455,0,0
thread block = 1456,0,0
thread block = 1457,0,0
thread block = 1458,0,0
thread block = 1459,0,0
thread block = 1460,0,0
thread block = 1461,0,0
thread block = 1462,0,0
thread block = 1463,0,0
thread block = 1464,0,0
thread block = 1465,0,0
thread block = 1466,0,0
thread block = 1467,0,0
thread block = 1468,0,0
thread block = 1469,0,0
thread block = 1470,0,0
thread block = 1471,0,0
thread block = 1472,0,0
thread block = 1473,0,0
thread block = 1474,0,0
thread block = 1475,0,0
thread block = 1476,0,0
thread block = 1477,0,0
thread block = 1478,0,0
thread block = 1479,0,0
thread block = 1480,0,0
thread block = 1481,0,0
thread block = 1482,0,0
thread block = 1483,0,0
thread block = 1484,0,0
thread block = 1485,0,0
thread block = 1486,0,0
thread block = 1487,0,0
thread block = 1488,0,0
thread block = 1489,0,0
thread block = 1490,0,0
thread block = 1491,0,0
thread block = 1492,0,0
thread block = 1493,0,0
thread block = 1494,0,0
thread block = 1495,0,0
thread block = 1496,0,0
thread block = 1497,0,0
thread block = 1498,0,0
thread block = 1499,0,0
thread block = 1500,0,0
thread block = 1501,0,0
thread block = 1502,0,0
thread block = 1503,0,0
thread block = 1504,0,0
thread block = 1505,0,0
thread block = 1506,0,0
thread block = 1507,0,0
thread block = 1508,0,0
thread block = 1509,0,0
thread block = 1510,0,0
thread block = 1511,0,0
thread block = 1512,0,0
thread block = 1513,0,0
thread block = 1514,0,0
thread block = 1515,0,0
thread block = 1516,0,0
thread block = 1517,0,0
thread block = 1518,0,0
thread block = 1519,0,0
thread block = 1520,0,0
thread block = 1521,0,0
thread block = 1522,0,0
thread block = 1523,0,0
thread block = 1524,0,0
thread block = 1525,0,0
thread block = 1526,0,0
thread block = 1527,0,0
thread block = 1528,0,0
thread block = 1529,0,0
thread block = 1530,0,0
thread block = 1531,0,0
thread block = 1532,0,0
thread block = 1533,0,0
thread block = 1534,0,0
thread block = 1535,0,0
thread block = 1536,0,0
thread block = 1537,0,0
thread block = 1538,0,0
thread block = 1539,0,0
thread block = 1540,0,0
thread block = 1541,0,0
thread block = 1542,0,0
thread block = 1543,0,0
thread block = 1544,0,0
thread block = 1545,0,0
thread block = 1546,0,0
thread block = 1547,0,0
thread block = 1548,0,0
thread block = 1549,0,0
thread block = 1550,0,0
thread block = 1551,0,0
thread block = 1552,0,0
thread block = 1553,0,0
thread block = 1554,0,0
thread block = 1555,0,0
thread block = 1556,0,0
thread block = 1557,0,0
thread block = 1558,0,0
thread block = 1559,0,0
thread block = 1560,0,0
thread block = 1561,0,0
thread block = 1562,0,0
thread block = 1563,0,0
thread block = 1564,0,0
thread block = 1565,0,0
thread block = 1566,0,0
thread block = 1567,0,0
thread block = 1568,0,0
thread block = 1569,0,0
thread block = 1570,0,0
thread block = 1571,0,0
thread block = 1572,0,0
thread block = 1573,0,0
thread block = 1574,0,0
thread block = 1575,0,0
thread block = 1576,0,0
thread block = 1577,0,0
thread block = 1578,0,0
thread block = 1579,0,0
thread block = 1580,0,0
thread block = 1581,0,0
thread block = 1582,0,0
thread block = 1583,0,0
thread block = 1584,0,0
thread block = 1585,0,0
thread block = 1586,0,0
thread block = 1587,0,0
thread block = 1588,0,0
thread block = 1589,0,0
thread block = 1590,0,0
thread block = 1591,0,0
thread block = 1592,0,0
thread block = 1593,0,0
thread block = 1594,0,0
thread block = 1595,0,0
thread block = 1596,0,0
thread block = 1597,0,0
thread block = 1598,0,0
thread block = 1599,0,0
thread block = 1600,0,0
thread block = 1601,0,0
thread block = 1602,0,0
thread block = 1603,0,0
thread block = 1604,0,0
thread block = 1605,0,0
thread block = 1606,0,0
thread block = 1607,0,0
thread block = 1608,0,0
thread block = 1609,0,0
thread block = 1610,0,0
thread block = 1611,0,0
thread block = 1612,0,0
thread block = 1613,0,0
thread block = 1614,0,0
thread block = 1615,0,0
thread block = 1616,0,0
thread block = 1617,0,0
thread block = 1618,0,0
thread block = 1619,0,0
thread block = 1620,0,0
thread block = 1621,0,0
thread block = 1622,0,0
thread block = 1623,0,0
thread block = 1624,0,0
thread block = 1625,0,0
thread block = 1626,0,0
thread block = 1627,0,0
thread block = 1628,0,0
thread block = 1629,0,0
thread block = 1630,0,0
thread block = 1631,0,0
thread block = 1632,0,0
thread block = 1633,0,0
thread block = 1634,0,0
thread block = 1635,0,0
thread block = 1636,0,0
thread block = 1637,0,0
thread block = 1638,0,0
thread block = 1639,0,0
thread block = 1640,0,0
thread block = 1641,0,0
thread block = 1642,0,0
thread block = 1643,0,0
thread block = 1644,0,0
thread block = 1645,0,0
thread block = 1646,0,0
thread block = 1647,0,0
thread block = 1648,0,0
thread block = 1649,0,0
thread block = 1650,0,0
thread block = 1651,0,0
thread block = 1652,0,0
thread block = 1653,0,0
thread block = 1654,0,0
thread block = 1655,0,0
thread block = 1656,0,0
thread block = 1657,0,0
thread block = 1658,0,0
thread block = 1659,0,0
thread block = 1660,0,0
thread block = 1661,0,0
thread block = 1662,0,0
thread block = 1663,0,0
thread block = 1664,0,0
thread block = 1665,0,0
thread block = 1666,0,0
thread block = 1667,0,0
thread block = 1668,0,0
thread block = 1669,0,0
thread block = 1670,0,0
thread block = 1671,0,0
thread block = 1672,0,0
thread block = 1673,0,0
thread block = 1674,0,0
thread block = 1675,0,0
thread block = 1676,0,0
thread block = 1677,0,0
thread block = 1678,0,0
thread block = 1679,0,0
thread block = 1680,0,0
thread block = 1681,0,0
thread block = 1682,0,0
thread block = 1683,0,0
thread block = 1684,0,0
thread block = 1685,0,0
thread block = 1686,0,0
thread block = 1687,0,0
thread block = 1688,0,0
thread block = 1689,0,0
thread block = 1690,0,0
thread block = 1691,0,0
thread block = 1692,0,0
thread block = 1693,0,0
thread block = 1694,0,0
thread block = 1695,0,0
thread block = 1696,0,0
thread block = 1697,0,0
thread block = 1698,0,0
thread block = 1699,0,0
thread block = 1700,0,0
thread block = 1701,0,0
thread block = 1702,0,0
thread block = 1703,0,0
thread block = 1704,0,0
thread block = 1705,0,0
thread block = 1706,0,0
thread block = 1707,0,0
thread block = 1708,0,0
thread block = 1709,0,0
thread block = 1710,0,0
thread block = 1711,0,0
thread block = 1712,0,0
thread block = 1713,0,0
thread block = 1714,0,0
thread block = 1715,0,0
thread block = 1716,0,0
thread block = 1717,0,0
thread block = 1718,0,0
thread block = 1719,0,0
thread block = 1720,0,0
thread block = 1721,0,0
thread block = 1722,0,0
thread block = 1723,0,0
thread block = 1724,0,0
thread block = 1725,0,0
thread block = 1726,0,0
thread block = 1727,0,0
thread block = 1728,0,0
thread block = 1729,0,0
thread block = 1730,0,0
thread block = 1731,0,0
thread block = 1732,0,0
thread block = 1733,0,0
thread block = 1734,0,0
thread block = 1735,0,0
thread block = 1736,0,0
thread block = 1737,0,0
thread block = 1738,0,0
thread block = 1739,0,0
thread block = 1740,0,0
thread block = 1741,0,0
thread block = 1742,0,0
thread block = 1743,0,0
thread block = 1744,0,0
thread block = 1745,0,0
thread block = 1746,0,0
thread block = 1747,0,0
thread block = 1748,0,0
thread block = 1749,0,0
thread block = 1750,0,0
thread block = 1751,0,0
thread block = 1752,0,0
thread block = 1753,0,0
thread block = 1754,0,0
thread block = 1755,0,0
thread block = 1756,0,0
thread block = 1757,0,0
thread block = 1758,0,0
thread block = 1759,0,0
thread block = 1760,0,0
thread block = 1761,0,0
thread block = 1762,0,0
thread block = 1763,0,0
thread block = 1764,0,0
thread block = 1765,0,0
thread block = 1766,0,0
thread block = 1767,0,0
thread block = 1768,0,0
thread block = 1769,0,0
thread block = 1770,0,0
thread block = 1771,0,0
thread block = 1772,0,0
thread block = 1773,0,0
thread block = 1774,0,0
thread block = 1775,0,0
thread block = 1776,0,0
thread block = 1777,0,0
thread block = 1778,0,0
thread block = 1779,0,0
thread block = 1780,0,0
thread block = 1781,0,0
thread block = 1782,0,0
thread block = 1783,0,0
thread block = 1784,0,0
thread block = 1785,0,0
thread block = 1786,0,0
thread block = 1787,0,0
thread block = 1788,0,0
thread block = 1789,0,0
thread block = 1790,0,0
thread block = 1791,0,0
thread block = 1792,0,0
thread block = 1793,0,0
thread block = 1794,0,0
thread block = 1795,0,0
thread block = 1796,0,0
thread block = 1797,0,0
thread block = 1798,0,0
thread block = 1799,0,0
thread block = 1800,0,0
thread block = 1801,0,0
thread block = 1802,0,0
thread block = 1803,0,0
thread block = 1804,0,0
thread block = 1805,0,0
thread block = 1806,0,0
thread block = 1807,0,0
thread block = 1808,0,0
thread block = 1809,0,0
thread block = 1810,0,0
thread block = 1811,0,0
thread block = 1812,0,0
thread block = 1813,0,0
thread block = 1814,0,0
thread block = 1815,0,0
thread block = 1816,0,0
thread block = 1817,0,0
thread block = 1818,0,0
thread block = 1819,0,0
thread block = 1820,0,0
thread block = 1821,0,0
thread block = 1822,0,0
thread block = 1823,0,0
thread block = 1824,0,0
thread block = 1825,0,0
thread block = 1826,0,0
thread block = 1827,0,0
thread block = 1828,0,0
thread block = 1829,0,0
thread block = 1830,0,0
thread block = 1831,0,0
thread block = 1832,0,0
thread block = 1833,0,0
thread block = 1834,0,0
thread block = 1835,0,0
thread block = 1836,0,0
thread block = 1837,0,0
thread block = 1838,0,0
thread block = 1839,0,0
thread block = 1840,0,0
thread block = 1841,0,0
thread block = 1842,0,0
thread block = 1843,0,0
thread block = 1844,0,0
thread block = 1845,0,0
thread block = 1846,0,0
thread block = 1847,0,0
thread block = 1848,0,0
thread block = 1849,0,0
thread block = 1850,0,0
thread block = 1851,0,0
thread block = 1852,0,0
thread block = 1853,0,0
thread block = 1854,0,0
thread block = 1855,0,0
thread block = 1856,0,0
thread block = 1857,0,0
thread block = 1858,0,0
thread block = 1859,0,0
thread block = 1860,0,0
thread block = 1861,0,0
thread block = 1862,0,0
thread block = 1863,0,0
thread block = 1864,0,0
thread block = 1865,0,0
thread block = 1866,0,0
thread block = 1867,0,0
thread block = 1868,0,0
thread block = 1869,0,0
thread block = 1870,0,0
thread block = 1871,0,0
thread block = 1872,0,0
thread block = 1873,0,0
thread block = 1874,0,0
thread block = 1875,0,0
thread block = 1876,0,0
thread block = 1877,0,0
thread block = 1878,0,0
thread block = 1879,0,0
thread block = 1880,0,0
thread block = 1881,0,0
thread block = 1882,0,0
thread block = 1883,0,0
thread block = 1884,0,0
thread block = 1885,0,0
thread block = 1886,0,0
thread block = 1887,0,0
thread block = 1888,0,0
thread block = 1889,0,0
thread block = 1890,0,0
thread block = 1891,0,0
thread block = 1892,0,0
thread block = 1893,0,0
thread block = 1894,0,0
thread block = 1895,0,0
thread block = 1896,0,0
thread block = 1897,0,0
thread block = 1898,0,0
thread block = 1899,0,0
thread block = 1900,0,0
thread block = 1901,0,0
thread block = 1902,0,0
thread block = 1903,0,0
thread block = 1904,0,0
thread block = 1905,0,0
thread block = 1906,0,0
thread block = 1907,0,0
thread block = 1908,0,0
thread block = 1909,0,0
thread block = 1910,0,0
thread block = 1911,0,0
thread block = 1912,0,0
thread block = 1913,0,0
thread block = 1914,0,0
thread block = 1915,0,0
thread block = 1916,0,0
thread block = 1917,0,0
thread block = 1918,0,0
thread block = 1919,0,0
thread block = 1920,0,0
thread block = 1921,0,0
thread block = 1922,0,0
thread block = 1923,0,0
thread block = 1924,0,0
thread block = 1925,0,0
thread block = 1926,0,0
thread block = 1927,0,0
thread block = 1928,0,0
thread block = 1929,0,0
thread block = 1930,0,0
thread block = 1931,0,0
thread block = 1932,0,0
thread block = 1933,0,0
thread block = 1934,0,0
thread block = 1935,0,0
thread block = 1936,0,0
thread block = 1937,0,0
thread block = 1938,0,0
thread block = 1939,0,0
thread block = 1940,0,0
thread block = 1941,0,0
thread block = 1942,0,0
thread block = 1943,0,0
thread block = 1944,0,0
thread block = 1945,0,0
thread block = 1946,0,0
thread block = 1947,0,0
thread block = 1948,0,0
thread block = 1949,0,0
thread block = 1950,0,0
thread block = 1951,0,0
thread block = 1952,0,0
thread block = 1953,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 8270
gpu_sim_insn = 11002730
gpu_ipc =    1330.4390
gpu_tot_sim_cycle = 16525
gpu_tot_sim_insn = 21005500
gpu_tot_ipc =    1271.1346
gpu_tot_issued_cta = 3908
gpu_occupancy = 87.5522% 
gpu_tot_occupancy = 87.1026% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7787
partiton_level_parallism_total  =       3.7825
partiton_level_parallism_util =      12.2886
partiton_level_parallism_util_total  =      12.9412
L2_BW  =     174.9698 GB/Sec
L2_BW_total  =     175.1454 GB/Sec
gpu_total_sim_rate=777981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 744, Miss = 731, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 772, Miss = 771, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 754, Miss = 754, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 786, Miss = 786, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 804, Miss = 803, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 752, Miss = 752, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 800, Miss = 800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 772, Miss = 771, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 768, Miss = 768, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 784, Miss = 784, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 62536
	L1D_total_cache_misses = 62520
	L1D_total_cache_miss_rate = 0.9997
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.123
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19

Total_core_cache_fail_stats:
ctas_completed 3908, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
188, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 150, 
gpgpu_n_tot_thrd_icount = 21005500
gpgpu_n_tot_w_icount = 781576
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62506
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2000017
gpgpu_n_store_insn = 19
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:559015	W0_Idle:9968	W0_Scoreboard:807527	W1:128	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4	W32:656414
single_issue_nums: WS0:195482	WS1:195382	WS2:195356	WS3:195356	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 500048 {8:62506,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2500240 {40:62506,}
maxmflatency = 425 
max_icnt2mem_latency = 30 
maxmrqlatency = 81 
max_icnt2sh_latency = 4 
averagemflatency = 338 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4493 	14695 	9377 	10057 	12938 	10716 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	62506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	62506 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	62409 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6422      6447      6844      6878      7198      7225      7566      7596      7954      7976 
dram[1]:      5351      5349      5564      5538      6010      6051      6439      6495      6827      6846      7178      7191      7564      7569      7932      7956 
dram[2]:      5349      5351      5535      5564      5984      6034      6432      6442      6849      6859      7198      7222      7588      7590      7962      7978 
dram[3]:      5351      5349      5564      5538      6012      6052      6466      6468      6825      6846      7178      7193      7564      7566      7942      7961 
dram[4]:      5349      5351      5535      5564      6022      6017      6437      6439      6851      6864      7195      7218      7581      7588      7954      7968 
dram[5]:      5351      5349      5564      5538      6027      6046      6451      6478      6827      6844      7176      7191      7556      7566      7930      7945 
dram[6]:      5349      5351      5535      5564      6032      6039      6422      6481      6854      6876      7196      7213      7574      7571      7957      7976 
dram[7]:      5351      5349      5564      5538      6025      6061      6437      6509      6834      6846      7178      7191      7571      7554      7932      7959 
dram[8]:      5349      5351      5535      5564      5984      6013      6432      6502      6854      6868      7195      7213      7544      7557      7961      7991 
dram[9]:      5351      5349      5564      5538      6010      6040      6444      6495      6835      6849      7171      7191      7520      7537      7937      7954 
dram[10]:      5349      5351      5535      5564      5989      6049      6473      6486      6859      6880      7195      7227      7545      7605      7964      7981 
dram[11]:      5351      5349      5564      5538      5989      6046      6459      6490      6841      6851      7171      7191      7547      7554      7969      7956 
dram[12]:      5349      5351      5535      5564      5989      6006      6483      6488      6856      6883      7181      7212      7569      7588      7956      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6497      6473      6841      6849      7162      7190      7544      7545      7933      7954 
dram[14]:      5349      5351      5535      5564      5984      6013      6471      6473      6856      6876      7183      7218      7549      7567      7959      7979 
dram[15]:      5351      5349      5564      5538      6012      6059      6471      6473      6837      6851      7161      7191      7532      7549      7935      7949 
dram[16]:      5349      5351      5535      5564      5996      6029      6456      6503      6863      6864      7205      7229      7545      7593      6544      7968 
dram[17]:      5351      5349      5564      5538      6010      6044      6463      6478      6842      6847      7188      7195      7545      7564      7925      7944 
dram[18]:      5349      5351      5535      5564      6010      6020      6429      6464      6858      6869      7208      7207      7545      7561      7952      7976 
dram[19]:      5351      5349      5564      5538      6022      6047      6459      6468      6839      6852      7188      7191      7542      7547      7920      7954 
dram[20]:      5349      5351      5535      5564      6010      6020      6442      6464      6863      6883      7205      7224      7593      7552      7952      7944 
dram[21]:      5351      5349      5564      5538      6023      6047      6452      6480      6846      6849      7188      7195      7583      7549      7928      7947 
dram[22]:      5349      5351      5535      5564      6023      6025      6441      6459      6859      6887      7203      7227      7547      7591      7952      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6454      6497      6841      6851      7188      7195      7525      7573      7937      7942 
dram[24]:      5349      5351      5535      5564      6029      6005      6485      6456      6859      6869      7203      7230      7521      7557      7950      7971 
dram[25]:      5351      5349      5564      5538      6020      6051      6461      6464      6842      6851      7186      7195      7537      7547      7930      7947 
dram[26]:      5349      5351      5535      5564      6030      6001      6456      6458      6861      6876      7196      7217      7544      7554      7959      7969 
dram[27]:      5351      5349      5564      5538      6020      6049      6459      6475      6844      6861      7186      7195      7532      7533      7930      7944 
dram[28]:      5349      5351      5535      5564      5981      6001      6449      6442      6861      6888      7203      7215      7545      7557      7947      7981 
dram[29]:      5351      5349      5564      5538      6008      6049      6475      6481      6844      6861      7179      7193      7540      7542      7920      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6446      6463      6878      6883      7198      7229      7547      7583      7947      7974 
dram[31]:      5351      5349      5564      5538      6010      6044      6463      6476      6849      6856      7183      7193      7537      7547      7927      7942 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62506/1030 = 60.685436
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[4]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[19]:       128       128       128       128       129       128       128       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[30]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[31]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62506
bank skew: 129/80 = 1.61
chip skew: 1961/1952 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        370       356       340       343       331       343       332       336       333       341       330       330       327       334       341       345
dram[1]:        370       358       339       334       335       351       327       344       328       329       331       330       328       326       329       328
dram[2]:        370       355       338       347       327       338       335       347       332       338       328       331       332       337       343       337
dram[3]:        373       355       340       340       332       348       334       340       323       330       328       326       325       326       328       329
dram[4]:        368       359       337       345       336       336       331       340       331       334       330       332       327       332       335       332
dram[5]:        372       354       341       336       339       344       336       336       324       332       331       337       326       327       334       336
dram[6]:        372       355       338       345       340       344       333       342       334       339       330       332       327       337       341       347
dram[7]:        370       357       342       334       333       351       332       347       329       332       326       335       326       324       333       338
dram[8]:        369       356       336       341       329       336       330       339       333       338       329       332       330       337       340       339
dram[9]:        369       359       340       338       331       347       331       339       329       331       327       332       325       326       330       330
dram[10]:        371       355       340       346       333       341       332       335       337       338       329       335       332       336       330       336
dram[11]:        373       355       337       336       333       343       334       334       330       333       330       332       327       332       331       333
dram[12]:        371       356       339       343       331       337       338       333       333       340       326       332       327       332       336       341
dram[13]:        370       357       339       338       338       348       341       332       325       332       330       333       326       327       327       331
dram[14]:        370       356       342       343       331       344       335       340       334       345       329       334       330       336       337       340
dram[15]:        374       356       338       339       334       349       338       334       325       330       330       335       327       334       330       332
dram[16]:        370       355       338       344       329       337       332       343       337       336       330       328       333       338       340       341
dram[17]:        370       358       336       333       329       342       343       341       327       328       327       332       330       331       328       335
dram[18]:        369       358       338       339       328       337       327       342       336       338       331       328       329       333       337       340
dram[19]:        369       356       334       335       336       344       336       340       327       331       330       334       327       334       325       335
dram[20]:        368       358       340       341       332       333       339       335       331       341       329       327       333       337       338       335
dram[21]:        372       355       338       339       335       344       330       338       325       328       327       333       331       328       326       330
dram[22]:        368       358       339       343       333       335       333       342       345       342       327       330       327       338       338       341
dram[23]:        370       357       336       336       331       340       338       348       330       330       329       328       327       330       323       330
dram[24]:        369       358       341       339       335       333       342       339       332       340       332       330       329       332       336       339
dram[25]:        372       355       338       338       333       344       328       334       328       330       329       328       329       334       332       333
dram[26]:        372       356       338       345       332       332       336       341       333       338       329       330       331       336       339       345
dram[27]:        370       358       333       337       334       347       334       336       327       330       328       335       327       334       330       330
dram[28]:        371       356       340       341       332       332       333       333       334       335       328       330       327       336       339       335
dram[29]:        369       356       338       336       331       347       345       338       329       325       328       334       327       333       331       334
dram[30]:        368       358       338       347       330       335       333       347       334       335       329       332       334       335       342       333
dram[31]:        369       359       334       334       327       345       335       350       326       331       330       331       328       334       331       334
maximum mf latency per bank:
dram[0]:        418       409       425       387       363       402       369       368       378       393       375       379       357       361       388       375
dram[1]:        398       396       408       381       366       412       355       394       357       367       363       362       380       361       358       359
dram[2]:        410       399       406       401       368       377       372       381       372       395       372       378       371       389       391       385
dram[3]:        403       388       394       381       372       409       368       388       355       377       369       356       364       374       371       358
dram[4]:        404       409       401       402       385       379       368       376       372       392       397       388       364       360       385       358
dram[5]:        405       388       394       381       379       397       375       374       360       369       381       370       388       365       370       385
dram[6]:        422       405       390       389       394       414       374       403       373       390       383       396       362       372       390       380
dram[7]:        397       392       407       381       378       411       375       401       371       370       365       372       376       356       370       368
dram[8]:        411       411       399       397       360       370       368       397       388       399       385       403       361       386       389       385
dram[9]:        401       406       405       381       366       404       368       371       367       371       363       377       361       368       357       363
dram[10]:        410       393       411       393       368       393       369       360       380       400       382       407       373       373       370       366
dram[11]:        407       399       394       381       366       386       376       368       363       371       382       371       361       375       358       365
dram[12]:        417       390       417       393       364       371       376       366       384       387       363       384       358       372       371       376
dram[13]:        399       395       400       381       375       410       379       363       366       367       364       372       376       365       367       361
dram[14]:        411       393       424       389       374       406       371       377       377       405       391       396       362       394       382       382
dram[15]:        402       391       394       381       370       402       367       363       369       365       369       369       380       373       363       362
dram[16]:        412       402       413       398       373       376       367       383       389       366       371       370       378       385       383       384
dram[17]:        391       402       406       381       363       378       378       404       362       368       355       368       384       384       370       372
dram[18]:        408       402       405       391       356       385       359       385       390       370       393       384       370       366       368       378
dram[19]:        398       395       399       381       380       400       376       407       371       368       372       372       362       378       366       366
dram[20]:        406       390       401       397       368       376       379       374       382       369       371       362       382       391       363       366
dram[21]:        403       388       394       381       376       398       358       378       359       361       367       372       374       362       366       356
dram[22]:        409       404       409       396       375       381       368       380       387       381       371       384       363       394       393       373
dram[23]:        400       393       396       381       369       383       376       382       367       370       364       367       368       374       356       358
dram[24]:        411       405       419       389       371       374       383       374       389       380       393       368       366       360       381       378
dram[25]:        402       394       395       381       374       394       370       370       368       362       367       358       369       381       357       360
dram[26]:        416       404       405       401       371       383       370       395       369       395       369       407       370       384       383       392
dram[27]:        395       399       394       398       379       398       362       369       368       371       358       369       374       386       363       364
dram[28]:        418       403       405       397       384       383       360       362       385       367       372       383       364       382       372       364
dram[29]:        400       395       398       381       371       412       374       384       363       366       361       378       377       378       365       362
dram[30]:        403       399       409       399       376       394       374       416       382       366       393       386       386       370       397       372
dram[31]:        401       404       394       393       364       378       364       405       369       362       377       367       375       372       370       381
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7732 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3027 dram_eff=0.6449
bk0: 128a 9549i bk1: 128a 9545i bk2: 128a 9567i bk3: 128a 9557i bk4: 128a 9581i bk5: 128a 9535i bk6: 128a 9572i bk7: 128a 9550i bk8: 128a 9568i bk9: 128a 9556i bk10: 128a 9575i bk11: 128a 9563i bk12: 128a 9574i bk13: 128a 9564i bk14: 80a 9608i bk15: 80a 9593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610027
Bank_Level_Parallism_Col = 1.559953
Bank_Level_Parallism_Ready = 1.098873
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559953 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 609 
Wasted_Row = 52 
Idle = 7094 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7732 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203461 
Issued_on_Two_Bus_Simul_Util = 0.002575 
issued_two_Eff = 0.012658 
queue_avg = 1.705264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.70526
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7724 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3047 dram_eff=0.641
bk0: 128a 9542i bk1: 128a 9551i bk2: 128a 9584i bk3: 128a 9566i bk4: 128a 9555i bk5: 128a 9552i bk6: 128a 9573i bk7: 128a 9553i bk8: 128a 9570i bk9: 128a 9554i bk10: 128a 9566i bk11: 128a 9563i bk12: 129a 9542i bk13: 128a 9558i bk14: 80a 9606i bk15: 80a 9604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.605013
Bank_Level_Parallism_Col = 1.546796
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546796 

BW Util details:
bwutil = 0.201195 
total_CMD = 9707 
util_bw = 1953 
Wasted_Col = 634 
Wasted_Row = 46 
Idle = 7074 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 504 
rwq = 0 
CCDLc_limit_alone = 504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7724 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005151 
CoL_Bus_Util = 0.201195 
Either_Row_CoL_Bus_Util = 0.204286 
Issued_on_Two_Bus_Simul_Util = 0.002060 
issued_two_Eff = 0.010086 
queue_avg = 1.559287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.55929
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7726 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3060 dram_eff=0.6382
bk0: 129a 9523i bk1: 128a 9544i bk2: 128a 9560i bk3: 128a 9548i bk4: 128a 9580i bk5: 128a 9555i bk6: 128a 9565i bk7: 128a 9549i bk8: 128a 9570i bk9: 128a 9552i bk10: 128a 9588i bk11: 128a 9582i bk12: 128a 9580i bk13: 128a 9556i bk14: 80a 9605i bk15: 80a 9601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606952
Bank_Level_Parallism_Col = 1.558002
Bank_Level_Parallism_Ready = 1.093702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558002 

BW Util details:
bwutil = 0.201195 
total_CMD = 9707 
util_bw = 1953 
Wasted_Col = 599 
Wasted_Row = 66 
Idle = 7089 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7726 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005151 
CoL_Bus_Util = 0.201195 
Either_Row_CoL_Bus_Util = 0.204080 
Issued_on_Two_Bus_Simul_Util = 0.002266 
issued_two_Eff = 0.011106 
queue_avg = 1.764603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.7646
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7729 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3044 dram_eff=0.6413
bk0: 128a 9541i bk1: 128a 9554i bk2: 128a 9581i bk3: 128a 9556i bk4: 128a 9577i bk5: 128a 9549i bk6: 128a 9564i bk7: 128a 9545i bk8: 128a 9585i bk9: 128a 9556i bk10: 128a 9578i bk11: 128a 9568i bk12: 128a 9577i bk13: 128a 9564i bk14: 80a 9609i bk15: 80a 9591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558505
Bank_Level_Parallism_Col = 1.506697
Bank_Level_Parallism_Ready = 1.087602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.506697 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 670 
Wasted_Row = 53 
Idle = 7032 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 539 
rwq = 0 
CCDLc_limit_alone = 539 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7729 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203770 
Issued_on_Two_Bus_Simul_Util = 0.002266 
issued_two_Eff = 0.011122 
queue_avg = 1.603585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.60359
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7727 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3039 dram_eff=0.6426
bk0: 129a 9517i bk1: 128a 9542i bk2: 128a 9581i bk3: 128a 9562i bk4: 128a 9581i bk5: 128a 9535i bk6: 128a 9567i bk7: 128a 9538i bk8: 128a 9580i bk9: 128a 9564i bk10: 128a 9582i bk11: 128a 9561i bk12: 128a 9560i bk13: 128a 9549i bk14: 80a 9597i bk15: 80a 9595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.638044
Bank_Level_Parallism_Col = 1.586207
Bank_Level_Parallism_Ready = 1.093190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.586207 

BW Util details:
bwutil = 0.201195 
total_CMD = 9707 
util_bw = 1953 
Wasted_Col = 580 
Wasted_Row = 64 
Idle = 7110 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7727 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005151 
CoL_Bus_Util = 0.201195 
Either_Row_CoL_Bus_Util = 0.203977 
Issued_on_Two_Bus_Simul_Util = 0.002369 
issued_two_Eff = 0.011616 
queue_avg = 1.653652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=1.65365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7729 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3016 dram_eff=0.6472
bk0: 128a 9540i bk1: 128a 9553i bk2: 128a 9586i bk3: 128a 9567i bk4: 128a 9564i bk5: 128a 9557i bk6: 128a 9562i bk7: 128a 9556i bk8: 128a 9590i bk9: 128a 9558i bk10: 128a 9573i bk11: 128a 9548i bk12: 128a 9581i bk13: 128a 9566i bk14: 80a 9609i bk15: 80a 9604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.601080
Bank_Level_Parallism_Col = 1.545132
Bank_Level_Parallism_Ready = 1.084016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545132 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 592 
Wasted_Row = 48 
Idle = 7115 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7729 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203770 
Issued_on_Two_Bus_Simul_Util = 0.002266 
issued_two_Eff = 0.011122 
queue_avg = 1.516225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.51623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7730 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3020 dram_eff=0.6464
bk0: 128a 9547i bk1: 128a 9544i bk2: 128a 9564i bk3: 128a 9569i bk4: 128a 9583i bk5: 128a 9539i bk6: 128a 9549i bk7: 128a 9547i bk8: 128a 9569i bk9: 128a 9552i bk10: 128a 9577i bk11: 128a 9566i bk12: 128a 9582i bk13: 128a 9568i bk14: 80a 9607i bk15: 80a 9597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610728
Bank_Level_Parallism_Col = 1.555991
Bank_Level_Parallism_Ready = 1.089652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555991 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 612 
Wasted_Row = 46 
Idle = 7097 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7730 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203667 
Issued_on_Two_Bus_Simul_Util = 0.002369 
issued_two_Eff = 0.011634 
queue_avg = 1.771608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.77161
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7727 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3029 dram_eff=0.6444
bk0: 128a 9542i bk1: 128a 9552i bk2: 128a 9577i bk3: 128a 9558i bk4: 128a 9578i bk5: 128a 9546i bk6: 128a 9578i bk7: 128a 9561i bk8: 128a 9568i bk9: 128a 9547i bk10: 128a 9577i bk11: 128a 9554i bk12: 128a 9577i bk13: 128a 9579i bk14: 80a 9609i bk15: 80a 9596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579446
Bank_Level_Parallism_Col = 1.526948
Bank_Level_Parallism_Ready = 1.096311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526948 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 638 
Wasted_Row = 47 
Idle = 7070 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7727 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203977 
Issued_on_Two_Bus_Simul_Util = 0.002060 
issued_two_Eff = 0.010101 
queue_avg = 1.641084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.64108
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7728 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3022 dram_eff=0.6459
bk0: 128a 9548i bk1: 128a 9541i bk2: 128a 9574i bk3: 128a 9562i bk4: 128a 9569i bk5: 128a 9545i bk6: 128a 9568i bk7: 128a 9557i bk8: 128a 9577i bk9: 128a 9563i bk10: 128a 9569i bk11: 128a 9566i bk12: 128a 9567i bk13: 128a 9565i bk14: 80a 9607i bk15: 80a 9598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610769
Bank_Level_Parallism_Col = 1.559102
Bank_Level_Parallism_Ready = 1.088627
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559102 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 596 
Wasted_Row = 52 
Idle = 7107 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7728 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203874 
Issued_on_Two_Bus_Simul_Util = 0.002163 
issued_two_Eff = 0.010611 
queue_avg = 1.600495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.60049
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7734 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3082 dram_eff=0.6334
bk0: 128a 9542i bk1: 128a 9552i bk2: 128a 9581i bk3: 128a 9567i bk4: 128a 9590i bk5: 128a 9554i bk6: 128a 9562i bk7: 128a 9547i bk8: 128a 9576i bk9: 128a 9555i bk10: 128a 9583i bk11: 128a 9571i bk12: 128a 9582i bk13: 128a 9558i bk14: 80a 9610i bk15: 80a 9605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561059
Bank_Level_Parallism_Col = 1.504241
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504241 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 648 
Wasted_Row = 45 
Idle = 7062 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7734 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203255 
Issued_on_Two_Bus_Simul_Util = 0.002781 
issued_two_Eff = 0.013685 
queue_avg = 1.571340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.57134
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7725 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3017 dram_eff=0.647
bk0: 128a 9546i bk1: 128a 9543i bk2: 128a 9569i bk3: 128a 9563i bk4: 128a 9567i bk5: 128a 9564i bk6: 128a 9566i bk7: 128a 9547i bk8: 128a 9562i bk9: 128a 9572i bk10: 128a 9584i bk11: 128a 9564i bk12: 128a 9560i bk13: 128a 9546i bk14: 80a 9610i bk15: 80a 9604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604358
Bank_Level_Parallism_Col = 1.555686
Bank_Level_Parallism_Ready = 1.074283
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555686 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 605 
Wasted_Row = 59 
Idle = 7091 

BW Util Bottlenecks: 
RCDc_limit = 239 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7725 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.204183 
Issued_on_Two_Bus_Simul_Util = 0.001854 
issued_two_Eff = 0.009082 
queue_avg = 1.742763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.74276
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7728 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3036 dram_eff=0.643
bk0: 128a 9540i bk1: 128a 9553i bk2: 128a 9574i bk3: 128a 9564i bk4: 128a 9558i bk5: 128a 9554i bk6: 128a 9558i bk7: 128a 9555i bk8: 128a 9565i bk9: 128a 9554i bk10: 128a 9575i bk11: 128a 9556i bk12: 128a 9572i bk13: 128a 9564i bk14: 80a 9610i bk15: 80a 9603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.623843
Bank_Level_Parallism_Col = 1.572106
Bank_Level_Parallism_Ready = 1.090676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.572106 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 588 
Wasted_Row = 52 
Idle = 7115 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7728 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203874 
Issued_on_Two_Bus_Simul_Util = 0.002163 
issued_two_Eff = 0.010611 
queue_avg = 1.622128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.62213
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7724 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3017 dram_eff=0.647
bk0: 128a 9546i bk1: 128a 9544i bk2: 128a 9569i bk3: 128a 9561i bk4: 128a 9560i bk5: 128a 9537i bk6: 128a 9552i bk7: 128a 9551i bk8: 128a 9577i bk9: 128a 9551i bk10: 128a 9586i bk11: 128a 9562i bk12: 128a 9568i bk13: 128a 9556i bk14: 80a 9611i bk15: 80a 9599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597133
Bank_Level_Parallism_Col = 1.550989
Bank_Level_Parallism_Ready = 1.081455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550989 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 637 
Wasted_Row = 62 
Idle = 7056 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7724 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.204286 
Issued_on_Two_Bus_Simul_Util = 0.001751 
issued_two_Eff = 0.008573 
queue_avg = 1.672710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.67271
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7727 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3024 dram_eff=0.6455
bk0: 128a 9542i bk1: 128a 9552i bk2: 128a 9595i bk3: 128a 9580i bk4: 128a 9547i bk5: 128a 9546i bk6: 128a 9557i bk7: 128a 9547i bk8: 128a 9570i bk9: 128a 9552i bk10: 128a 9572i bk11: 128a 9559i bk12: 128a 9573i bk13: 128a 9558i bk14: 80a 9613i bk15: 80a 9609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592705
Bank_Level_Parallism_Col = 1.542234
Bank_Level_Parallism_Ready = 1.093238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542234 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 626 
Wasted_Row = 54 
Idle = 7075 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7727 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203977 
Issued_on_Two_Bus_Simul_Util = 0.002060 
issued_two_Eff = 0.010101 
queue_avg = 1.574019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.57402
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7730 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3044 dram_eff=0.6413
bk0: 128a 9547i bk1: 128a 9541i bk2: 128a 9561i bk3: 128a 9554i bk4: 128a 9578i bk5: 128a 9530i bk6: 128a 9561i bk7: 128a 9541i bk8: 128a 9568i bk9: 128a 9560i bk10: 128a 9585i bk11: 128a 9551i bk12: 128a 9571i bk13: 128a 9558i bk14: 80a 9615i bk15: 80a 9605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614476
Bank_Level_Parallism_Col = 1.562183
Bank_Level_Parallism_Ready = 1.101434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562183 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 620 
Wasted_Row = 53 
Idle = 7082 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7730 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203667 
Issued_on_Two_Bus_Simul_Util = 0.002369 
issued_two_Eff = 0.011634 
queue_avg = 1.735243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.73524
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7731 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3012 dram_eff=0.6481
bk0: 128a 9541i bk1: 128a 9553i bk2: 128a 9577i bk3: 128a 9555i bk4: 128a 9565i bk5: 128a 9541i bk6: 128a 9571i bk7: 128a 9549i bk8: 128a 9573i bk9: 128a 9556i bk10: 128a 9573i bk11: 128a 9546i bk12: 128a 9572i bk13: 128a 9554i bk14: 80a 9602i bk15: 80a 9596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604845
Bank_Level_Parallism_Col = 1.542725
Bank_Level_Parallism_Ready = 1.101434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542725 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 654 
Wasted_Row = 36 
Idle = 7065 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7731 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203564 
Issued_on_Two_Bus_Simul_Util = 0.002472 
issued_two_Eff = 0.012146 
queue_avg = 1.635418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.63542
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7723 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2014
n_activity=2961 dram_eff=0.6602
bk0: 128a 9548i bk1: 128a 9544i bk2: 128a 9569i bk3: 128a 9548i bk4: 128a 9579i bk5: 128a 9543i bk6: 128a 9565i bk7: 128a 9557i bk8: 128a 9572i bk9: 128a 9546i bk10: 128a 9588i bk11: 128a 9574i bk12: 128a 9561i bk13: 128a 9554i bk14: 83a 9574i bk15: 80a 9592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.678374
Bank_Level_Parallism_Col = 1.624899
Bank_Level_Parallism_Ready = 1.080818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.621655 

BW Util details:
bwutil = 0.201401 
total_CMD = 9707 
util_bw = 1955 
Wasted_Col = 520 
Wasted_Row = 59 
Idle = 7173 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7723 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.005151 
CoL_Bus_Util = 0.201401 
Either_Row_CoL_Bus_Util = 0.204389 
Issued_on_Two_Bus_Simul_Util = 0.002163 
issued_two_Eff = 0.010585 
queue_avg = 1.707016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.70702
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7728 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3002 dram_eff=0.6502
bk0: 128a 9542i bk1: 128a 9551i bk2: 128a 9589i bk3: 128a 9574i bk4: 128a 9566i bk5: 128a 9542i bk6: 128a 9579i bk7: 128a 9559i bk8: 128a 9573i bk9: 128a 9564i bk10: 128a 9571i bk11: 128a 9555i bk12: 128a 9571i bk13: 128a 9555i bk14: 80a 9617i bk15: 80a 9591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.612466
Bank_Level_Parallism_Col = 1.559430
Bank_Level_Parallism_Ready = 1.095287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559430 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 580 
Wasted_Row = 51 
Idle = 7124 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7728 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203874 
Issued_on_Two_Bus_Simul_Util = 0.002163 
issued_two_Eff = 0.010611 
queue_avg = 1.588235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.58824
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7723 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=3014 dram_eff=0.6503
bk0: 128a 9549i bk1: 128a 9542i bk2: 128a 9552i bk3: 128a 9547i bk4: 128a 9581i bk5: 128a 9557i bk6: 128a 9574i bk7: 128a 9558i bk8: 128a 9567i bk9: 128a 9552i bk10: 128a 9579i bk11: 128a 9580i bk12: 128a 9566i bk13: 128a 9555i bk14: 88a 9592i bk15: 80a 9596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.623127
Bank_Level_Parallism_Col = 1.570193
Bank_Level_Parallism_Ready = 1.083673
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.570193 

BW Util details:
bwutil = 0.201916 
total_CMD = 9707 
util_bw = 1960 
Wasted_Col = 591 
Wasted_Row = 52 
Idle = 7104 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7723 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201916 
Either_Row_CoL_Bus_Util = 0.204389 
Issued_on_Two_Bus_Simul_Util = 0.002472 
issued_two_Eff = 0.012097 
queue_avg = 1.551767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.55177
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7721 n_act=33 n_pre=17 n_ref_event=0 n_req=1961 n_rd=1961 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.202
n_activity=3011 dram_eff=0.6513
bk0: 128a 9542i bk1: 128a 9553i bk2: 128a 9590i bk3: 128a 9570i bk4: 129a 9551i bk5: 128a 9553i bk6: 128a 9564i bk7: 128a 9548i bk8: 128a 9573i bk9: 128a 9554i bk10: 128a 9577i bk11: 128a 9567i bk12: 128a 9574i bk13: 128a 9543i bk14: 88a 9609i bk15: 80a 9593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983172
Row_Buffer_Locality_read = 0.983172
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.602740
Bank_Level_Parallism_Col = 1.543335
Bank_Level_Parallism_Ready = 1.106068
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.543335 

BW Util details:
bwutil = 0.202019 
total_CMD = 9707 
util_bw = 1961 
Wasted_Col = 621 
Wasted_Row = 46 
Idle = 7079 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7721 
Read = 1961 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1961 
total_req = 1961 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1961 
Row_Bus_Util =  0.005151 
CoL_Bus_Util = 0.202019 
Either_Row_CoL_Bus_Util = 0.204595 
Issued_on_Two_Bus_Simul_Util = 0.002575 
issued_two_Eff = 0.012588 
queue_avg = 1.565571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.56557
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7719 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=3007 dram_eff=0.6518
bk0: 128a 9549i bk1: 128a 9543i bk2: 128a 9567i bk3: 128a 9561i bk4: 128a 9564i bk5: 128a 9563i bk6: 128a 9554i bk7: 128a 9550i bk8: 128a 9569i bk9: 128a 9546i bk10: 128a 9588i bk11: 128a 9581i bk12: 128a 9569i bk13: 128a 9570i bk14: 88a 9599i bk15: 80a 9601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617103
Bank_Level_Parallism_Col = 1.565561
Bank_Level_Parallism_Ready = 1.068367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565561 

BW Util details:
bwutil = 0.201916 
total_CMD = 9707 
util_bw = 1960 
Wasted_Col = 581 
Wasted_Row = 55 
Idle = 7111 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7719 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201916 
Either_Row_CoL_Bus_Util = 0.204801 
Issued_on_Two_Bus_Simul_Util = 0.002060 
issued_two_Eff = 0.010060 
queue_avg = 1.697023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.69702
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7720 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2019
n_activity=3047 dram_eff=0.6433
bk0: 128a 9541i bk1: 128a 9553i bk2: 128a 9577i bk3: 128a 9566i bk4: 128a 9573i bk5: 128a 9545i bk6: 128a 9566i bk7: 128a 9549i bk8: 128a 9584i bk9: 128a 9551i bk10: 128a 9570i bk11: 128a 9557i bk12: 128a 9571i bk13: 128a 9567i bk14: 88a 9606i bk15: 80a 9602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608746
Bank_Level_Parallism_Col = 1.561638
Bank_Level_Parallism_Ready = 1.093367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.561638 

BW Util details:
bwutil = 0.201916 
total_CMD = 9707 
util_bw = 1960 
Wasted_Col = 587 
Wasted_Row = 60 
Idle = 7100 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7720 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201916 
Either_Row_CoL_Bus_Util = 0.204698 
Issued_on_Two_Bus_Simul_Util = 0.002163 
issued_two_Eff = 0.010569 
queue_avg = 1.497991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.49799
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7720 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2013
n_activity=2995 dram_eff=0.6524
bk0: 128a 9549i bk1: 128a 9541i bk2: 128a 9572i bk3: 128a 9564i bk4: 128a 9589i bk5: 128a 9573i bk6: 128a 9549i bk7: 128a 9528i bk8: 128a 9563i bk9: 128a 9557i bk10: 128a 9586i bk11: 128a 9561i bk12: 128a 9571i bk13: 128a 9546i bk14: 82a 9614i bk15: 80a 9596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640156
Bank_Level_Parallism_Col = 1.593023
Bank_Level_Parallism_Ready = 1.078813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.593023 

BW Util details:
bwutil = 0.201298 
total_CMD = 9707 
util_bw = 1954 
Wasted_Col = 552 
Wasted_Row = 59 
Idle = 7142 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7720 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201298 
Either_Row_CoL_Bus_Util = 0.204698 
Issued_on_Two_Bus_Simul_Util = 0.001545 
issued_two_Eff = 0.007549 
queue_avg = 1.718348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.71835
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7724 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3000 dram_eff=0.6507
bk0: 128a 9542i bk1: 128a 9550i bk2: 128a 9580i bk3: 128a 9556i bk4: 128a 9572i bk5: 128a 9559i bk6: 128a 9555i bk7: 128a 9540i bk8: 128a 9574i bk9: 128a 9558i bk10: 128a 9571i bk11: 128a 9567i bk12: 128a 9580i bk13: 128a 9564i bk14: 80a 9616i bk15: 80a 9595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625243
Bank_Level_Parallism_Col = 1.570464
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.570464 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 46 
Idle = 7132 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7724 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.204286 
Issued_on_Two_Bus_Simul_Util = 0.001751 
issued_two_Eff = 0.008573 
queue_avg = 1.531369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.53137
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7729 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=2973 dram_eff=0.6566
bk0: 128a 9548i bk1: 128a 9539i bk2: 128a 9566i bk3: 128a 9552i bk4: 128a 9561i bk5: 128a 9548i bk6: 128a 9555i bk7: 128a 9551i bk8: 128a 9579i bk9: 128a 9555i bk10: 128a 9581i bk11: 128a 9572i bk12: 128a 9577i bk13: 128a 9556i bk14: 80a 9609i bk15: 80a 9603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626883
Bank_Level_Parallism_Col = 1.575158
Bank_Level_Parallism_Ready = 1.091189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575158 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 585 
Wasted_Row = 52 
Idle = 7118 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7729 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203770 
Issued_on_Two_Bus_Simul_Util = 0.002266 
issued_two_Eff = 0.011122 
queue_avg = 1.756670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.75667
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7727 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2012
n_activity=3031 dram_eff=0.6443
bk0: 129a 9496i bk1: 128a 9553i bk2: 128a 9584i bk3: 128a 9554i bk4: 128a 9562i bk5: 128a 9550i bk6: 128a 9576i bk7: 128a 9554i bk8: 128a 9571i bk9: 128a 9556i bk10: 128a 9585i bk11: 128a 9575i bk12: 128a 9586i bk13: 128a 9546i bk14: 80a 9614i bk15: 80a 9605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618974
Bank_Level_Parallism_Col = 1.553670
Bank_Level_Parallism_Ready = 1.108039
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553275 

BW Util details:
bwutil = 0.201195 
total_CMD = 9707 
util_bw = 1953 
Wasted_Col = 589 
Wasted_Row = 51 
Idle = 7114 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7727 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.005151 
CoL_Bus_Util = 0.201195 
Either_Row_CoL_Bus_Util = 0.203977 
Issued_on_Two_Bus_Simul_Util = 0.002369 
issued_two_Eff = 0.011616 
queue_avg = 1.407129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.40713
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7727 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3023 dram_eff=0.6457
bk0: 128a 9546i bk1: 128a 9543i bk2: 128a 9582i bk3: 128a 9560i bk4: 128a 9566i bk5: 128a 9552i bk6: 128a 9568i bk7: 128a 9547i bk8: 128a 9574i bk9: 128a 9548i bk10: 128a 9577i bk11: 128a 9560i bk12: 128a 9567i bk13: 128a 9556i bk14: 80a 9603i bk15: 80a 9597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.628571
Bank_Level_Parallism_Col = 1.574250
Bank_Level_Parallism_Ready = 1.083504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.574250 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 590 
Wasted_Row = 48 
Idle = 7117 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7727 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203977 
Issued_on_Two_Bus_Simul_Util = 0.002060 
issued_two_Eff = 0.010101 
queue_avg = 1.667457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.66746
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7724 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3029 dram_eff=0.6444
bk0: 128a 9541i bk1: 128a 9555i bk2: 128a 9585i bk3: 128a 9555i bk4: 128a 9570i bk5: 128a 9549i bk6: 128a 9567i bk7: 128a 9557i bk8: 128a 9579i bk9: 128a 9561i bk10: 128a 9584i bk11: 128a 9563i bk12: 128a 9573i bk13: 128a 9553i bk14: 80a 9610i bk15: 80a 9600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592805
Bank_Level_Parallism_Col = 1.541389
Bank_Level_Parallism_Ready = 1.096824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541389 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 608 
Wasted_Row = 53 
Idle = 7094 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7724 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.204286 
Issued_on_Two_Bus_Simul_Util = 0.001751 
issued_two_Eff = 0.008573 
queue_avg = 1.524776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=1.52478
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7726 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3006 dram_eff=0.6494
bk0: 128a 9546i bk1: 128a 9542i bk2: 128a 9565i bk3: 128a 9560i bk4: 128a 9562i bk5: 128a 9556i bk6: 128a 9552i bk7: 128a 9541i bk8: 128a 9565i bk9: 128a 9554i bk10: 128a 9586i bk11: 128a 9566i bk12: 128a 9587i bk13: 128a 9551i bk14: 80a 9612i bk15: 80a 9596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.646394
Bank_Level_Parallism_Col = 1.595124
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.595124 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 559 
Wasted_Row = 54 
Idle = 7142 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7726 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.204080 
Issued_on_Two_Bus_Simul_Util = 0.001957 
issued_two_Eff = 0.009591 
queue_avg = 1.617183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.61718
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7723 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3054 dram_eff=0.6392
bk0: 128a 9542i bk1: 128a 9551i bk2: 128a 9578i bk3: 128a 9560i bk4: 128a 9577i bk5: 128a 9548i bk6: 128a 9555i bk7: 128a 9557i bk8: 128a 9560i bk9: 128a 9564i bk10: 128a 9563i bk11: 128a 9558i bk12: 128a 9584i bk13: 128a 9561i bk14: 80a 9604i bk15: 80a 9597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598859
Bank_Level_Parallism_Col = 1.547897
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.547897 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 626 
Wasted_Row = 52 
Idle = 7077 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7723 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.204389 
Issued_on_Two_Bus_Simul_Util = 0.001648 
issued_two_Eff = 0.008065 
queue_avg = 1.622437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.62244
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7724 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3017 dram_eff=0.647
bk0: 128a 9548i bk1: 128a 9540i bk2: 128a 9575i bk3: 128a 9539i bk4: 128a 9570i bk5: 128a 9551i bk6: 128a 9565i bk7: 128a 9545i bk8: 128a 9578i bk9: 128a 9567i bk10: 128a 9585i bk11: 128a 9563i bk12: 128a 9578i bk13: 128a 9554i bk14: 80a 9598i bk15: 80a 9594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.630174
Bank_Level_Parallism_Col = 1.588353
Bank_Level_Parallism_Ready = 1.083504
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.588353 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 566 
Wasted_Row = 67 
Idle = 7122 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 432 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7724 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.204286 
Issued_on_Two_Bus_Simul_Util = 0.001751 
issued_two_Eff = 0.008573 
queue_avg = 1.740394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.74039
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9707 n_nop=7727 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2011
n_activity=3051 dram_eff=0.6398
bk0: 128a 9542i bk1: 128a 9552i bk2: 128a 9572i bk3: 128a 9561i bk4: 128a 9580i bk5: 128a 9551i bk6: 128a 9576i bk7: 128a 9537i bk8: 128a 9572i bk9: 128a 9562i bk10: 128a 9571i bk11: 128a 9569i bk12: 128a 9571i bk13: 128a 9553i bk14: 80a 9615i bk15: 80a 9601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.584755
Bank_Level_Parallism_Col = 1.531808
Bank_Level_Parallism_Ready = 1.114242
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531808 

BW Util details:
bwutil = 0.201092 
total_CMD = 9707 
util_bw = 1952 
Wasted_Col = 636 
Wasted_Row = 49 
Idle = 7070 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9707 
n_nop = 7727 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.004945 
CoL_Bus_Util = 0.201092 
Either_Row_CoL_Bus_Util = 0.203977 
Issued_on_Two_Bus_Simul_Util = 0.002060 
issued_two_Eff = 0.010101 
queue_avg = 1.680437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.68044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 985, Miss = 985, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 984, Miss = 984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 978, Miss = 978, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 977, Miss = 977, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 976, Miss = 976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62506
L2_total_cache_misses = 62506
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62506
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=62506
icnt_total_pkts_simt_to_mem=62506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62506
Req_Network_cycles = 16525
Req_Network_injected_packets_per_cycle =       3.7825 
Req_Network_conflicts_per_cycle =       0.5090
Req_Network_conflicts_per_cycle_util =       1.7414
Req_Bank_Level_Parallism =      12.9412
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0110
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0591

Reply_Network_injected_packets_num = 62506
Reply_Network_cycles = 16525
Reply_Network_injected_packets_per_cycle =        3.7825
Reply_Network_conflicts_per_cycle =        0.3170
Reply_Network_conflicts_per_cycle_util =       1.1389
Reply_Bank_Level_Parallism =      13.5883
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0473
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 777981 (inst/sec)
gpgpu_simulation_rate = 612 (cycle/sec)
gpgpu_silicon_slowdown = 2364379x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
thread block = 938,0,0
thread block = 939,0,0
thread block = 940,0,0
thread block = 941,0,0
thread block = 942,0,0
thread block = 943,0,0
thread block = 944,0,0
thread block = 945,0,0
thread block = 946,0,0
thread block = 947,0,0
thread block = 948,0,0
thread block = 949,0,0
thread block = 950,0,0
thread block = 951,0,0
thread block = 952,0,0
thread block = 953,0,0
thread block = 954,0,0
thread block = 955,0,0
thread block = 956,0,0
thread block = 957,0,0
thread block = 958,0,0
thread block = 959,0,0
thread block = 960,0,0
thread block = 961,0,0
thread block = 962,0,0
thread block = 963,0,0
thread block = 964,0,0
thread block = 965,0,0
thread block = 966,0,0
thread block = 967,0,0
thread block = 968,0,0
thread block = 969,0,0
thread block = 970,0,0
thread block = 971,0,0
thread block = 972,0,0
thread block = 973,0,0
thread block = 974,0,0
thread block = 975,0,0
thread block = 976,0,0
thread block = 977,0,0
thread block = 978,0,0
thread block = 979,0,0
thread block = 980,0,0
thread block = 981,0,0
thread block = 982,0,0
thread block = 983,0,0
thread block = 984,0,0
thread block = 985,0,0
thread block = 986,0,0
thread block = 987,0,0
thread block = 988,0,0
thread block = 989,0,0
thread block = 990,0,0
thread block = 991,0,0
thread block = 992,0,0
thread block = 993,0,0
thread block = 994,0,0
thread block = 995,0,0
thread block = 996,0,0
thread block = 997,0,0
thread block = 998,0,0
thread block = 999,0,0
thread block = 1000,0,0
thread block = 1001,0,0
thread block = 1002,0,0
thread block = 1003,0,0
thread block = 1004,0,0
thread block = 1005,0,0
thread block = 1006,0,0
thread block = 1007,0,0
thread block = 1008,0,0
thread block = 1009,0,0
thread block = 1010,0,0
thread block = 1011,0,0
thread block = 1012,0,0
thread block = 1013,0,0
thread block = 1014,0,0
thread block = 1015,0,0
thread block = 1016,0,0
thread block = 1017,0,0
thread block = 1018,0,0
thread block = 1019,0,0
thread block = 1020,0,0
thread block = 1021,0,0
thread block = 1022,0,0
thread block = 1023,0,0
thread block = 1024,0,0
thread block = 1025,0,0
thread block = 1026,0,0
thread block = 1027,0,0
thread block = 1028,0,0
thread block = 1029,0,0
thread block = 1030,0,0
thread block = 1031,0,0
thread block = 1032,0,0
thread block = 1033,0,0
thread block = 1034,0,0
thread block = 1035,0,0
thread block = 1036,0,0
thread block = 1037,0,0
thread block = 1038,0,0
thread block = 1039,0,0
thread block = 1040,0,0
thread block = 1041,0,0
thread block = 1042,0,0
thread block = 1043,0,0
thread block = 1044,0,0
thread block = 1045,0,0
thread block = 1046,0,0
thread block = 1047,0,0
thread block = 1048,0,0
thread block = 1049,0,0
thread block = 1050,0,0
thread block = 1051,0,0
thread block = 1052,0,0
thread block = 1053,0,0
thread block = 1054,0,0
thread block = 1055,0,0
thread block = 1056,0,0
thread block = 1057,0,0
thread block = 1058,0,0
thread block = 1059,0,0
thread block = 1060,0,0
thread block = 1061,0,0
thread block = 1062,0,0
thread block = 1063,0,0
thread block = 1064,0,0
thread block = 1065,0,0
thread block = 1066,0,0
thread block = 1067,0,0
thread block = 1068,0,0
thread block = 1069,0,0
thread block = 1070,0,0
thread block = 1071,0,0
thread block = 1072,0,0
thread block = 1073,0,0
thread block = 1074,0,0
thread block = 1075,0,0
thread block = 1076,0,0
thread block = 1077,0,0
thread block = 1078,0,0
thread block = 1079,0,0
thread block = 1080,0,0
thread block = 1081,0,0
thread block = 1082,0,0
thread block = 1083,0,0
thread block = 1084,0,0
thread block = 1085,0,0
thread block = 1086,0,0
thread block = 1087,0,0
thread block = 1088,0,0
thread block = 1089,0,0
thread block = 1090,0,0
thread block = 1091,0,0
thread block = 1092,0,0
thread block = 1093,0,0
thread block = 1094,0,0
thread block = 1095,0,0
thread block = 1096,0,0
thread block = 1097,0,0
thread block = 1098,0,0
thread block = 1099,0,0
thread block = 1100,0,0
thread block = 1101,0,0
thread block = 1102,0,0
thread block = 1103,0,0
thread block = 1104,0,0
thread block = 1105,0,0
thread block = 1106,0,0
thread block = 1107,0,0
thread block = 1108,0,0
thread block = 1109,0,0
thread block = 1110,0,0
thread block = 1111,0,0
thread block = 1112,0,0
thread block = 1113,0,0
thread block = 1114,0,0
thread block = 1115,0,0
thread block = 1116,0,0
thread block = 1117,0,0
thread block = 1118,0,0
thread block = 1119,0,0
thread block = 1120,0,0
thread block = 1121,0,0
thread block = 1122,0,0
thread block = 1123,0,0
thread block = 1124,0,0
thread block = 1125,0,0
thread block = 1126,0,0
thread block = 1127,0,0
thread block = 1128,0,0
thread block = 1129,0,0
thread block = 1130,0,0
thread block = 1131,0,0
thread block = 1132,0,0
thread block = 1133,0,0
thread block = 1134,0,0
thread block = 1135,0,0
thread block = 1136,0,0
thread block = 1137,0,0
thread block = 1138,0,0
thread block = 1139,0,0
thread block = 1140,0,0
thread block = 1141,0,0
thread block = 1142,0,0
thread block = 1143,0,0
thread block = 1144,0,0
thread block = 1145,0,0
thread block = 1146,0,0
thread block = 1147,0,0
thread block = 1148,0,0
thread block = 1149,0,0
thread block = 1150,0,0
thread block = 1151,0,0
thread block = 1152,0,0
thread block = 1153,0,0
thread block = 1154,0,0
thread block = 1155,0,0
thread block = 1156,0,0
thread block = 1157,0,0
thread block = 1158,0,0
thread block = 1159,0,0
thread block = 1160,0,0
thread block = 1161,0,0
thread block = 1162,0,0
thread block = 1163,0,0
thread block = 1164,0,0
thread block = 1165,0,0
thread block = 1166,0,0
thread block = 1167,0,0
thread block = 1168,0,0
thread block = 1169,0,0
thread block = 1170,0,0
thread block = 1171,0,0
thread block = 1172,0,0
thread block = 1173,0,0
thread block = 1174,0,0
thread block = 1175,0,0
thread block = 1176,0,0
thread block = 1177,0,0
thread block = 1178,0,0
thread block = 1179,0,0
thread block = 1180,0,0
thread block = 1181,0,0
thread block = 1182,0,0
thread block = 1183,0,0
thread block = 1184,0,0
thread block = 1185,0,0
thread block = 1186,0,0
thread block = 1187,0,0
thread block = 1188,0,0
thread block = 1189,0,0
thread block = 1190,0,0
thread block = 1191,0,0
thread block = 1192,0,0
thread block = 1193,0,0
thread block = 1194,0,0
thread block = 1195,0,0
thread block = 1196,0,0
thread block = 1197,0,0
thread block = 1198,0,0
thread block = 1199,0,0
thread block = 1200,0,0
thread block = 1201,0,0
thread block = 1202,0,0
thread block = 1203,0,0
thread block = 1204,0,0
thread block = 1205,0,0
thread block = 1206,0,0
thread block = 1207,0,0
thread block = 1208,0,0
thread block = 1209,0,0
thread block = 1210,0,0
thread block = 1211,0,0
thread block = 1212,0,0
thread block = 1213,0,0
thread block = 1214,0,0
thread block = 1215,0,0
thread block = 1216,0,0
thread block = 1217,0,0
thread block = 1218,0,0
thread block = 1219,0,0
thread block = 1220,0,0
thread block = 1221,0,0
thread block = 1222,0,0
thread block = 1223,0,0
thread block = 1224,0,0
thread block = 1225,0,0
thread block = 1226,0,0
thread block = 1227,0,0
thread block = 1228,0,0
thread block = 1229,0,0
thread block = 1230,0,0
thread block = 1231,0,0
thread block = 1232,0,0
thread block = 1233,0,0
thread block = 1234,0,0
thread block = 1235,0,0
thread block = 1236,0,0
thread block = 1237,0,0
thread block = 1238,0,0
thread block = 1239,0,0
thread block = 1240,0,0
thread block = 1241,0,0
thread block = 1242,0,0
thread block = 1243,0,0
thread block = 1244,0,0
thread block = 1245,0,0
thread block = 1246,0,0
thread block = 1247,0,0
thread block = 1248,0,0
thread block = 1249,0,0
thread block = 1250,0,0
thread block = 1251,0,0
thread block = 1252,0,0
thread block = 1253,0,0
thread block = 1254,0,0
thread block = 1255,0,0
thread block = 1256,0,0
thread block = 1257,0,0
thread block = 1258,0,0
thread block = 1259,0,0
thread block = 1260,0,0
thread block = 1261,0,0
thread block = 1262,0,0
thread block = 1263,0,0
thread block = 1264,0,0
thread block = 1265,0,0
thread block = 1266,0,0
thread block = 1267,0,0
thread block = 1268,0,0
thread block = 1269,0,0
thread block = 1270,0,0
thread block = 1271,0,0
thread block = 1272,0,0
thread block = 1273,0,0
thread block = 1274,0,0
thread block = 1275,0,0
thread block = 1276,0,0
thread block = 1277,0,0
thread block = 1278,0,0
thread block = 1279,0,0
thread block = 1280,0,0
thread block = 1281,0,0
thread block = 1282,0,0
thread block = 1283,0,0
thread block = 1284,0,0
thread block = 1285,0,0
thread block = 1286,0,0
thread block = 1287,0,0
thread block = 1288,0,0
thread block = 1289,0,0
thread block = 1290,0,0
thread block = 1291,0,0
thread block = 1292,0,0
thread block = 1293,0,0
thread block = 1294,0,0
thread block = 1295,0,0
thread block = 1296,0,0
thread block = 1297,0,0
thread block = 1298,0,0
thread block = 1299,0,0
thread block = 1300,0,0
thread block = 1301,0,0
thread block = 1302,0,0
thread block = 1303,0,0
thread block = 1304,0,0
thread block = 1305,0,0
thread block = 1306,0,0
thread block = 1307,0,0
thread block = 1308,0,0
thread block = 1309,0,0
thread block = 1310,0,0
thread block = 1311,0,0
thread block = 1312,0,0
thread block = 1313,0,0
thread block = 1314,0,0
thread block = 1315,0,0
thread block = 1316,0,0
thread block = 1317,0,0
thread block = 1318,0,0
thread block = 1319,0,0
thread block = 1320,0,0
thread block = 1321,0,0
thread block = 1322,0,0
thread block = 1323,0,0
thread block = 1324,0,0
thread block = 1325,0,0
thread block = 1326,0,0
thread block = 1327,0,0
thread block = 1328,0,0
thread block = 1329,0,0
thread block = 1330,0,0
thread block = 1331,0,0
thread block = 1332,0,0
thread block = 1333,0,0
thread block = 1334,0,0
thread block = 1335,0,0
thread block = 1336,0,0
thread block = 1337,0,0
thread block = 1338,0,0
thread block = 1339,0,0
thread block = 1340,0,0
thread block = 1341,0,0
thread block = 1342,0,0
thread block = 1343,0,0
thread block = 1344,0,0
thread block = 1345,0,0
thread block = 1346,0,0
thread block = 1347,0,0
thread block = 1348,0,0
thread block = 1349,0,0
thread block = 1350,0,0
thread block = 1351,0,0
thread block = 1352,0,0
thread block = 1353,0,0
thread block = 1354,0,0
thread block = 1355,0,0
thread block = 1356,0,0
thread block = 1357,0,0
thread block = 1358,0,0
thread block = 1359,0,0
thread block = 1360,0,0
thread block = 1361,0,0
thread block = 1362,0,0
thread block = 1363,0,0
thread block = 1364,0,0
thread block = 1365,0,0
thread block = 1366,0,0
thread block = 1367,0,0
thread block = 1368,0,0
thread block = 1369,0,0
thread block = 1370,0,0
thread block = 1371,0,0
thread block = 1372,0,0
thread block = 1373,0,0
thread block = 1374,0,0
thread block = 1375,0,0
thread block = 1376,0,0
thread block = 1377,0,0
thread block = 1378,0,0
thread block = 1379,0,0
thread block = 1380,0,0
thread block = 1381,0,0
thread block = 1382,0,0
thread block = 1383,0,0
thread block = 1384,0,0
thread block = 1385,0,0
thread block = 1386,0,0
thread block = 1387,0,0
thread block = 1388,0,0
thread block = 1389,0,0
thread block = 1390,0,0
thread block = 1391,0,0
thread block = 1392,0,0
thread block = 1393,0,0
thread block = 1394,0,0
thread block = 1395,0,0
thread block = 1396,0,0
thread block = 1397,0,0
thread block = 1398,0,0
thread block = 1399,0,0
thread block = 1400,0,0
thread block = 1401,0,0
thread block = 1402,0,0
thread block = 1403,0,0
thread block = 1404,0,0
thread block = 1405,0,0
thread block = 1406,0,0
thread block = 1407,0,0
thread block = 1408,0,0
thread block = 1409,0,0
thread block = 1410,0,0
thread block = 1411,0,0
thread block = 1412,0,0
thread block = 1413,0,0
thread block = 1414,0,0
thread block = 1415,0,0
thread block = 1416,0,0
thread block = 1417,0,0
thread block = 1418,0,0
thread block = 1419,0,0
thread block = 1420,0,0
thread block = 1421,0,0
thread block = 1422,0,0
thread block = 1423,0,0
thread block = 1424,0,0
thread block = 1425,0,0
thread block = 1426,0,0
thread block = 1427,0,0
thread block = 1428,0,0
thread block = 1429,0,0
thread block = 1430,0,0
thread block = 1431,0,0
thread block = 1432,0,0
thread block = 1433,0,0
thread block = 1434,0,0
thread block = 1435,0,0
thread block = 1436,0,0
thread block = 1437,0,0
thread block = 1438,0,0
thread block = 1439,0,0
thread block = 1440,0,0
thread block = 1441,0,0
thread block = 1442,0,0
thread block = 1443,0,0
thread block = 1444,0,0
thread block = 1445,0,0
thread block = 1446,0,0
thread block = 1447,0,0
thread block = 1448,0,0
thread block = 1449,0,0
thread block = 1450,0,0
thread block = 1451,0,0
thread block = 1452,0,0
thread block = 1453,0,0
thread block = 1454,0,0
thread block = 1455,0,0
thread block = 1456,0,0
thread block = 1457,0,0
thread block = 1458,0,0
thread block = 1459,0,0
thread block = 1460,0,0
thread block = 1461,0,0
thread block = 1462,0,0
thread block = 1463,0,0
thread block = 1464,0,0
thread block = 1465,0,0
thread block = 1466,0,0
thread block = 1467,0,0
thread block = 1468,0,0
thread block = 1469,0,0
thread block = 1470,0,0
thread block = 1471,0,0
thread block = 1472,0,0
thread block = 1473,0,0
thread block = 1474,0,0
thread block = 1475,0,0
thread block = 1476,0,0
thread block = 1477,0,0
thread block = 1478,0,0
thread block = 1479,0,0
thread block = 1480,0,0
thread block = 1481,0,0
thread block = 1482,0,0
thread block = 1483,0,0
thread block = 1484,0,0
thread block = 1485,0,0
thread block = 1486,0,0
thread block = 1487,0,0
thread block = 1488,0,0
thread block = 1489,0,0
thread block = 1490,0,0
thread block = 1491,0,0
thread block = 1492,0,0
thread block = 1493,0,0
thread block = 1494,0,0
thread block = 1495,0,0
thread block = 1496,0,0
thread block = 1497,0,0
thread block = 1498,0,0
thread block = 1499,0,0
thread block = 1500,0,0
thread block = 1501,0,0
thread block = 1502,0,0
thread block = 1503,0,0
thread block = 1504,0,0
thread block = 1505,0,0
thread block = 1506,0,0
thread block = 1507,0,0
thread block = 1508,0,0
thread block = 1509,0,0
thread block = 1510,0,0
thread block = 1511,0,0
thread block = 1512,0,0
thread block = 1513,0,0
thread block = 1514,0,0
thread block = 1515,0,0
thread block = 1516,0,0
thread block = 1517,0,0
thread block = 1518,0,0
thread block = 1519,0,0
thread block = 1520,0,0
thread block = 1521,0,0
thread block = 1522,0,0
thread block = 1523,0,0
thread block = 1524,0,0
thread block = 1525,0,0
thread block = 1526,0,0
thread block = 1527,0,0
thread block = 1528,0,0
thread block = 1529,0,0
thread block = 1530,0,0
thread block = 1531,0,0
thread block = 1532,0,0
thread block = 1533,0,0
thread block = 1534,0,0
thread block = 1535,0,0
thread block = 1536,0,0
thread block = 1537,0,0
thread block = 1538,0,0
thread block = 1539,0,0
thread block = 1540,0,0
thread block = 1541,0,0
thread block = 1542,0,0
thread block = 1543,0,0
thread block = 1544,0,0
thread block = 1545,0,0
thread block = 1546,0,0
thread block = 1547,0,0
thread block = 1548,0,0
thread block = 1549,0,0
thread block = 1550,0,0
thread block = 1551,0,0
thread block = 1552,0,0
thread block = 1553,0,0
thread block = 1554,0,0
thread block = 1555,0,0
thread block = 1556,0,0
thread block = 1557,0,0
thread block = 1558,0,0
thread block = 1559,0,0
thread block = 1560,0,0
thread block = 1561,0,0
thread block = 1562,0,0
thread block = 1563,0,0
thread block = 1564,0,0
thread block = 1565,0,0
thread block = 1566,0,0
thread block = 1567,0,0
thread block = 1568,0,0
thread block = 1569,0,0
thread block = 1570,0,0
thread block = 1571,0,0
thread block = 1572,0,0
thread block = 1573,0,0
thread block = 1574,0,0
thread block = 1575,0,0
thread block = 1576,0,0
thread block = 1577,0,0
thread block = 1578,0,0
thread block = 1579,0,0
thread block = 1580,0,0
thread block = 1581,0,0
thread block = 1582,0,0
thread block = 1583,0,0
thread block = 1584,0,0
thread block = 1585,0,0
thread block = 1586,0,0
thread block = 1587,0,0
thread block = 1588,0,0
thread block = 1589,0,0
thread block = 1590,0,0
thread block = 1591,0,0
thread block = 1592,0,0
thread block = 1593,0,0
thread block = 1594,0,0
thread block = 1595,0,0
thread block = 1596,0,0
thread block = 1597,0,0
thread block = 1598,0,0
thread block = 1599,0,0
thread block = 1600,0,0
thread block = 1601,0,0
thread block = 1602,0,0
thread block = 1603,0,0
thread block = 1604,0,0
thread block = 1605,0,0
thread block = 1606,0,0
thread block = 1607,0,0
thread block = 1608,0,0
thread block = 1609,0,0
thread block = 1610,0,0
thread block = 1611,0,0
thread block = 1612,0,0
thread block = 1613,0,0
thread block = 1614,0,0
thread block = 1615,0,0
thread block = 1616,0,0
thread block = 1617,0,0
thread block = 1618,0,0
thread block = 1619,0,0
thread block = 1620,0,0
thread block = 1621,0,0
thread block = 1622,0,0
thread block = 1623,0,0
thread block = 1624,0,0
thread block = 1625,0,0
thread block = 1626,0,0
thread block = 1627,0,0
thread block = 1628,0,0
thread block = 1629,0,0
thread block = 1630,0,0
thread block = 1631,0,0
thread block = 1632,0,0
thread block = 1633,0,0
thread block = 1634,0,0
thread block = 1635,0,0
thread block = 1636,0,0
thread block = 1637,0,0
thread block = 1638,0,0
thread block = 1639,0,0
thread block = 1640,0,0
thread block = 1641,0,0
thread block = 1642,0,0
thread block = 1643,0,0
thread block = 1644,0,0
thread block = 1645,0,0
thread block = 1646,0,0
thread block = 1647,0,0
thread block = 1648,0,0
thread block = 1649,0,0
thread block = 1650,0,0
thread block = 1651,0,0
thread block = 1652,0,0
thread block = 1653,0,0
thread block = 1654,0,0
thread block = 1655,0,0
thread block = 1656,0,0
thread block = 1657,0,0
thread block = 1658,0,0
thread block = 1659,0,0
thread block = 1660,0,0
thread block = 1661,0,0
thread block = 1662,0,0
thread block = 1663,0,0
thread block = 1664,0,0
thread block = 1665,0,0
thread block = 1666,0,0
thread block = 1667,0,0
thread block = 1668,0,0
thread block = 1669,0,0
thread block = 1670,0,0
thread block = 1671,0,0
thread block = 1672,0,0
thread block = 1673,0,0
thread block = 1674,0,0
thread block = 1675,0,0
thread block = 1676,0,0
thread block = 1677,0,0
thread block = 1678,0,0
thread block = 1679,0,0
thread block = 1680,0,0
thread block = 1681,0,0
thread block = 1682,0,0
thread block = 1683,0,0
thread block = 1684,0,0
thread block = 1685,0,0
thread block = 1686,0,0
thread block = 1687,0,0
thread block = 1688,0,0
thread block = 1689,0,0
thread block = 1690,0,0
thread block = 1691,0,0
thread block = 1692,0,0
thread block = 1693,0,0
thread block = 1694,0,0
thread block = 1695,0,0
thread block = 1696,0,0
thread block = 1697,0,0
thread block = 1698,0,0
thread block = 1699,0,0
thread block = 1700,0,0
thread block = 1701,0,0
thread block = 1702,0,0
thread block = 1703,0,0
thread block = 1704,0,0
thread block = 1705,0,0
thread block = 1706,0,0
thread block = 1707,0,0
thread block = 1708,0,0
thread block = 1709,0,0
thread block = 1710,0,0
thread block = 1711,0,0
thread block = 1712,0,0
thread block = 1713,0,0
thread block = 1714,0,0
thread block = 1715,0,0
thread block = 1716,0,0
thread block = 1717,0,0
thread block = 1718,0,0
thread block = 1719,0,0
thread block = 1720,0,0
thread block = 1721,0,0
thread block = 1722,0,0
thread block = 1723,0,0
thread block = 1724,0,0
thread block = 1725,0,0
thread block = 1726,0,0
thread block = 1727,0,0
thread block = 1728,0,0
thread block = 1729,0,0
thread block = 1730,0,0
thread block = 1731,0,0
thread block = 1732,0,0
thread block = 1733,0,0
thread block = 1734,0,0
thread block = 1735,0,0
thread block = 1736,0,0
thread block = 1737,0,0
thread block = 1738,0,0
thread block = 1739,0,0
thread block = 1740,0,0
thread block = 1741,0,0
thread block = 1742,0,0
thread block = 1743,0,0
thread block = 1744,0,0
thread block = 1745,0,0
thread block = 1746,0,0
thread block = 1747,0,0
thread block = 1748,0,0
thread block = 1749,0,0
thread block = 1750,0,0
thread block = 1751,0,0
thread block = 1752,0,0
thread block = 1753,0,0
thread block = 1754,0,0
thread block = 1755,0,0
thread block = 1756,0,0
thread block = 1757,0,0
thread block = 1758,0,0
thread block = 1759,0,0
thread block = 1760,0,0
thread block = 1761,0,0
thread block = 1762,0,0
thread block = 1763,0,0
thread block = 1764,0,0
thread block = 1765,0,0
thread block = 1766,0,0
thread block = 1767,0,0
thread block = 1768,0,0
thread block = 1769,0,0
thread block = 1770,0,0
thread block = 1771,0,0
thread block = 1772,0,0
thread block = 1773,0,0
thread block = 1774,0,0
thread block = 1775,0,0
thread block = 1776,0,0
thread block = 1777,0,0
thread block = 1778,0,0
thread block = 1779,0,0
thread block = 1780,0,0
thread block = 1781,0,0
thread block = 1782,0,0
thread block = 1783,0,0
thread block = 1784,0,0
thread block = 1785,0,0
thread block = 1786,0,0
thread block = 1787,0,0
thread block = 1788,0,0
thread block = 1789,0,0
thread block = 1790,0,0
thread block = 1791,0,0
thread block = 1792,0,0
thread block = 1793,0,0
thread block = 1794,0,0
thread block = 1795,0,0
thread block = 1796,0,0
thread block = 1797,0,0
thread block = 1798,0,0
thread block = 1799,0,0
thread block = 1800,0,0
thread block = 1801,0,0
thread block = 1802,0,0
thread block = 1803,0,0
thread block = 1804,0,0
thread block = 1805,0,0
thread block = 1806,0,0
thread block = 1807,0,0
thread block = 1808,0,0
thread block = 1809,0,0
thread block = 1810,0,0
thread block = 1811,0,0
thread block = 1812,0,0
thread block = 1813,0,0
thread block = 1814,0,0
thread block = 1815,0,0
thread block = 1816,0,0
thread block = 1817,0,0
thread block = 1818,0,0
thread block = 1819,0,0
thread block = 1820,0,0
thread block = 1821,0,0
thread block = 1822,0,0
thread block = 1823,0,0
thread block = 1824,0,0
thread block = 1825,0,0
thread block = 1826,0,0
thread block = 1827,0,0
thread block = 1828,0,0
thread block = 1829,0,0
thread block = 1830,0,0
thread block = 1831,0,0
thread block = 1832,0,0
thread block = 1833,0,0
thread block = 1834,0,0
thread block = 1835,0,0
thread block = 1836,0,0
thread block = 1837,0,0
thread block = 1838,0,0
thread block = 1839,0,0
thread block = 1840,0,0
thread block = 1841,0,0
thread block = 1842,0,0
thread block = 1843,0,0
thread block = 1844,0,0
thread block = 1845,0,0
thread block = 1846,0,0
thread block = 1847,0,0
thread block = 1848,0,0
thread block = 1849,0,0
thread block = 1850,0,0
thread block = 1851,0,0
thread block = 1852,0,0
thread block = 1853,0,0
thread block = 1854,0,0
thread block = 1855,0,0
thread block = 1856,0,0
thread block = 1857,0,0
thread block = 1858,0,0
thread block = 1859,0,0
thread block = 1860,0,0
thread block = 1861,0,0
thread block = 1862,0,0
thread block = 1863,0,0
thread block = 1864,0,0
thread block = 1865,0,0
thread block = 1866,0,0
thread block = 1867,0,0
thread block = 1868,0,0
thread block = 1869,0,0
thread block = 1870,0,0
thread block = 1871,0,0
thread block = 1872,0,0
thread block = 1873,0,0
thread block = 1874,0,0
thread block = 1875,0,0
thread block = 1876,0,0
thread block = 1877,0,0
thread block = 1878,0,0
thread block = 1879,0,0
thread block = 1880,0,0
thread block = 1881,0,0
thread block = 1882,0,0
thread block = 1883,0,0
thread block = 1884,0,0
thread block = 1885,0,0
thread block = 1886,0,0
thread block = 1887,0,0
thread block = 1888,0,0
thread block = 1889,0,0
thread block = 1890,0,0
thread block = 1891,0,0
thread block = 1892,0,0
thread block = 1893,0,0
thread block = 1894,0,0
thread block = 1895,0,0
thread block = 1896,0,0
thread block = 1897,0,0
thread block = 1898,0,0
thread block = 1899,0,0
thread block = 1900,0,0
thread block = 1901,0,0
thread block = 1902,0,0
thread block = 1903,0,0
thread block = 1904,0,0
thread block = 1905,0,0
thread block = 1906,0,0
thread block = 1907,0,0
thread block = 1908,0,0
thread block = 1909,0,0
thread block = 1910,0,0
thread block = 1911,0,0
thread block = 1912,0,0
thread block = 1913,0,0
thread block = 1914,0,0
thread block = 1915,0,0
thread block = 1916,0,0
thread block = 1917,0,0
thread block = 1918,0,0
thread block = 1919,0,0
thread block = 1920,0,0
thread block = 1921,0,0
thread block = 1922,0,0
thread block = 1923,0,0
thread block = 1924,0,0
thread block = 1925,0,0
thread block = 1926,0,0
thread block = 1927,0,0
thread block = 1928,0,0
thread block = 1929,0,0
thread block = 1930,0,0
thread block = 1931,0,0
thread block = 1932,0,0
thread block = 1933,0,0
thread block = 1934,0,0
thread block = 1935,0,0
thread block = 1936,0,0
thread block = 1937,0,0
thread block = 1938,0,0
thread block = 1939,0,0
thread block = 1940,0,0
thread block = 1941,0,0
thread block = 1942,0,0
thread block = 1943,0,0
thread block = 1944,0,0
thread block = 1945,0,0
thread block = 1946,0,0
thread block = 1947,0,0
thread block = 1948,0,0
thread block = 1949,0,0
thread block = 1950,0,0
thread block = 1951,0,0
thread block = 1952,0,0
thread block = 1953,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12853
gpu_sim_insn = 10003336
gpu_ipc =     778.2880
gpu_tot_sim_cycle = 29378
gpu_tot_sim_insn = 31008836
gpu_tot_ipc =    1055.5122
gpu_tot_issued_cta = 5862
gpu_occupancy = 78.2407% 
gpu_tot_occupancy = 84.6740% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4341
partiton_level_parallism_total  =       3.1926
partiton_level_parallism_util =      15.2540
partiton_level_parallism_util_total  =      13.6306
L2_BW  =     112.7104 GB/Sec
L2_BW_total  =     147.8298 GB/Sec
gpu_total_sim_rate=775220

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1114, Miss = 1101, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1174, Miss = 1142, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1172, Miss = 1171, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1154, Miss = 1154, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1158, Miss = 1128, Miss_rate = 0.974, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1170, Miss = 1170, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1204, Miss = 1203, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1136, Miss = 1136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1259, Miss = 1215, Miss_rate = 0.965, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1184, Miss = 1184, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1172, Miss = 1171, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1168, Miss = 1168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 93969
	L1D_total_cache_misses = 93847
	L1D_total_cache_miss_rate = 0.9987
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.134
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70314
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 70

Total_core_cache_fail_stats:
ctas_completed 5862, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
260, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 234, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 222, 217, 217, 217, 217, 217, 217, 217, 217, 217, 217, 217, 217, 217, 217, 
gpgpu_n_tot_thrd_icount = 31008836
gpgpu_n_tot_w_icount = 1157361
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 93792
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3000149
gpgpu_n_store_insn = 70
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:843705	W0_Idle:46743	W0_Scoreboard:940407	W1:779	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:968995
single_issue_nums: WS0:289669	WS1:289436	WS2:289128	WS3:289128	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 750336 {8:93792,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3751680 {40:93792,}
maxmflatency = 425 
max_icnt2mem_latency = 31 
maxmrqlatency = 81 
max_icnt2sh_latency = 4 
averagemflatency = 288 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4500 	14716 	9377 	10057 	12938 	10716 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31258 	62534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	93792 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	93686 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6422      6447      6844      6878      7198      7225      7566      7596      7954      7976 
dram[1]:      5351      5349      5564      7148      6010      6051      6439      6495      6827      6846      7178      7191      7564      7569      7932      7956 
dram[2]:      5349      5351      5535      5564      5984      6034      6432      6442      6849      6859      7198      7222      7588      7590      7962      7978 
dram[3]:      5351      5349      5564      5538      6012      6052      6466      6468      6825      6846      7178      7193      7564      7566      7942      7961 
dram[4]:      5349      5351      5535      5564      6022      6017      6437      6439      6851      6864      7195      7218      7581      7588      7954      7968 
dram[5]:      5351      5349      5564      5538      6027      6046      6451      6478      6827      6844      7176      7191      7556      7566      7930      7945 
dram[6]:      5349      5351      5535      5564      6032      6039      6422      6481      6854      6876      7196      7213      7574      7571      7957      7976 
dram[7]:      5351      5349      5564      5538      6025      6061      6437      6509      6834      6846      7178      7191      7571      7554      7932      7959 
dram[8]:      5349      5351      5535      5564      5984      6013      6432      6502      6854      6868      7195      7213      7544      7557      7961      7991 
dram[9]:      5351      5349      5564      5538      6010      6040      6444      6495      6835      6849      7171      7191      7520      7537      7937      7954 
dram[10]:      5349      5351      5535      5564      5989      6049      6473      6486      6859      6880      7195      7227      7545      7605      7964      7981 
dram[11]:      5351      5349      5564      5538      5989      6046      6459      6490      6841      6851      7171      7191      7547      7554      7969      7956 
dram[12]:      5349      5351      5535      5564      5989      6006      6483      6488      6856      6883      7181      7212      7569      7588      7956      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6497      6473      6841      6849      7162      7190      7544      7545      7933      7954 
dram[14]:      5349      5351      5535      5564      5984      6013      6471      6473      6856      6876      7183      7218      7549      7567      7959      7979 
dram[15]:      5351      5349      5564      5538      6012      6059      6471      6473      6837      6851      7161      7191      7532      7549      7935      7949 
dram[16]:      5349      5351      5535      5564      5996      6029      6456      6503      6863      6864      7205      7229      7545      7593      6544      7968 
dram[17]:      5351      5349      5564      5538      6010      6044      6463      6478      6842      6847      7188      7195      7545      7564      7925      7944 
dram[18]:      5349      5351      5535      5564      6010      6020      6429      6464      6858      6869      7208      7207      7545      7561      7952      7976 
dram[19]:      5351      5349      5564      5538      6022      6047      6459      6468      6839      6852      7188      7191      7542      7547      7920      7954 
dram[20]:      5349      5351      5535      5564      6010      6020      6442      6464      6863      6883      7205      7224      7593      7552      7952      7944 
dram[21]:      5351      5349      5564      5538      6023      6047      6452      6480      6846      6849      7188      7195      7583      7549      7928      7947 
dram[22]:      5349      5351      5535      5564      6023      6025      6441      6459      6859      6887      7203      7227      7547      7591      7952      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6454      6497      6841      6851      7188      7195      7525      7573      7937      7942 
dram[24]:      5349      5351      5535      5564      6029      6005      6485      6456      6859      6869      7203      7230      7521      7557      7950      7971 
dram[25]:      5351      5349      5564      5538      6020      6051      6461      6464      6842      6851      7186      7195      7537      7547      7930      7947 
dram[26]:      5349      5351      5535      5564      6030      6001      6456      6458      6861      6876      7196      7217      7544      7554      7959      7969 
dram[27]:      5351      5349      5564      5538      6020      6049      6459      6475      6844      6861      7186      7195      7532      7533      7930      7944 
dram[28]:      5349      5351      5535      5564      5981      6001      6449      6442      6861      6888      7203      7215      7545      7557      7947      7981 
dram[29]:      5351      5349      5564      5538      6008      6049      6475      6481      6844      6861      7179      7193      7540      7542      7920      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6446      6463      6878      6883      7198      7229      7547      7583      7947      7974 
dram[31]:      5351      5349      5564      5538      6010      6044      6463      6476      6849      6856      7183      7193      7537      7547      7927      7942 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62534/1056 = 59.217804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       129       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       129       128       128       128       128       129       128       128       128       128       128       128       128        80        80 
dram[4]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       129       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       129       128       128       129       128       128        88        80 
dram[19]:       128       128       128       128       129       128       129       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       129       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       129       128       128       128       130       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       129       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[30]:       128       128       129       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[31]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62534
bank skew: 130/80 = 1.62
chip skew: 1962/1952 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        464       450       434       436       424       437       425       429       427       435       424       424       421       428       435       438
dram[1]:        463       452       433       427       428       444       421       438       421       423       424       424       423       420       422       422
dram[2]:        465       448       432       441       421       432       428       440       426       432       422       424       426       431       437       430
dram[3]:        466       448       433       434       425       441       427       434       417       424       422       420       419       420       422       422
dram[4]:        462       453       431       439       429       429       425       433       425       428       424       426       421       426       429       425
dram[5]:        466       447       435       430       433       438       429       429       417       425       424       431       420       421       428       430
dram[6]:        466       449       432       438       433       437       427       436       428       432       423       425       421       431       435       441
dram[7]:        463       451       436       428       426       444       426       440       422       425       419       428       419       418       426       431
dram[8]:        463       450       430       435       422       429       423       433       427       431       422       426       423       431       433       432
dram[9]:        463       453       434       432       425       441       424       432       423       425       421       425       419       420       424       424
dram[10]:        465       449       434       439       426       435       426       428       431       432       422       428       425       429       424       430
dram[11]:        467       449       430       430       427       436       427       427       424       427       423       426       420       425       425       426
dram[12]:        464       450       432       436       425       430       431       427       426       434       420       425       421       426       430       435
dram[13]:        464       450       433       432       431       441       435       425       418       425       423       427       419       420       421       424
dram[14]:        464       450       436       437       424       437       428       434       427       439       423       428       424       430       431       434
dram[15]:        468       450       431       432       428       442       432       428       419       424       424       428       420       428       423       426
dram[16]:        463       448       432       438       422       430       425       437       431       430       424       421       427       432       442       434
dram[17]:        464       452       430       426       423       435       436       435       421       422       420       426       423       425       422       429
dram[18]:        462       452       432       433       421       430       420       435       429       431       425       421       422       426       440       433
dram[19]:        463       450       428       428       430       438       429       434       420       425       423       428       421       427       428       428
dram[20]:        462       451       433       435       425       426       432       429       425       435       422       421       427       431       423       428
dram[21]:        466       449       431       432       429       438       424       432       419       421       421       427       424       422       411       424
dram[22]:        462       451       433       437       426       428       426       436       439       435       421       423       421       432       429       435
dram[23]:        464       451       429       430       424       433       432       441       424       424       423       421       421       424       417       424
dram[24]:        463       452       435       433       429       427       436       432       425       434       425       424       422       426       430       432
dram[25]:        466       449       431       431       427       438       422       428       421       424       422       421       423       428       425       427
dram[26]:        465       450       431       439       424       426       429       435       426       432       423       424       424       429       433       439
dram[27]:        463       452       427       430       428       440       428       429       421       423       422       428       421       427       424       424
dram[28]:        465       450       434       434       426       425       427       426       428       429       422       424       421       430       433       428
dram[29]:        463       450       432       430       425       441       438       432       422       419       422       428       421       426       425       427
dram[30]:        462       452       431       441       424       429       426       440       427       429       423       426       427       428       436       427
dram[31]:        461       453       428       428       421       438       429       443       420       424       424       425       422       428       424       428
maximum mf latency per bank:
dram[0]:        418       409       425       387       363       402       369       368       378       393       375       379       357       361       388       375
dram[1]:        398       396       408       381       366       412       355       394       357       367       363       362       380       361       358       359
dram[2]:        410       399       406       401       368       377       372       381       372       395       372       378       371       389       391       385
dram[3]:        403       388       394       381       372       409       368       388       355       377       369       356       364       374       371       358
dram[4]:        404       409       401       402       385       379       368       376       372       392       397       388       364       360       385       358
dram[5]:        405       388       394       381       379       397       375       374       360       369       381       370       388       365       370       385
dram[6]:        422       405       390       389       394       414       374       403       373       390       383       396       362       372       390       380
dram[7]:        397       392       407       381       378       411       375       401       371       370       365       372       376       356       370       368
dram[8]:        411       411       399       397       360       370       368       397       388       399       385       403       361       386       389       385
dram[9]:        401       406       405       381       366       404       368       371       367       371       363       377       361       368       357       363
dram[10]:        410       393       411       393       368       393       369       360       380       400       382       407       373       373       370       366
dram[11]:        407       399       394       381       366       386       376       368       363       371       382       371       361       375       358       365
dram[12]:        417       390       417       393       364       371       376       366       384       387       363       384       358       372       371       376
dram[13]:        399       395       400       381       375       410       379       363       366       367       364       372       376       365       367       361
dram[14]:        411       393       424       389       374       406       371       377       377       405       391       396       362       394       382       382
dram[15]:        402       391       394       381       370       402       367       363       369       365       369       369       380       373       363       362
dram[16]:        412       402       413       398       373       376       367       383       389       366       371       370       378       385       383       384
dram[17]:        391       402       406       381       363       378       378       404       362       368       356       368       384       384       370       372
dram[18]:        408       402       405       391       356       385       359       385       390       370       393       384       370       366       368       378
dram[19]:        398       395       399       381       380       400       376       407       371       368       372       372       362       378       366       366
dram[20]:        406       390       401       397       368       376       379       374       382       369       371       362       382       391       363       366
dram[21]:        403       388       394       381       376       398       358       378       359       361       367       372       374       362       366       356
dram[22]:        409       404       409       396       375       381       368       380       387       381       371       384       363       394       393       373
dram[23]:        400       393       396       381       369       383       376       382       367       370       364       367       368       374       356       358
dram[24]:        411       405       419       389       371       374       383       374       389       380       393       368       366       360       381       378
dram[25]:        402       394       395       381       374       394       370       370       368       362       367       358       369       381       357       360
dram[26]:        416       404       405       401       371       383       370       395       369       395       369       407       370       384       383       392
dram[27]:        395       399       394       398       379       398       362       369       368       371       358       369       374       386       363       364
dram[28]:        418       403       405       397       384       383       360       362       385       367       372       383       364       382       372       364
dram[29]:        400       395       398       381       371       412       374       384       363       366       361       378       377       378       365       362
dram[30]:        403       399       409       399       376       394       374       416       382       366       393       386       386       370       397       372
dram[31]:        401       404       394       393       364       378       364       405       369       362       377       367       375       372       370       381
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15282 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1131
n_activity=3027 dram_eff=0.6449
bk0: 128a 17099i bk1: 128a 17095i bk2: 128a 17117i bk3: 128a 17107i bk4: 128a 17131i bk5: 128a 17085i bk6: 128a 17122i bk7: 128a 17100i bk8: 128a 17118i bk9: 128a 17106i bk10: 128a 17125i bk11: 128a 17113i bk12: 128a 17124i bk13: 128a 17114i bk14: 80a 17158i bk15: 80a 17143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610027
Bank_Level_Parallism_Col = 1.559953
Bank_Level_Parallism_Ready = 1.098873
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559953 

BW Util details:
bwutil = 0.113114 
total_CMD = 17257 
util_bw = 1952 
Wasted_Col = 609 
Wasted_Row = 52 
Idle = 14644 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15282 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113114 
Either_Row_CoL_Bus_Util = 0.114446 
Issued_on_Two_Bus_Simul_Util = 0.001449 
issued_two_Eff = 0.012658 
queue_avg = 0.959205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.959205
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15271 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3099 dram_eff=0.6305
bk0: 128a 17092i bk1: 128a 17101i bk2: 128a 17134i bk3: 129a 17092i bk4: 128a 17105i bk5: 128a 17102i bk6: 128a 17123i bk7: 128a 17103i bk8: 128a 17120i bk9: 128a 17104i bk10: 128a 17116i bk11: 128a 17113i bk12: 129a 17092i bk13: 128a 17108i bk14: 80a 17156i bk15: 80a 17154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599323
Bank_Level_Parallism_Col = 1.544260
Bank_Level_Parallism_Ready = 1.085977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544260 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 646 
Wasted_Row = 58 
Idle = 14599 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 504 
rwq = 0 
CCDLc_limit_alone = 504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15271 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.115084 
Issued_on_Two_Bus_Simul_Util = 0.001159 
issued_two_Eff = 0.010070 
queue_avg = 0.877093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.877093
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15276 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3060 dram_eff=0.6382
bk0: 129a 17073i bk1: 128a 17094i bk2: 128a 17110i bk3: 128a 17098i bk4: 128a 17130i bk5: 128a 17105i bk6: 128a 17115i bk7: 128a 17099i bk8: 128a 17120i bk9: 128a 17102i bk10: 128a 17138i bk11: 128a 17132i bk12: 128a 17130i bk13: 128a 17106i bk14: 80a 17155i bk15: 80a 17151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606952
Bank_Level_Parallism_Col = 1.558002
Bank_Level_Parallism_Ready = 1.093702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558002 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 599 
Wasted_Row = 66 
Idle = 14639 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15276 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.114794 
Issued_on_Two_Bus_Simul_Util = 0.001275 
issued_two_Eff = 0.011106 
queue_avg = 0.992583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.992583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15273 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3148 dram_eff=0.6207
bk0: 128a 17091i bk1: 129a 17080i bk2: 128a 17131i bk3: 128a 17106i bk4: 128a 17127i bk5: 128a 17099i bk6: 129a 17090i bk7: 128a 17095i bk8: 128a 17135i bk9: 128a 17106i bk10: 128a 17128i bk11: 128a 17118i bk12: 128a 17127i bk13: 128a 17114i bk14: 80a 17159i bk15: 80a 17141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548257
Bank_Level_Parallism_Col = 1.502086
Bank_Level_Parallism_Ready = 1.087513
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502086 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 694 
Wasted_Row = 77 
Idle = 14532 

BW Util Bottlenecks: 
RCDc_limit = 261 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 539 
rwq = 0 
CCDLc_limit_alone = 539 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15273 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.114968 
Issued_on_Two_Bus_Simul_Util = 0.001275 
issued_two_Eff = 0.011089 
queue_avg = 0.902011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.902011
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15274 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3091 dram_eff=0.6322
bk0: 130a 17043i bk1: 128a 17092i bk2: 128a 17131i bk3: 128a 17112i bk4: 128a 17131i bk5: 128a 17085i bk6: 128a 17117i bk7: 128a 17088i bk8: 128a 17130i bk9: 128a 17114i bk10: 128a 17132i bk11: 128a 17111i bk12: 128a 17110i bk13: 128a 17099i bk14: 80a 17147i bk15: 80a 17145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631960
Bank_Level_Parallism_Col = 1.583432
Bank_Level_Parallism_Ready = 1.093142
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583432 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 592 
Wasted_Row = 76 
Idle = 14635 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15274 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.114910 
Issued_on_Two_Bus_Simul_Util = 0.001333 
issued_two_Eff = 0.011599 
queue_avg = 0.930173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.930173
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15276 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3068 dram_eff=0.6366
bk0: 128a 17090i bk1: 128a 17103i bk2: 128a 17136i bk3: 128a 17117i bk4: 128a 17114i bk5: 128a 17107i bk6: 128a 17112i bk7: 129a 17082i bk8: 128a 17140i bk9: 128a 17108i bk10: 128a 17123i bk11: 128a 17098i bk12: 128a 17131i bk13: 128a 17116i bk14: 80a 17159i bk15: 80a 17154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595338
Bank_Level_Parallism_Col = 1.542566
Bank_Level_Parallism_Ready = 1.083973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542566 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 604 
Wasted_Row = 60 
Idle = 14640 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15276 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.114794 
Issued_on_Two_Bus_Simul_Util = 0.001275 
issued_two_Eff = 0.011106 
queue_avg = 0.852871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.852871
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15280 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1131
n_activity=3020 dram_eff=0.6464
bk0: 128a 17097i bk1: 128a 17094i bk2: 128a 17114i bk3: 128a 17119i bk4: 128a 17133i bk5: 128a 17089i bk6: 128a 17099i bk7: 128a 17097i bk8: 128a 17119i bk9: 128a 17102i bk10: 128a 17127i bk11: 128a 17116i bk12: 128a 17132i bk13: 128a 17118i bk14: 80a 17157i bk15: 80a 17147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610728
Bank_Level_Parallism_Col = 1.555991
Bank_Level_Parallism_Ready = 1.089652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555991 

BW Util details:
bwutil = 0.113114 
total_CMD = 17257 
util_bw = 1952 
Wasted_Col = 612 
Wasted_Row = 46 
Idle = 14647 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15280 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113114 
Either_Row_CoL_Bus_Util = 0.114562 
Issued_on_Two_Bus_Simul_Util = 0.001333 
issued_two_Eff = 0.011634 
queue_avg = 0.996523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.996523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15271 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3133 dram_eff=0.6237
bk0: 128a 17092i bk1: 128a 17102i bk2: 128a 17127i bk3: 128a 17108i bk4: 128a 17128i bk5: 128a 17096i bk6: 128a 17128i bk7: 129a 17087i bk8: 128a 17118i bk9: 128a 17097i bk10: 129a 17103i bk11: 128a 17104i bk12: 128a 17127i bk13: 128a 17129i bk14: 80a 17159i bk15: 80a 17146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568664
Bank_Level_Parallism_Col = 1.522090
Bank_Level_Parallism_Ready = 1.096213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522090 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 662 
Wasted_Row = 71 
Idle = 14570 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15271 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.115084 
Issued_on_Two_Bus_Simul_Util = 0.001159 
issued_two_Eff = 0.010070 
queue_avg = 0.923104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.923104
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15275 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3074 dram_eff=0.6353
bk0: 128a 17098i bk1: 128a 17091i bk2: 128a 17124i bk3: 128a 17112i bk4: 128a 17119i bk5: 128a 17095i bk6: 128a 17118i bk7: 128a 17107i bk8: 128a 17127i bk9: 129a 17089i bk10: 128a 17119i bk11: 128a 17116i bk12: 128a 17117i bk13: 128a 17115i bk14: 80a 17157i bk15: 80a 17148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604952
Bank_Level_Parallism_Col = 1.556471
Bank_Level_Parallism_Ready = 1.088582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556471 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 608 
Wasted_Row = 64 
Idle = 14632 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15275 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.114852 
Issued_on_Two_Bus_Simul_Util = 0.001217 
issued_two_Eff = 0.010595 
queue_avg = 0.900272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.900272
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15284 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1131
n_activity=3082 dram_eff=0.6334
bk0: 128a 17092i bk1: 128a 17102i bk2: 128a 17131i bk3: 128a 17117i bk4: 128a 17140i bk5: 128a 17104i bk6: 128a 17112i bk7: 128a 17097i bk8: 128a 17126i bk9: 128a 17105i bk10: 128a 17133i bk11: 128a 17121i bk12: 128a 17132i bk13: 128a 17108i bk14: 80a 17160i bk15: 80a 17155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561059
Bank_Level_Parallism_Col = 1.504241
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504241 

BW Util details:
bwutil = 0.113114 
total_CMD = 17257 
util_bw = 1952 
Wasted_Col = 648 
Wasted_Row = 45 
Idle = 14612 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15284 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113114 
Either_Row_CoL_Bus_Util = 0.114330 
Issued_on_Two_Bus_Simul_Util = 0.001565 
issued_two_Eff = 0.013685 
queue_avg = 0.883873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.883873
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15272 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3069 dram_eff=0.6364
bk0: 128a 17096i bk1: 128a 17093i bk2: 128a 17119i bk3: 128a 17113i bk4: 128a 17117i bk5: 128a 17114i bk6: 128a 17116i bk7: 128a 17097i bk8: 128a 17112i bk9: 128a 17122i bk10: 129a 17110i bk11: 128a 17114i bk12: 128a 17110i bk13: 128a 17096i bk14: 80a 17160i bk15: 80a 17154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598637
Bank_Level_Parallism_Col = 1.553084
Bank_Level_Parallism_Ready = 1.074245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553084 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 617 
Wasted_Row = 71 
Idle = 14616 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15272 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.115026 
Issued_on_Two_Bus_Simul_Util = 0.001043 
issued_two_Eff = 0.009068 
queue_avg = 0.980298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.980298
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15278 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1131
n_activity=3036 dram_eff=0.643
bk0: 128a 17090i bk1: 128a 17103i bk2: 128a 17124i bk3: 128a 17114i bk4: 128a 17108i bk5: 128a 17104i bk6: 128a 17108i bk7: 128a 17105i bk8: 128a 17115i bk9: 128a 17104i bk10: 128a 17125i bk11: 128a 17106i bk12: 128a 17122i bk13: 128a 17114i bk14: 80a 17160i bk15: 80a 17153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.623843
Bank_Level_Parallism_Col = 1.572106
Bank_Level_Parallism_Ready = 1.090676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.572106 

BW Util details:
bwutil = 0.113114 
total_CMD = 17257 
util_bw = 1952 
Wasted_Col = 588 
Wasted_Row = 52 
Idle = 14665 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15278 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113114 
Either_Row_CoL_Bus_Util = 0.114678 
Issued_on_Two_Bus_Simul_Util = 0.001217 
issued_two_Eff = 0.010611 
queue_avg = 0.912441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.912441
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15268 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3121 dram_eff=0.6261
bk0: 129a 17072i bk1: 128a 17094i bk2: 128a 17119i bk3: 128a 17111i bk4: 128a 17110i bk5: 129a 17063i bk6: 128a 17102i bk7: 128a 17101i bk8: 128a 17127i bk9: 128a 17101i bk10: 128a 17136i bk11: 128a 17112i bk12: 128a 17118i bk13: 128a 17106i bk14: 80a 17161i bk15: 80a 17149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.586079
Bank_Level_Parallism_Col = 1.545909
Bank_Level_Parallism_Ready = 1.081372
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545909 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 661 
Wasted_Row = 86 
Idle = 14556 

BW Util Bottlenecks: 
RCDc_limit = 286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15268 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.115258 
Issued_on_Two_Bus_Simul_Util = 0.000985 
issued_two_Eff = 0.008547 
queue_avg = 0.940894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.940894
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15274 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3076 dram_eff=0.6349
bk0: 128a 17092i bk1: 128a 17102i bk2: 128a 17145i bk3: 128a 17130i bk4: 128a 17097i bk5: 129a 17072i bk6: 128a 17107i bk7: 128a 17097i bk8: 128a 17120i bk9: 128a 17102i bk10: 128a 17122i bk11: 128a 17109i bk12: 128a 17123i bk13: 128a 17108i bk14: 80a 17163i bk15: 80a 17159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587128
Bank_Level_Parallism_Col = 1.539713
Bank_Level_Parallism_Ready = 1.093190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539713 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 638 
Wasted_Row = 66 
Idle = 14600 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15274 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.114910 
Issued_on_Two_Bus_Simul_Util = 0.001159 
issued_two_Eff = 0.010086 
queue_avg = 0.885380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.88538
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15280 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1131
n_activity=3044 dram_eff=0.6413
bk0: 128a 17097i bk1: 128a 17091i bk2: 128a 17111i bk3: 128a 17104i bk4: 128a 17128i bk5: 128a 17080i bk6: 128a 17111i bk7: 128a 17091i bk8: 128a 17118i bk9: 128a 17110i bk10: 128a 17135i bk11: 128a 17101i bk12: 128a 17121i bk13: 128a 17108i bk14: 80a 17165i bk15: 80a 17155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614476
Bank_Level_Parallism_Col = 1.562183
Bank_Level_Parallism_Ready = 1.101434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562183 

BW Util details:
bwutil = 0.113114 
total_CMD = 17257 
util_bw = 1952 
Wasted_Col = 620 
Wasted_Row = 53 
Idle = 14632 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15280 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113114 
Either_Row_CoL_Bus_Util = 0.114562 
Issued_on_Two_Bus_Simul_Util = 0.001333 
issued_two_Eff = 0.011634 
queue_avg = 0.976068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.976068
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15278 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3064 dram_eff=0.6374
bk0: 128a 17091i bk1: 128a 17103i bk2: 128a 17127i bk3: 128a 17105i bk4: 128a 17115i bk5: 129a 17067i bk6: 128a 17121i bk7: 128a 17099i bk8: 128a 17123i bk9: 128a 17106i bk10: 128a 17123i bk11: 128a 17096i bk12: 128a 17122i bk13: 128a 17104i bk14: 80a 17152i bk15: 80a 17146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599175
Bank_Level_Parallism_Col = 1.540230
Bank_Level_Parallism_Ready = 1.101382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540230 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 666 
Wasted_Row = 48 
Idle = 14590 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15278 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.114678 
Issued_on_Two_Bus_Simul_Util = 0.001391 
issued_two_Eff = 0.012127 
queue_avg = 0.919917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.919917
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15273 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=2961 dram_eff=0.6602
bk0: 128a 17098i bk1: 128a 17094i bk2: 128a 17119i bk3: 128a 17098i bk4: 128a 17129i bk5: 128a 17093i bk6: 128a 17115i bk7: 128a 17107i bk8: 128a 17122i bk9: 128a 17096i bk10: 128a 17138i bk11: 128a 17124i bk12: 128a 17111i bk13: 128a 17104i bk14: 83a 17124i bk15: 80a 17142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.678374
Bank_Level_Parallism_Col = 1.624899
Bank_Level_Parallism_Ready = 1.080818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.621655 

BW Util details:
bwutil = 0.113287 
total_CMD = 17257 
util_bw = 1955 
Wasted_Col = 520 
Wasted_Row = 59 
Idle = 14723 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15273 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113287 
Either_Row_CoL_Bus_Util = 0.114968 
Issued_on_Two_Bus_Simul_Util = 0.001217 
issued_two_Eff = 0.010585 
queue_avg = 0.960190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.96019
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15275 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3054 dram_eff=0.6395
bk0: 128a 17092i bk1: 128a 17101i bk2: 128a 17139i bk3: 128a 17124i bk4: 128a 17116i bk5: 128a 17092i bk6: 128a 17129i bk7: 128a 17109i bk8: 128a 17123i bk9: 128a 17114i bk10: 129a 17097i bk11: 128a 17105i bk12: 128a 17121i bk13: 128a 17105i bk14: 80a 17167i bk15: 80a 17141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606595
Bank_Level_Parallism_Col = 1.556782
Bank_Level_Parallism_Ready = 1.095238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556782 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 592 
Wasted_Row = 63 
Idle = 14649 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15275 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.114852 
Issued_on_Two_Bus_Simul_Util = 0.001217 
issued_two_Eff = 0.010595 
queue_avg = 0.893377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.893377
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15267 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1137
n_activity=3118 dram_eff=0.6292
bk0: 128a 17099i bk1: 128a 17092i bk2: 128a 17102i bk3: 128a 17097i bk4: 128a 17131i bk5: 128a 17107i bk6: 128a 17124i bk7: 128a 17108i bk8: 129a 17093i bk9: 128a 17102i bk10: 128a 17129i bk11: 129a 17106i bk12: 128a 17116i bk13: 128a 17105i bk14: 88a 17142i bk15: 80a 17146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611383
Bank_Level_Parallism_Col = 1.564862
Bank_Level_Parallism_Ready = 1.083588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564862 

BW Util details:
bwutil = 0.113693 
total_CMD = 17257 
util_bw = 1962 
Wasted_Col = 615 
Wasted_Row = 76 
Idle = 14604 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15267 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113693 
Either_Row_CoL_Bus_Util = 0.115316 
Issued_on_Two_Bus_Simul_Util = 0.001391 
issued_two_Eff = 0.012060 
queue_avg = 0.872863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.872863
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15268 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1137
n_activity=3063 dram_eff=0.6405
bk0: 128a 17092i bk1: 128a 17103i bk2: 128a 17140i bk3: 128a 17120i bk4: 129a 17101i bk5: 128a 17103i bk6: 129a 17090i bk7: 128a 17098i bk8: 128a 17123i bk9: 128a 17104i bk10: 128a 17127i bk11: 128a 17117i bk12: 128a 17124i bk13: 128a 17093i bk14: 88a 17159i bk15: 80a 17143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597060
Bank_Level_Parallism_Col = 1.540812
Bank_Level_Parallism_Ready = 1.106014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540812 

BW Util details:
bwutil = 0.113693 
total_CMD = 17257 
util_bw = 1962 
Wasted_Col = 633 
Wasted_Row = 58 
Idle = 14604 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15268 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113693 
Either_Row_CoL_Bus_Util = 0.115258 
Issued_on_Two_Bus_Simul_Util = 0.001449 
issued_two_Eff = 0.012569 
queue_avg = 0.880628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.880628
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15269 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1136
n_activity=3007 dram_eff=0.6518
bk0: 128a 17099i bk1: 128a 17093i bk2: 128a 17117i bk3: 128a 17111i bk4: 128a 17114i bk5: 128a 17113i bk6: 128a 17104i bk7: 128a 17100i bk8: 128a 17119i bk9: 128a 17096i bk10: 128a 17138i bk11: 128a 17131i bk12: 128a 17119i bk13: 128a 17120i bk14: 88a 17149i bk15: 80a 17151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617103
Bank_Level_Parallism_Col = 1.565561
Bank_Level_Parallism_Ready = 1.068367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565561 

BW Util details:
bwutil = 0.113577 
total_CMD = 17257 
util_bw = 1960 
Wasted_Col = 581 
Wasted_Row = 55 
Idle = 14661 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15269 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113577 
Either_Row_CoL_Bus_Util = 0.115200 
Issued_on_Two_Bus_Simul_Util = 0.001159 
issued_two_Eff = 0.010060 
queue_avg = 0.954569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.954569
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15270 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1136
n_activity=3047 dram_eff=0.6433
bk0: 128a 17091i bk1: 128a 17103i bk2: 128a 17127i bk3: 128a 17116i bk4: 128a 17123i bk5: 128a 17095i bk6: 128a 17116i bk7: 128a 17099i bk8: 128a 17134i bk9: 128a 17101i bk10: 128a 17120i bk11: 128a 17107i bk12: 128a 17121i bk13: 128a 17117i bk14: 88a 17156i bk15: 80a 17152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608746
Bank_Level_Parallism_Col = 1.561638
Bank_Level_Parallism_Ready = 1.093367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.561638 

BW Util details:
bwutil = 0.113577 
total_CMD = 17257 
util_bw = 1960 
Wasted_Col = 587 
Wasted_Row = 60 
Idle = 14650 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15270 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113577 
Either_Row_CoL_Bus_Util = 0.115142 
Issued_on_Two_Bus_Simul_Util = 0.001217 
issued_two_Eff = 0.010569 
queue_avg = 0.842615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.842615
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15270 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=2995 dram_eff=0.6524
bk0: 128a 17099i bk1: 128a 17091i bk2: 128a 17122i bk3: 128a 17114i bk4: 128a 17139i bk5: 128a 17123i bk6: 128a 17099i bk7: 128a 17078i bk8: 128a 17113i bk9: 128a 17107i bk10: 128a 17136i bk11: 128a 17111i bk12: 128a 17121i bk13: 128a 17096i bk14: 82a 17164i bk15: 80a 17146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640156
Bank_Level_Parallism_Col = 1.593023
Bank_Level_Parallism_Ready = 1.078813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.593023 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 552 
Wasted_Row = 59 
Idle = 14692 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15270 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.115142 
Issued_on_Two_Bus_Simul_Util = 0.000869 
issued_two_Eff = 0.007549 
queue_avg = 0.966564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.966564
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15274 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1131
n_activity=3000 dram_eff=0.6507
bk0: 128a 17092i bk1: 128a 17100i bk2: 128a 17130i bk3: 128a 17106i bk4: 128a 17122i bk5: 128a 17109i bk6: 128a 17105i bk7: 128a 17090i bk8: 128a 17124i bk9: 128a 17108i bk10: 128a 17121i bk11: 128a 17117i bk12: 128a 17130i bk13: 128a 17114i bk14: 80a 17166i bk15: 80a 17145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625243
Bank_Level_Parallism_Col = 1.570464
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.570464 

BW Util details:
bwutil = 0.113114 
total_CMD = 17257 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 46 
Idle = 14682 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15274 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113114 
Either_Row_CoL_Bus_Util = 0.114910 
Issued_on_Two_Bus_Simul_Util = 0.000985 
issued_two_Eff = 0.008573 
queue_avg = 0.861390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.86139
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15279 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1131
n_activity=2973 dram_eff=0.6566
bk0: 128a 17098i bk1: 128a 17089i bk2: 128a 17116i bk3: 128a 17102i bk4: 128a 17111i bk5: 128a 17098i bk6: 128a 17105i bk7: 128a 17101i bk8: 128a 17129i bk9: 128a 17105i bk10: 128a 17131i bk11: 128a 17122i bk12: 128a 17127i bk13: 128a 17106i bk14: 80a 17159i bk15: 80a 17153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626883
Bank_Level_Parallism_Col = 1.575158
Bank_Level_Parallism_Ready = 1.091189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575158 

BW Util details:
bwutil = 0.113114 
total_CMD = 17257 
util_bw = 1952 
Wasted_Col = 585 
Wasted_Row = 52 
Idle = 14668 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15279 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002781 
CoL_Bus_Util = 0.113114 
Either_Row_CoL_Bus_Util = 0.114620 
Issued_on_Two_Bus_Simul_Util = 0.001275 
issued_two_Eff = 0.011122 
queue_avg = 0.988121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.988121
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15274 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3083 dram_eff=0.6338
bk0: 129a 17046i bk1: 128a 17103i bk2: 129a 17110i bk3: 128a 17104i bk4: 128a 17112i bk5: 128a 17100i bk6: 128a 17126i bk7: 128a 17104i bk8: 128a 17121i bk9: 128a 17106i bk10: 128a 17135i bk11: 128a 17125i bk12: 128a 17136i bk13: 128a 17096i bk14: 80a 17164i bk15: 80a 17155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.613063
Bank_Level_Parallism_Col = 1.551060
Bank_Level_Parallism_Ready = 1.107984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550668 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 601 
Wasted_Row = 63 
Idle = 14639 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15274 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.114910 
Issued_on_Two_Bus_Simul_Util = 0.001333 
issued_two_Eff = 0.011599 
queue_avg = 0.791505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.791505
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15270 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1133
n_activity=3140 dram_eff=0.6226
bk0: 129a 17072i bk1: 128a 17093i bk2: 128a 17132i bk3: 128a 17110i bk4: 130a 17092i bk5: 128a 17102i bk6: 128a 17118i bk7: 128a 17097i bk8: 128a 17124i bk9: 128a 17098i bk10: 128a 17127i bk11: 128a 17110i bk12: 128a 17117i bk13: 128a 17106i bk14: 80a 17153i bk15: 80a 17147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616433
Bank_Level_Parallism_Col = 1.568635
Bank_Level_Parallism_Ready = 1.083376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568635 

BW Util details:
bwutil = 0.113287 
total_CMD = 17257 
util_bw = 1955 
Wasted_Col = 614 
Wasted_Row = 72 
Idle = 14616 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15270 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113287 
Either_Row_CoL_Bus_Util = 0.115142 
Issued_on_Two_Bus_Simul_Util = 0.001159 
issued_two_Eff = 0.010065 
queue_avg = 0.937938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.937938
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15271 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3081 dram_eff=0.6339
bk0: 128a 17091i bk1: 128a 17105i bk2: 128a 17135i bk3: 128a 17105i bk4: 128a 17120i bk5: 128a 17099i bk6: 128a 17117i bk7: 129a 17083i bk8: 128a 17129i bk9: 128a 17111i bk10: 128a 17134i bk11: 128a 17113i bk12: 128a 17123i bk13: 128a 17103i bk14: 80a 17160i bk15: 80a 17150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587187
Bank_Level_Parallism_Col = 1.538852
Bank_Level_Parallism_Ready = 1.096774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538852 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 620 
Wasted_Row = 65 
Idle = 14619 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15271 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.115084 
Issued_on_Two_Bus_Simul_Util = 0.000985 
issued_two_Eff = 0.008560 
queue_avg = 0.857681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.857681
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15273 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3058 dram_eff=0.6387
bk0: 128a 17096i bk1: 128a 17092i bk2: 128a 17115i bk3: 129a 17086i bk4: 128a 17112i bk5: 128a 17106i bk6: 128a 17102i bk7: 128a 17091i bk8: 128a 17115i bk9: 128a 17104i bk10: 128a 17136i bk11: 128a 17116i bk12: 128a 17137i bk13: 128a 17101i bk14: 80a 17162i bk15: 80a 17146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640154
Bank_Level_Parallism_Col = 1.592283
Bank_Level_Parallism_Ready = 1.093702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592283 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 571 
Wasted_Row = 66 
Idle = 14667 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15273 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.114968 
Issued_on_Two_Bus_Simul_Util = 0.001101 
issued_two_Eff = 0.009577 
queue_avg = 0.909660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.90966
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15270 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3106 dram_eff=0.6288
bk0: 128a 17092i bk1: 128a 17101i bk2: 128a 17128i bk3: 128a 17110i bk4: 128a 17127i bk5: 128a 17098i bk6: 128a 17105i bk7: 128a 17107i bk8: 128a 17110i bk9: 128a 17114i bk10: 128a 17113i bk11: 128a 17108i bk12: 128a 17134i bk13: 129a 17087i bk14: 80a 17154i bk15: 80a 17147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.593220
Bank_Level_Parallism_Col = 1.545349
Bank_Level_Parallism_Ready = 1.093702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545349 

BW Util details:
bwutil = 0.113171 
total_CMD = 17257 
util_bw = 1953 
Wasted_Col = 638 
Wasted_Row = 64 
Idle = 14602 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15270 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113171 
Either_Row_CoL_Bus_Util = 0.115142 
Issued_on_Two_Bus_Simul_Util = 0.000927 
issued_two_Eff = 0.008052 
queue_avg = 0.912615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.912615
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15268 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3121 dram_eff=0.6261
bk0: 128a 17098i bk1: 128a 17090i bk2: 129a 17101i bk3: 128a 17089i bk4: 128a 17120i bk5: 128a 17101i bk6: 128a 17115i bk7: 128a 17095i bk8: 128a 17128i bk9: 128a 17117i bk10: 128a 17135i bk11: 128a 17113i bk12: 128a 17128i bk13: 129a 17080i bk14: 80a 17148i bk15: 80a 17144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618216
Bank_Level_Parallism_Col = 1.582774
Bank_Level_Parallism_Ready = 1.083419
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.582774 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 590 
Wasted_Row = 91 
Idle = 14622 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 432 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15268 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.003013 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.115258 
Issued_on_Two_Bus_Simul_Util = 0.000985 
issued_two_Eff = 0.008547 
queue_avg = 0.978965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.978965
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17257 n_nop=15273 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1132
n_activity=3116 dram_eff=0.6271
bk0: 130a 17068i bk1: 128a 17102i bk2: 128a 17122i bk3: 128a 17111i bk4: 128a 17130i bk5: 128a 17101i bk6: 128a 17126i bk7: 128a 17087i bk8: 128a 17122i bk9: 128a 17112i bk10: 128a 17121i bk11: 128a 17119i bk12: 128a 17121i bk13: 128a 17103i bk14: 80a 17165i bk15: 80a 17151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579046
Bank_Level_Parallism_Col = 1.529139
Bank_Level_Parallism_Ready = 1.114125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529139 

BW Util details:
bwutil = 0.113229 
total_CMD = 17257 
util_bw = 1954 
Wasted_Col = 648 
Wasted_Row = 61 
Idle = 14594 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17257 
n_nop = 15273 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.002897 
CoL_Bus_Util = 0.113229 
Either_Row_CoL_Bus_Util = 0.114968 
Issued_on_Two_Bus_Simul_Util = 0.001159 
issued_two_Eff = 0.010081 
queue_avg = 0.945240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.94524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1466, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1467, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1468, Miss = 978, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1468, Miss = 977, Miss_rate = 0.666, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1481, Miss = 985, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1483, Miss = 986, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1472, Miss = 984, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1467, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1465, Miss = 977, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1466, Miss = 978, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1464, Miss = 976, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 93792
L2_total_cache_misses = 62534
L2_total_cache_miss_rate = 0.6667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93792
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=93792
icnt_total_pkts_simt_to_mem=93792
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93792
Req_Network_cycles = 29378
Req_Network_injected_packets_per_cycle =       3.1926 
Req_Network_conflicts_per_cycle =       0.4384
Req_Network_conflicts_per_cycle_util =       1.8715
Req_Bank_Level_Parallism =      13.6306
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0091
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0499

Reply_Network_injected_packets_num = 93792
Reply_Network_cycles = 29378
Reply_Network_injected_packets_per_cycle =        3.1926
Reply_Network_conflicts_per_cycle =        0.1840
Reply_Network_conflicts_per_cycle_util =       0.8128
Reply_Bank_Level_Parallism =      14.0998
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0399
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 775220 (inst/sec)
gpgpu_simulation_rate = 734 (cycle/sec)
gpgpu_silicon_slowdown = 1971389x
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
thread block = 938,0,0
thread block = 939,0,0
thread block = 940,0,0
thread block = 941,0,0
thread block = 942,0,0
thread block = 943,0,0
thread block = 944,0,0
thread block = 945,0,0
thread block = 946,0,0
thread block = 947,0,0
thread block = 948,0,0
thread block = 949,0,0
thread block = 950,0,0
thread block = 951,0,0
thread block = 952,0,0
thread block = 953,0,0
thread block = 954,0,0
thread block = 955,0,0
thread block = 956,0,0
thread block = 957,0,0
thread block = 958,0,0
thread block = 959,0,0
thread block = 960,0,0
thread block = 961,0,0
thread block = 962,0,0
thread block = 963,0,0
thread block = 964,0,0
thread block = 965,0,0
thread block = 966,0,0
thread block = 967,0,0
thread block = 968,0,0
thread block = 969,0,0
thread block = 970,0,0
thread block = 971,0,0
thread block = 972,0,0
thread block = 973,0,0
thread block = 974,0,0
thread block = 975,0,0
thread block = 976,0,0
thread block = 977,0,0
thread block = 978,0,0
thread block = 979,0,0
thread block = 980,0,0
thread block = 981,0,0
thread block = 982,0,0
thread block = 983,0,0
thread block = 984,0,0
thread block = 985,0,0
thread block = 986,0,0
thread block = 987,0,0
thread block = 988,0,0
thread block = 989,0,0
thread block = 990,0,0
thread block = 991,0,0
thread block = 992,0,0
thread block = 993,0,0
thread block = 994,0,0
thread block = 995,0,0
thread block = 996,0,0
thread block = 997,0,0
thread block = 998,0,0
thread block = 999,0,0
thread block = 1000,0,0
thread block = 1001,0,0
thread block = 1002,0,0
thread block = 1003,0,0
thread block = 1004,0,0
thread block = 1005,0,0
thread block = 1006,0,0
thread block = 1007,0,0
thread block = 1008,0,0
thread block = 1009,0,0
thread block = 1010,0,0
thread block = 1011,0,0
thread block = 1012,0,0
thread block = 1013,0,0
thread block = 1014,0,0
thread block = 1015,0,0
thread block = 1016,0,0
thread block = 1017,0,0
thread block = 1018,0,0
thread block = 1019,0,0
thread block = 1020,0,0
thread block = 1021,0,0
thread block = 1022,0,0
thread block = 1023,0,0
thread block = 1024,0,0
thread block = 1025,0,0
thread block = 1026,0,0
thread block = 1027,0,0
thread block = 1028,0,0
thread block = 1029,0,0
thread block = 1030,0,0
thread block = 1031,0,0
thread block = 1032,0,0
thread block = 1033,0,0
thread block = 1034,0,0
thread block = 1035,0,0
thread block = 1036,0,0
thread block = 1037,0,0
thread block = 1038,0,0
thread block = 1039,0,0
thread block = 1040,0,0
thread block = 1041,0,0
thread block = 1042,0,0
thread block = 1043,0,0
thread block = 1044,0,0
thread block = 1045,0,0
thread block = 1046,0,0
thread block = 1047,0,0
thread block = 1048,0,0
thread block = 1049,0,0
thread block = 1050,0,0
thread block = 1051,0,0
thread block = 1052,0,0
thread block = 1053,0,0
thread block = 1054,0,0
thread block = 1055,0,0
thread block = 1056,0,0
thread block = 1057,0,0
thread block = 1058,0,0
thread block = 1059,0,0
thread block = 1060,0,0
thread block = 1061,0,0
thread block = 1062,0,0
thread block = 1063,0,0
thread block = 1064,0,0
thread block = 1065,0,0
thread block = 1066,0,0
thread block = 1067,0,0
thread block = 1068,0,0
thread block = 1069,0,0
thread block = 1070,0,0
thread block = 1071,0,0
thread block = 1072,0,0
thread block = 1073,0,0
thread block = 1074,0,0
thread block = 1075,0,0
thread block = 1076,0,0
thread block = 1077,0,0
thread block = 1078,0,0
thread block = 1079,0,0
thread block = 1080,0,0
thread block = 1081,0,0
thread block = 1082,0,0
thread block = 1083,0,0
thread block = 1084,0,0
thread block = 1085,0,0
thread block = 1086,0,0
thread block = 1087,0,0
thread block = 1088,0,0
thread block = 1089,0,0
thread block = 1090,0,0
thread block = 1091,0,0
thread block = 1092,0,0
thread block = 1093,0,0
thread block = 1094,0,0
thread block = 1095,0,0
thread block = 1096,0,0
thread block = 1097,0,0
thread block = 1098,0,0
thread block = 1099,0,0
thread block = 1100,0,0
thread block = 1101,0,0
thread block = 1102,0,0
thread block = 1103,0,0
thread block = 1104,0,0
thread block = 1105,0,0
thread block = 1106,0,0
thread block = 1107,0,0
thread block = 1108,0,0
thread block = 1109,0,0
thread block = 1110,0,0
thread block = 1111,0,0
thread block = 1112,0,0
thread block = 1113,0,0
thread block = 1114,0,0
thread block = 1115,0,0
thread block = 1116,0,0
thread block = 1117,0,0
thread block = 1118,0,0
thread block = 1119,0,0
thread block = 1120,0,0
thread block = 1121,0,0
thread block = 1122,0,0
thread block = 1123,0,0
thread block = 1124,0,0
thread block = 1125,0,0
thread block = 1126,0,0
thread block = 1127,0,0
thread block = 1128,0,0
thread block = 1129,0,0
thread block = 1130,0,0
thread block = 1131,0,0
thread block = 1132,0,0
thread block = 1133,0,0
thread block = 1134,0,0
thread block = 1135,0,0
thread block = 1136,0,0
thread block = 1137,0,0
thread block = 1138,0,0
thread block = 1139,0,0
thread block = 1140,0,0
thread block = 1141,0,0
thread block = 1142,0,0
thread block = 1143,0,0
thread block = 1144,0,0
thread block = 1145,0,0
thread block = 1146,0,0
thread block = 1147,0,0
thread block = 1148,0,0
thread block = 1149,0,0
thread block = 1150,0,0
thread block = 1151,0,0
thread block = 1152,0,0
thread block = 1153,0,0
thread block = 1154,0,0
thread block = 1155,0,0
thread block = 1156,0,0
thread block = 1157,0,0
thread block = 1158,0,0
thread block = 1159,0,0
thread block = 1160,0,0
thread block = 1161,0,0
thread block = 1162,0,0
thread block = 1163,0,0
thread block = 1164,0,0
thread block = 1165,0,0
thread block = 1166,0,0
thread block = 1167,0,0
thread block = 1168,0,0
thread block = 1169,0,0
thread block = 1170,0,0
thread block = 1171,0,0
thread block = 1172,0,0
thread block = 1173,0,0
thread block = 1174,0,0
thread block = 1175,0,0
thread block = 1176,0,0
thread block = 1177,0,0
thread block = 1178,0,0
thread block = 1179,0,0
thread block = 1180,0,0
thread block = 1181,0,0
thread block = 1182,0,0
thread block = 1183,0,0
thread block = 1184,0,0
thread block = 1185,0,0
thread block = 1186,0,0
thread block = 1187,0,0
thread block = 1188,0,0
thread block = 1189,0,0
thread block = 1190,0,0
thread block = 1191,0,0
thread block = 1192,0,0
thread block = 1193,0,0
thread block = 1194,0,0
thread block = 1195,0,0
thread block = 1196,0,0
thread block = 1197,0,0
thread block = 1198,0,0
thread block = 1199,0,0
thread block = 1200,0,0
thread block = 1201,0,0
thread block = 1202,0,0
thread block = 1203,0,0
thread block = 1204,0,0
thread block = 1205,0,0
thread block = 1206,0,0
thread block = 1207,0,0
thread block = 1208,0,0
thread block = 1209,0,0
thread block = 1210,0,0
thread block = 1211,0,0
thread block = 1212,0,0
thread block = 1213,0,0
thread block = 1214,0,0
thread block = 1215,0,0
thread block = 1216,0,0
thread block = 1217,0,0
thread block = 1218,0,0
thread block = 1219,0,0
thread block = 1220,0,0
thread block = 1221,0,0
thread block = 1222,0,0
thread block = 1223,0,0
thread block = 1224,0,0
thread block = 1225,0,0
thread block = 1226,0,0
thread block = 1227,0,0
thread block = 1228,0,0
thread block = 1229,0,0
thread block = 1230,0,0
thread block = 1231,0,0
thread block = 1232,0,0
thread block = 1233,0,0
thread block = 1234,0,0
thread block = 1235,0,0
thread block = 1236,0,0
thread block = 1237,0,0
thread block = 1238,0,0
thread block = 1239,0,0
thread block = 1240,0,0
thread block = 1241,0,0
thread block = 1242,0,0
thread block = 1243,0,0
thread block = 1244,0,0
thread block = 1245,0,0
thread block = 1246,0,0
thread block = 1247,0,0
thread block = 1248,0,0
thread block = 1249,0,0
thread block = 1250,0,0
thread block = 1251,0,0
thread block = 1252,0,0
thread block = 1253,0,0
thread block = 1254,0,0
thread block = 1255,0,0
thread block = 1256,0,0
thread block = 1257,0,0
thread block = 1258,0,0
thread block = 1259,0,0
thread block = 1260,0,0
thread block = 1261,0,0
thread block = 1262,0,0
thread block = 1263,0,0
thread block = 1264,0,0
thread block = 1265,0,0
thread block = 1266,0,0
thread block = 1267,0,0
thread block = 1268,0,0
thread block = 1269,0,0
thread block = 1270,0,0
thread block = 1271,0,0
thread block = 1272,0,0
thread block = 1273,0,0
thread block = 1274,0,0
thread block = 1275,0,0
thread block = 1276,0,0
thread block = 1277,0,0
thread block = 1278,0,0
thread block = 1279,0,0
thread block = 1280,0,0
thread block = 1281,0,0
thread block = 1282,0,0
thread block = 1283,0,0
thread block = 1284,0,0
thread block = 1285,0,0
thread block = 1286,0,0
thread block = 1287,0,0
thread block = 1288,0,0
thread block = 1289,0,0
thread block = 1290,0,0
thread block = 1291,0,0
thread block = 1292,0,0
thread block = 1293,0,0
thread block = 1294,0,0
thread block = 1295,0,0
thread block = 1296,0,0
thread block = 1297,0,0
thread block = 1298,0,0
thread block = 1299,0,0
thread block = 1300,0,0
thread block = 1301,0,0
thread block = 1302,0,0
thread block = 1303,0,0
thread block = 1304,0,0
thread block = 1305,0,0
thread block = 1306,0,0
thread block = 1307,0,0
thread block = 1308,0,0
thread block = 1309,0,0
thread block = 1310,0,0
thread block = 1311,0,0
thread block = 1312,0,0
thread block = 1313,0,0
thread block = 1314,0,0
thread block = 1315,0,0
thread block = 1316,0,0
thread block = 1317,0,0
thread block = 1318,0,0
thread block = 1319,0,0
thread block = 1320,0,0
thread block = 1321,0,0
thread block = 1322,0,0
thread block = 1323,0,0
thread block = 1324,0,0
thread block = 1325,0,0
thread block = 1326,0,0
thread block = 1327,0,0
thread block = 1328,0,0
thread block = 1329,0,0
thread block = 1330,0,0
thread block = 1331,0,0
thread block = 1332,0,0
thread block = 1333,0,0
thread block = 1334,0,0
thread block = 1335,0,0
thread block = 1336,0,0
thread block = 1337,0,0
thread block = 1338,0,0
thread block = 1339,0,0
thread block = 1340,0,0
thread block = 1341,0,0
thread block = 1342,0,0
thread block = 1343,0,0
thread block = 1344,0,0
thread block = 1345,0,0
thread block = 1346,0,0
thread block = 1347,0,0
thread block = 1348,0,0
thread block = 1349,0,0
thread block = 1350,0,0
thread block = 1351,0,0
thread block = 1352,0,0
thread block = 1353,0,0
thread block = 1354,0,0
thread block = 1355,0,0
thread block = 1356,0,0
thread block = 1357,0,0
thread block = 1358,0,0
thread block = 1359,0,0
thread block = 1360,0,0
thread block = 1361,0,0
thread block = 1362,0,0
thread block = 1363,0,0
thread block = 1364,0,0
thread block = 1365,0,0
thread block = 1366,0,0
thread block = 1367,0,0
thread block = 1368,0,0
thread block = 1369,0,0
thread block = 1370,0,0
thread block = 1371,0,0
thread block = 1372,0,0
thread block = 1373,0,0
thread block = 1374,0,0
thread block = 1375,0,0
thread block = 1376,0,0
thread block = 1377,0,0
thread block = 1378,0,0
thread block = 1379,0,0
thread block = 1380,0,0
thread block = 1381,0,0
thread block = 1382,0,0
thread block = 1383,0,0
thread block = 1384,0,0
thread block = 1385,0,0
thread block = 1386,0,0
thread block = 1387,0,0
thread block = 1388,0,0
thread block = 1389,0,0
thread block = 1390,0,0
thread block = 1391,0,0
thread block = 1392,0,0
thread block = 1393,0,0
thread block = 1394,0,0
thread block = 1395,0,0
thread block = 1396,0,0
thread block = 1397,0,0
thread block = 1398,0,0
thread block = 1399,0,0
thread block = 1400,0,0
thread block = 1401,0,0
thread block = 1402,0,0
thread block = 1403,0,0
thread block = 1404,0,0
thread block = 1405,0,0
thread block = 1406,0,0
thread block = 1407,0,0
thread block = 1408,0,0
thread block = 1409,0,0
thread block = 1410,0,0
thread block = 1411,0,0
thread block = 1412,0,0
thread block = 1413,0,0
thread block = 1414,0,0
thread block = 1415,0,0
thread block = 1416,0,0
thread block = 1417,0,0
thread block = 1418,0,0
thread block = 1419,0,0
thread block = 1420,0,0
thread block = 1421,0,0
thread block = 1422,0,0
thread block = 1423,0,0
thread block = 1424,0,0
thread block = 1425,0,0
thread block = 1426,0,0
thread block = 1427,0,0
thread block = 1428,0,0
thread block = 1429,0,0
thread block = 1430,0,0
thread block = 1431,0,0
thread block = 1432,0,0
thread block = 1433,0,0
thread block = 1434,0,0
thread block = 1435,0,0
thread block = 1436,0,0
thread block = 1437,0,0
thread block = 1438,0,0
thread block = 1439,0,0
thread block = 1440,0,0
thread block = 1441,0,0
thread block = 1442,0,0
thread block = 1443,0,0
thread block = 1444,0,0
thread block = 1445,0,0
thread block = 1446,0,0
thread block = 1447,0,0
thread block = 1448,0,0
thread block = 1449,0,0
thread block = 1450,0,0
thread block = 1451,0,0
thread block = 1452,0,0
thread block = 1453,0,0
thread block = 1454,0,0
thread block = 1455,0,0
thread block = 1456,0,0
thread block = 1457,0,0
thread block = 1458,0,0
thread block = 1459,0,0
thread block = 1460,0,0
thread block = 1461,0,0
thread block = 1462,0,0
thread block = 1463,0,0
thread block = 1464,0,0
thread block = 1465,0,0
thread block = 1466,0,0
thread block = 1467,0,0
thread block = 1468,0,0
thread block = 1469,0,0
thread block = 1470,0,0
thread block = 1471,0,0
thread block = 1472,0,0
thread block = 1473,0,0
thread block = 1474,0,0
thread block = 1475,0,0
thread block = 1476,0,0
thread block = 1477,0,0
thread block = 1478,0,0
thread block = 1479,0,0
thread block = 1480,0,0
thread block = 1481,0,0
thread block = 1482,0,0
thread block = 1483,0,0
thread block = 1484,0,0
thread block = 1485,0,0
thread block = 1486,0,0
thread block = 1487,0,0
thread block = 1488,0,0
thread block = 1489,0,0
thread block = 1490,0,0
thread block = 1491,0,0
thread block = 1492,0,0
thread block = 1493,0,0
thread block = 1494,0,0
thread block = 1495,0,0
thread block = 1496,0,0
thread block = 1497,0,0
thread block = 1498,0,0
thread block = 1499,0,0
thread block = 1500,0,0
thread block = 1501,0,0
thread block = 1502,0,0
thread block = 1503,0,0
thread block = 1504,0,0
thread block = 1505,0,0
thread block = 1506,0,0
thread block = 1507,0,0
thread block = 1508,0,0
thread block = 1509,0,0
thread block = 1510,0,0
thread block = 1511,0,0
thread block = 1512,0,0
thread block = 1513,0,0
thread block = 1514,0,0
thread block = 1515,0,0
thread block = 1516,0,0
thread block = 1517,0,0
thread block = 1518,0,0
thread block = 1519,0,0
thread block = 1520,0,0
thread block = 1521,0,0
thread block = 1522,0,0
thread block = 1523,0,0
thread block = 1524,0,0
thread block = 1525,0,0
thread block = 1526,0,0
thread block = 1527,0,0
thread block = 1528,0,0
thread block = 1529,0,0
thread block = 1530,0,0
thread block = 1531,0,0
thread block = 1532,0,0
thread block = 1533,0,0
thread block = 1534,0,0
thread block = 1535,0,0
thread block = 1536,0,0
thread block = 1537,0,0
thread block = 1538,0,0
thread block = 1539,0,0
thread block = 1540,0,0
thread block = 1541,0,0
thread block = 1542,0,0
thread block = 1543,0,0
thread block = 1544,0,0
thread block = 1545,0,0
thread block = 1546,0,0
thread block = 1547,0,0
thread block = 1548,0,0
thread block = 1549,0,0
thread block = 1550,0,0
thread block = 1551,0,0
thread block = 1552,0,0
thread block = 1553,0,0
thread block = 1554,0,0
thread block = 1555,0,0
thread block = 1556,0,0
thread block = 1557,0,0
thread block = 1558,0,0
thread block = 1559,0,0
thread block = 1560,0,0
thread block = 1561,0,0
thread block = 1562,0,0
thread block = 1563,0,0
thread block = 1564,0,0
thread block = 1565,0,0
thread block = 1566,0,0
thread block = 1567,0,0
thread block = 1568,0,0
thread block = 1569,0,0
thread block = 1570,0,0
thread block = 1571,0,0
thread block = 1572,0,0
thread block = 1573,0,0
thread block = 1574,0,0
thread block = 1575,0,0
thread block = 1576,0,0
thread block = 1577,0,0
thread block = 1578,0,0
thread block = 1579,0,0
thread block = 1580,0,0
thread block = 1581,0,0
thread block = 1582,0,0
thread block = 1583,0,0
thread block = 1584,0,0
thread block = 1585,0,0
thread block = 1586,0,0
thread block = 1587,0,0
thread block = 1588,0,0
thread block = 1589,0,0
thread block = 1590,0,0
thread block = 1591,0,0
thread block = 1592,0,0
thread block = 1593,0,0
thread block = 1594,0,0
thread block = 1595,0,0
thread block = 1596,0,0
thread block = 1597,0,0
thread block = 1598,0,0
thread block = 1599,0,0
thread block = 1600,0,0
thread block = 1601,0,0
thread block = 1602,0,0
thread block = 1603,0,0
thread block = 1604,0,0
thread block = 1605,0,0
thread block = 1606,0,0
thread block = 1607,0,0
thread block = 1608,0,0
thread block = 1609,0,0
thread block = 1610,0,0
thread block = 1611,0,0
thread block = 1612,0,0
thread block = 1613,0,0
thread block = 1614,0,0
thread block = 1615,0,0
thread block = 1616,0,0
thread block = 1617,0,0
thread block = 1618,0,0
thread block = 1619,0,0
thread block = 1620,0,0
thread block = 1621,0,0
thread block = 1622,0,0
thread block = 1623,0,0
thread block = 1624,0,0
thread block = 1625,0,0
thread block = 1626,0,0
thread block = 1627,0,0
thread block = 1628,0,0
thread block = 1629,0,0
thread block = 1630,0,0
thread block = 1631,0,0
thread block = 1632,0,0
thread block = 1633,0,0
thread block = 1634,0,0
thread block = 1635,0,0
thread block = 1636,0,0
thread block = 1637,0,0
thread block = 1638,0,0
thread block = 1639,0,0
thread block = 1640,0,0
thread block = 1641,0,0
thread block = 1642,0,0
thread block = 1643,0,0
thread block = 1644,0,0
thread block = 1645,0,0
thread block = 1646,0,0
thread block = 1647,0,0
thread block = 1648,0,0
thread block = 1649,0,0
thread block = 1650,0,0
thread block = 1651,0,0
thread block = 1652,0,0
thread block = 1653,0,0
thread block = 1654,0,0
thread block = 1655,0,0
thread block = 1656,0,0
thread block = 1657,0,0
thread block = 1658,0,0
thread block = 1659,0,0
thread block = 1660,0,0
thread block = 1661,0,0
thread block = 1662,0,0
thread block = 1663,0,0
thread block = 1664,0,0
thread block = 1665,0,0
thread block = 1666,0,0
thread block = 1667,0,0
thread block = 1668,0,0
thread block = 1669,0,0
thread block = 1670,0,0
thread block = 1671,0,0
thread block = 1672,0,0
thread block = 1673,0,0
thread block = 1674,0,0
thread block = 1675,0,0
thread block = 1676,0,0
thread block = 1677,0,0
thread block = 1678,0,0
thread block = 1679,0,0
thread block = 1680,0,0
thread block = 1681,0,0
thread block = 1682,0,0
thread block = 1683,0,0
thread block = 1684,0,0
thread block = 1685,0,0
thread block = 1686,0,0
thread block = 1687,0,0
thread block = 1688,0,0
thread block = 1689,0,0
thread block = 1690,0,0
thread block = 1691,0,0
thread block = 1692,0,0
thread block = 1693,0,0
thread block = 1694,0,0
thread block = 1695,0,0
thread block = 1696,0,0
thread block = 1697,0,0
thread block = 1698,0,0
thread block = 1699,0,0
thread block = 1700,0,0
thread block = 1701,0,0
thread block = 1702,0,0
thread block = 1703,0,0
thread block = 1704,0,0
thread block = 1705,0,0
thread block = 1706,0,0
thread block = 1707,0,0
thread block = 1708,0,0
thread block = 1709,0,0
thread block = 1710,0,0
thread block = 1711,0,0
thread block = 1712,0,0
thread block = 1713,0,0
thread block = 1714,0,0
thread block = 1715,0,0
thread block = 1716,0,0
thread block = 1717,0,0
thread block = 1718,0,0
thread block = 1719,0,0
thread block = 1720,0,0
thread block = 1721,0,0
thread block = 1722,0,0
thread block = 1723,0,0
thread block = 1724,0,0
thread block = 1725,0,0
thread block = 1726,0,0
thread block = 1727,0,0
thread block = 1728,0,0
thread block = 1729,0,0
thread block = 1730,0,0
thread block = 1731,0,0
thread block = 1732,0,0
thread block = 1733,0,0
thread block = 1734,0,0
thread block = 1735,0,0
thread block = 1736,0,0
thread block = 1737,0,0
thread block = 1738,0,0
thread block = 1739,0,0
thread block = 1740,0,0
thread block = 1741,0,0
thread block = 1742,0,0
thread block = 1743,0,0
thread block = 1744,0,0
thread block = 1745,0,0
thread block = 1746,0,0
thread block = 1747,0,0
thread block = 1748,0,0
thread block = 1749,0,0
thread block = 1750,0,0
thread block = 1751,0,0
thread block = 1752,0,0
thread block = 1753,0,0
thread block = 1754,0,0
thread block = 1755,0,0
thread block = 1756,0,0
thread block = 1757,0,0
thread block = 1758,0,0
thread block = 1759,0,0
thread block = 1760,0,0
thread block = 1761,0,0
thread block = 1762,0,0
thread block = 1763,0,0
thread block = 1764,0,0
thread block = 1765,0,0
thread block = 1766,0,0
thread block = 1767,0,0
thread block = 1768,0,0
thread block = 1769,0,0
thread block = 1770,0,0
thread block = 1771,0,0
thread block = 1772,0,0
thread block = 1773,0,0
thread block = 1774,0,0
thread block = 1775,0,0
thread block = 1776,0,0
thread block = 1777,0,0
thread block = 1778,0,0
thread block = 1779,0,0
thread block = 1780,0,0
thread block = 1781,0,0
thread block = 1782,0,0
thread block = 1783,0,0
thread block = 1784,0,0
thread block = 1785,0,0
thread block = 1786,0,0
thread block = 1787,0,0
thread block = 1788,0,0
thread block = 1789,0,0
thread block = 1790,0,0
thread block = 1791,0,0
thread block = 1792,0,0
thread block = 1793,0,0
thread block = 1794,0,0
thread block = 1795,0,0
thread block = 1796,0,0
thread block = 1797,0,0
thread block = 1798,0,0
thread block = 1799,0,0
thread block = 1800,0,0
thread block = 1801,0,0
thread block = 1802,0,0
thread block = 1803,0,0
thread block = 1804,0,0
thread block = 1805,0,0
thread block = 1806,0,0
thread block = 1807,0,0
thread block = 1808,0,0
thread block = 1809,0,0
thread block = 1810,0,0
thread block = 1811,0,0
thread block = 1812,0,0
thread block = 1813,0,0
thread block = 1814,0,0
thread block = 1815,0,0
thread block = 1816,0,0
thread block = 1817,0,0
thread block = 1818,0,0
thread block = 1819,0,0
thread block = 1820,0,0
thread block = 1821,0,0
thread block = 1822,0,0
thread block = 1823,0,0
thread block = 1824,0,0
thread block = 1825,0,0
thread block = 1826,0,0
thread block = 1827,0,0
thread block = 1828,0,0
thread block = 1829,0,0
thread block = 1830,0,0
thread block = 1831,0,0
thread block = 1832,0,0
thread block = 1833,0,0
thread block = 1834,0,0
thread block = 1835,0,0
thread block = 1836,0,0
thread block = 1837,0,0
thread block = 1838,0,0
thread block = 1839,0,0
thread block = 1840,0,0
thread block = 1841,0,0
thread block = 1842,0,0
thread block = 1843,0,0
thread block = 1844,0,0
thread block = 1845,0,0
thread block = 1846,0,0
thread block = 1847,0,0
thread block = 1848,0,0
thread block = 1849,0,0
thread block = 1850,0,0
thread block = 1851,0,0
thread block = 1852,0,0
thread block = 1853,0,0
thread block = 1854,0,0
thread block = 1855,0,0
thread block = 1856,0,0
thread block = 1857,0,0
thread block = 1858,0,0
thread block = 1859,0,0
thread block = 1860,0,0
thread block = 1861,0,0
thread block = 1862,0,0
thread block = 1863,0,0
thread block = 1864,0,0
thread block = 1865,0,0
thread block = 1866,0,0
thread block = 1867,0,0
thread block = 1868,0,0
thread block = 1869,0,0
thread block = 1870,0,0
thread block = 1871,0,0
thread block = 1872,0,0
thread block = 1873,0,0
thread block = 1874,0,0
thread block = 1875,0,0
thread block = 1876,0,0
thread block = 1877,0,0
thread block = 1878,0,0
thread block = 1879,0,0
thread block = 1880,0,0
thread block = 1881,0,0
thread block = 1882,0,0
thread block = 1883,0,0
thread block = 1884,0,0
thread block = 1885,0,0
thread block = 1886,0,0
thread block = 1887,0,0
thread block = 1888,0,0
thread block = 1889,0,0
thread block = 1890,0,0
thread block = 1891,0,0
thread block = 1892,0,0
thread block = 1893,0,0
thread block = 1894,0,0
thread block = 1895,0,0
thread block = 1896,0,0
thread block = 1897,0,0
thread block = 1898,0,0
thread block = 1899,0,0
thread block = 1900,0,0
thread block = 1901,0,0
thread block = 1902,0,0
thread block = 1903,0,0
thread block = 1904,0,0
thread block = 1905,0,0
thread block = 1906,0,0
thread block = 1907,0,0
thread block = 1908,0,0
thread block = 1909,0,0
thread block = 1910,0,0
thread block = 1911,0,0
thread block = 1912,0,0
thread block = 1913,0,0
thread block = 1914,0,0
thread block = 1915,0,0
thread block = 1916,0,0
thread block = 1917,0,0
thread block = 1918,0,0
thread block = 1919,0,0
thread block = 1920,0,0
thread block = 1921,0,0
thread block = 1922,0,0
thread block = 1923,0,0
thread block = 1924,0,0
thread block = 1925,0,0
thread block = 1926,0,0
thread block = 1927,0,0
thread block = 1928,0,0
thread block = 1929,0,0
thread block = 1930,0,0
thread block = 1931,0,0
thread block = 1932,0,0
thread block = 1933,0,0
thread block = 1934,0,0
thread block = 1935,0,0
thread block = 1936,0,0
thread block = 1937,0,0
thread block = 1938,0,0
thread block = 1939,0,0
thread block = 1940,0,0
thread block = 1941,0,0
thread block = 1942,0,0
thread block = 1943,0,0
thread block = 1944,0,0
thread block = 1945,0,0
thread block = 1946,0,0
thread block = 1947,0,0
thread block = 1948,0,0
thread block = 1949,0,0
thread block = 1950,0,0
thread block = 1951,0,0
thread block = 1952,0,0
thread block = 1953,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 7425
gpu_sim_insn = 11003024
gpu_ipc =    1481.8888
gpu_tot_sim_cycle = 36803
gpu_tot_sim_insn = 42011860
gpu_tot_ipc =    1141.5336
gpu_tot_issued_cta = 7816
gpu_occupancy = 82.8783% 
gpu_tot_occupancy = 84.2923% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2088
partiton_level_parallism_total  =       3.3976
partiton_level_parallism_util =      14.5756
partiton_level_parallism_util_total  =      13.8551
L2_BW  =     194.8822 GB/Sec
L2_BW_total  =     157.3226 GB/Sec
gpu_total_sim_rate=807920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1506, Miss = 1490, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1574, Miss = 1542, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1572, Miss = 1571, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1604, Miss = 1603, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1592, Miss = 1589, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1538, Miss = 1538, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1544, Miss = 1514, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1554, Miss = 1554, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1604, Miss = 1603, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 1588, Miss = 1587, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 1604, Miss = 1603, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 1520, Miss = 1520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 1643, Miss = 1599, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 1544, Miss = 1541, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 1600, Miss = 1600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 1584, Miss = 1584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 1556, Miss = 1555, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 1568, Miss = 1568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 1564, Miss = 1560, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 125307
	L1D_total_cache_misses = 125159
	L1D_total_cache_miss_rate = 0.9988
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.141
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31291
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 93751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158

Total_core_cache_fail_stats:
ctas_completed 7816, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
338, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 253, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 327, 312, 327, 312, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 300, 295, 295, 295, 295, 295, 295, 295, 295, 295, 295, 295, 295, 295, 295, 
gpgpu_n_tot_thrd_icount = 42011860
gpgpu_n_tot_w_icount = 1564039
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125042
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4000149
gpgpu_n_store_insn = 166
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1166293	W0_Idle:51495	W0_Scoreboard:1024923	W1:1079	W2:30	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2	W31:27	W32:1312807
single_issue_nums: WS0:391424	WS1:391086	WS2:390772	WS3:390757	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1000336 {8:125042,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5001680 {40:125042,}
maxmflatency = 425 
max_icnt2mem_latency = 31 
maxmrqlatency = 81 
max_icnt2sh_latency = 4 
averagemflatency = 266 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:4500 	14716 	9377 	10057 	12938 	10716 	230 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62508 	62534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	125042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	124932 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        42        40 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        48        40 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        40        40 
maximum service time to same row:
dram[0]:      5349      5351      5535      5564      5993      6012      6422      6447      6844      6878      7198      7225      7566      7596      7954      7976 
dram[1]:      5351      5349      5564      7148      6010      6051      6439      6495      6827      6846      7178      7191      7564      7569      7932      7956 
dram[2]:      5349      5351      5535      5564      5984      6034      6432      6442      6849      6859      7198      7222      7588      7590      7962      7978 
dram[3]:      5351      5349      5564      5538      6012      6052      6466      6468      6825      6846      7178      7193      7564      7566      7942      7961 
dram[4]:      5349      5351      5535      5564      6022      6017      6437      6439      6851      6864      7195      7218      7581      7588      7954      7968 
dram[5]:      5351      5349      5564      5538      6027      6046      6451      6478      6827      6844      7176      7191      7556      7566      7930      7945 
dram[6]:      5349      5351      5535      5564      6032      6039      6422      6481      6854      6876      7196      7213      7574      7571      7957      7976 
dram[7]:      5351      5349      5564      5538      6025      6061      6437      6509      6834      6846      7178      7191      7571      7554      7932      7959 
dram[8]:      5349      5351      5535      5564      5984      6013      6432      6502      6854      6868      7195      7213      7544      7557      7961      7991 
dram[9]:      5351      5349      5564      5538      6010      6040      6444      6495      6835      6849      7171      7191      7520      7537      7937      7954 
dram[10]:      5349      5351      5535      5564      5989      6049      6473      6486      6859      6880      7195      7227      7545      7605      7964      7981 
dram[11]:      5351      5349      5564      5538      5989      6046      6459      6490      6841      6851      7171      7191      7547      7554      7969      7956 
dram[12]:      5349      5351      5535      5564      5989      6006      6483      6488      6856      6883      7181      7212      7569      7588      7956      7979 
dram[13]:      5351      5349      5564      5538      5996      6056      6497      6473      6841      6849      7162      7190      7544      7545      7933      7954 
dram[14]:      5349      5351      5535      5564      5984      6013      6471      6473      6856      6876      7183      7218      7549      7567      7959      7979 
dram[15]:      5351      5349      5564      5538      6012      6059      6471      6473      6837      6851      7161      7191      7532      7549      7935      7949 
dram[16]:      5349      5351      5535      5564      5996      6029      6456      6503      6863      6864      7205      7229      7545      7593      6544      7968 
dram[17]:      5351      5349      5564      5538      6010      6044      6463      6478      6842      6847      7188      7195      7545      7564      7925      7944 
dram[18]:      5349      5351      5535      5564      6010      6020      6429      6464      6858      6869      7208      7207      7545      7561      7952      7976 
dram[19]:      5351      5349      5564      5538      6022      6047      6459      6468      6839      6852      7188      7191      7542      7547      7920      7954 
dram[20]:      5349      5351      5535      5564      6010      6020      6442      6464      6863      6883      7205      7224      7593      7552      7952      7944 
dram[21]:      5351      5349      5564      5538      6023      6047      6452      6480      6846      6849      7188      7195      7583      7549      7928      7947 
dram[22]:      5349      5351      5535      5564      6023      6025      6441      6459      6859      6887      7203      7227      7547      7591      7952      7966 
dram[23]:      5351      5349      5564      5538      6023      6051      6454      6497      6841      6851      7188      7195      7525      7573      7937      7942 
dram[24]:      5349      5351      5535      5564      6029      6005      6485      6456      6859      6869      7203      7230      7521      7557      7950      7971 
dram[25]:      5351      5349      5564      5538      6020      6051      6461      6464      6842      6851      7186      7195      7537      7547      7930      7947 
dram[26]:      5349      5351      5535      5564      6030      6001      6456      6458      6861      6876      7196      7217      7544      7554      7959      7969 
dram[27]:      5351      5349      5564      5538      6020      6049      6459      6475      6844      6861      7186      7195      7532      7533      7930      7944 
dram[28]:      5349      5351      5535      5564      5981      6001      6449      6442      6861      6888      7203      7215      7545      7557      7947      7981 
dram[29]:      5351      5349      5564      5538      6008      6049      6475      6481      6844      6861      7179      7193      7540      7542      7920      7944 
dram[30]:      5349      5351      5535      5564      5993      6027      6446      6463      6878      6883      7198      7229      7547      7583      7947      7974 
dram[31]:      5351      5349      5564      5538      6010      6044      6463      6476      6849      6856      7183      7193      7537      7547      7927      7942 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[1]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 40.000000 40.000000 
dram[2]: 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[3]: 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[4]: 32.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[12]: 43.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 27.666666 40.000000 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 43.000000 64.000000 64.000000 44.000000 40.000000 
dram[19]: 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 44.000000 40.000000 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 41.000000 40.000000 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[25]: 43.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[26]: 43.000000 64.000000 64.000000 64.000000 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[28]: 64.000000 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[30]: 64.000000 64.000000 43.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 43.000000 40.000000 40.000000 
dram[31]: 43.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 40.000000 40.000000 
average row locality = 62534/1056 = 59.217804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[1]:       128       128       128       129       128       128       128       128       128       128       128       128       129       128        80        80 
dram[2]:       129       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[3]:       128       129       128       128       128       128       129       128       128       128       128       128       128       128        80        80 
dram[4]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[5]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[6]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[7]:       128       128       128       128       128       128       128       129       128       128       129       128       128       128        80        80 
dram[8]:       128       128       128       128       128       128       128       128       128       129       128       128       128       128        80        80 
dram[9]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[10]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[11]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[12]:       129       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[13]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[14]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[15]:       128       128       128       128       128       129       128       128       128       128       128       128       128       128        80        80 
dram[16]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        83        80 
dram[17]:       128       128       128       128       128       128       128       128       128       128       129       128       128       128        80        80 
dram[18]:       128       128       128       128       128       128       128       128       129       128       128       129       128       128        88        80 
dram[19]:       128       128       128       128       129       128       129       128       128       128       128       128       128       128        88        80 
dram[20]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[21]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        88        80 
dram[22]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        82        80 
dram[23]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[24]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[25]:       129       128       129       128       128       128       128       128       128       128       128       128       128       128        80        80 
dram[26]:       129       128       128       128       130       128       128       128       128       128       128       128       128       128        80        80 
dram[27]:       128       128       128       128       128       128       128       129       128       128       128       128       128       128        80        80 
dram[28]:       128       128       128       129       128       128       128       128       128       128       128       128       128       128        80        80 
dram[29]:       128       128       128       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[30]:       128       128       129       128       128       128       128       128       128       128       128       128       128       129        80        80 
dram[31]:       130       128       128       128       128       128       128       128       128       128       128       128       128       128        80        80 
total dram reads = 62534
bank skew: 130/80 = 1.62
chip skew: 1962/1952 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        557       544       528       530       518       531       519       523       520       528       517       517       514       521       528       532
dram[1]:        557       545       527       520       522       538       514       531       515       516       518       517       515       514       516       516
dram[2]:        558       542       525       534       514       526       522       534       520       525       516       518       520       525       531       524
dram[3]:        560       541       527       527       519       535       520       527       510       517       516       514       512       513       515       516
dram[4]:        554       547       524       532       523       523       518       527       518       521       518       519       514       519       523       519
dram[5]:        560       541       528       523       526       531       523       522       511       519       518       524       514       514       521       523
dram[6]:        560       543       525       532       527       531       520       529       521       526       517       519       514       524       529       534
dram[7]:        557       544       529       521       520       538       519       533       516       519       512       522       513       511       520       525
dram[8]:        556       544       523       528       516       523       517       526       520       524       516       519       517       524       527       526
dram[9]:        557       547       527       525       518       535       518       526       516       518       514       519       513       513       517       518
dram[10]:        558       543       528       533       520       528       519       522       524       525       515       522       519       523       517       524
dram[11]:        561       543       524       524       520       530       521       521       517       520       517       519       514       519       518       520
dram[12]:        557       544       526       530       518       523       525       521       520       528       513       519       514       520       524       528
dram[13]:        557       544       526       525       525       534       528       519       512       519       517       521       513       514       514       518
dram[14]:        558       543       529       530       518       531       522       527       521       532       517       521       517       523       525       527
dram[15]:        561       543       525       526       521       535       525       521       512       517       517       522       514       522       517       519
dram[16]:        557       542       526       532       516       524       519       530       524       523       517       515       520       525       532       528
dram[17]:        558       545       523       520       517       529       530       528       514       515       512       520       517       518       515       522
dram[18]:        556       546       525       527       515       524       514       529       521       525       518       513       516       520       525       527
dram[19]:        557       543       521       522       523       531       522       527       514       519       517       521       514       521       513       522
dram[20]:        556       545       527       529       519       520       526       523       518       528       516       515       520       524       525       522
dram[21]:        560       542       525       526       522       531       517       525       512       515       515       521       518       515       513       518
dram[22]:        556       545       527       530       520       522       520       529       532       529       514       517       514       526       525       528
dram[23]:        558       545       523       523       518       527       525       535       518       517       516       515       515       517       511       517
dram[24]:        557       545       528       526       523       520       530       526       519       527       519       517       516       519       523       526
dram[25]:        560       543       524       525       520       532       516       522       515       517       516       515       516       521       519       520
dram[26]:        558       544       525       532       516       519       523       528       520       525       517       518       518       523       526       532
dram[27]:        557       545       520       524       521       534       521       522       514       517       516       522       514       521       517       517
dram[28]:        559       544       528       527       519       519       521       520       522       522       515       518       515       523       526       522
dram[29]:        557       544       525       523       518       534       532       526       516       513       515       521       514       519       518       521
dram[30]:        555       546       524       534       518       522       520       534       521       523       516       519       521       521       529       520
dram[31]:        553       547       521       522       515       532       522       537       514       518       517       518       515       521       518       521
maximum mf latency per bank:
dram[0]:        418       409       425       387       363       402       369       368       378       393       375       379       357       361       388       375
dram[1]:        398       396       408       381       366       412       355       394       357       367       363       362       380       361       358       359
dram[2]:        410       399       406       401       368       377       372       381       372       395       372       378       371       389       391       385
dram[3]:        403       388       394       381       372       409       368       388       355       377       369       356       364       374       371       358
dram[4]:        404       409       401       402       385       379       368       376       372       392       397       388       364       360       385       358
dram[5]:        405       388       394       381       379       397       375       374       360       369       381       370       388       365       370       385
dram[6]:        422       405       390       389       394       414       374       403       373       390       383       396       362       372       390       380
dram[7]:        397       392       407       381       378       411       375       401       371       370       365       372       376       356       370       368
dram[8]:        411       411       399       397       360       370       368       397       388       399       385       403       361       386       389       385
dram[9]:        401       406       405       381       366       404       368       371       367       371       363       377       361       368       357       363
dram[10]:        410       393       411       393       368       393       369       360       380       400       382       407       373       373       370       366
dram[11]:        407       399       394       381       366       386       376       368       363       371       382       371       361       375       358       365
dram[12]:        417       390       417       393       364       371       376       366       384       387       363       384       358       372       371       376
dram[13]:        399       395       400       381       375       410       379       363       366       367       364       372       376       365       367       361
dram[14]:        411       393       424       389       374       406       371       377       377       405       391       396       362       394       382       382
dram[15]:        402       391       394       381       370       402       367       363       369       365       369       369       380       373       363       362
dram[16]:        412       402       413       398       373       376       367       383       389       366       371       370       378       385       383       384
dram[17]:        391       402       406       381       363       378       378       404       362       368       356       368       384       384       370       372
dram[18]:        408       402       405       391       356       385       359       385       390       370       393       384       370       366       368       378
dram[19]:        398       395       399       381       380       400       376       407       371       368       372       372       362       378       366       366
dram[20]:        406       390       401       397       368       376       379       374       382       369       371       362       382       391       363       366
dram[21]:        403       388       394       381       376       398       358       378       359       361       367       372       374       362       366       356
dram[22]:        409       404       409       396       375       381       368       380       387       381       371       384       363       394       393       373
dram[23]:        400       393       396       381       369       383       376       382       367       370       364       367       368       374       356       358
dram[24]:        411       405       419       389       371       374       383       374       389       380       393       368       366       360       381       378
dram[25]:        402       394       395       381       374       394       370       370       368       362       367       358       369       381       357       360
dram[26]:        416       404       405       401       371       383       370       395       369       395       369       407       370       384       383       392
dram[27]:        395       399       394       398       379       398       362       369       368       371       358       369       374       386       363       364
dram[28]:        418       403       405       397       384       383       360       362       385       367       372       383       364       382       372       364
dram[29]:        400       395       398       381       371       412       374       384       363       366       361       378       377       378       365       362
dram[30]:        403       399       409       399       376       394       374       416       382       366       393       386       386       370       397       372
dram[31]:        401       404       394       393       364       378       364       405       369       362       377       367       375       372       370       381
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19644 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09029
n_activity=3027 dram_eff=0.6449
bk0: 128a 21461i bk1: 128a 21457i bk2: 128a 21479i bk3: 128a 21469i bk4: 128a 21493i bk5: 128a 21447i bk6: 128a 21484i bk7: 128a 21462i bk8: 128a 21480i bk9: 128a 21468i bk10: 128a 21487i bk11: 128a 21475i bk12: 128a 21486i bk13: 128a 21476i bk14: 80a 21520i bk15: 80a 21505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610027
Bank_Level_Parallism_Col = 1.559953
Bank_Level_Parallism_Ready = 1.098873
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.559953 

BW Util details:
bwutil = 0.090291 
total_CMD = 21619 
util_bw = 1952 
Wasted_Col = 609 
Wasted_Row = 52 
Idle = 19006 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19644 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090291 
Either_Row_CoL_Bus_Util = 0.091355 
Issued_on_Two_Bus_Simul_Util = 0.001156 
issued_two_Eff = 0.012658 
queue_avg = 0.765669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.765669
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19633 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=3099 dram_eff=0.6305
bk0: 128a 21454i bk1: 128a 21463i bk2: 128a 21496i bk3: 129a 21454i bk4: 128a 21467i bk5: 128a 21464i bk6: 128a 21485i bk7: 128a 21465i bk8: 128a 21482i bk9: 128a 21466i bk10: 128a 21478i bk11: 128a 21475i bk12: 129a 21454i bk13: 128a 21470i bk14: 80a 21518i bk15: 80a 21516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599323
Bank_Level_Parallism_Col = 1.544260
Bank_Level_Parallism_Ready = 1.085977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.544260 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 646 
Wasted_Row = 58 
Idle = 18961 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 504 
rwq = 0 
CCDLc_limit_alone = 504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19633 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.091864 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.010070 
queue_avg = 0.700125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.700125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19638 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3060 dram_eff=0.6382
bk0: 129a 21435i bk1: 128a 21456i bk2: 128a 21472i bk3: 128a 21460i bk4: 128a 21492i bk5: 128a 21467i bk6: 128a 21477i bk7: 128a 21461i bk8: 128a 21482i bk9: 128a 21464i bk10: 128a 21500i bk11: 128a 21494i bk12: 128a 21492i bk13: 128a 21468i bk14: 80a 21517i bk15: 80a 21513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606952
Bank_Level_Parallism_Col = 1.558002
Bank_Level_Parallism_Ready = 1.093702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558002 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 599 
Wasted_Row = 66 
Idle = 19001 

BW Util Bottlenecks: 
RCDc_limit = 240 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19638 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091632 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011106 
queue_avg = 0.792312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.792312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19635 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=3148 dram_eff=0.6207
bk0: 128a 21453i bk1: 129a 21442i bk2: 128a 21493i bk3: 128a 21468i bk4: 128a 21489i bk5: 128a 21461i bk6: 129a 21452i bk7: 128a 21457i bk8: 128a 21497i bk9: 128a 21468i bk10: 128a 21490i bk11: 128a 21480i bk12: 128a 21489i bk13: 128a 21476i bk14: 80a 21521i bk15: 80a 21503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548257
Bank_Level_Parallism_Col = 1.502086
Bank_Level_Parallism_Ready = 1.087513
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.502086 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 694 
Wasted_Row = 77 
Idle = 18894 

BW Util Bottlenecks: 
RCDc_limit = 261 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 539 
rwq = 0 
CCDLc_limit_alone = 539 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19635 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.091771 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011089 
queue_avg = 0.720015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.720015
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19636 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=3091 dram_eff=0.6322
bk0: 130a 21405i bk1: 128a 21454i bk2: 128a 21493i bk3: 128a 21474i bk4: 128a 21493i bk5: 128a 21447i bk6: 128a 21479i bk7: 128a 21450i bk8: 128a 21492i bk9: 128a 21476i bk10: 128a 21494i bk11: 128a 21473i bk12: 128a 21472i bk13: 128a 21461i bk14: 80a 21509i bk15: 80a 21507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.631960
Bank_Level_Parallism_Col = 1.583432
Bank_Level_Parallism_Ready = 1.093142
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.583432 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 592 
Wasted_Row = 76 
Idle = 18997 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 446 
rwq = 0 
CCDLc_limit_alone = 446 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19636 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.091725 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011599 
queue_avg = 0.742495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.742495
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19638 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3068 dram_eff=0.6366
bk0: 128a 21452i bk1: 128a 21465i bk2: 128a 21498i bk3: 128a 21479i bk4: 128a 21476i bk5: 128a 21469i bk6: 128a 21474i bk7: 129a 21444i bk8: 128a 21502i bk9: 128a 21470i bk10: 128a 21485i bk11: 128a 21460i bk12: 128a 21493i bk13: 128a 21478i bk14: 80a 21521i bk15: 80a 21516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.595338
Bank_Level_Parallism_Col = 1.542566
Bank_Level_Parallism_Ready = 1.083973
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542566 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 604 
Wasted_Row = 60 
Idle = 19002 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 470 
rwq = 0 
CCDLc_limit_alone = 470 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19638 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091632 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011106 
queue_avg = 0.680790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.68079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19642 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09029
n_activity=3020 dram_eff=0.6464
bk0: 128a 21459i bk1: 128a 21456i bk2: 128a 21476i bk3: 128a 21481i bk4: 128a 21495i bk5: 128a 21451i bk6: 128a 21461i bk7: 128a 21459i bk8: 128a 21481i bk9: 128a 21464i bk10: 128a 21489i bk11: 128a 21478i bk12: 128a 21494i bk13: 128a 21480i bk14: 80a 21519i bk15: 80a 21509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.610728
Bank_Level_Parallism_Col = 1.555991
Bank_Level_Parallism_Ready = 1.089652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555991 

BW Util details:
bwutil = 0.090291 
total_CMD = 21619 
util_bw = 1952 
Wasted_Col = 612 
Wasted_Row = 46 
Idle = 19009 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19642 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090291 
Either_Row_CoL_Bus_Util = 0.091447 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011634 
queue_avg = 0.795458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.795458
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19633 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=3133 dram_eff=0.6237
bk0: 128a 21454i bk1: 128a 21464i bk2: 128a 21489i bk3: 128a 21470i bk4: 128a 21490i bk5: 128a 21458i bk6: 128a 21490i bk7: 129a 21449i bk8: 128a 21480i bk9: 128a 21459i bk10: 129a 21465i bk11: 128a 21466i bk12: 128a 21489i bk13: 128a 21491i bk14: 80a 21521i bk15: 80a 21508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.568664
Bank_Level_Parallism_Col = 1.522090
Bank_Level_Parallism_Ready = 1.096213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522090 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 662 
Wasted_Row = 71 
Idle = 18932 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19633 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.091864 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.010070 
queue_avg = 0.736852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.736852
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19637 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3074 dram_eff=0.6353
bk0: 128a 21460i bk1: 128a 21453i bk2: 128a 21486i bk3: 128a 21474i bk4: 128a 21481i bk5: 128a 21457i bk6: 128a 21480i bk7: 128a 21469i bk8: 128a 21489i bk9: 129a 21451i bk10: 128a 21481i bk11: 128a 21478i bk12: 128a 21479i bk13: 128a 21477i bk14: 80a 21519i bk15: 80a 21510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.604952
Bank_Level_Parallism_Col = 1.556471
Bank_Level_Parallism_Ready = 1.088582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556471 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 608 
Wasted_Row = 64 
Idle = 18994 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19637 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091679 
Issued_on_Two_Bus_Simul_Util = 0.000971 
issued_two_Eff = 0.010595 
queue_avg = 0.718627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.718627
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19646 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09029
n_activity=3082 dram_eff=0.6334
bk0: 128a 21454i bk1: 128a 21464i bk2: 128a 21493i bk3: 128a 21479i bk4: 128a 21502i bk5: 128a 21466i bk6: 128a 21474i bk7: 128a 21459i bk8: 128a 21488i bk9: 128a 21467i bk10: 128a 21495i bk11: 128a 21483i bk12: 128a 21494i bk13: 128a 21470i bk14: 80a 21522i bk15: 80a 21517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.561059
Bank_Level_Parallism_Col = 1.504241
Bank_Level_Parallism_Ready = 1.094262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.504241 

BW Util details:
bwutil = 0.090291 
total_CMD = 21619 
util_bw = 1952 
Wasted_Col = 648 
Wasted_Row = 45 
Idle = 18974 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19646 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090291 
Either_Row_CoL_Bus_Util = 0.091262 
Issued_on_Two_Bus_Simul_Util = 0.001249 
issued_two_Eff = 0.013685 
queue_avg = 0.705537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.705537
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19634 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3069 dram_eff=0.6364
bk0: 128a 21458i bk1: 128a 21455i bk2: 128a 21481i bk3: 128a 21475i bk4: 128a 21479i bk5: 128a 21476i bk6: 128a 21478i bk7: 128a 21459i bk8: 128a 21474i bk9: 128a 21484i bk10: 129a 21472i bk11: 128a 21476i bk12: 128a 21472i bk13: 128a 21458i bk14: 80a 21522i bk15: 80a 21516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.598637
Bank_Level_Parallism_Col = 1.553084
Bank_Level_Parallism_Ready = 1.074245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553084 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 617 
Wasted_Row = 71 
Idle = 18978 

BW Util Bottlenecks: 
RCDc_limit = 251 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19634 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091817 
Issued_on_Two_Bus_Simul_Util = 0.000833 
issued_two_Eff = 0.009068 
queue_avg = 0.782506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.782506
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19640 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09029
n_activity=3036 dram_eff=0.643
bk0: 128a 21452i bk1: 128a 21465i bk2: 128a 21486i bk3: 128a 21476i bk4: 128a 21470i bk5: 128a 21466i bk6: 128a 21470i bk7: 128a 21467i bk8: 128a 21477i bk9: 128a 21466i bk10: 128a 21487i bk11: 128a 21468i bk12: 128a 21484i bk13: 128a 21476i bk14: 80a 21522i bk15: 80a 21515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.623843
Bank_Level_Parallism_Col = 1.572106
Bank_Level_Parallism_Ready = 1.090676
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.572106 

BW Util details:
bwutil = 0.090291 
total_CMD = 21619 
util_bw = 1952 
Wasted_Col = 588 
Wasted_Row = 52 
Idle = 19027 

BW Util Bottlenecks: 
RCDc_limit = 238 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 477 
rwq = 0 
CCDLc_limit_alone = 477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19640 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090291 
Either_Row_CoL_Bus_Util = 0.091540 
Issued_on_Two_Bus_Simul_Util = 0.000971 
issued_two_Eff = 0.010611 
queue_avg = 0.728341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.728341
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19630 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=3121 dram_eff=0.6261
bk0: 129a 21434i bk1: 128a 21456i bk2: 128a 21481i bk3: 128a 21473i bk4: 128a 21472i bk5: 129a 21425i bk6: 128a 21464i bk7: 128a 21463i bk8: 128a 21489i bk9: 128a 21463i bk10: 128a 21498i bk11: 128a 21474i bk12: 128a 21480i bk13: 128a 21468i bk14: 80a 21523i bk15: 80a 21511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.586079
Bank_Level_Parallism_Col = 1.545909
Bank_Level_Parallism_Ready = 1.081372
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545909 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 661 
Wasted_Row = 86 
Idle = 18918 

BW Util Bottlenecks: 
RCDc_limit = 286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19630 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.092002 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.008547 
queue_avg = 0.751052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.751052
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19636 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3076 dram_eff=0.6349
bk0: 128a 21454i bk1: 128a 21464i bk2: 128a 21507i bk3: 128a 21492i bk4: 128a 21459i bk5: 129a 21434i bk6: 128a 21469i bk7: 128a 21459i bk8: 128a 21482i bk9: 128a 21464i bk10: 128a 21484i bk11: 128a 21471i bk12: 128a 21485i bk13: 128a 21470i bk14: 80a 21525i bk15: 80a 21521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587128
Bank_Level_Parallism_Col = 1.539713
Bank_Level_Parallism_Ready = 1.093190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539713 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 638 
Wasted_Row = 66 
Idle = 18962 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 488 
rwq = 0 
CCDLc_limit_alone = 488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19636 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091725 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.010086 
queue_avg = 0.706739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.706739
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19642 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09029
n_activity=3044 dram_eff=0.6413
bk0: 128a 21459i bk1: 128a 21453i bk2: 128a 21473i bk3: 128a 21466i bk4: 128a 21490i bk5: 128a 21442i bk6: 128a 21473i bk7: 128a 21453i bk8: 128a 21480i bk9: 128a 21472i bk10: 128a 21497i bk11: 128a 21463i bk12: 128a 21483i bk13: 128a 21470i bk14: 80a 21527i bk15: 80a 21517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.614476
Bank_Level_Parallism_Col = 1.562183
Bank_Level_Parallism_Ready = 1.101434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562183 

BW Util details:
bwutil = 0.090291 
total_CMD = 21619 
util_bw = 1952 
Wasted_Col = 620 
Wasted_Row = 53 
Idle = 18994 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 487 
rwq = 0 
CCDLc_limit_alone = 487 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19642 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090291 
Either_Row_CoL_Bus_Util = 0.091447 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011634 
queue_avg = 0.779129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.779129
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19640 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3064 dram_eff=0.6374
bk0: 128a 21453i bk1: 128a 21465i bk2: 128a 21489i bk3: 128a 21467i bk4: 128a 21477i bk5: 129a 21429i bk6: 128a 21483i bk7: 128a 21461i bk8: 128a 21485i bk9: 128a 21468i bk10: 128a 21485i bk11: 128a 21458i bk12: 128a 21484i bk13: 128a 21466i bk14: 80a 21514i bk15: 80a 21508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.599175
Bank_Level_Parallism_Col = 1.540230
Bank_Level_Parallism_Ready = 1.101382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540230 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 666 
Wasted_Row = 48 
Idle = 18952 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19640 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091540 
Issued_on_Two_Bus_Simul_Util = 0.001110 
issued_two_Eff = 0.012127 
queue_avg = 0.734308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.734308
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19635 n_act=33 n_pre=17 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=2961 dram_eff=0.6602
bk0: 128a 21460i bk1: 128a 21456i bk2: 128a 21481i bk3: 128a 21460i bk4: 128a 21491i bk5: 128a 21455i bk6: 128a 21477i bk7: 128a 21469i bk8: 128a 21484i bk9: 128a 21458i bk10: 128a 21500i bk11: 128a 21486i bk12: 128a 21473i bk13: 128a 21466i bk14: 83a 21486i bk15: 80a 21504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983120
Row_Buffer_Locality_read = 0.983120
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.678374
Bank_Level_Parallism_Col = 1.624899
Bank_Level_Parallism_Ready = 1.080818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.621655 

BW Util details:
bwutil = 0.090430 
total_CMD = 21619 
util_bw = 1955 
Wasted_Col = 520 
Wasted_Row = 59 
Idle = 19085 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19635 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1955 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090430 
Either_Row_CoL_Bus_Util = 0.091771 
Issued_on_Two_Bus_Simul_Util = 0.000971 
issued_two_Eff = 0.010585 
queue_avg = 0.766455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.766455
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19637 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3054 dram_eff=0.6395
bk0: 128a 21454i bk1: 128a 21463i bk2: 128a 21501i bk3: 128a 21486i bk4: 128a 21478i bk5: 128a 21454i bk6: 128a 21491i bk7: 128a 21471i bk8: 128a 21485i bk9: 128a 21476i bk10: 129a 21459i bk11: 128a 21467i bk12: 128a 21483i bk13: 128a 21467i bk14: 80a 21529i bk15: 80a 21503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606595
Bank_Level_Parallism_Col = 1.556782
Bank_Level_Parallism_Ready = 1.095238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.556782 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 592 
Wasted_Row = 63 
Idle = 19011 

BW Util Bottlenecks: 
RCDc_limit = 243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19637 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091679 
Issued_on_Two_Bus_Simul_Util = 0.000971 
issued_two_Eff = 0.010595 
queue_avg = 0.713123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.713123
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19629 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09075
n_activity=3118 dram_eff=0.6292
bk0: 128a 21461i bk1: 128a 21454i bk2: 128a 21464i bk3: 128a 21459i bk4: 128a 21493i bk5: 128a 21469i bk6: 128a 21486i bk7: 128a 21470i bk8: 129a 21455i bk9: 128a 21464i bk10: 128a 21491i bk11: 129a 21468i bk12: 128a 21478i bk13: 128a 21467i bk14: 88a 21504i bk15: 80a 21508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.611383
Bank_Level_Parallism_Col = 1.564862
Bank_Level_Parallism_Ready = 1.083588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.564862 

BW Util details:
bwutil = 0.090754 
total_CMD = 21619 
util_bw = 1962 
Wasted_Col = 615 
Wasted_Row = 76 
Idle = 18966 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 483 
rwq = 0 
CCDLc_limit_alone = 483 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19629 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090754 
Either_Row_CoL_Bus_Util = 0.092049 
Issued_on_Two_Bus_Simul_Util = 0.001110 
issued_two_Eff = 0.012060 
queue_avg = 0.696748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.696748
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19630 n_act=34 n_pre=18 n_ref_event=0 n_req=1962 n_rd=1962 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09075
n_activity=3063 dram_eff=0.6405
bk0: 128a 21454i bk1: 128a 21465i bk2: 128a 21502i bk3: 128a 21482i bk4: 129a 21463i bk5: 128a 21465i bk6: 129a 21452i bk7: 128a 21460i bk8: 128a 21485i bk9: 128a 21466i bk10: 128a 21489i bk11: 128a 21479i bk12: 128a 21486i bk13: 128a 21455i bk14: 88a 21521i bk15: 80a 21505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982671
Row_Buffer_Locality_read = 0.982671
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.597060
Bank_Level_Parallism_Col = 1.540812
Bank_Level_Parallism_Ready = 1.106014
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540812 

BW Util details:
bwutil = 0.090754 
total_CMD = 21619 
util_bw = 1962 
Wasted_Col = 633 
Wasted_Row = 58 
Idle = 18966 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19630 
Read = 1962 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1962 
total_req = 1962 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1962 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090754 
Either_Row_CoL_Bus_Util = 0.092002 
Issued_on_Two_Bus_Simul_Util = 0.001156 
issued_two_Eff = 0.012569 
queue_avg = 0.702946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.702946
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19631 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09066
n_activity=3007 dram_eff=0.6518
bk0: 128a 21461i bk1: 128a 21455i bk2: 128a 21479i bk3: 128a 21473i bk4: 128a 21476i bk5: 128a 21475i bk6: 128a 21466i bk7: 128a 21462i bk8: 128a 21481i bk9: 128a 21458i bk10: 128a 21500i bk11: 128a 21493i bk12: 128a 21481i bk13: 128a 21482i bk14: 88a 21511i bk15: 80a 21513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617103
Bank_Level_Parallism_Col = 1.565561
Bank_Level_Parallism_Ready = 1.068367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565561 

BW Util details:
bwutil = 0.090661 
total_CMD = 21619 
util_bw = 1960 
Wasted_Col = 581 
Wasted_Row = 55 
Idle = 19023 

BW Util Bottlenecks: 
RCDc_limit = 247 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19631 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090661 
Either_Row_CoL_Bus_Util = 0.091956 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.010060 
queue_avg = 0.761969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.761969
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19632 n_act=32 n_pre=16 n_ref_event=0 n_req=1960 n_rd=1960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09066
n_activity=3047 dram_eff=0.6433
bk0: 128a 21453i bk1: 128a 21465i bk2: 128a 21489i bk3: 128a 21478i bk4: 128a 21485i bk5: 128a 21457i bk6: 128a 21478i bk7: 128a 21461i bk8: 128a 21496i bk9: 128a 21463i bk10: 128a 21482i bk11: 128a 21469i bk12: 128a 21483i bk13: 128a 21479i bk14: 88a 21518i bk15: 80a 21514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.983673
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608746
Bank_Level_Parallism_Col = 1.561638
Bank_Level_Parallism_Ready = 1.093367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.561638 

BW Util details:
bwutil = 0.090661 
total_CMD = 21619 
util_bw = 1960 
Wasted_Col = 587 
Wasted_Row = 60 
Idle = 19012 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19632 
Read = 1960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1960 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090661 
Either_Row_CoL_Bus_Util = 0.091910 
Issued_on_Two_Bus_Simul_Util = 0.000971 
issued_two_Eff = 0.010569 
queue_avg = 0.672603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.672603
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19632 n_act=32 n_pre=16 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=2995 dram_eff=0.6524
bk0: 128a 21461i bk1: 128a 21453i bk2: 128a 21484i bk3: 128a 21476i bk4: 128a 21501i bk5: 128a 21485i bk6: 128a 21461i bk7: 128a 21440i bk8: 128a 21475i bk9: 128a 21469i bk10: 128a 21498i bk11: 128a 21473i bk12: 128a 21483i bk13: 128a 21458i bk14: 82a 21526i bk15: 80a 21508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983623
Row_Buffer_Locality_read = 0.983623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640156
Bank_Level_Parallism_Col = 1.593023
Bank_Level_Parallism_Ready = 1.078813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.593023 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 552 
Wasted_Row = 59 
Idle = 19054 

BW Util Bottlenecks: 
RCDc_limit = 241 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19632 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1954 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.091910 
Issued_on_Two_Bus_Simul_Util = 0.000694 
issued_two_Eff = 0.007549 
queue_avg = 0.771544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.771544
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19636 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09029
n_activity=3000 dram_eff=0.6507
bk0: 128a 21454i bk1: 128a 21462i bk2: 128a 21492i bk3: 128a 21468i bk4: 128a 21484i bk5: 128a 21471i bk6: 128a 21467i bk7: 128a 21452i bk8: 128a 21486i bk9: 128a 21470i bk10: 128a 21483i bk11: 128a 21479i bk12: 128a 21492i bk13: 128a 21476i bk14: 80a 21528i bk15: 80a 21507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.625243
Bank_Level_Parallism_Col = 1.570464
Bank_Level_Parallism_Ready = 1.099385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.570464 

BW Util details:
bwutil = 0.090291 
total_CMD = 21619 
util_bw = 1952 
Wasted_Col = 577 
Wasted_Row = 46 
Idle = 19044 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19636 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090291 
Either_Row_CoL_Bus_Util = 0.091725 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.008573 
queue_avg = 0.687590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.68759
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19641 n_act=32 n_pre=16 n_ref_event=0 n_req=1952 n_rd=1952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09029
n_activity=2973 dram_eff=0.6566
bk0: 128a 21460i bk1: 128a 21451i bk2: 128a 21478i bk3: 128a 21464i bk4: 128a 21473i bk5: 128a 21460i bk6: 128a 21467i bk7: 128a 21463i bk8: 128a 21491i bk9: 128a 21467i bk10: 128a 21493i bk11: 128a 21484i bk12: 128a 21489i bk13: 128a 21468i bk14: 80a 21521i bk15: 80a 21515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626883
Bank_Level_Parallism_Col = 1.575158
Bank_Level_Parallism_Ready = 1.091189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575158 

BW Util details:
bwutil = 0.090291 
total_CMD = 21619 
util_bw = 1952 
Wasted_Col = 585 
Wasted_Row = 52 
Idle = 19030 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19641 
Read = 1952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 16 
n_ref = 0 
n_req = 1952 
total_req = 1952 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 1952 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.090291 
Either_Row_CoL_Bus_Util = 0.091494 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.011122 
queue_avg = 0.788751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.788751
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19636 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=3083 dram_eff=0.6338
bk0: 129a 21408i bk1: 128a 21465i bk2: 129a 21472i bk3: 128a 21466i bk4: 128a 21474i bk5: 128a 21462i bk6: 128a 21488i bk7: 128a 21466i bk8: 128a 21483i bk9: 128a 21468i bk10: 128a 21497i bk11: 128a 21487i bk12: 128a 21498i bk13: 128a 21458i bk14: 80a 21526i bk15: 80a 21517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.613063
Bank_Level_Parallism_Col = 1.551060
Bank_Level_Parallism_Ready = 1.107984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.550668 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 601 
Wasted_Row = 63 
Idle = 19001 

BW Util Bottlenecks: 
RCDc_limit = 263 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19636 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.091725 
Issued_on_Two_Bus_Simul_Util = 0.001064 
issued_two_Eff = 0.011599 
queue_avg = 0.631805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.631805
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19632 n_act=34 n_pre=18 n_ref_event=0 n_req=1955 n_rd=1955 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09043
n_activity=3140 dram_eff=0.6226
bk0: 129a 21434i bk1: 128a 21455i bk2: 128a 21494i bk3: 128a 21472i bk4: 130a 21454i bk5: 128a 21464i bk6: 128a 21480i bk7: 128a 21459i bk8: 128a 21486i bk9: 128a 21460i bk10: 128a 21489i bk11: 128a 21472i bk12: 128a 21479i bk13: 128a 21468i bk14: 80a 21515i bk15: 80a 21509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.982609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.616433
Bank_Level_Parallism_Col = 1.568635
Bank_Level_Parallism_Ready = 1.083376
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568635 

BW Util details:
bwutil = 0.090430 
total_CMD = 21619 
util_bw = 1955 
Wasted_Col = 614 
Wasted_Row = 72 
Idle = 18978 

BW Util Bottlenecks: 
RCDc_limit = 272 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19632 
Read = 1955 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1955 
total_req = 1955 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1955 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090430 
Either_Row_CoL_Bus_Util = 0.091910 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.010065 
queue_avg = 0.748693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.748693
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19633 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3081 dram_eff=0.6339
bk0: 128a 21453i bk1: 128a 21467i bk2: 128a 21497i bk3: 128a 21467i bk4: 128a 21482i bk5: 128a 21461i bk6: 128a 21479i bk7: 129a 21445i bk8: 128a 21491i bk9: 128a 21473i bk10: 128a 21496i bk11: 128a 21475i bk12: 128a 21485i bk13: 128a 21465i bk14: 80a 21522i bk15: 80a 21512i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.587187
Bank_Level_Parallism_Col = 1.538852
Bank_Level_Parallism_Ready = 1.096774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.538852 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 620 
Wasted_Row = 65 
Idle = 18981 

BW Util Bottlenecks: 
RCDc_limit = 246 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 482 
rwq = 0 
CCDLc_limit_alone = 482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19633 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091864 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.008560 
queue_avg = 0.684629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.684629
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19635 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3058 dram_eff=0.6387
bk0: 128a 21458i bk1: 128a 21454i bk2: 128a 21477i bk3: 129a 21448i bk4: 128a 21474i bk5: 128a 21468i bk6: 128a 21464i bk7: 128a 21453i bk8: 128a 21477i bk9: 128a 21466i bk10: 128a 21498i bk11: 128a 21478i bk12: 128a 21499i bk13: 128a 21463i bk14: 80a 21524i bk15: 80a 21508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.640154
Bank_Level_Parallism_Col = 1.592283
Bank_Level_Parallism_Ready = 1.093702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.592283 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 571 
Wasted_Row = 66 
Idle = 19029 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19635 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091771 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.009577 
queue_avg = 0.726121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.726121
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19632 n_act=33 n_pre=17 n_ref_event=0 n_req=1953 n_rd=1953 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09034
n_activity=3106 dram_eff=0.6288
bk0: 128a 21454i bk1: 128a 21463i bk2: 128a 21490i bk3: 128a 21472i bk4: 128a 21489i bk5: 128a 21460i bk6: 128a 21467i bk7: 128a 21469i bk8: 128a 21472i bk9: 128a 21476i bk10: 128a 21475i bk11: 128a 21470i bk12: 128a 21496i bk13: 129a 21449i bk14: 80a 21516i bk15: 80a 21509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983103
Row_Buffer_Locality_read = 0.983103
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.593220
Bank_Level_Parallism_Col = 1.545349
Bank_Level_Parallism_Ready = 1.093702
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545349 

BW Util details:
bwutil = 0.090337 
total_CMD = 21619 
util_bw = 1953 
Wasted_Col = 638 
Wasted_Row = 64 
Idle = 18964 

BW Util Bottlenecks: 
RCDc_limit = 244 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 507 
rwq = 0 
CCDLc_limit_alone = 507 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19632 
Read = 1953 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1953 
total_req = 1953 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1953 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090337 
Either_Row_CoL_Bus_Util = 0.091910 
Issued_on_Two_Bus_Simul_Util = 0.000740 
issued_two_Eff = 0.008052 
queue_avg = 0.728480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.72848
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19630 n_act=34 n_pre=18 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=3121 dram_eff=0.6261
bk0: 128a 21460i bk1: 128a 21452i bk2: 129a 21463i bk3: 128a 21451i bk4: 128a 21482i bk5: 128a 21463i bk6: 128a 21477i bk7: 128a 21457i bk8: 128a 21490i bk9: 128a 21479i bk10: 128a 21497i bk11: 128a 21475i bk12: 128a 21490i bk13: 129a 21442i bk14: 80a 21510i bk15: 80a 21506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982600
Row_Buffer_Locality_read = 0.982600
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.618216
Bank_Level_Parallism_Col = 1.582774
Bank_Level_Parallism_Ready = 1.083419
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.582774 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 590 
Wasted_Row = 91 
Idle = 18984 

BW Util Bottlenecks: 
RCDc_limit = 262 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 432 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19630 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 1954 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.092002 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.008547 
queue_avg = 0.781442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.781442
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21619 n_nop=19635 n_act=33 n_pre=17 n_ref_event=0 n_req=1954 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.09038
n_activity=3116 dram_eff=0.6271
bk0: 130a 21430i bk1: 128a 21464i bk2: 128a 21484i bk3: 128a 21473i bk4: 128a 21492i bk5: 128a 21463i bk6: 128a 21488i bk7: 128a 21449i bk8: 128a 21484i bk9: 128a 21474i bk10: 128a 21483i bk11: 128a 21481i bk12: 128a 21483i bk13: 128a 21465i bk14: 80a 21527i bk15: 80a 21513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983112
Row_Buffer_Locality_read = 0.983112
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.579046
Bank_Level_Parallism_Col = 1.529139
Bank_Level_Parallism_Ready = 1.114125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.529139 

BW Util details:
bwutil = 0.090383 
total_CMD = 21619 
util_bw = 1954 
Wasted_Col = 648 
Wasted_Row = 61 
Idle = 18956 

BW Util Bottlenecks: 
RCDc_limit = 233 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21619 
n_nop = 19635 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 1954 
total_req = 1954 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 1954 
Row_Bus_Util =  0.002313 
CoL_Bus_Util = 0.090383 
Either_Row_CoL_Bus_Util = 0.091771 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.010081 
queue_avg = 0.754521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.754521

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1954, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1955, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1956, Miss = 977, Miss_rate = 0.499, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1969, Miss = 985, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1971, Miss = 986, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1968, Miss = 984, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1956, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1955, Miss = 978, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1953, Miss = 977, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1954, Miss = 978, Miss_rate = 0.501, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1952, Miss = 976, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 125042
L2_total_cache_misses = 62534
L2_total_cache_miss_rate = 0.5001
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 46877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125042
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=125042
icnt_total_pkts_simt_to_mem=125042
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 125042
Req_Network_cycles = 36803
Req_Network_injected_packets_per_cycle =       3.3976 
Req_Network_conflicts_per_cycle =       0.4593
Req_Network_conflicts_per_cycle_util =       1.8731
Req_Bank_Level_Parallism =      13.8551
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0093
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0531

Reply_Network_injected_packets_num = 125042
Reply_Network_cycles = 36803
Reply_Network_injected_packets_per_cycle =        3.3976
Reply_Network_conflicts_per_cycle =        0.1509
Reply_Network_conflicts_per_cycle_util =       0.6312
Reply_Bank_Level_Parallism =      14.2158
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0025
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0425
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 807920 (inst/sec)
gpgpu_simulation_rate = 707 (cycle/sec)
gpgpu_silicon_slowdown = 2046676x
launching memcpy command : MemcpyHtoD,0x00007f72637f4400,1
Processing kernel ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (1954,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f7298000000
-local mem base_addr = 0x00007f729a000000
-nvbit version = 1.4
-accelsim tracer version = 3
Header info loaded for kernel command : ./hw_run/rodinia-3.1/11.0/bfs-rodinia-3.1/__data_graph1MW_6_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
thread block = 938,0,0
thread block = 939,0,0
thread block = 940,0,0
thread block = 941,0,0
thread block = 942,0,0
thread block = 943,0,0
thread block = 944,0,0
thread block = 945,0,0
thread block = 946,0,0
thread block = 947,0,0
thread block = 948,0,0
thread block = 949,0,0
thread block = 950,0,0
thread block = 951,0,0
thread block = 952,0,0
thread block = 953,0,0
thread block = 954,0,0
thread block = 955,0,0
thread block = 956,0,0
thread block = 957,0,0
thread block = 958,0,0
thread block = 959,0,0
thread block = 960,0,0
thread block = 961,0,0
thread block = 962,0,0
thread block = 963,0,0
thread block = 964,0,0
thread block = 965,0,0
thread block = 966,0,0
thread block = 967,0,0
thread block = 968,0,0
thread block = 969,0,0
thread block = 970,0,0
thread block = 971,0,0
thread block = 972,0,0
thread block = 973,0,0
thread block = 974,0,0
thread block = 975,0,0
thread block = 976,0,0
thread block = 977,0,0
thread block = 978,0,0
thread block = 979,0,0
thread block = 980,0,0
thread block = 981,0,0
thread block = 982,0,0
thread block = 983,0,0
thread block = 984,0,0
thread block = 985,0,0
thread block = 986,0,0
thread block = 987,0,0
thread block = 988,0,0
thread block = 989,0,0
thread block = 990,0,0
thread block = 991,0,0
thread block = 992,0,0
thread block = 993,0,0
thread block = 994,0,0
thread block = 995,0,0
thread block = 996,0,0
thread block = 997,0,0
thread block = 998,0,0
thread block = 999,0,0
thread block = 1000,0,0
thread block = 1001,0,0
thread block = 1002,0,0
thread block = 1003,0,0
thread block = 1004,0,0
thread block = 1005,0,0
thread block = 1006,0,0
thread block = 1007,0,0
thread block = 1008,0,0
thread block = 1009,0,0
thread block = 1010,0,0
thread block = 1011,0,0
thread block = 1012,0,0
thread block = 1013,0,0
thread block = 1014,0,0
thread block = 1015,0,0
thread block = 1016,0,0
thread block = 1017,0,0
thread block = 1018,0,0
thread block = 1019,0,0
thread block = 1020,0,0
thread block = 1021,0,0
thread block = 1022,0,0
thread block = 1023,0,0
thread block = 1024,0,0
thread block = 1025,0,0
thread block = 1026,0,0
thread block = 1027,0,0
thread block = 1028,0,0
thread block = 1029,0,0
thread block = 1030,0,0
thread block = 1031,0,0
thread block = 1032,0,0
thread block = 1033,0,0
thread block = 1034,0,0
thread block = 1035,0,0
thread block = 1036,0,0
thread block = 1037,0,0
thread block = 1038,0,0
thread block = 1039,0,0
thread block = 1040,0,0
thread block = 1041,0,0
thread block = 1042,0,0
thread block = 1043,0,0
thread block = 1044,0,0
thread block = 1045,0,0
thread block = 1046,0,0
thread block = 1047,0,0
thread block = 1048,0,0
thread block = 1049,0,0
thread block = 1050,0,0
thread block = 1051,0,0
thread block = 1052,0,0
thread block = 1053,0,0
thread block = 1054,0,0
thread block = 1055,0,0
thread block = 1056,0,0
thread block = 1057,0,0
thread block = 1058,0,0
thread block = 1059,0,0
thread block = 1060,0,0
thread block = 1061,0,0
thread block = 1062,0,0
thread block = 1063,0,0
thread block = 1064,0,0
thread block = 1065,0,0
thread block = 1066,0,0
thread block = 1067,0,0
thread block = 1068,0,0
thread block = 1069,0,0
thread block = 1070,0,0
thread block = 1071,0,0
thread block = 1072,0,0
thread block = 1073,0,0
thread block = 1074,0,0
thread block = 1075,0,0
thread block = 1076,0,0
thread block = 1077,0,0
thread block = 1078,0,0
thread block = 1079,0,0
thread block = 1080,0,0
thread block = 1081,0,0
thread block = 1082,0,0
thread block = 1083,0,0
thread block = 1084,0,0
thread block = 1085,0,0
thread block = 1086,0,0
thread block = 1087,0,0
thread block = 1088,0,0
thread block = 1089,0,0
thread block = 1090,0,0
thread block = 1091,0,0
thread block = 1092,0,0
thread block = 1093,0,0
thread block = 1094,0,0
thread block = 1095,0,0
thread block = 1096,0,0
thread block = 1097,0,0
thread block = 1098,0,0
thread block = 1099,0,0
thread block = 1100,0,0
thread block = 1101,0,0
thread block = 1102,0,0
thread block = 1103,0,0
thread block = 1104,0,0
thread block = 1105,0,0
thread block = 1106,0,0
thread block = 1107,0,0
thread block = 1108,0,0
thread block = 1109,0,0
thread block = 1110,0,0
thread block = 1111,0,0
thread block = 1112,0,0
thread block = 1113,0,0
thread block = 1114,0,0
thread block = 1115,0,0
thread block = 1116,0,0
thread block = 1117,0,0
thread block = 1118,0,0
thread block = 1119,0,0
thread block = 1120,0,0
thread block = 1121,0,0
thread block = 1122,0,0
thread block = 1123,0,0
thread block = 1124,0,0
thread block = 1125,0,0
thread block = 1126,0,0
thread block = 1127,0,0
thread block = 1128,0,0
thread block = 1129,0,0
thread block = 1130,0,0
thread block = 1131,0,0
thread block = 1132,0,0
thread block = 1133,0,0
thread block = 1134,0,0
thread block = 1135,0,0
thread block = 1136,0,0
thread block = 1137,0,0
thread block = 1138,0,0
thread block = 1139,0,0
thread block = 1140,0,0
thread block = 1141,0,0
thread block = 1142,0,0
thread block = 1143,0,0
thread block = 1144,0,0
thread block = 1145,0,0
thread block = 1146,0,0
thread block = 1147,0,0
thread block = 1148,0,0
thread block = 1149,0,0
thread block = 1150,0,0
thread block = 1151,0,0
thread block = 1152,0,0
thread block = 1153,0,0
thread block = 1154,0,0
thread block = 1155,0,0
thread block = 1156,0,0
thread block = 1157,0,0
thread block = 1158,0,0
thread block = 1159,0,0
thread block = 1160,0,0
thread block = 1161,0,0
thread block = 1162,0,0
thread block = 1163,0,0
thread block = 1164,0,0
thread block = 1165,0,0
thread block = 1166,0,0
thread block = 1167,0,0
thread block = 1168,0,0
thread block = 1169,0,0
thread block = 1170,0,0
thread block = 1171,0,0
thread block = 1172,0,0
thread block = 1173,0,0
thread block = 1174,0,0
thread block = 1175,0,0
thread block = 1176,0,0
thread block = 1177,0,0
thread block = 1178,0,0
thread block = 1179,0,0
thread block = 1180,0,0
thread block = 1181,0,0
thread block = 1182,0,0
thread block = 1183,0,0
thread block = 1184,0,0
thread block = 1185,0,0
thread block = 1186,0,0
thread block = 1187,0,0
thread block = 1188,0,0
thread block = 1189,0,0
thread block = 1190,0,0
thread block = 1191,0,0
thread block = 1192,0,0
thread block = 1193,0,0
thread block = 1194,0,0
thread block = 1195,0,0
thread block = 1196,0,0
thread block = 1197,0,0
thread block = 1198,0,0
thread block = 1199,0,0
thread block = 1200,0,0
thread block = 1201,0,0
thread block = 1202,0,0
thread block = 1203,0,0
thread block = 1204,0,0
thread block = 1205,0,0
thread block = 1206,0,0
thread block = 1207,0,0
thread block = 1208,0,0
thread block = 1209,0,0
thread block = 1210,0,0
thread block = 1211,0,0
thread block = 1212,0,0
thread block = 1213,0,0
thread block = 1214,0,0
thread block = 1215,0,0
thread block = 1216,0,0
thread block = 1217,0,0
thread block = 1218,0,0
thread block = 1219,0,0
thread block = 1220,0,0
thread block = 1221,0,0
thread block = 1222,0,0
thread block = 1223,0,0
thread block = 1224,0,0
thread block = 1225,0,0
thread block = 1226,0,0
thread block = 1227,0,0
thread block = 1228,0,0
thread block = 1229,0,0
thread block = 1230,0,0
thread block = 1231,0,0
thread block = 1232,0,0
thread block = 1233,0,0
thread block = 1234,0,0
thread block = 1235,0,0
thread block = 1236,0,0
thread block = 1237,0,0
thread block = 1238,0,0
thread block = 1239,0,0
thread block = 1240,0,0
thread block = 1241,0,0
thread block = 1242,0,0
thread block = 1243,0,0
thread block = 1244,0,0
thread block = 1245,0,0
thread block = 1246,0,0
thread block = 1247,0,0
thread block = 1248,0,0
thread block = 1249,0,0
thread block = 1250,0,0
thread block = 1251,0,0
thread block = 1252,0,0
thread block = 1253,0,0
thread block = 1254,0,0
thread block = 1255,0,0
thread block = 1256,0,0
thread block = 1257,0,0
thread block = 1258,0,0
thread block = 1259,0,0
thread block = 1260,0,0
thread block = 1261,0,0
thread block = 1262,0,0
thread block = 1263,0,0
thread block = 1264,0,0
thread block = 1265,0,0
thread block = 1266,0,0
thread block = 1267,0,0
thread block = 1268,0,0
thread block = 1269,0,0
thread block = 1270,0,0
thread block = 1271,0,0
thread block = 1272,0,0
thread block = 1273,0,0
thread block = 1274,0,0
thread block = 1275,0,0
thread block = 1276,0,0
thread block = 1277,0,0
thread block = 1278,0,0
thread block = 1279,0,0
thread block = 1280,0,0
thread block = 1281,0,0
thread block = 1282,0,0
thread block = 1283,0,0
thread block = 1284,0,0
thread block = 1285,0,0
thread block = 1286,0,0
thread block = 1287,0,0
thread block = 1288,0,0
thread block = 1289,0,0
thread block = 1290,0,0
thread block = 1291,0,0
thread block = 1292,0,0
thread block = 1293,0,0
thread block = 1294,0,0
thread block = 1295,0,0
thread block = 1296,0,0
thread block = 1297,0,0
thread block = 1298,0,0
thread block = 1299,0,0
thread block = 1300,0,0
thread block = 1301,0,0
thread block = 1302,0,0
thread block = 1303,0,0
thread block = 1304,0,0
thread block = 1305,0,0
thread block = 1306,0,0
thread block = 1307,0,0
thread block = 1308,0,0
thread block = 1309,0,0
thread block = 1310,0,0
thread block = 1311,0,0
thread block = 1312,0,0
thread block = 1313,0,0
thread block = 1314,0,0
thread block = 1315,0,0
thread block = 1316,0,0
thread block = 1317,0,0
thread block = 1318,0,0
thread block = 1319,0,0
thread block = 1320,0,0
thread block = 1321,0,0
thread block = 1322,0,0
thread block = 1323,0,0
thread block = 1324,0,0
thread block = 1325,0,0
thread block = 1326,0,0
thread block = 1327,0,0
thread block = 1328,0,0
thread block = 1329,0,0
thread block = 1330,0,0
thread block = 1331,0,0
thread block = 1332,0,0
thread block = 1333,0,0
thread block = 1334,0,0
thread block = 1335,0,0
thread block = 1336,0,0
thread block = 1337,0,0
thread block = 1338,0,0
thread block = 1339,0,0
thread block = 1340,0,0
thread block = 1341,0,0
thread block = 1342,0,0
thread block = 1343,0,0
thread block = 1344,0,0
thread block = 1345,0,0
thread block = 1346,0,0
thread block = 1347,0,0
thread block = 1348,0,0
thread block = 1349,0,0
thread block = 1350,0,0
thread block = 1351,0,0
thread block = 1352,0,0
thread block = 1353,0,0
thread block = 1354,0,0
thread block = 1355,0,0
thread block = 1356,0,0
thread block = 1357,0,0
thread block = 1358,0,0
thread block = 1359,0,0
thread block = 1360,0,0
thread block = 1361,0,0
thread block = 1362,0,0
thread block = 1363,0,0
thread block = 1364,0,0
thread block = 1365,0,0
thread block = 1366,0,0
thread block = 1367,0,0
thread block = 1368,0,0
thread block = 1369,0,0
thread block = 1370,0,0
thread block = 1371,0,0
thread block = 1372,0,0
thread block = 1373,0,0
thread block = 1374,0,0
thread block = 1375,0,0
thread block = 1376,0,0
thread block = 1377,0,0
thread block = 1378,0,0
thread block = 1379,0,0
thread block = 1380,0,0
thread block = 1381,0,0
thread block = 1382,0,0
thread block = 1383,0,0
thread block = 1384,0,0
thread block = 1385,0,0
thread block = 1386,0,0
thread block = 1387,0,0
thread block = 1388,0,0
thread block = 1389,0,0
thread block = 1390,0,0
thread block = 1391,0,0
thread block = 1392,0,0
thread block = 1393,0,0
thread block = 1394,0,0
thread block = 1395,0,0
thread block = 1396,0,0
thread block = 1397,0,0
thread block = 1398,0,0
thread block = 1399,0,0
thread block = 1400,0,0
thread block = 1401,0,0
thread block = 1402,0,0
thread block = 1403,0,0
thread block = 1404,0,0
thread block = 1405,0,0
thread block = 1406,0,0
thread block = 1407,0,0
thread block = 1408,0,0
thread block = 1409,0,0
thread block = 1410,0,0
thread block = 1411,0,0
thread block = 1412,0,0
thread block = 1413,0,0
thread block = 1414,0,0
thread block = 1415,0,0
thread block = 1416,0,0
thread block = 1417,0,0
thread block = 1418,0,0
thread block = 1419,0,0
thread block = 1420,0,0
thread block = 1421,0,0
thread block = 1422,0,0
thread block = 1423,0,0
thread block = 1424,0,0
thread block = 1425,0,0
thread block = 1426,0,0
thread block = 1427,0,0
thread block = 1428,0,0
thread block = 1429,0,0
thread block = 1430,0,0
thread block = 1431,0,0
thread block = 1432,0,0
thread block = 1433,0,0
thread block = 1434,0,0
thread block = 1435,0,0
thread block = 1436,0,0
thread block = 1437,0,0
thread block = 1438,0,0
thread block = 1439,0,0
thread block = 1440,0,0
thread block = 1441,0,0
thread block = 1442,0,0
thread block = 1443,0,0
thread block = 1444,0,0
thread block = 1445,0,0
thread block = 1446,0,0
thread block = 1447,0,0
thread block = 1448,0,0
thread block = 1449,0,0
thread block = 1450,0,0
thread block = 1451,0,0
thread block = 1452,0,0
thread block = 1453,0,0
thread block = 1454,0,0
thread block = 1455,0,0
thread block = 1456,0,0
thread block = 1457,0,0
thread block = 1458,0,0
thread block = 1459,0,0
thread block = 1460,0,0
thread block = 1461,0,0
thread block = 1462,0,0
thread block = 1463,0,0
thread block = 1464,0,0
thread block = 1465,0,0
thread block = 1466,0,0
thread block = 1467,0,0
thread block = 1468,0,0
thread block = 1469,0,0
thread block = 1470,0,0
thread block = 1471,0,0
thread block = 1472,0,0
thread block = 1473,0,0
thread block = 1474,0,0
thread block = 1475,0,0
thread block = 1476,0,0
thread block = 1477,0,0
thread block = 1478,0,0
thread block = 1479,0,0
thread block = 1480,0,0
thread block = 1481,0,0
thread block = 1482,0,0
thread block = 1483,0,0
thread block = 1484,0,0
thread block = 1485,0,0
thread block = 1486,0,0
thread block = 1487,0,0
thread block = 1488,0,0
thread block = 1489,0,0
thread block = 1490,0,0
thread block = 1491,0,0
thread block = 1492,0,0
thread block = 1493,0,0
thread block = 1494,0,0
thread block = 1495,0,0
thread block = 1496,0,0
thread block = 1497,0,0
thread block = 1498,0,0
thread block = 1499,0,0
thread block = 1500,0,0
thread block = 1501,0,0
thread block = 1502,0,0
thread block = 1503,0,0
thread block = 1504,0,0
thread block = 1505,0,0
thread block = 1506,0,0
thread block = 1507,0,0
thread block = 1508,0,0
thread block = 1509,0,0
thread block = 1510,0,0
thread block = 1511,0,0
thread block = 1512,0,0
thread block = 1513,0,0
thread block = 1514,0,0
thread block = 1515,0,0
thread block = 1516,0,0
thread block = 1517,0,0
thread block = 1518,0,0
thread block = 1519,0,0
thread block = 1520,0,0
thread block = 1521,0,0
thread block = 1522,0,0
thread block = 1523,0,0
thread block = 1524,0,0
thread block = 1525,0,0
thread block = 1526,0,0
thread block = 1527,0,0
thread block = 1528,0,0
thread block = 1529,0,0
thread block = 1530,0,0
thread block = 1531,0,0
thread block = 1532,0,0
thread block = 1533,0,0
thread block = 1534,0,0
thread block = 1535,0,0
thread block = 1536,0,0
thread block = 1537,0,0
thread block = 1538,0,0
thread block = 1539,0,0
thread block = 1540,0,0
thread block = 1541,0,0
thread block = 1542,0,0
thread block = 1543,0,0
thread block = 1544,0,0
thread block = 1545,0,0
thread block = 1546,0,0
thread block = 1547,0,0
thread block = 1548,0,0
thread block = 1549,0,0
thread block = 1550,0,0
thread block = 1551,0,0
thread block = 1552,0,0
thread block = 1553,0,0
thread block = 1554,0,0
thread block = 1555,0,0
thread block = 1556,0,0
thread block = 1557,0,0
thread block = 1558,0,0
thread block = 1559,0,0
thread block = 1560,0,0
thread block = 1561,0,0
thread block = 1562,0,0
thread block = 1563,0,0
thread block = 1564,0,0
thread block = 1565,0,0
thread block = 1566,0,0
thread block = 1567,0,0
thread block = 1568,0,0
thread block = 1569,0,0
thread block = 1570,0,0
thread block = 1571,0,0
thread block = 1572,0,0
thread block = 1573,0,0
thread block = 1574,0,0
thread block = 1575,0,0
thread block = 1576,0,0
thread block = 1577,0,0
thread block = 1578,0,0
thread block = 1579,0,0
thread block = 1580,0,0
thread block = 1581,0,0
thread block = 1582,0,0
thread block = 1583,0,0
thread block = 1584,0,0
