# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/ec67/hdl" --include "../../../../CPU_V1.srcs/sources_1/bd/A/ipshared/8c62/hdl" --include "/media/steckler/xilinx_linux/vivado_2019.1/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../CPU_V1.srcs/sim_1/new/tb_control_unit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
