/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module csrng(clk_i, rst_ni, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \entropy_src_hw_if_o.es_req , \entropy_src_hw_if_i.es_ack , \cs_aes_halt_i.cs_aes_halt_req , \cs_aes_halt_o.cs_aes_halt_ack , \csrng_cmd_i[1].csrng_req_valid , \csrng_cmd_i[1].genbits_ready , \csrng_cmd_i[0].csrng_req_valid , \csrng_cmd_i[0].genbits_ready , \csrng_cmd_o[1].csrng_req_ready , \csrng_cmd_o[1].csrng_rsp_ack , \csrng_cmd_o[1].csrng_rsp_sts , \csrng_cmd_o[1].genbits_valid , \csrng_cmd_o[1].genbits_fips , \csrng_cmd_o[0].csrng_req_ready 
, \csrng_cmd_o[0].csrng_rsp_ack , \csrng_cmd_o[0].csrng_rsp_sts , \csrng_cmd_o[0].genbits_valid , \csrng_cmd_o[0].genbits_fips , \alert_rx_i[1].ping_p , \alert_rx_i[1].ping_n , \alert_rx_i[1].ack_p , \alert_rx_i[1].ack_n , \alert_rx_i[0].ping_p , \alert_rx_i[0].ping_n , \alert_rx_i[0].ack_p , \alert_rx_i[0].ack_n , \alert_tx_o[1].alert_p , \alert_tx_o[1].alert_n , \alert_tx_o[0].alert_p , \alert_tx_o[0].alert_n , intr_cs_cmd_req_done_o, intr_cs_entropy_req_o, intr_cs_hw_inst_exc_o, intr_cs_fatal_err_o, \tl_o.d_opcode 
, otp_en_csrng_sw_app_read_i, lc_hw_debug_en_i, \entropy_src_hw_if_i.es_fips , \entropy_src_hw_if_i.es_bits , \csrng_cmd_o[0].genbits_bus , \csrng_cmd_i[0].csrng_req_bus , \csrng_cmd_i[1].csrng_req_bus , \csrng_cmd_o[1].genbits_bus , \tl_i.a_opcode , \tl_i.a_param , \tl_i.a_size , \tl_i.a_source , \tl_i.a_address , \tl_i.a_mask , \tl_i.a_data , \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size 
, \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data , \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  input \alert_rx_i[0].ack_n ;
  wire \alert_rx_i[0].ack_n ;
  input \alert_rx_i[0].ack_p ;
  wire \alert_rx_i[0].ack_p ;
  input \alert_rx_i[0].ping_n ;
  wire \alert_rx_i[0].ping_n ;
  input \alert_rx_i[0].ping_p ;
  wire \alert_rx_i[0].ping_p ;
  input \alert_rx_i[1].ack_n ;
  wire \alert_rx_i[1].ack_n ;
  input \alert_rx_i[1].ack_p ;
  wire \alert_rx_i[1].ack_p ;
  input \alert_rx_i[1].ping_n ;
  wire \alert_rx_i[1].ping_n ;
  input \alert_rx_i[1].ping_p ;
  wire \alert_rx_i[1].ping_p ;
  output \alert_tx_o[0].alert_n ;
  wire \alert_tx_o[0].alert_n ;
  output \alert_tx_o[0].alert_p ;
  wire \alert_tx_o[0].alert_p ;
  output \alert_tx_o[1].alert_n ;
  wire \alert_tx_o[1].alert_n ;
  output \alert_tx_o[1].alert_p ;
  wire \alert_tx_o[1].alert_p ;
  input clk_i;
  wire clk_i;
  input \cs_aes_halt_i.cs_aes_halt_req ;
  wire \cs_aes_halt_i.cs_aes_halt_req ;
  output \cs_aes_halt_o.cs_aes_halt_ack ;
  wire \cs_aes_halt_o.cs_aes_halt_ack ;
  input [31:0] \csrng_cmd_i[0].csrng_req_bus ;
  wire [31:0] \csrng_cmd_i[0].csrng_req_bus ;
  input \csrng_cmd_i[0].csrng_req_valid ;
  wire \csrng_cmd_i[0].csrng_req_valid ;
  input \csrng_cmd_i[0].genbits_ready ;
  wire \csrng_cmd_i[0].genbits_ready ;
  input [31:0] \csrng_cmd_i[1].csrng_req_bus ;
  wire [31:0] \csrng_cmd_i[1].csrng_req_bus ;
  input \csrng_cmd_i[1].csrng_req_valid ;
  wire \csrng_cmd_i[1].csrng_req_valid ;
  input \csrng_cmd_i[1].genbits_ready ;
  wire \csrng_cmd_i[1].genbits_ready ;
  output \csrng_cmd_o[0].csrng_req_ready ;
  wire \csrng_cmd_o[0].csrng_req_ready ;
  output \csrng_cmd_o[0].csrng_rsp_ack ;
  wire \csrng_cmd_o[0].csrng_rsp_ack ;
  output \csrng_cmd_o[0].csrng_rsp_sts ;
  wire \csrng_cmd_o[0].csrng_rsp_sts ;
  output [127:0] \csrng_cmd_o[0].genbits_bus ;
  wire [127:0] \csrng_cmd_o[0].genbits_bus ;
  output \csrng_cmd_o[0].genbits_fips ;
  wire \csrng_cmd_o[0].genbits_fips ;
  output \csrng_cmd_o[0].genbits_valid ;
  wire \csrng_cmd_o[0].genbits_valid ;
  output \csrng_cmd_o[1].csrng_req_ready ;
  wire \csrng_cmd_o[1].csrng_req_ready ;
  output \csrng_cmd_o[1].csrng_rsp_ack ;
  wire \csrng_cmd_o[1].csrng_rsp_ack ;
  output \csrng_cmd_o[1].csrng_rsp_sts ;
  wire \csrng_cmd_o[1].csrng_rsp_sts ;
  output [127:0] \csrng_cmd_o[1].genbits_bus ;
  wire [127:0] \csrng_cmd_o[1].genbits_bus ;
  output \csrng_cmd_o[1].genbits_fips ;
  wire \csrng_cmd_o[1].genbits_fips ;
  output \csrng_cmd_o[1].genbits_valid ;
  wire \csrng_cmd_o[1].genbits_valid ;
  input \entropy_src_hw_if_i.es_ack ;
  wire \entropy_src_hw_if_i.es_ack ;
  input [383:0] \entropy_src_hw_if_i.es_bits ;
  wire [383:0] \entropy_src_hw_if_i.es_bits ;
  input \entropy_src_hw_if_i.es_fips ;
  wire \entropy_src_hw_if_i.es_fips ;
  output \entropy_src_hw_if_o.es_req ;
  wire \entropy_src_hw_if_o.es_req ;
  wire \gen_alert_tx[0].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[0].u_prim_alert_sender.state_q ;
  wire \gen_alert_tx[1].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[1].u_prim_alert_sender.state_q ;
  output intr_cs_cmd_req_done_o;
  wire intr_cs_cmd_req_done_o;
  output intr_cs_entropy_req_o;
  wire intr_cs_entropy_req_o;
  output intr_cs_fatal_err_o;
  wire intr_cs_fatal_err_o;
  output intr_cs_hw_inst_exc_o;
  wire intr_cs_hw_inst_exc_o;
  input [3:0] lc_hw_debug_en_i;
  wire [3:0] lc_hw_debug_en_i;
  input [7:0] otp_en_csrng_sw_app_read_i;
  wire [7:0] otp_en_csrng_sw_app_read_i;
  input rst_ni;
  wire rst_ni;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire \u_csrng_core.ctr_drbg_gen_es_ack ;
  wire \u_csrng_core.ctr_drbg_upd_es_ack ;
  wire \u_csrng_core.hw2reg.intr_state.cs_cmd_req_done.de ;
  wire \u_csrng_core.hw2reg.intr_state.cs_entropy_req.de ;
  wire \u_csrng_core.hw2reg.intr_state.cs_fatal_err.de ;
  wire \u_csrng_core.hw2reg.intr_state.cs_hw_inst_exc.de ;
  wire \u_reg.intg_err ;
  wire \u_reg.u_reg_if.a_ack ;
  dffsre _168_ (
    .C(clk_i),
    .D(_001_),
    .E(_000_),
    .Q(_003_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _169_ (
    .C(clk_i),
    .D(_002_),
    .E(_000_),
    .Q(\gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _170_ (
    .C(clk_i),
    .D(_005_),
    .E(_004_),
    .Q(_007_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _171_ (
    .C(clk_i),
    .D(_006_),
    .E(_004_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _172_ (
    .C(clk_i),
    .D(_009_),
    .E(_008_),
    .Q(_011_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _173_ (
    .C(clk_i),
    .D(_010_),
    .E(_008_),
    .Q(_012_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _174_ (
    .C(clk_i),
    .D(_014_),
    .E(_013_),
    .Q(_016_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _175_ (
    .C(clk_i),
    .D(_015_),
    .E(_013_),
    .Q(_017_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _176_ (
    .C(clk_i),
    .D(_019_),
    .E(_018_),
    .Q(\gen_alert_tx[1].u_prim_alert_sender.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _177_ (
    .C(clk_i),
    .D(_021_),
    .E(_020_),
    .Q(_022_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _178_ (
    .C(clk_i),
    .D(_024_),
    .E(_023_),
    .Q(_026_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _179_ (
    .C(clk_i),
    .D(_025_),
    .E(_023_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _180_ (
    .C(clk_i),
    .D(_028_),
    .E(_027_),
    .Q(_030_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _181_ (
    .C(clk_i),
    .D(_029_),
    .E(_027_),
    .Q(_031_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _182_ (
    .C(clk_i),
    .D(_033_),
    .E(_032_),
    .Q(\u_csrng_core.ctr_drbg_gen_es_ack ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _183_ (
    .C(clk_i),
    .D(_035_),
    .E(_034_),
    .Q(\u_csrng_core.ctr_drbg_upd_es_ack ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _184_ (
    .C(clk_i),
    .D(_036_),
    .E(\u_csrng_core.hw2reg.intr_state.cs_hw_inst_exc.de ),
    .Q(_037_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _185_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_038_),
    .Q(\tl_o.d_valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _186_ (
    .C(clk_i),
    .D(_039_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _187_ (
    .C(clk_i),
    .D(_040_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _188_ (
    .C(clk_i),
    .D(_041_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _189_ (
    .C(clk_i),
    .D(_042_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _190_ (
    .C(clk_i),
    .D(_043_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _191_ (
    .C(clk_i),
    .D(_044_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _192_ (
    .C(clk_i),
    .D(_045_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _193_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _194_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _195_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _196_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _197_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _198_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _199_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _200_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _201_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _202_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _203_ (
    .C(clk_i),
    .D(_046_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _204_ (
    .C(clk_i),
    .D(_047_),
    .E(\u_csrng_core.hw2reg.intr_state.cs_cmd_req_done.de ),
    .Q(_048_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _205_ (
    .C(clk_i),
    .D(_049_),
    .E(\u_csrng_core.hw2reg.intr_state.cs_fatal_err.de ),
    .Q(_050_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _206_ (
    .C(clk_i),
    .D(_051_),
    .E(\u_csrng_core.hw2reg.intr_state.cs_entropy_req.de ),
    .Q(_052_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _207_ (
    .C(clk_i),
    .D(_053_),
    .E(1'b1),
    .Q(_081_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _208_ (
    .C(clk_i),
    .D(_054_),
    .E(1'b1),
    .Q(_082_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _209_ (
    .C(clk_i),
    .D(1'b1),
    .E(1'b1),
    .Q(_083_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _210_ (
    .C(clk_i),
    .D(_055_),
    .E(1'b1),
    .Q(\cs_aes_halt_o.cs_aes_halt_ack ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _211_ (
    .C(clk_i),
    .D(_056_),
    .E(1'b1),
    .Q(_057_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _212_ (
    .C(clk_i),
    .D(_057_),
    .E(1'b1),
    .Q(_084_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _213_ (
    .C(clk_i),
    .D(_058_),
    .E(1'b1),
    .Q(_059_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _214_ (
    .C(clk_i),
    .D(_059_),
    .E(1'b1),
    .Q(_085_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _215_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _216_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ack_p ),
    .E(1'b1),
    .Q(_056_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _217_ (
    .C(clk_i),
    .D(_060_),
    .E(1'b1),
    .Q(_058_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _218_ (
    .C(clk_i),
    .D(_061_),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _219_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_086_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _220_ (
    .C(clk_i),
    .D(_062_),
    .E(1'b1),
    .Q(_063_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _221_ (
    .C(clk_i),
    .D(_063_),
    .E(1'b1),
    .Q(_087_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _222_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ping_p ),
    .E(1'b1),
    .Q(_061_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _223_ (
    .C(clk_i),
    .D(_064_),
    .E(1'b1),
    .Q(_062_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _224_ (
    .C(clk_i),
    .D(_065_),
    .E(1'b1),
    .Q(_088_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _225_ (
    .C(clk_i),
    .D(_066_),
    .E(1'b1),
    .Q(_089_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _226_ (
    .C(clk_i),
    .D(_067_),
    .E(1'b1),
    .Q(\alert_tx_o[0].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _227_ (
    .C(clk_i),
    .D(_068_),
    .E(1'b1),
    .Q(_069_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _228_ (
    .C(clk_i),
    .D(_069_),
    .E(1'b1),
    .Q(_090_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _229_ (
    .C(clk_i),
    .D(_070_),
    .E(1'b1),
    .Q(_071_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _230_ (
    .C(clk_i),
    .D(_071_),
    .E(1'b1),
    .Q(_091_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _231_ (
    .C(clk_i),
    .D(\gen_alert_tx[1].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _232_ (
    .C(clk_i),
    .D(\alert_rx_i[1].ack_p ),
    .E(1'b1),
    .Q(_068_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _233_ (
    .C(clk_i),
    .D(_072_),
    .E(1'b1),
    .Q(_070_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _234_ (
    .C(clk_i),
    .D(_073_),
    .E(1'b1),
    .Q(\gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _235_ (
    .C(clk_i),
    .D(\gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_092_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _236_ (
    .C(clk_i),
    .D(_074_),
    .E(1'b1),
    .Q(_075_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _237_ (
    .C(clk_i),
    .D(_075_),
    .E(1'b1),
    .Q(_093_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _238_ (
    .C(clk_i),
    .D(\alert_rx_i[1].ping_p ),
    .E(1'b1),
    .Q(_073_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _239_ (
    .C(clk_i),
    .D(_076_),
    .E(1'b1),
    .Q(_074_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _240_ (
    .C(clk_i),
    .D(_077_),
    .E(1'b1),
    .Q(_094_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _241_ (
    .C(clk_i),
    .D(_078_),
    .E(1'b1),
    .Q(_095_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _242_ (
    .C(clk_i),
    .D(_079_),
    .E(1'b1),
    .Q(_096_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _243_ (
    .C(clk_i),
    .D(_080_),
    .E(1'b1),
    .Q(\alert_tx_o[1].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _244_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.intg_err ),
    .Q(_097_),
    .R(rst_ni),
    .S(1'b1)
  );
  assign \gen_alert_tx[1].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.level_q , _071_, _069_, _017_ };
  assign _014_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _016_, _017_, _091_, _071_, _090_, _069_ };
  assign _002_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _003_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _093_, _075_, _092_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd  };
  assign _098_ = 32'd460544 >> { _075_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _002_, _003_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _099_ = 64'b0000000000000000000000000000000011111111111110001111100011111111 >> { _098_, _071_, _069_, _014_, _016_, _017_ };
  assign _100_ = 32'd1771476585 >> { \tl_i.a_address [18], \tl_i.a_address [30:29], \tl_i.a_address [8], \tl_i.a_opcode [1] };
  assign _101_ = 8'b01101001 >> { \tl_i.a_user.instr_type [3], \tl_i.a_address [28], \tl_i.a_address [2] };
  assign _102_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.cmd_intg [3], \tl_i.a_address [20], _101_, _100_, \tl_i.a_address [3], \tl_i.a_address [4] };
  assign _103_ = 32'd1771476585 >> { \tl_i.a_address [25], \tl_i.a_mask [1], _102_, \tl_i.a_address [14], \tl_i.a_address [12] };
  assign _104_ = 32'd1771476585 >> { \tl_i.a_address [26], \tl_i.a_address [24], \tl_i.a_user.instr_type [2], \tl_i.a_address [19], \tl_i.a_address [13] };
  assign _105_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_user.cmd_intg [5], \tl_i.a_address [23], \tl_i.a_address [31], \tl_i.a_address [7], \tl_i.a_address [17], \tl_i.a_address [10] };
  assign _106_ = 32'd2523490710 >> { \tl_i.a_address [15], \tl_i.a_address [21], \tl_i.a_user.instr_type [1], \tl_i.a_address [27], \tl_i.a_address [5] };
  assign _107_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [0], \tl_i.a_address [3], _106_, _105_, \tl_i.a_address [29], \tl_i.a_mask [3] };
  assign _108_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.cmd_intg [2], \tl_i.a_address [20], \tl_i.a_address [22], _100_, \tl_i.a_address [23], \tl_i.a_address [21] };
  assign _109_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [19], \tl_i.a_address [0], \tl_i.a_mask [0], _108_, \tl_i.a_opcode [2], \tl_i.a_address [1] };
  assign _110_ = 4'b1001 >> { \tl_i.a_address [11], \tl_i.a_user.instr_type [0] };
  assign _111_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [28], \tl_i.a_address [10], \tl_i.a_user.instr_type [1], _110_, \tl_i.a_address [9], \tl_i.a_address [31] };
  assign _112_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [13], \tl_i.a_user.cmd_intg [1], \tl_i.a_address [12], \tl_i.a_user.instr_type [2], \tl_i.a_address [8], \tl_i.a_address [15] };
  assign _113_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_mask [1:0], \tl_i.a_mask [2], \tl_i.a_mask [3], \tl_i.a_address [30:29] };
  assign _114_ = 32'd1771476585 >> { \tl_i.a_user.instr_type [3], \tl_i.a_address [16], \tl_i.a_opcode [0], \tl_i.a_address [17], \tl_i.a_address [14] };
  assign _115_ = 32'd2683727865 >> { _112_, _111_, _109_, _114_, _113_ };
  assign _116_ = 32'd1771476585 >> { \tl_i.a_address [31], \tl_i.a_user.instr_type [0], _101_, \tl_i.a_user.instr_type [2], \tl_i.a_opcode [2] };
  assign _117_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [27], \tl_i.a_address [5], \tl_i.a_address [18], \tl_i.a_address [22], \tl_i.a_address [15], \tl_i.a_address [21] };
  assign _118_ = 16'b0110100110010110 >> { \tl_i.a_address [25], \tl_i.a_address [6], \tl_i.a_address [12], \tl_i.a_user.cmd_intg [4] };
  assign _119_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [16], \tl_i.a_address [9], _118_, _117_, \tl_i.a_address [24], \tl_i.a_mask [2] };
  assign _120_ = 32'd1771476585 >> { \tl_i.a_address [7], \tl_i.a_address [1], \tl_i.a_user.instr_type [1], \tl_i.a_address [6], \tl_i.a_address [4] };
  assign _121_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_opcode [1], \tl_i.a_address [0], \tl_i.a_user.cmd_intg [0], \tl_i.a_address [5], \tl_i.a_address [3], \tl_i.a_opcode [0] };
  assign _122_ = 16'b0110100110010110 >> { \tl_i.a_data [18], \tl_i.a_data [2], \tl_i.a_data [13], \tl_i.a_data [26] };
  assign _123_ = 32'd1771476585 >> { \tl_i.a_data [27], \tl_i.a_data [22], \tl_i.a_data [3], \tl_i.a_data [23], \tl_i.a_data [19] };
  assign _124_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [14], \tl_i.a_data [29], _123_, _122_, \tl_i.a_data [6], \tl_i.a_data [9] };
  assign _125_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [19], \tl_i.a_data [20], \tl_i.a_data [15], \tl_i.a_data [5], \tl_i.a_data [11], \tl_i.a_data [8] };
  assign _126_ = 64'b0000000001101001011010010000000001101001000000000000000001101001 >> { \tl_i.a_user.data_intg [2], \tl_i.a_data [3], _125_, \tl_i.a_user.data_intg [5], \tl_i.a_data [24], _124_ };
  assign _127_ = 64'b0110100100000000000000000110100100000000011010010110100100000000 >> { \tl_i.a_user.data_intg [2], \tl_i.a_data [3], _125_, \tl_i.a_user.data_intg [5], \tl_i.a_data [24], _124_ };
  assign _128_ = 16'b0110100110010110 >> { \tl_i.a_data [21], \tl_i.a_data [16], \tl_i.a_data [24], \tl_i.a_data [7] };
  assign _129_ = 64'b1010110011001010110010101010110011001010101011001010110011001010 >> { \tl_i.a_data [1], _128_, \tl_i.a_data [18], \tl_i.a_data [30], _127_, _126_ };
  assign _130_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [26], \tl_i.a_user.cmd_intg [6], \tl_i.a_address [30], _110_, \tl_i.a_address [27], \tl_i.a_address [25] };
  assign _131_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [20], \tl_i.a_address [23], _114_, _130_, \tl_i.a_address [22], _120_ };
  assign _132_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [6], \tl_i.a_data [17], \tl_i.a_user.data_intg [1], \tl_i.a_data [26], \tl_i.a_data [27], \tl_i.a_data [28] };
  assign _133_ = 32'd2523490710 >> { \tl_i.a_data [20], \tl_i.a_data [15], _132_, \tl_i.a_data [21], \tl_i.a_data [19] };
  assign _134_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [12], \tl_i.a_data [22], \tl_i.a_data [0], \tl_i.a_user.data_intg [4], \tl_i.a_data [5], \tl_i.a_data [3] };
  assign _135_ = 32'd2523490710 >> { \tl_i.a_data [13], \tl_i.a_data [1], _134_, \tl_i.a_data [16], \tl_i.a_data [9] };
  assign _136_ = 32'd1771476585 >> { \tl_i.a_data [4], \tl_i.a_data [23], \tl_i.a_data [30], \tl_i.a_data [31], \tl_i.a_data [25] };
  assign _137_ = 16'b1001011001101001 >> { \tl_i.a_data [25], \tl_i.a_data [12], \tl_i.a_user.data_intg [0], \tl_i.a_data [29] };
  assign _138_ = 32'd2523490710 >> { \tl_i.a_data [0], _137_, _122_, \tl_i.a_data [10], \tl_i.a_data [17] };
  assign _139_ = 32'd2523490710 >> { \tl_i.a_data [6], \tl_i.a_data [9], _128_, \tl_i.a_data [14], \tl_i.a_data [29] };
  assign _140_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [10], \tl_i.a_data [17], \tl_i.a_data [11], \tl_i.a_data [0], \tl_i.a_data [4], \tl_i.a_data [28] };
  assign _141_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_user.data_intg [6], \tl_i.a_data [10], \tl_i.a_data [27], \tl_i.a_data [1], \tl_i.a_data [31], \tl_i.a_data [20] };
  assign _142_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [14], \tl_i.a_data [7], \tl_i.a_data [22], _141_, \tl_i.a_data [28], \tl_i.a_data [12] };
  assign _143_ = 64'b1001011000000000000000001001011000000000100101101001011000000000 >> { \tl_i.a_data [8], \tl_i.a_data [2], _142_, \tl_i.a_user.data_intg [3], _140_, _139_ };
  assign _144_ = 64'b1001011001101001011010011001011000000000000000000000000000000000 >> { _143_, \tl_i.a_data [15], \tl_i.a_data [5], _138_, \tl_i.a_data [11], \tl_i.a_data [8] };
  assign _145_ = 64'b1000000100000000000000000000000000000000000000000000000000000000 >> { _144_, _131_, _129_, _136_, _135_, _133_ };
  assign _146_ = 64'b0110000000001001100100000000011000000000000000000000000000000000 >> { _145_, _113_, _119_, _116_, _121_, _120_ };
  assign \u_reg.intg_err  = 64'b1010101010101000100010101010101010101010101010101010101010101010 >> { _146_, _107_, _104_, _103_, _115_, \tl_i.a_valid  };
  assign _147_ = 8'b00000001 >> { _095_, \u_reg.intg_err , _097_ };
  assign _078_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _147_, _031_, _099_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], _030_, \gen_alert_tx[1].u_prim_alert_sender.ack_level  };
  assign _055_ = 8'b01000000 >> { \u_csrng_core.ctr_drbg_upd_es_ack , \u_csrng_core.ctr_drbg_gen_es_ack , _083_ };
  assign \gen_alert_tx[0].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q , _059_, _057_, _012_ };
  assign _009_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _012_, _011_, _085_, _059_, _084_, _057_ };
  assign _006_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _007_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _087_, _063_, _086_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd  };
  assign _148_ = 32'd460544 >> { _063_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _006_, _007_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _149_ = 16'b0000000011101011 >> { _148_, _059_, _057_, _009_ };
  assign _021_ = 32'd871593791 >> { _026_, _022_, \gen_alert_tx[0].u_prim_alert_sender.state_q [1], _149_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _150_ = 16'b0000000000001101 >> { \tl_i.a_size [1], \tl_i.a_mask [0], \tl_i.a_opcode [2], \u_reg.u_reg_if.a_ack  };
  assign _151_ = 32'd1417510228 >> { \tl_i.a_mask [3], \tl_i.a_mask [1:0], \tl_i.a_mask [2], \tl_i.a_size [0] };
  assign _152_ = 64'b0000000000000000000000000000000000000000000000000111111111111111 >> { \tl_i.a_opcode [2], \tl_i.a_opcode [0], \tl_i.a_mask [2], \tl_i.a_mask [3], \tl_i.a_mask [1:0] };
  assign _153_ = 64'b1111000011110011111100001111001111110000111100110000000001010001 >> { \tl_i.a_address [0], \tl_i.a_size [0], \tl_i.a_mask [3], \tl_i.a_address [1], \tl_i.a_mask [2:1] };
  assign _154_ = 64'b0000000000000000000101010011111100000000000000000000000000000000 >> { \tl_i.a_valid , \tl_i.a_opcode [1:0], \tl_i.a_address [1], \tl_i.a_mask [1], \tl_i.a_opcode [2] };
  assign _155_ = 64'b0000000001010101110000001111000000000000000000000000000000000000 >> { _154_, \tl_i.a_size [1], _152_, _153_, _151_, \tl_i.a_size [0] };
  assign _156_ = 64'b0001000111111111000000000000111100000000000000000000000000000000 >> { _155_, _150_, \tl_i.a_address [0], \tl_i.a_address [1], \tl_i.a_size [0], \tl_i.a_mask [2] };
  assign _157_ = 4'b0001 >> \tl_i.a_address [5:4];
  assign _045_ = 16'b1011000011111111 >> { _156_, \tl_i.a_address [6], _157_, \tl_i.a_address [3] };
  assign _158_ = 64'b1110111011101110111111110100010100000000000011111111111111111111 >> { \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [6:5], \tl_i.a_mask [1], \tl_i.a_address [3] };
  assign _159_ = 64'b0000000000000000000000000111111100000000000000001111111111111111 >> { \tl_i.a_mask [0], \tl_i.a_opcode [2], _158_, \tl_i.a_mask [3], \tl_i.a_mask [1], \tl_i.a_mask [2] };
  assign _039_ = 32'd4294905582 >> { \u_reg.intg_err , \tl_o.d_valid , _156_, _159_, _045_ };
  assign _160_ = 32'd16777216 >> { \tl_i.a_address [3], \u_reg.u_reg_if.a_ack , \tl_i.a_address [2], _039_, \tl_i.a_opcode [2] };
  assign \u_csrng_core.hw2reg.intr_state.cs_hw_inst_exc.de  = 8'b10000000 >> { _157_, _160_, \tl_i.a_data [2] };
  assign _161_ = 64'b0000000010101011000000000000000000000000000000000000000011101010 >> { \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _075_, _003_, _093_, _092_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _162_ = 4'b0001 >> { _094_, _161_ };
  assign _077_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _162_, _030_, _099_, _031_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], \gen_alert_tx[1].u_prim_alert_sender.ack_level  };
  assign _163_ = 64'b0000000010101011000000000000000000000000000000000000000011101010 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _063_, _007_, _087_, _086_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _164_ = 4'b0001 >> { _088_, _163_ };
  assign _020_ = 32'd4278190079 >> { _149_, _164_, _022_, \gen_alert_tx[0].u_prim_alert_sender.state_q [1], _026_ };
  assign _023_ = 32'd4026466304 >> { _020_, _149_, _022_, _026_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _024_ = 32'd264568831 >> { _149_, _026_, _022_, \gen_alert_tx[0].u_prim_alert_sender.state_q [1], \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign \tl_o.d_user.data_intg [2] = 8'b00111110 >> { \tl_o.d_data [1], \tl_o.d_data [3], \tl_o.d_data [10] };
  assign _065_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _164_, _026_, _149_, _022_, \gen_alert_tx[0].u_prim_alert_sender.state_q [1], \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _044_ = 32'd4294905856 >> { _045_, \tl_i.a_address [2], \tl_i.a_address [4:3], \tl_i.a_address [5] };
  assign _042_ = 64'b1111111111111111111111111111111100000001000000000000000000000000 >> { _044_, _157_, _037_, \tl_i.a_address [3:2], \tl_i.a_address [6] };
  assign \tl_o.d_user.rsp_intg [0] = 16'b0110100110010110 >> { \tl_o.d_opcode [0], \tl_o.d_size [0], \tl_o.d_error , \tl_o.d_size [1] };
  assign _038_ = 8'b10101100 >> { \tl_o.d_valid , \tl_i.a_valid , \tl_i.d_ready  };
  assign \u_csrng_core.hw2reg.intr_state.cs_entropy_req.de  = 8'b10000000 >> { _157_, _160_, \tl_i.a_data [1] };
  assign _053_ = 4'b1011 >> { _083_, _082_ };
  assign _165_ = 64'b0000000011110000000000000000000011110000101100001111000011110000 >> { \tl_i.a_address [6], _157_, \tl_i.a_address [3], _156_, _048_, \tl_i.a_address [2] };
  assign _040_ = 64'b0000000011111111010011111111111100000000111111110000000011111111 >> { \tl_i.a_address [4], \tl_i.a_address [5], _165_, \tl_i.a_address [3:2], _081_ };
  assign _013_ = 16'b1110101110111110 >> { _071_, _069_, _017_, _016_ };
  assign _046_ = 16'b0001000000000000 >> { \u_reg.u_reg_if.a_ack , \tl_i.a_opcode  };
  assign _000_ = 16'b1110101110111110 >> { _003_, _075_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _015_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _071_, _069_, _017_, _091_, _090_, _016_ };
  assign _036_ = 4'b1110 >> { _037_, \u_csrng_core.hw2reg.intr_state.cs_hw_inst_exc.de  };
  assign \tl_o.d_user.data_intg [4] = 16'b0110100110010110 >> { \tl_o.d_data [1], \tl_o.d_data [10], \tl_o.d_data [0], \tl_o.d_data [3] };
  assign _051_ = 4'b1110 >> { _052_, \u_csrng_core.hw2reg.intr_state.cs_entropy_req.de  };
  assign _166_ = 64'b0000111100001111000000000111011100000000000000000000000000000000 >> { _099_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], _031_, \gen_alert_tx[1].u_prim_alert_sender.ack_level , _162_, _147_ };
  assign _080_ = 64'b0000000100000000000000010000000011111111111111110000000000000000 >> { _030_, _166_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], \alert_tx_o[1].alert_p , _031_, _099_ };
  assign _004_ = 16'b1110101110111110 >> { _007_, _063_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _167_ = 32'd983057 >> { _022_, _026_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , \gen_alert_tx[0].u_prim_alert_sender.state_q [1], _164_ };
  assign _066_ = 64'b1111111111111111111111111111111100000000000000001110111111111111 >> { _167_, _149_, _022_, _026_, \alert_tx_o[0].alert_p , \gen_alert_tx[0].u_prim_alert_sender.state_q [1] };
  assign _028_ = 32'd264568831 >> { _099_, _030_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], _031_, \gen_alert_tx[1].u_prim_alert_sender.ack_level  };
  assign _054_ = 8'b01000000 >> { \tl_i.a_address [4], _160_, \tl_i.a_address [5] };
  assign _043_ = 64'b1111111100001111111111111111111100001111010011110000111100001111 >> { \tl_i.a_address [6], _157_, \tl_i.a_address [3], _156_, _050_, \tl_i.a_address [2] };
  assign _079_ = 64'b0000000000000000111011111110111111111111000000001111111111111111 >> { _030_, _099_, _166_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], \alert_tx_o[1].alert_p , _031_ };
  assign \tl_o.d_user.data_intg [0] = 4'b0110 >> { \tl_o.d_data [2], \tl_o.d_data [0] };
  assign _018_ = 64'b1111111011111111111111111111111111111111111111111111111111111111 >> { _147_, _099_, _162_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], _030_, _031_ };
  assign _027_ = 32'd4026466304 >> { _018_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], _099_, _030_, \gen_alert_tx[1].u_prim_alert_sender.ack_level  };
  assign \u_csrng_core.hw2reg.intr_state.cs_fatal_err.de  = 8'b10000000 >> { _157_, _160_, \tl_i.a_data [3] };
  assign _049_ = 4'b1110 >> { _050_, \u_csrng_core.hw2reg.intr_state.cs_fatal_err.de  };
  assign _034_ = 4'b0110 >> { \cs_aes_halt_i.cs_aes_halt_req , \u_csrng_core.ctr_drbg_upd_es_ack  };
  assign \u_csrng_core.hw2reg.intr_state.cs_cmd_req_done.de  = 8'b10000000 >> { _157_, _160_, \tl_i.a_data [0] };
  assign _047_ = 4'b1110 >> { _048_, \u_csrng_core.hw2reg.intr_state.cs_cmd_req_done.de  };
  assign _032_ = 4'b0110 >> { \cs_aes_halt_i.cs_aes_halt_req , \u_csrng_core.ctr_drbg_gen_es_ack  };
  assign _067_ = 64'b1111111111111111000000000000000000010000000000000001000000000000 >> { _149_, _167_, _026_, _022_, \alert_tx_o[0].alert_p , \gen_alert_tx[0].u_prim_alert_sender.state_q [1] };
  assign _001_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _075_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _003_, _093_, _092_, \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _025_ = 32'd66519040 >> { _149_, _022_, \gen_alert_tx[0].u_prim_alert_sender.state_q [1], _026_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _005_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _063_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _007_, _087_, _086_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign \tl_o.d_user.data_intg [3] = 4'b1011 >> { \tl_o.d_data [0], \tl_o.d_data [10] };
  assign _019_ = 32'd871593791 >> { _030_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], _031_, _099_, \gen_alert_tx[1].u_prim_alert_sender.ack_level  };
  assign \tl_o.d_user.data_intg [5] = 8'b11100011 >> { \tl_o.d_data [2], \tl_o.d_data [3], \tl_o.d_data [10] };
  assign _008_ = 16'b1110001100111110 >> { _059_, _057_, _012_, _011_ };
  assign _010_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _059_, _057_, _012_, _085_, _084_, _011_ };
  assign \tl_o.d_user.data_intg [6] = 4'b0110 >> \tl_o.d_data [2:1];
  assign _029_ = 64'b0000000000001111111100111111101000000000000000000000000000000000 >> { _099_, \gen_alert_tx[1].u_prim_alert_sender.state_q [0], _030_, _031_, \gen_alert_tx[1].u_prim_alert_sender.ack_level , _147_ };
  assign _041_ = 64'b1111111100001111111111111111111100001111010011110000111100001111 >> { \tl_i.a_address [6], _157_, \tl_i.a_address [3], _156_, _052_, \tl_i.a_address [2] };
  assign _060_ = 2'b01 >> \alert_rx_i[0].ack_n ;
  assign _035_ = 2'b01 >> \u_csrng_core.ctr_drbg_upd_es_ack ;
  assign \alert_tx_o[0].alert_n  = 2'b01 >> _089_;
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  assign \tl_o.d_user.rsp_intg [1] = 2'b01 >> \tl_o.d_user.rsp_intg [0];
  assign _072_ = 2'b01 >> \alert_rx_i[1].ack_n ;
  assign \alert_tx_o[1].alert_n  = 2'b01 >> _096_;
  assign _064_ = 2'b01 >> \alert_rx_i[0].ping_n ;
  assign _076_ = 2'b01 >> \alert_rx_i[1].ping_n ;
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign _033_ = 2'b01 >> \u_csrng_core.ctr_drbg_gen_es_ack ;
  assign intr_cs_hw_inst_exc_o = 1'b0;
  assign intr_cs_fatal_err_o = 1'b0;
  assign intr_cs_entropy_req_o = 1'b0;
  assign intr_cs_cmd_req_done_o = 1'b0;
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
  assign \tl_o.d_user.data_intg [1] = 1'b1;
  assign \tl_o.d_sink  = 1'b0;
  assign \tl_o.d_param  = 3'b000;
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign { \tl_o.d_data [30:11], \tl_o.d_data [9:4] } = { \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [31], \tl_o.d_data [10], \tl_o.d_data [31], \tl_o.d_data [10], \tl_o.d_data [31], \tl_o.d_data [10] };
  assign \entropy_src_hw_if_o.es_req  = 1'b0;
  assign \csrng_cmd_o[1].genbits_valid  = 1'b0;
  assign \csrng_cmd_o[1].genbits_fips  = 1'b0;
  assign \csrng_cmd_o[1].genbits_bus  = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \csrng_cmd_o[1].csrng_rsp_sts  = 1'b0;
  assign \csrng_cmd_o[1].csrng_rsp_ack  = 1'b0;
  assign \csrng_cmd_o[1].csrng_req_ready  = 1'b1;
  assign \csrng_cmd_o[0].genbits_valid  = 1'b0;
  assign \csrng_cmd_o[0].genbits_fips  = 1'b0;
  assign \csrng_cmd_o[0].genbits_bus  = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \csrng_cmd_o[0].csrng_rsp_sts  = 1'b0;
  assign \csrng_cmd_o[0].csrng_rsp_ack  = 1'b0;
  assign \csrng_cmd_o[0].csrng_req_ready  = 1'b1;
endmodule
