{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733277533358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733277533358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 22:58:53 2024 " "Processing started: Tue Dec  3 22:58:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733277533358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277533358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277533358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733277533745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733277533745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-hardware " "Found design unit 1: alu-hardware" {  } { { "alu.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/alu.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541881 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/alu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_eight_two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_eight_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_eight_two-Behavioral " "Found design unit 1: mux_eight_two-Behavioral" {  } { { "mux_eight_two.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/mux_eight_two.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541883 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_eight_two " "Found entity 1: mux_eight_two" {  } { { "mux_eight_two.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/mux_eight_two.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_eight_four.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_eight_four.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_eight_four-Behavioral " "Found design unit 1: mux_eight_four-Behavioral" {  } { { "mux_eight_four.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/mux_eight_four.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541884 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_eight_four " "Found entity 1: mux_eight_four" {  } { { "mux_eight_four.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/mux_eight_four.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-Behavioral " "Found design unit 1: demux-Behavioral" {  } { { "demux.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/demux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541886 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/demux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-Behavioral " "Found design unit 1: Registrador-Behavioral" {  } { { "Registrador.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/Registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/Registrador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_de_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_de_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_de_reg-hardware " "Found design unit 1: banco_de_reg-hardware" {  } { { "banco_de_reg.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/banco_de_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541889 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_de_reg " "Found entity 1: banco_de_reg" {  } { { "banco_de_reg.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/banco_de_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem256x17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem256x17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem256x17-SYN " "Found design unit 1: mem256x17-SYN" {  } { { "mem256x17.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/mem256x17.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541890 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem256x17 " "Found entity 1: mem256x17" {  } { { "mem256x17.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/mem256x17.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-hardware " "Found design unit 1: contador-hardware" {  } { { "contador.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541892 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unid_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unid_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unid_controle-Behavioral " "Found design unit 1: unid_controle-Behavioral" {  } { { "unid_controle.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/unid_controle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541894 ""} { "Info" "ISGN_ENTITY_NAME" "1 unid_controle " "Found entity 1: unid_controle" {  } { { "unid_controle.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/unid_controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_offic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_offic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_offic " "Found entity 1: cpu_offic" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277541898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_offic " "Elaborating entity \"cpu_offic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733277541974 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF Carry " "Primitive \"DFF\" of instance \"Carry\" not used" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 360 2240 2304 440 "Carry" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1733277541978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst20 " "Primitive \"AND2\" of instance \"inst20\" not used" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 320 2056 2120 368 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1733277541978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 328 2160 2208 360 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1733277541978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst22 " "Primitive \"AND2\" of instance \"inst22\" not used" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 448 2048 2112 496 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1733277541978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 456 2160 2208 488 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1733277541978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst29 " "Primitive \"GND\" of instance \"inst29\" not used" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 368 2128 2160 400 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1733277541978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst30 " "Primitive \"GND\" of instance \"inst30\" not used" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 512 2128 2160 544 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1733277541978 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF Overflow " "Primitive \"DFF\" of instance \"Overflow\" not used" {  } { { "cpu_offic.bdf" "" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 496 2240 2304 576 "Overflow" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1733277541978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unid_controle unid_controle:inst25 " "Elaborating entity \"unid_controle\" for hierarchy \"unid_controle:inst25\"" {  } { { "cpu_offic.bdf" "inst25" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 568 960 1160 776 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277541984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmp unid_controle.vhd(23) " "VHDL Process Statement warning at unid_controle.vhd(23): inferring latch(es) for signal or variable \"cmp\", which holds its previous value in one or more paths through the process" {  } { { "unid_controle.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/unid_controle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733277541986 "|cpu_offic|unid_controle:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmp unid_controle.vhd(23) " "Inferred latch for \"cmp\" at unid_controle.vhd(23)" {  } { { "unid_controle.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/unid_controle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277541986 "|cpu_offic|unid_controle:inst25"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dj24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dj24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dj24 " "Found entity 1: altsyncram_dj24" {  } { { "db/altsyncram_dj24.tdf" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/db/altsyncram_dj24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733277542035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277542035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dj24 altsyncram_dj24:inst " "Elaborating entity \"altsyncram_dj24\" for hierarchy \"altsyncram_dj24:inst\"" {  } { { "cpu_offic.bdf" "inst" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 544 672 872 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst8002 " "Elaborating entity \"contador\" for hierarchy \"contador:inst8002\"" {  } { { "cpu_offic.bdf" "inst8002" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 544 352 560 656 "inst8002" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst890000 " "Elaborating entity \"alu\" for hierarchy \"alu:inst890000\"" {  } { { "cpu_offic.bdf" "inst890000" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 592 1832 2008 736 "inst890000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542039 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sinal alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): inferring latch(es) for signal or variable \"Sinal\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/alu.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733277542040 "|cpu_offic|alu:inst890000"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sinal alu.vhd(35) " "Inferred latch for \"Sinal\" at alu.vhd(35)" {  } { { "alu.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/alu.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277542040 "|cpu_offic|alu:inst890000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_de_reg banco_de_reg:inst5 " "Elaborating entity \"banco_de_reg\" for hierarchy \"banco_de_reg:inst5\"" {  } { { "cpu_offic.bdf" "inst5" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 560 1408 1600 736 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux banco_de_reg:inst5\|demux:Dem " "Elaborating entity \"demux\" for hierarchy \"banco_de_reg:inst5\|demux:Dem\"" {  } { { "banco_de_reg.vhd" "Dem" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/banco_de_reg.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador banco_de_reg:inst5\|Registrador:register_a_1 " "Elaborating entity \"Registrador\" for hierarchy \"banco_de_reg:inst5\|Registrador:register_a_1\"" {  } { { "banco_de_reg.vhd" "register_a_1" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/banco_de_reg.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eight_four banco_de_reg:inst5\|mux_eight_four:Mux1 " "Elaborating entity \"mux_eight_four\" for hierarchy \"banco_de_reg:inst5\|mux_eight_four:Mux1\"" {  } { { "banco_de_reg.vhd" "Mux1" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/banco_de_reg.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eight_two mux_eight_two:inst8 " "Elaborating entity \"mux_eight_two\" for hierarchy \"mux_eight_two:inst8\"" {  } { { "cpu_offic.bdf" "inst8" { Schematic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/cpu_offic.bdf" { { 696 1648 1808 808 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst890000\|Sinal " "Latch alu:inst890000\|Sinal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA altsyncram_dj24:inst\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal altsyncram_dj24:inst\|q_a\[13\]" {  } { { "db/altsyncram_dj24.tdf" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/db/altsyncram_dj24.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733277542446 ""}  } { { "alu.vhd" "" { Text "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/alu.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733277542446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733277542547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733277542866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733277542866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733277542904 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733277542904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733277542904 ""} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733277542904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733277542904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733277542935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 22:59:02 2024 " "Processing ended: Tue Dec  3 22:59:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733277542935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733277542935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733277542935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733277542935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733277544105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733277544105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 22:59:03 2024 " "Processing started: Tue Dec  3 22:59:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733277544105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733277544105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733277544106 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733277544199 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1733277544199 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1733277544199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733277544315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733277544316 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733277544324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733277544357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733277544357 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram_dj24:inst\|ram_block1a13 " "Atom \"altsyncram_dj24:inst\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1733277544421 "|cpu_offic|altsyncram_dj24:inst|ram_block1a13"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1733277544421 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733277544570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733277544596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733277544707 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733277544709 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733277544910 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733277548580 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 59 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 59 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733277548715 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1733277548715 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733277548716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733277548719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733277548720 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733277548721 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733277548721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733277548721 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733277548721 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733277549513 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733277549513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733277549514 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a13~porta_address_reg0  to: inst\|ram_block1a13\|portadataout\[0\] " "From: altsyncram_dj24:inst\|ram_block1a13~porta_address_reg0  to: inst\|ram_block1a13\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277549515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277549515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataa  to: combout " "Cell: inst25\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277549515 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1733277549515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733277549517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733277549517 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733277549518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733277549521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733277549521 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733277549521 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733277549557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733277551605 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1733277551852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733277553183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733277553887 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733277556568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733277556568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733277557838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733277560130 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733277560130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733277563814 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733277563814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733277563817 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733277565238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733277565251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733277565710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733277565710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733277566152 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733277568509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/output_files/cpu.fit.smsg " "Generated suppressed messages file C:/Users/15635441/Desktop/cpu-20241203T182451Z-001/cpu/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733277568778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6285 " "Peak virtual memory: 6285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733277569205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 22:59:29 2024 " "Processing ended: Tue Dec  3 22:59:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733277569205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733277569205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733277569205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733277569205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733277570248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733277570249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 22:59:30 2024 " "Processing started: Tue Dec  3 22:59:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733277570249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733277570249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733277570249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733277570932 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733277573085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733277573302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 22:59:33 2024 " "Processing ended: Tue Dec  3 22:59:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733277573302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733277573302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733277573302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733277573302 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733277573985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733277574488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733277574489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 22:59:34 2024 " "Processing started: Tue Dec  3 22:59:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733277574489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733277574489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733277574489 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733277574588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733277575118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733277575118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277575153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277575153 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733277575434 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733277575458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277575458 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733277575459 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name altsyncram_dj24:inst\|ram_block1a0~porta_we_reg altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " "create_clock -period 1.000 -name altsyncram_dj24:inst\|ram_block1a0~porta_we_reg altsyncram_dj24:inst\|ram_block1a0~porta_we_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733277575459 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733277575459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\] " "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277575460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277575460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277575460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datac  to: combout " "Cell: inst25\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277575460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datad  to: combout " "Cell: inst25\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277575460 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataf  to: combout " "Cell: inst25\|Mux5~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277575460 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733277575460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733277575460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733277575461 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733277575461 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733277575468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733277575495 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733277575495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.823 " "Worst-case setup slack is -9.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.823              -9.823 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -9.823              -9.823 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.423            -213.669 CLK  " "   -6.423            -213.669 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277575500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.756 " "Worst-case hold slack is -2.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.756             -70.034 CLK  " "   -2.756             -70.034 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -0.381 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.381              -0.381 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277575526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.689 " "Worst-case recovery slack is -6.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.689              -7.443 CLK  " "   -6.689              -7.443 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277575545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.525 " "Worst-case removal slack is -1.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525              -2.578 CLK  " "   -1.525              -2.578 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277575561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.347 CLK  " "   -2.636            -136.347 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806             -35.714 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -1.806             -35.714 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277575570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277575570 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733277575584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733277575630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733277576688 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\] " "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277576737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277576737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277576737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datac  to: combout " "Cell: inst25\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277576737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datad  to: combout " "Cell: inst25\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277576737 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataf  to: combout " "Cell: inst25\|Mux5~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277576737 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733277576737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733277576737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733277576745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733277576745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.051 " "Worst-case setup slack is -10.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.051             -10.051 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "  -10.051             -10.051 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.450            -212.850 CLK  " "   -6.450            -212.850 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277576755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.826 " "Worst-case hold slack is -2.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.826             -73.975 CLK  " "   -2.826             -73.975 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460              -0.460 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.460              -0.460 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277576761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.721 " "Worst-case recovery slack is -6.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.721              -7.462 CLK  " "   -6.721              -7.462 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277576768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.701 " "Worst-case removal slack is -1.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701              -2.887 CLK  " "   -1.701              -2.887 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277576773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.862 CLK  " "   -2.636            -136.862 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010             -38.422 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -2.010             -38.422 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277576780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277576780 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733277576789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733277576939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733277577897 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\] " "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277577944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277577944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277577944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datac  to: combout " "Cell: inst25\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277577944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datad  to: combout " "Cell: inst25\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277577944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataf  to: combout " "Cell: inst25\|Mux5~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277577944 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733277577944 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733277577945 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733277577947 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733277577947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.141 " "Worst-case setup slack is -5.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.141              -5.141 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -5.141              -5.141 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040             -92.311 CLK  " "   -3.040             -92.311 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277577949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.449 " "Worst-case hold slack is -1.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.449             -37.538 CLK  " "   -1.449             -37.538 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310              -0.310 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.310              -0.310 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277577960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.998 " "Worst-case recovery slack is -2.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.998              -2.998 CLK  " "   -2.998              -2.998 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277577964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.847 " "Worst-case removal slack is -0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -1.572 CLK  " "   -0.847              -1.572 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277577973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -86.890 CLK  " "   -2.174             -86.890 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586              -8.172 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.586              -8.172 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277577976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277577976 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733277577986 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\] " "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277578133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277578133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277578133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datac  to: combout " "Cell: inst25\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277578133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datad  to: combout " "Cell: inst25\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277578133 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataf  to: combout " "Cell: inst25\|Mux5~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733277578133 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733277578133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733277578133 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733277578136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733277578136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.655 " "Worst-case setup slack is -4.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.655              -4.655 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -4.655              -4.655 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.627             -79.967 CLK  " "   -2.627             -79.967 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277578141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.427 " "Worst-case hold slack is -1.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427             -38.661 CLK  " "   -1.427             -38.661 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.290 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.290              -0.290 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277578149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.643 " "Worst-case recovery slack is -2.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643              -2.643 CLK  " "   -2.643              -2.643 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277578153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.889 " "Worst-case removal slack is -0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889              -1.652 CLK  " "   -0.889              -1.652 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277578160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -87.040 CLK  " "   -2.174             -87.040 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -7.335 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.544              -7.335 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733277578164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733277578164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733277579838 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733277579839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5107 " "Peak virtual memory: 5107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733277579906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 22:59:39 2024 " "Processing ended: Tue Dec  3 22:59:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733277579906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733277579906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733277579906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733277579906 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733277580592 ""}
