HLS Output (after filtering):
65 74 83 
110 119 128 
155 164 173 
Convolution Output (Reference):
65 74 83 
110 119 128 
155 164 173 

D:\Vivado\final_conv2d\solution3\sim\vhdl>call D:/Vivado/2018.1/bin/xelab xil_defaultlib.apatb_do_convolution_top glbl -prj do_convolution.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile "D:/Vivado/2018.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s do_convolution -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Vivado/2018.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_do_convolution_top glbl -prj do_convolution.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile D:/Vivado/2018.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s do_convolution -debug wave 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/final_conv2d/solution3/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/final_conv2d/solution3/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/final_conv2d/solution3/sim/vhdl/AESL_autofifo_in_stream_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_autofifo_in_stream_V
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/final_conv2d/solution3/sim/vhdl/AESL_autofifo_out_stream_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_autofifo_out_stream_V
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/final_conv2d/solution3/sim/vhdl/do_convolution.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_do_convolution_top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/final_conv2d/solution3/sim/vhdl/do_convolution.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity do_convolution
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/final_conv2d/solution3/sim/vhdl/do_convolution_libkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity do_convolution_libkb_ram
INFO: [VRFC 10-307] analyzing entity do_convolution_libkb
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.do_convolution_libkb_ram [\do_convolution_libkb_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.do_convolution_libkb [do_convolution_libkb_default]
Compiling architecture behav of entity xil_defaultlib.do_convolution [do_convolution_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autofifo_out_stream_V [aesl_autofifo_out_stream_v_defau...]
Compiling architecture behav of entity xil_defaultlib.AESL_autofifo_in_stream_V [aesl_autofifo_in_stream_v_defaul...]
Compiling architecture behav of entity xil_defaultlib.apatb_do_convolution_top
Built simulation snapshot do_convolution

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/final_conv2d/solution3/sim/vhdl/xsim.dir/do_convolution/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 16:21:37 2024...

****** xsim v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/do_convolution/xsim_script.tcl
# xsim {do_convolution} -autoloadwcfg -tclbatch {do_convolution.tcl}
Vivado Simulator 2018.1
Time resolution is 1 ps
source do_convolution.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_stream_group [add_wave_group out_stream(fifo) -into $coutputgroup]
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/out_stream_V_write -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/out_stream_V_full_n -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/out_stream_V_din -into $out_stream_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_stream_group [add_wave_group in_stream(fifo) -into $cinputgroup]
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/in_stream_V_read -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/in_stream_V_empty_n -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/in_stream_V_dout -into $in_stream_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/ap_start -into $blocksiggroup
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/ap_done -into $blocksiggroup
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/ap_idle -into $blocksiggroup
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_do_convolution_top/AESL_inst_do_convolution/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_do_convolution_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_do_convolution_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_do_convolution_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_do_convolution_top/LENGTH_out_stream_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_do_convolution_top/LENGTH_in_stream_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_stream_group [add_wave_group out_stream(fifo) -into $tbcoutputgroup]
## add_wave /apatb_do_convolution_top/out_stream_V_write -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_do_convolution_top/out_stream_V_full_n -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_do_convolution_top/out_stream_V_din -into $tb_out_stream_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_stream_group [add_wave_group in_stream(fifo) -into $tbcinputgroup]
## add_wave /apatb_do_convolution_top/in_stream_V_read -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_do_convolution_top/in_stream_V_empty_n -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_do_convolution_top/in_stream_V_dout -into $tb_in_stream_group -radix hex
## save_wave_config do_convolution.wcfg
## run all
Note: simulation done!
Time: 655 ns  Iteration: 1  Process: /apatb_do_convolution_top/generate_sim_done_proc  File: D:/Vivado/final_conv2d/solution3/sim/vhdl/do_convolution.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 655 ns  Iteration: 1  Process: /apatb_do_convolution_top/generate_sim_done_proc  File: D:/Vivado/final_conv2d/solution3/sim/vhdl/do_convolution.autotb.vhd
$finish called at time : 655 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 18 16:21:43 2024...
HLS Output (after filtering):
65 74 83 
110 119 128 
155 164 173 
Convolution Output (Reference):
65 74 83 
110 119 128 
155 164 173 
