TimeQuest Timing Analyzer report for 20_lcd
Sun Oct 07 16:39:43 2012
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'CLK'
 12. Slow 1200mV 85C Model Hold: 'CLK'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'CLK'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 0C Model Metastability Report
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'CLK'
 39. Fast 1200mV 0C Model Hold: 'CLK'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Fast 1200mV 0C Model Metastability Report
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; 20_lcd                                                           ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE15F17C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 156.99 MHz ; 156.99 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -5.370 ; -433.826           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.429 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.201 ; -232.202                         ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.370 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.416     ; 5.955      ;
; -5.107 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.398     ; 5.710      ;
; -5.085 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.395     ; 5.691      ;
; -5.004 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.395     ; 5.610      ;
; -4.927 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 5.855      ;
; -4.896 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 5.824      ;
; -4.876 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.395     ; 5.482      ;
; -4.874 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.395     ; 5.480      ;
; -4.833 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.411     ; 5.423      ;
; -4.661 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 5.598      ;
; -4.658 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.411     ; 5.248      ;
; -4.624 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 5.527      ;
; -4.611 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.076     ; 5.536      ;
; -4.601 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.085     ; 5.517      ;
; -4.585 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 5.522      ;
; -4.580 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.076     ; 5.505      ;
; -4.563 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 5.500      ;
; -4.535 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.062     ; 5.474      ;
; -4.507 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.095     ; 5.413      ;
; -4.490 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.062     ; 5.429      ;
; -4.457 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 5.378      ;
; -4.429 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.060     ; 5.370      ;
; -4.390 ; lcd_interface:U2|spi_write_module:U3|i[2]                                                                              ; lcd_interface:U2|spi_write_module:U3|rDO          ; CLK          ; CLK         ; 1.000        ; -0.081     ; 5.310      ;
; -4.382 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.085     ; 5.298      ;
; -4.368 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.076     ; 5.293      ;
; -4.364 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.272      ;
; -4.352 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.085     ; 5.268      ;
; -4.329 ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.252      ;
; -4.329 ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.252      ;
; -4.329 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 5.250      ;
; -4.309 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.217      ;
; -4.308 ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.058     ; 5.251      ;
; -4.306 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 5.209      ;
; -4.296 ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.219      ;
; -4.296 ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.219      ;
; -4.269 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[3]       ; CLK          ; CLK         ; 1.000        ; -0.081     ; 5.189      ;
; -4.260 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 5.196      ;
; -4.255 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.067     ; 5.189      ;
; -4.249 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 5.186      ;
; -4.243 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[8]   ; CLK          ; CLK         ; 1.000        ; -0.091     ; 5.153      ;
; -4.242 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.063     ; 5.180      ;
; -4.241 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.083     ; 5.159      ;
; -4.235 ; lcd_interface:U2|lcd_control_module:U2|x[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.095     ; 5.141      ;
; -4.227 ; lcd_interface:U2|lcd_control_module:U2|C1[12]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.150      ;
; -4.227 ; lcd_interface:U2|lcd_control_module:U2|C1[12]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.150      ;
; -4.220 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.085     ; 5.136      ;
; -4.202 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.067     ; 5.136      ;
; -4.200 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.095     ; 5.106      ;
; -4.200 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.076     ; 5.125      ;
; -4.192 ; lcd_interface:U2|lcd_control_module:U2|x[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.095     ; 5.098      ;
; -4.188 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[4]       ; CLK          ; CLK         ; 1.000        ; -0.076     ; 5.113      ;
; -4.172 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 5.093      ;
; -4.159 ; lcd_interface:U2|lcd_control_module:U2|x[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.095     ; 5.065      ;
; -4.151 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[3]       ; CLK          ; CLK         ; 1.000        ; -0.085     ; 5.067      ;
; -4.140 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 5.077      ;
; -4.126 ; lcd_interface:U2|lcd_control_module:U2|C1[17]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.049      ;
; -4.126 ; lcd_interface:U2|lcd_control_module:U2|C1[17]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.049      ;
; -4.115 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|isDone     ; CLK          ; CLK         ; 1.000        ; -0.091     ; 5.025      ;
; -4.110 ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.033      ;
; -4.110 ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 5.033      ;
; -4.104 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[0]       ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.012      ;
; -4.104 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[1]       ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.012      ;
; -4.104 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[2]       ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.012      ;
; -4.104 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[3]       ; CLK          ; CLK         ; 1.000        ; -0.093     ; 5.012      ;
; -4.101 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 5.038      ;
; -4.094 ; lcd_interface:U2|lcd_control_module:U2|x[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 4.997      ;
; -4.089 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.077     ; 5.013      ;
; -4.086 ; lcd_interface:U2|lcd_control_module:U2|x[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.095     ; 4.992      ;
; -4.070 ; lcd_interface:U2|lcd_control_module:U2|x[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 4.973      ;
; -4.069 ; lcd_interface:U2|lcd_control_module:U2|rData[6]                                                                        ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.079     ; 4.991      ;
; -4.057 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.060     ; 4.998      ;
; -4.056 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.077     ; 4.980      ;
; -4.049 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.093     ; 4.957      ;
; -4.047 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 4.968      ;
; -4.044 ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.967      ;
; -4.044 ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.967      ;
; -4.037 ; lcd_interface:U2|spi_write_module:U3|i[1]                                                                              ; lcd_interface:U2|spi_write_module:U3|rDO          ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.957      ;
; -4.031 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[8]   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.950      ;
; -4.028 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.967      ;
; -4.027 ; lcd_interface:U2|lcd_control_module:U2|x[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 4.930      ;
; -4.025 ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.948      ;
; -4.025 ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.948      ;
; -4.019 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 4.940      ;
; -4.002 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.093     ; 4.910      ;
; -4.002 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.939      ;
; -3.999 ; lcd_interface:U2|lcd_control_module:U2|C1[16]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.922      ;
; -3.999 ; lcd_interface:U2|lcd_control_module:U2|C1[16]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.922      ;
; -3.997 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[8]   ; CLK          ; CLK         ; 1.000        ; -0.095     ; 4.903      ;
; -3.994 ; lcd_interface:U2|lcd_control_module:U2|x[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 4.897      ;
; -3.988 ; lcd_interface:U2|lcd_control_module:U2|x[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.095     ; 4.894      ;
; -3.988 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.925      ;
; -3.986 ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.926      ;
; -3.961 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[9]   ; CLK          ; CLK         ; 1.000        ; -0.093     ; 4.869      ;
; -3.951 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.067     ; 4.885      ;
; -3.947 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 4.884      ;
; -3.936 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.078     ; 4.859      ;
; -3.931 ; lcd_interface:U2|lcd_control_module:U2|x[6]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 4.834      ;
; -3.930 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[9]   ; CLK          ; CLK         ; 1.000        ; -0.093     ; 4.838      ;
; -3.929 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[0]       ; CLK          ; CLK         ; 1.000        ; -0.093     ; 4.837      ;
; -3.929 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[1]       ; CLK          ; CLK         ; 1.000        ; -0.093     ; 4.837      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.429 ; rAddr[4]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.159      ;
; 0.437 ; rAddr[10]                                          ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.167      ;
; 0.438 ; rAddr[0]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.168      ;
; 0.443 ; rAddr[2]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.173      ;
; 0.454 ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|spi_write_module:U3|isDone        ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|lcd_control_module:U2|i[2]        ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|lcd_control_module:U2|i[1]        ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|lcd_control_module:U2|i[4]        ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|spi_write_module:U3|i[0]          ; lcd_interface:U2|spi_write_module:U3|i[0]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|spi_write_module:U3|i[4]          ; lcd_interface:U2|spi_write_module:U3|i[4]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|lcd_control_module:U2|isDone      ; lcd_interface:U2|lcd_control_module:U2|isDone                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; isWrite                                            ; isWrite                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; X[0]                                               ; X[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i[0]                                               ; i[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i[2]                                               ; i[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i[1]                                               ; i[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; isCount                                            ; isCount                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|spi_write_module:U3|rDO           ; lcd_interface:U2|spi_write_module:U3|rDO                                                                               ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|spi_write_module:U3|rCLK          ; lcd_interface:U2|spi_write_module:U3|rCLK                                                                              ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; lcd_interface:U2|lcd_control_module:U2|rData[9]    ; lcd_interface:U2|lcd_control_module:U2|rData[9]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; lcd_interface:U2|lcd_control_module:U2|i[0]        ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_interface:U2|lcd_control_module:U2|i[3]        ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_interface:U2|lcd_ram_module:U1|RAM~0           ; lcd_interface:U2|lcd_ram_module:U1|RAM~0                                                                               ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Z[0]                                               ; Z[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rTimes[4]                                          ; rTimes[4]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; rAddr[1]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.186      ;
; 0.484 ; rAddr[3]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.214      ;
; 0.490 ; lcd_interface:U2|lcd_control_module:U2|y[3]        ; lcd_interface:U2|lcd_control_module:U2|y[3]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.782      ;
; 0.492 ; rAddr[5]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.222      ;
; 0.510 ; lcd_interface:U2|lcd_control_module:U2|x[7]        ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; CMS[9]                                             ; CMS[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; lcd_interface:U2|spi_write_module:U3|Count1[4]     ; lcd_interface:U2|spi_write_module:U3|Count1[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; X[8]                                               ; X[8]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.803      ;
; 0.517 ; Y[3]                                               ; Y[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.809      ;
; 0.525 ; lcd_interface:U2|spi_write_module:U3|i[0]          ; lcd_interface:U2|spi_write_module:U3|i[4]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.817      ;
; 0.528 ; i[1]                                               ; i[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.820      ;
; 0.535 ; X[0]                                               ; X[7]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.827      ;
; 0.537 ; lcd_interface:U2|lcd_control_module:U2|i[3]        ; lcd_interface:U2|lcd_control_module:U2|rData[4]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.828      ;
; 0.550 ; i[2]                                               ; i[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.842      ;
; 0.556 ; i[2]                                               ; i[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.848      ;
; 0.557 ; i[2]                                               ; isCount                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.849      ;
; 0.559 ; lcd_interface:U2|lcd_control_module:U2|x[1]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.398      ; 1.211      ;
; 0.560 ; lcd_interface:U2|lcd_control_module:U2|x[0]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.398      ; 1.212      ;
; 0.569 ; lcd_interface:U2|lcd_control_module:U2|x[3]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.398      ; 1.221      ;
; 0.577 ; lcd_interface:U2|spi_write_module:U3|isDone        ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start                                                                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.869      ;
; 0.627 ; Z[0]                                               ; rAddr[10]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.918      ;
; 0.702 ; rAddr[10]                                          ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.431      ;
; 0.705 ; rAddr[6]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.435      ;
; 0.736 ; i[1]                                               ; Z[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.027      ;
; 0.737 ; rAddr[2]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.466      ;
; 0.737 ; rAddr[7]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.466      ;
; 0.744 ; lcd_interface:U2|lcd_control_module:U2|C1[5]       ; lcd_interface:U2|lcd_control_module:U2|C1[5]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.035      ;
; 0.747 ; lcd_interface:U2|lcd_control_module:U2|C1[3]       ; lcd_interface:U2|lcd_control_module:U2|C1[3]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; lcd_interface:U2|lcd_control_module:U2|C1[1]       ; lcd_interface:U2|lcd_control_module:U2|C1[1]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; lcd_interface:U2|lcd_control_module:U2|C1[8]       ; lcd_interface:U2|lcd_control_module:U2|C1[8]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.038      ;
; 0.749 ; lcd_interface:U2|lcd_control_module:U2|C1[2]       ; lcd_interface:U2|lcd_control_module:U2|C1[2]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; rAddr[8]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.476      ; 1.479      ;
; 0.751 ; rAddr[7]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.485      ; 1.490      ;
; 0.758 ; rAddr[6]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.487      ;
; 0.758 ; rAddr[8]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.475      ; 1.487      ;
; 0.760 ; rAddr[6]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.485      ; 1.499      ;
; 0.762 ; lcd_interface:U2|lcd_control_module:U2|C1[13]      ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; lcd_interface:U2|lcd_control_module:U2|C1[15]      ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; lcd_interface:U2|lcd_control_module:U2|C1[11]      ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; X[3]                                               ; X[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; lcd_interface:U2|lcd_control_module:U2|x[1]        ; lcd_interface:U2|lcd_control_module:U2|x[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; lcd_interface:U2|spi_write_module:U3|i[3]          ; lcd_interface:U2|spi_write_module:U3|i[3]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; X[1]                                               ; X[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; X[5]                                               ; X[5]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; CMS[3]                                             ; CMS[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; C1[3]                                              ; C1[3]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; lcd_interface:U2|lcd_control_module:U2|C1[10]      ; lcd_interface:U2|lcd_control_module:U2|C1[10]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; lcd_interface:U2|lcd_control_module:U2|C1[19]      ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; CMS[1]                                             ; CMS[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; C1[5]                                              ; C1[5]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; C1[1]                                              ; C1[1]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; C1[11]                                             ; C1[11]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; C1[13]                                             ; C1[13]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; lcd_interface:U2|lcd_control_module:U2|C1[14]      ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; lcd_interface:U2|spi_write_module:U3|Count1[3]     ; lcd_interface:U2|spi_write_module:U3|Count1[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; lcd_interface:U2|lcd_control_module:U2|x[5]        ; lcd_interface:U2|lcd_control_module:U2|x[5]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; rAddr[2]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.485      ; 1.504      ;
; 0.765 ; X[2]                                               ; X[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; X[6]                                               ; X[6]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; CMS[7]                                             ; CMS[7]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; CMS[2]                                             ; CMS[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; CMS[5]                                             ; CMS[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; C1[15]                                             ; C1[15]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; lcd_interface:U2|lcd_control_module:U2|C1[18]      ; lcd_interface:U2|lcd_control_module:U2|C1[18]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; lcd_interface:U2|spi_write_module:U3|Count1[1]     ; lcd_interface:U2|spi_write_module:U3|Count1[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lcd_interface:U2|lcd_control_module:U2|x[4]        ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; X[4]                                               ; X[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; CMS[8]                                             ; CMS[8]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; C1[6]                                              ; C1[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; C1[7]                                              ; C1[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; C1[2]                                              ; C1[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; C1[9]                                              ; C1[9]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; lcd_interface:U2|lcd_control_module:U2|x[2]        ; lcd_interface:U2|lcd_control_module:U2|x[2]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; CMS[4]                                             ; CMS[4]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.059      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[0]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[1]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[2]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[3]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[4]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[5]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[6]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[7]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[0]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[10]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[11]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[12]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[13]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[14]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[15]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[1]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[2]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[3]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[4]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[5]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[6]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[7]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[8]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[9]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[0]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[1]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[2]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[3]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[4]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[5]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[6]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[7]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[8]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[9]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[0]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[1]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[2]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[3]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[4]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[5]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[6]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[7]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[8]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Y[0]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Y[1]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Y[2]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Y[3]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Z[0]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; i[0]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; i[1]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; i[2]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; isCount                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; isWrite                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[0]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[10]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[12]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[16]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[17]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[18]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[1]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[20]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[2]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[3]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[4]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[5]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[6]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[7]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[8]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[9]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isDone                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[0]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[1]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[2]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[3]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[4]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[5]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[6]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[7]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[8]                                                                        ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RSTn      ; CLK        ; 1.683 ; 1.889 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RSTn      ; CLK        ; -0.926 ; -1.047 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; SPI_Out[*]  ; CLK        ; 9.993 ; 10.083 ; Rise       ; CLK             ;
;  SPI_Out[0] ; CLK        ; 9.993 ; 9.700  ; Rise       ; CLK             ;
;  SPI_Out[1] ; CLK        ; 8.307 ; 8.497  ; Rise       ; CLK             ;
;  SPI_Out[2] ; CLK        ; 9.076 ; 9.278  ; Rise       ; CLK             ;
;  SPI_Out[3] ; CLK        ; 9.672 ; 10.083 ; Rise       ; CLK             ;
+-------------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; SPI_Out[*]  ; CLK        ; 8.012 ; 8.201 ; Rise       ; CLK             ;
;  SPI_Out[0] ; CLK        ; 9.639 ; 9.350 ; Rise       ; CLK             ;
;  SPI_Out[1] ; CLK        ; 8.012 ; 8.201 ; Rise       ; CLK             ;
;  SPI_Out[2] ; CLK        ; 8.750 ; 8.952 ; Rise       ; CLK             ;
;  SPI_Out[3] ; CLK        ; 9.322 ; 9.724 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 169.64 MHz ; 169.64 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -4.895 ; -395.147          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.403 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.201 ; -232.202                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.895 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.365     ; 5.532      ;
; -4.653 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 5.590      ;
; -4.624 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.348     ; 5.278      ;
; -4.613 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.346     ; 5.269      ;
; -4.592 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 5.529      ;
; -4.530 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.346     ; 5.186      ;
; -4.417 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.346     ; 5.073      ;
; -4.408 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.346     ; 5.064      ;
; -4.377 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.360     ; 5.019      ;
; -4.343 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.067     ; 5.278      ;
; -4.282 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.067     ; 5.217      ;
; -4.281 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 5.226      ;
; -4.265 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 5.210      ;
; -4.219 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.054     ; 5.167      ;
; -4.217 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.076     ; 5.143      ;
; -4.212 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.087     ; 5.127      ;
; -4.207 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.360     ; 4.849      ;
; -4.156 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 5.103      ;
; -4.146 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.071     ; 5.077      ;
; -4.142 ; lcd_interface:U2|spi_write_module:U3|i[2]                                                                              ; lcd_interface:U2|spi_write_module:U3|rDO          ; CLK          ; CLK         ; 1.000        ; -0.073     ; 5.071      ;
; -4.129 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.084     ; 5.047      ;
; -4.124 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 5.069      ;
; -4.046 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.977      ;
; -4.045 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.978      ;
; -4.041 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.989      ;
; -4.036 ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.052     ; 4.986      ;
; -4.035 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.961      ;
; -4.026 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[3]       ; CLK          ; CLK         ; 1.000        ; -0.074     ; 4.954      ;
; -4.020 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.946      ;
; -4.011 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.087     ; 4.926      ;
; -4.006 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.056     ; 4.952      ;
; -3.990 ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.921      ;
; -3.990 ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.921      ;
; -3.986 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.906      ;
; -3.985 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.930      ;
; -3.975 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.895      ;
; -3.974 ; lcd_interface:U2|lcd_control_module:U2|C1[12]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.905      ;
; -3.974 ; lcd_interface:U2|lcd_control_module:U2|C1[12]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.905      ;
; -3.973 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.059     ; 4.916      ;
; -3.963 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[4]       ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.897      ;
; -3.962 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.888      ;
; -3.960 ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.891      ;
; -3.960 ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.891      ;
; -3.903 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.832      ;
; -3.898 ; lcd_interface:U2|lcd_control_module:U2|C1[17]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.829      ;
; -3.898 ; lcd_interface:U2|lcd_control_module:U2|C1[17]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.829      ;
; -3.898 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[3]       ; CLK          ; CLK         ; 1.000        ; -0.076     ; 4.824      ;
; -3.880 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.811      ;
; -3.878 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.059     ; 4.821      ;
; -3.873 ; lcd_interface:U2|lcd_control_module:U2|x[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.084     ; 4.791      ;
; -3.864 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.069     ; 4.797      ;
; -3.853 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[8]   ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.774      ;
; -3.846 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[0]       ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.766      ;
; -3.846 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[1]       ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.766      ;
; -3.846 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[2]       ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.766      ;
; -3.846 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[3]       ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.766      ;
; -3.838 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.084     ; 4.756      ;
; -3.836 ; lcd_interface:U2|lcd_control_module:U2|x[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.084     ; 4.754      ;
; -3.827 ; lcd_interface:U2|spi_write_module:U3|i[1]                                                                              ; lcd_interface:U2|spi_write_module:U3|rDO          ; CLK          ; CLK         ; 1.000        ; -0.073     ; 4.756      ;
; -3.820 ; lcd_interface:U2|lcd_control_module:U2|rData[6]                                                                        ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.751      ;
; -3.806 ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.737      ;
; -3.806 ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.737      ;
; -3.802 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.747      ;
; -3.790 ; lcd_interface:U2|lcd_control_module:U2|x[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.084     ; 4.708      ;
; -3.774 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.719      ;
; -3.774 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.694      ;
; -3.772 ; lcd_interface:U2|lcd_control_module:U2|C1[16]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.703      ;
; -3.772 ; lcd_interface:U2|lcd_control_module:U2|C1[16]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.703      ;
; -3.766 ; lcd_interface:U2|lcd_control_module:U2|x[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.087     ; 4.681      ;
; -3.763 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 4.710      ;
; -3.737 ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.685      ;
; -3.731 ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.662      ;
; -3.731 ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.662      ;
; -3.729 ; lcd_interface:U2|lcd_control_module:U2|x[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.087     ; 4.644      ;
; -3.728 ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.659      ;
; -3.728 ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.659      ;
; -3.728 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.648      ;
; -3.722 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.653      ;
; -3.720 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.654      ;
; -3.717 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.068     ; 4.651      ;
; -3.716 ; lcd_interface:U2|lcd_control_module:U2|x[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.084     ; 4.634      ;
; -3.709 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[9]   ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.629      ;
; -3.709 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.654      ;
; -3.702 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 4.647      ;
; -3.696 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.627      ;
; -3.694 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|isDone     ; CLK          ; CLK         ; 1.000        ; -0.081     ; 4.615      ;
; -3.687 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[4]       ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.631      ;
; -3.687 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[7]       ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.631      ;
; -3.687 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[5]       ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.631      ;
; -3.687 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[6]       ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.631      ;
; -3.687 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[0]       ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.631      ;
; -3.687 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[3]       ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.631      ;
; -3.687 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[2]       ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.631      ;
; -3.687 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[1]       ; CLK          ; CLK         ; 1.000        ; -0.058     ; 4.631      ;
; -3.683 ; lcd_interface:U2|lcd_control_module:U2|x[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.087     ; 4.598      ;
; -3.682 ; lcd_interface:U2|lcd_control_module:U2|C1[7]                                                                           ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 4.614      ;
; -3.682 ; lcd_interface:U2|lcd_control_module:U2|C1[7]                                                                           ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 4.614      ;
; -3.681 ; lcd_interface:U2|lcd_control_module:U2|C1[9]                                                                           ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 4.613      ;
; -3.681 ; lcd_interface:U2|lcd_control_module:U2|C1[9]                                                                           ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 4.613      ;
; -3.677 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[0]       ; CLK          ; CLK         ; 1.000        ; -0.082     ; 4.597      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; lcd_interface:U2|lcd_control_module:U2|i[0]        ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_interface:U2|spi_write_module:U3|i[0]          ; lcd_interface:U2|spi_write_module:U3|i[0]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_interface:U2|spi_write_module:U3|i[4]          ; lcd_interface:U2|spi_write_module:U3|i[4]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_interface:U2|lcd_control_module:U2|i[3]        ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; isWrite                                            ; isWrite                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_interface:U2|lcd_ram_module:U1|RAM~0           ; lcd_interface:U2|lcd_ram_module:U1|RAM~0                                                                               ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; X[0]                                               ; X[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i[0]                                               ; i[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i[2]                                               ; i[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z[0]                                               ; Z[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i[1]                                               ; i[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; rTimes[4]                                          ; rTimes[4]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; isCount                                            ; isCount                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_interface:U2|spi_write_module:U3|rDO           ; lcd_interface:U2|spi_write_module:U3|rDO                                                                               ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_interface:U2|spi_write_module:U3|rCLK          ; lcd_interface:U2|spi_write_module:U3|rCLK                                                                              ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_interface:U2|lcd_control_module:U2|rData[9]    ; lcd_interface:U2|lcd_control_module:U2|rData[9]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; lcd_interface:U2|spi_write_module:U3|isDone        ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; lcd_interface:U2|lcd_control_module:U2|i[2]        ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; lcd_interface:U2|lcd_control_module:U2|i[1]        ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; lcd_interface:U2|lcd_control_module:U2|i[4]        ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; lcd_interface:U2|lcd_control_module:U2|isDone      ; lcd_interface:U2|lcd_control_module:U2|isDone                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.669      ;
; 0.406 ; rAddr[4]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.056      ;
; 0.415 ; rAddr[0]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.065      ;
; 0.418 ; rAddr[10]                                          ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.068      ;
; 0.420 ; rAddr[2]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.070      ;
; 0.435 ; rAddr[1]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.085      ;
; 0.455 ; lcd_interface:U2|lcd_control_module:U2|y[3]        ; lcd_interface:U2|lcd_control_module:U2|y[3]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.721      ;
; 0.461 ; rAddr[3]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.111      ;
; 0.463 ; rAddr[5]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.113      ;
; 0.471 ; lcd_interface:U2|spi_write_module:U3|Count1[4]     ; lcd_interface:U2|spi_write_module:U3|Count1[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; lcd_interface:U2|lcd_control_module:U2|x[7]        ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; X[8]                                               ; X[8]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; CMS[9]                                             ; CMS[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.737      ;
; 0.476 ; Y[3]                                               ; Y[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.742      ;
; 0.487 ; lcd_interface:U2|spi_write_module:U3|i[0]          ; lcd_interface:U2|spi_write_module:U3|i[4]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.753      ;
; 0.493 ; lcd_interface:U2|lcd_control_module:U2|i[3]        ; lcd_interface:U2|lcd_control_module:U2|rData[4]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; i[1]                                               ; i[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.759      ;
; 0.501 ; X[0]                                               ; X[7]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.767      ;
; 0.507 ; i[2]                                               ; i[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.773      ;
; 0.513 ; i[2]                                               ; i[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.779      ;
; 0.514 ; i[2]                                               ; isCount                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.780      ;
; 0.522 ; lcd_interface:U2|lcd_control_module:U2|x[1]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.349      ; 1.101      ;
; 0.525 ; lcd_interface:U2|lcd_control_module:U2|x[0]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.349      ; 1.104      ;
; 0.533 ; lcd_interface:U2|spi_write_module:U3|isDone        ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start                                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.798      ;
; 0.536 ; lcd_interface:U2|lcd_control_module:U2|x[3]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.349      ; 1.115      ;
; 0.580 ; Z[0]                                               ; rAddr[10]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.846      ;
; 0.650 ; rAddr[10]                                          ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.418      ; 1.298      ;
; 0.651 ; i[1]                                               ; Z[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.917      ;
; 0.652 ; rAddr[6]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.302      ;
; 0.679 ; rAddr[7]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.418      ; 1.327      ;
; 0.682 ; rAddr[2]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.418      ; 1.330      ;
; 0.693 ; lcd_interface:U2|lcd_control_module:U2|C1[5]       ; lcd_interface:U2|lcd_control_module:U2|C1[5]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.958      ;
; 0.693 ; rAddr[8]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.420      ; 1.343      ;
; 0.696 ; rAddr[7]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.353      ;
; 0.696 ; rAddr[8]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.418      ; 1.344      ;
; 0.697 ; lcd_interface:U2|lcd_control_module:U2|C1[3]       ; lcd_interface:U2|lcd_control_module:U2|C1[3]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.962      ;
; 0.697 ; lcd_interface:U2|lcd_control_module:U2|C1[1]       ; lcd_interface:U2|lcd_control_module:U2|C1[1]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.962      ;
; 0.698 ; lcd_interface:U2|lcd_control_module:U2|C1[8]       ; lcd_interface:U2|lcd_control_module:U2|C1[8]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.963      ;
; 0.698 ; rAddr[6]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.418      ; 1.346      ;
; 0.699 ; lcd_interface:U2|lcd_control_module:U2|C1[2]       ; lcd_interface:U2|lcd_control_module:U2|C1[2]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.964      ;
; 0.702 ; rAddr[6]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.359      ;
; 0.704 ; rAddr[2]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.361      ;
; 0.707 ; lcd_interface:U2|lcd_control_module:U2|C1[13]      ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.972      ;
; 0.707 ; lcd_interface:U2|lcd_control_module:U2|C1[15]      ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.972      ;
; 0.707 ; lcd_interface:U2|lcd_control_module:U2|x[1]        ; lcd_interface:U2|lcd_control_module:U2|x[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; X[3]                                               ; X[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; X[5]                                               ; X[5]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; lcd_interface:U2|spi_write_module:U3|Count1[3]     ; lcd_interface:U2|spi_write_module:U3|Count1[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; X[1]                                               ; X[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; CMS[3]                                             ; CMS[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; C1[5]                                              ; C1[5]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; C1[3]                                              ; C1[3]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; C1[13]                                             ; C1[13]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.973      ;
; 0.709 ; lcd_interface:U2|lcd_control_module:U2|C1[11]      ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; X[6]                                               ; X[6]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; CMS[2]                                             ; CMS[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; C1[1]                                              ; C1[1]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; C1[11]                                             ; C1[11]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; lcd_interface:U2|lcd_control_module:U2|x[4]        ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; CMS[8]                                             ; CMS[8]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; CMS[1]                                             ; CMS[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; C1[6]                                              ; C1[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; C1[15]                                             ; C1[15]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; lcd_interface:U2|lcd_control_module:U2|C1[19]      ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; lcd_interface:U2|spi_write_module:U3|Count1[1]     ; lcd_interface:U2|spi_write_module:U3|Count1[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; lcd_interface:U2|lcd_control_module:U2|x[5]        ; lcd_interface:U2|lcd_control_module:U2|x[5]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; CMS[7]                                             ; CMS[7]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; CMS[5]                                             ; CMS[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; C1[7]                                              ; C1[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; C1[9]                                              ; C1[9]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; lcd_interface:U2|lcd_control_module:U2|C1[10]      ; lcd_interface:U2|lcd_control_module:U2|C1[10]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; X[2]                                               ; X[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; lcd_interface:U2|lcd_control_module:U2|C1[14]      ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.978      ;
; 0.713 ; lcd_interface:U2|lcd_control_module:U2|x[2]        ; lcd_interface:U2|lcd_control_module:U2|x[2]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; X[4]                                               ; X[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; C1[2]                                              ; C1[2]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.978      ;
; 0.714 ; lcd_interface:U2|lcd_control_module:U2|C1[18]      ; lcd_interface:U2|lcd_control_module:U2|C1[18]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; lcd_interface:U2|spi_write_module:U3|Count1[2]     ; lcd_interface:U2|spi_write_module:U3|Count1[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; lcd_interface:U2|lcd_control_module:U2|x[6]        ; lcd_interface:U2|lcd_control_module:U2|x[6]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.980      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[0]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[1]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[2]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[3]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[4]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[5]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[6]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|q_a[7]                                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; CLK   ; Rise       ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[0]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[10]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[11]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[12]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[13]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[14]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[15]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[1]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[2]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[3]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[4]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[5]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[6]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[7]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[8]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; C1[9]                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[0]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[1]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[2]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[3]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[4]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[5]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[6]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[7]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[8]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; CMS[9]                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[0]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[1]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[2]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[3]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[4]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[5]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[6]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[7]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; X[8]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Y[0]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Y[1]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Y[2]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Y[3]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; Z[0]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; i[0]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; i[1]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; i[2]                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; isCount                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; isWrite                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[0]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[10]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[12]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[16]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[17]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[18]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[1]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[20]                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[2]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[3]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[4]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[5]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[6]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[7]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[8]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[9]                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isDone                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[0]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[1]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[2]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[3]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[4]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[5]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[6]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[7]                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[8]                                                                        ;
+--------+--------------+----------------+------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RSTn      ; CLK        ; 1.587 ; 1.847 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RSTn      ; CLK        ; -0.934 ; -1.090 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; SPI_Out[*]  ; CLK        ; 9.292 ; 9.381 ; Rise       ; CLK             ;
;  SPI_Out[0] ; CLK        ; 9.292 ; 8.739 ; Rise       ; CLK             ;
;  SPI_Out[1] ; CLK        ; 7.490 ; 7.824 ; Rise       ; CLK             ;
;  SPI_Out[2] ; CLK        ; 8.176 ; 8.596 ; Rise       ; CLK             ;
;  SPI_Out[3] ; CLK        ; 8.717 ; 9.381 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; SPI_Out[*]  ; CLK        ; 7.208 ; 7.536 ; Rise       ; CLK             ;
;  SPI_Out[0] ; CLK        ; 8.945 ; 8.407 ; Rise       ; CLK             ;
;  SPI_Out[1] ; CLK        ; 7.208 ; 7.536 ; Rise       ; CLK             ;
;  SPI_Out[2] ; CLK        ; 7.868 ; 8.278 ; Rise       ; CLK             ;
;  SPI_Out[3] ; CLK        ; 8.386 ; 9.030 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.738 ; -109.631          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.144 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -178.983                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.738 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.690      ;
; -1.729 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.681      ;
; -1.587 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.536      ;
; -1.578 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.527      ;
; -1.514 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.474      ;
; -1.506 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.192     ; 2.301      ;
; -1.485 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.445      ;
; -1.470 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.433      ;
; -1.442 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.405      ;
; -1.428 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.388      ;
; -1.426 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.372      ;
; -1.424 ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.390      ;
; -1.407 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[8]   ; CLK          ; CLK         ; 1.000        ; -0.046     ; 2.348      ;
; -1.406 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.046     ; 2.347      ;
; -1.395 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.339      ;
; -1.392 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[0]       ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.332      ;
; -1.392 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[1]       ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.332      ;
; -1.392 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[2]       ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.332      ;
; -1.392 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[3]       ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.332      ;
; -1.389 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.178     ; 2.198      ;
; -1.383 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[3]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.332      ;
; -1.383 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.346      ;
; -1.381 ; lcd_interface:U2|spi_write_module:U3|i[2]                                                                              ; lcd_interface:U2|spi_write_module:U3|rDO          ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.332      ;
; -1.376 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.181     ; 2.182      ;
; -1.376 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.333      ;
; -1.372 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.178     ; 2.181      ;
; -1.366 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[4]       ; CLK          ; CLK         ; 1.000        ; -0.032     ; 2.321      ;
; -1.362 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.313      ;
; -1.353 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.307      ;
; -1.346 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.292      ;
; -1.338 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.289      ;
; -1.337 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.283      ;
; -1.337 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.297      ;
; -1.336 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|isDone     ; CLK          ; CLK         ; 1.000        ; -0.046     ; 2.277      ;
; -1.330 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.276      ;
; -1.328 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.046     ; 2.269      ;
; -1.327 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.187     ; 2.127      ;
; -1.327 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.287      ;
; -1.326 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[9]   ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.266      ;
; -1.317 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[9]   ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.257      ;
; -1.315 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.261      ;
; -1.314 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[3]       ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.260      ;
; -1.313 ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.259      ;
; -1.311 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.178     ; 2.120      ;
; -1.310 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.178     ; 2.119      ;
; -1.292 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[0]       ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.232      ;
; -1.292 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[1]       ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.232      ;
; -1.292 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[2]       ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.232      ;
; -1.292 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|y[3]       ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.232      ;
; -1.289 ; lcd_interface:U2|lcd_control_module:U2|C1[12]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.239      ;
; -1.289 ; lcd_interface:U2|lcd_control_module:U2|C1[12]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.239      ;
; -1.286 ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.249      ;
; -1.285 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.046     ; 2.226      ;
; -1.272 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.215      ;
; -1.272 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.215      ;
; -1.272 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.232      ;
; -1.270 ; lcd_interface:U2|lcd_control_module:U2|x[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.214      ;
; -1.270 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[4]   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.219      ;
; -1.269 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[4]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.218      ;
; -1.269 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[7]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.218      ;
; -1.269 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[5]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.218      ;
; -1.269 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[6]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.218      ;
; -1.269 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[0]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.218      ;
; -1.269 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[3]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.218      ;
; -1.269 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[2]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.218      ;
; -1.269 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[1]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.218      ;
; -1.268 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.214      ;
; -1.263 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.206      ;
; -1.263 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.206      ;
; -1.261 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[4]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.210      ;
; -1.261 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[7]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.210      ;
; -1.261 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[5]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.210      ;
; -1.261 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[6]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.210      ;
; -1.261 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[0]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.210      ;
; -1.261 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[3]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.210      ;
; -1.261 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[2]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.210      ;
; -1.261 ; lcd_interface:U2|lcd_control_module:U2|isStart[1]                                                                      ; lcd_interface:U2|lcd_control_module:U2|x[1]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.210      ;
; -1.258 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[5]   ; CLK          ; CLK         ; 1.000        ; -0.030     ; 2.215      ;
; -1.257 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.220      ;
; -1.254 ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.204      ;
; -1.254 ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.204      ;
; -1.250 ; lcd_interface:U2|lcd_control_module:U2|i[5]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.201      ;
; -1.250 ; lcd_interface:U2|lcd_control_module:U2|x[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.194      ;
; -1.244 ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[1] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.194      ;
; -1.244 ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; lcd_interface:U2|lcd_control_module:U2|isStart[0] ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.194      ;
; -1.240 ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.187     ; 2.040      ;
; -1.239 ; lcd_interface:U2|spi_write_module:U3|i[1]                                                                              ; lcd_interface:U2|spi_write_module:U3|rDO          ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.190      ;
; -1.235 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[7]   ; CLK          ; CLK         ; 1.000        ; -0.041     ; 2.181      ;
; -1.234 ; lcd_interface:U2|lcd_control_module:U2|x[3]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.178      ;
; -1.231 ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.175      ;
; -1.227 ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[3]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.187      ;
; -1.225 ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[2]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.185      ;
; -1.221 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[1]   ; CLK          ; CLK         ; 1.000        ; -0.024     ; 2.184      ;
; -1.221 ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[0]   ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.181      ;
; -1.217 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.033     ; 2.171      ;
; -1.210 ; lcd_interface:U2|lcd_control_module:U2|x[1]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[2]       ; CLK          ; CLK         ; 1.000        ; -0.043     ; 2.154      ;
; -1.209 ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; lcd_interface:U2|lcd_control_module:U2|i[3]       ; CLK          ; CLK         ; 1.000        ; -0.038     ; 2.158      ;
; -1.203 ; lcd_interface:U2|lcd_control_module:U2|rData[6]                                                                        ; lcd_interface:U2|lcd_control_module:U2|rData[6]   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.154      ;
; -1.200 ; lcd_interface:U2|lcd_control_module:U2|isStart[0]                                                                      ; lcd_interface:U2|lcd_control_module:U2|isDone     ; CLK          ; CLK         ; 1.000        ; -0.046     ; 2.141      ;
; -1.198 ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; lcd_interface:U2|lcd_control_module:U2|x[4]       ; CLK          ; CLK         ; 1.000        ; -0.027     ; 2.158      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; rAddr[4]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.470      ;
; 0.149 ; rAddr[10]                                          ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; rAddr[0]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.476      ;
; 0.157 ; rAddr[1]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.483      ;
; 0.159 ; rAddr[2]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.485      ;
; 0.168 ; rAddr[3]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.494      ;
; 0.171 ; rAddr[5]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.497      ;
; 0.187 ; Z[0]                                               ; Z[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rTimes[4]                                          ; rTimes[4]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|spi_write_module:U3|isDone        ; lcd_interface:U2|spi_write_module:U3|isDone                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_control_module:U2|i[2]        ; lcd_interface:U2|lcd_control_module:U2|i[2]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_control_module:U2|i[0]        ; lcd_interface:U2|lcd_control_module:U2|i[0]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_control_module:U2|i[1]        ; lcd_interface:U2|lcd_control_module:U2|i[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_control_module:U2|i[4]        ; lcd_interface:U2|lcd_control_module:U2|i[4]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|spi_write_module:U3|i[0]          ; lcd_interface:U2|spi_write_module:U3|i[0]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|spi_write_module:U3|i[4]          ; lcd_interface:U2|spi_write_module:U3|i[4]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_control_module:U2|i[3]        ; lcd_interface:U2|lcd_control_module:U2|i[3]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_control_module:U2|isDone      ; lcd_interface:U2|lcd_control_module:U2|isDone                                                                          ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; isWrite                                            ; isWrite                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_ram_module:U1|RAM~0           ; lcd_interface:U2|lcd_ram_module:U1|RAM~0                                                                               ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; X[0]                                               ; X[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i[0]                                               ; i[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i[2]                                               ; i[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i[1]                                               ; i[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; isCount                                            ; isCount                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|spi_write_module:U3|rDO           ; lcd_interface:U2|spi_write_module:U3|rDO                                                                               ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|spi_write_module:U3|rCLK          ; lcd_interface:U2|spi_write_module:U3|rCLK                                                                              ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; lcd_interface:U2|lcd_control_module:U2|rData[9]    ; lcd_interface:U2|lcd_control_module:U2|rData[9]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.307      ;
; 0.197 ; lcd_interface:U2|lcd_control_module:U2|y[3]        ; lcd_interface:U2|lcd_control_module:U2|y[3]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.316      ;
; 0.206 ; lcd_interface:U2|spi_write_module:U3|Count1[4]     ; lcd_interface:U2|spi_write_module:U3|Count1[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; lcd_interface:U2|lcd_control_module:U2|x[7]        ; lcd_interface:U2|lcd_control_module:U2|x[7]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; X[8]                                               ; X[8]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; CMS[9]                                             ; CMS[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; i[1]                                               ; i[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; lcd_interface:U2|lcd_control_module:U2|x[0]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.181      ; 0.493      ;
; 0.208 ; lcd_interface:U2|lcd_control_module:U2|x[1]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.181      ; 0.493      ;
; 0.209 ; Y[3]                                               ; Y[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.328      ;
; 0.210 ; X[0]                                               ; X[7]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.329      ;
; 0.219 ; lcd_interface:U2|lcd_control_module:U2|i[3]        ; lcd_interface:U2|lcd_control_module:U2|rData[4]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.338      ;
; 0.219 ; lcd_interface:U2|spi_write_module:U3|i[0]          ; lcd_interface:U2|spi_write_module:U3|i[4]                                                                              ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.338      ;
; 0.221 ; lcd_interface:U2|lcd_control_module:U2|x[3]        ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.181      ; 0.506      ;
; 0.227 ; i[2]                                               ; i[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.346      ;
; 0.232 ; i[2]                                               ; i[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.351      ;
; 0.232 ; i[2]                                               ; isCount                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.351      ;
; 0.245 ; lcd_interface:U2|spi_write_module:U3|isDone        ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.364      ;
; 0.252 ; Z[0]                                               ; rAddr[10]                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.372      ;
; 0.265 ; rAddr[10]                                          ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.589      ;
; 0.266 ; rAddr[6]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.592      ;
; 0.273 ; rAddr[7]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.597      ;
; 0.278 ; rAddr[8]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.602      ;
; 0.280 ; rAddr[6]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.604      ;
; 0.280 ; i[1]                                               ; Z[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.399      ;
; 0.284 ; rAddr[6]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.613      ;
; 0.285 ; rAddr[8]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a4~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.222      ; 0.611      ;
; 0.287 ; rAddr[2]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.611      ;
; 0.288 ; rAddr[2]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.617      ;
; 0.290 ; rAddr[3]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.614      ;
; 0.296 ; rAddr[3]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.625      ;
; 0.296 ; rAddr[7]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.625      ;
; 0.296 ; rAddr[8]                                           ; lcd_interface:U2|lcd_ram_module:U1|altsyncram:RAM_rtl_0|altsyncram_60i1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.225      ; 0.625      ;
; 0.297 ; lcd_interface:U2|lcd_control_module:U2|C1[5]       ; lcd_interface:U2|lcd_control_module:U2|C1[5]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; lcd_interface:U2|lcd_control_module:U2|C1[1]       ; lcd_interface:U2|lcd_control_module:U2|C1[1]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; lcd_interface:U2|lcd_control_module:U2|C1[8]       ; lcd_interface:U2|lcd_control_module:U2|C1[8]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; lcd_interface:U2|lcd_control_module:U2|C1[3]       ; lcd_interface:U2|lcd_control_module:U2|C1[3]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; lcd_interface:U2|lcd_control_module:U2|C1[2]       ; lcd_interface:U2|lcd_control_module:U2|C1[2]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.304 ; lcd_interface:U2|lcd_control_module:U2|C1[13]      ; lcd_interface:U2|lcd_control_module:U2|C1[13]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; C1[15]                                             ; C1[15]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; lcd_interface:U2|lcd_control_module:U2|C1[0]       ; lcd_interface:U2|lcd_control_module:U2|C1[4]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; lcd_interface:U2|lcd_control_module:U2|C1[15]      ; lcd_interface:U2|lcd_control_module:U2|C1[15]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcd_interface:U2|lcd_control_module:U2|C1[0]       ; lcd_interface:U2|lcd_control_module:U2|C1[9]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; lcd_interface:U2|lcd_control_module:U2|C1[11]      ; lcd_interface:U2|lcd_control_module:U2|C1[11]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; lcd_interface:U2|lcd_control_module:U2|C1[10]      ; lcd_interface:U2|lcd_control_module:U2|C1[10]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; C1[5]                                              ; C1[5]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; C1[3]                                              ; C1[3]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; C1[1]                                              ; C1[1]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; C1[11]                                             ; C1[11]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; C1[13]                                             ; C1[13]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; lcd_interface:U2|lcd_control_module:U2|C1[0]       ; lcd_interface:U2|lcd_control_module:U2|C1[6]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; lcd_interface:U2|lcd_control_module:U2|C1[19]      ; lcd_interface:U2|lcd_control_module:U2|C1[19]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lcd_interface:U2|spi_write_module:U3|Count1[3]     ; lcd_interface:U2|spi_write_module:U3|Count1[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; lcd_interface:U2|lcd_control_module:U2|x[1]        ; lcd_interface:U2|lcd_control_module:U2|x[1]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; X[1]                                               ; X[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; X[3]                                               ; X[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; X[5]                                               ; X[5]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; CMS[3]                                             ; CMS[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; C1[6]                                              ; C1[6]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; C1[7]                                              ; C1[7]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; C1[9]                                              ; C1[9]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; lcd_interface:U2|lcd_control_module:U2|C1[14]      ; lcd_interface:U2|lcd_control_module:U2|C1[14]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lcd_interface:U2|lcd_control_module:U2|C1[18]      ; lcd_interface:U2|lcd_control_module:U2|C1[18]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lcd_interface:U2|lcd_control_module:U2|x[4]        ; lcd_interface:U2|lcd_control_module:U2|x[4]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; lcd_interface:U2|lcd_control_module:U2|x[5]        ; lcd_interface:U2|lcd_control_module:U2|x[5]                                                                            ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rAddr[4]                                           ; lcd_rom_module:U1|altsyncram:altsyncram_component|altsyncram_h5c1:auto_generated|ram_block1a0~porta_address_reg0       ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.631      ;
; 0.307 ; X[6]                                               ; X[6]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; CMS[8]                                             ; CMS[8]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; CMS[2]                                             ; CMS[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; CMS[1]                                             ; CMS[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; CMS[5]                                             ; CMS[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; C1[4]                                              ; C1[4]                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                               ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLK   ; Rise       ; CLK                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[0]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[10]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[11]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[12]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[13]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[14]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[15]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[1]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[2]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[3]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[4]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[5]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[6]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[7]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[8]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; C1[9]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[8]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; CMS[9]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; X[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Y[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Y[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Y[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Y[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; Z[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; i[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; i[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; i[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; isCount                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; isWrite                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|C1[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|i[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isDone      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isSPI_Start ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isStart[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|isStart[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|rData[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|x[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|x[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|x[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|x[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|x[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|x[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|x[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|x[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|y[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|y[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|y[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_control_module:U2|y[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLK   ; Rise       ; lcd_interface:U2|lcd_ram_module:U1|RAM~0           ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RSTn      ; CLK        ; 0.784 ; 1.264 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RSTn      ; CLK        ; -0.462 ; -0.931 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; SPI_Out[*]  ; CLK        ; 4.755 ; 4.769 ; Rise       ; CLK             ;
;  SPI_Out[0] ; CLK        ; 4.595 ; 4.769 ; Rise       ; CLK             ;
;  SPI_Out[1] ; CLK        ; 4.049 ; 3.975 ; Rise       ; CLK             ;
;  SPI_Out[2] ; CLK        ; 4.446 ; 4.312 ; Rise       ; CLK             ;
;  SPI_Out[3] ; CLK        ; 4.755 ; 4.618 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; SPI_Out[*]  ; CLK        ; 3.917 ; 3.849 ; Rise       ; CLK             ;
;  SPI_Out[0] ; CLK        ; 4.445 ; 4.608 ; Rise       ; CLK             ;
;  SPI_Out[1] ; CLK        ; 3.917 ; 3.849 ; Rise       ; CLK             ;
;  SPI_Out[2] ; CLK        ; 4.298 ; 4.172 ; Rise       ; CLK             ;
;  SPI_Out[3] ; CLK        ; 4.594 ; 4.466 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.370   ; 0.144 ; N/A      ; N/A     ; -3.201              ;
;  CLK             ; -5.370   ; 0.144 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -433.826 ; 0.0   ; 0.0      ; 0.0     ; -232.202            ;
;  CLK             ; -433.826 ; 0.000 ; N/A      ; N/A     ; -232.202            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RSTn      ; CLK        ; 1.683 ; 1.889 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RSTn      ; CLK        ; -0.462 ; -0.931 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; SPI_Out[*]  ; CLK        ; 9.993 ; 10.083 ; Rise       ; CLK             ;
;  SPI_Out[0] ; CLK        ; 9.993 ; 9.700  ; Rise       ; CLK             ;
;  SPI_Out[1] ; CLK        ; 8.307 ; 8.497  ; Rise       ; CLK             ;
;  SPI_Out[2] ; CLK        ; 9.076 ; 9.278  ; Rise       ; CLK             ;
;  SPI_Out[3] ; CLK        ; 9.672 ; 10.083 ; Rise       ; CLK             ;
+-------------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; SPI_Out[*]  ; CLK        ; 3.917 ; 3.849 ; Rise       ; CLK             ;
;  SPI_Out[0] ; CLK        ; 4.445 ; 4.608 ; Rise       ; CLK             ;
;  SPI_Out[1] ; CLK        ; 3.917 ; 3.849 ; Rise       ; CLK             ;
;  SPI_Out[2] ; CLK        ; 4.298 ; 4.172 ; Rise       ; CLK             ;
;  SPI_Out[3] ; CLK        ; 4.594 ; 4.466 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SPI_Out[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_Out[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_Out[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_Out[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RSTn                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI_Out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SPI_Out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SPI_Out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; SPI_Out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0316 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0316 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI_Out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SPI_Out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SPI_Out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; SPI_Out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPI_Out[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SPI_Out[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SPI_Out[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; SPI_Out[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.093 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.093 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 2943     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 2943     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 127   ; 127  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Oct 07 16:39:41 2012
Info: Command: quartus_sta 20_lcd -c 20_lcd
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: '20_lcd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLK CLK
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.370
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.370      -433.826 CLK 
Info: Worst-case hold slack is 0.429
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.429         0.000 CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201      -232.202 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.895
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.895      -395.147 CLK 
Info: Worst-case hold slack is 0.403
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.403         0.000 CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201      -232.202 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.738
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.738      -109.631 CLK 
Info: Worst-case hold slack is 0.144
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.144         0.000 CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -178.983 CLK 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 377 megabytes
    Info: Processing ended: Sun Oct 07 16:39:43 2012
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


