
STM32_LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029dc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ae8  08002ae8  00012ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b0c  08002b0c  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08002b0c  08002b0c  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b0c  08002b0c  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b0c  08002b0c  00012b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b10  08002b10  00012b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08002b14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000030  08002b44  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08002b44  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   000092ac  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b09  00000000  00000000  00029305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  0002ae10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000990  00000000  00000000  0002b898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000168d3  00000000  00000000  0002c228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae73  00000000  00000000  00042afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824fb  00000000  00000000  0004d96e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cfe69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029e0  00000000  00000000  000cfebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ad0 	.word	0x08002ad0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08002ad0 	.word	0x08002ad0

0800014c <display7SEG>:
#include "global.h"
#include "main.h"
#include "software_timer.h"

void display7SEG(int num)
 {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b09      	cmp	r3, #9
 8000158:	d87f      	bhi.n	800025a <display7SEG+0x10e>
 800015a:	a201      	add	r2, pc, #4	; (adr r2, 8000160 <display7SEG+0x14>)
 800015c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000160:	08000189 	.word	0x08000189
 8000164:	0800019f 	.word	0x0800019f
 8000168:	080001b5 	.word	0x080001b5
 800016c:	080001cb 	.word	0x080001cb
 8000170:	080001e1 	.word	0x080001e1
 8000174:	080001f7 	.word	0x080001f7
 8000178:	0800020d 	.word	0x0800020d
 800017c:	08000223 	.word	0x08000223
 8000180:	08000239 	.word	0x08000239
 8000184:	08000245 	.word	0x08000245
	switch(num)
	{
		 case 0:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5, 0);
 8000188:	2200      	movs	r2, #0
 800018a:	213f      	movs	r1, #63	; 0x3f
 800018c:	4835      	ldr	r0, [pc, #212]	; (8000264 <display7SEG+0x118>)
 800018e:	f001 fc7e 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6,1);
 8000192:	2201      	movs	r2, #1
 8000194:	2140      	movs	r1, #64	; 0x40
 8000196:	4833      	ldr	r0, [pc, #204]	; (8000264 <display7SEG+0x118>)
 8000198:	f001 fc79 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 800019c:	e05e      	b.n	800025c <display7SEG+0x110>
		 case 1:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0  |GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5 |GPIO_PIN_6, 1);
 800019e:	2201      	movs	r2, #1
 80001a0:	2179      	movs	r1, #121	; 0x79
 80001a2:	4830      	ldr	r0, [pc, #192]	; (8000264 <display7SEG+0x118>)
 80001a4:	f001 fc73 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 | GPIO_PIN_2,0);
 80001a8:	2200      	movs	r2, #0
 80001aa:	2106      	movs	r1, #6
 80001ac:	482d      	ldr	r0, [pc, #180]	; (8000264 <display7SEG+0x118>)
 80001ae:	f001 fc6e 	bl	8001a8e <HAL_GPIO_WritePin>
			 break;
 80001b2:	e053      	b.n	800025c <display7SEG+0x110>
		 case 2:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_6 |GPIO_PIN_3 |GPIO_PIN_4 , 0);
 80001b4:	2200      	movs	r2, #0
 80001b6:	215b      	movs	r1, #91	; 0x5b
 80001b8:	482a      	ldr	r0, [pc, #168]	; (8000264 <display7SEG+0x118>)
 80001ba:	f001 fc68 	bl	8001a8e <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 |GPIO_PIN_5,1);
 80001be:	2201      	movs	r2, #1
 80001c0:	2124      	movs	r1, #36	; 0x24
 80001c2:	4828      	ldr	r0, [pc, #160]	; (8000264 <display7SEG+0x118>)
 80001c4:	f001 fc63 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 80001c8:	e048      	b.n	800025c <display7SEG+0x110>
		 case 3:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_6 |GPIO_PIN_3 |GPIO_PIN_2 , 0);
 80001ca:	2200      	movs	r2, #0
 80001cc:	214f      	movs	r1, #79	; 0x4f
 80001ce:	4825      	ldr	r0, [pc, #148]	; (8000264 <display7SEG+0x118>)
 80001d0:	f001 fc5d 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4 |GPIO_PIN_5,1);
 80001d4:	2201      	movs	r2, #1
 80001d6:	2130      	movs	r1, #48	; 0x30
 80001d8:	4822      	ldr	r0, [pc, #136]	; (8000264 <display7SEG+0x118>)
 80001da:	f001 fc58 	bl	8001a8e <HAL_GPIO_WritePin>
			  break;
 80001de:	e03d      	b.n	800025c <display7SEG+0x110>
		 case 4:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5 |GPIO_PIN_1 |GPIO_PIN_6 |GPIO_PIN_2 , 0);
 80001e0:	2200      	movs	r2, #0
 80001e2:	2166      	movs	r1, #102	; 0x66
 80001e4:	481f      	ldr	r0, [pc, #124]	; (8000264 <display7SEG+0x118>)
 80001e6:	f001 fc52 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_3 |GPIO_PIN_4,1);
 80001ea:	2201      	movs	r2, #1
 80001ec:	2119      	movs	r1, #25
 80001ee:	481d      	ldr	r0, [pc, #116]	; (8000264 <display7SEG+0x118>)
 80001f0:	f001 fc4d 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 80001f4:	e032      	b.n	800025c <display7SEG+0x110>
		 case 5:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_5| GPIO_PIN_6, 0);
 80001f6:	2200      	movs	r2, #0
 80001f8:	216d      	movs	r1, #109	; 0x6d
 80001fa:	481a      	ldr	r0, [pc, #104]	; (8000264 <display7SEG+0x118>)
 80001fc:	f001 fc47 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 |GPIO_PIN_4 ,1);
 8000200:	2201      	movs	r2, #1
 8000202:	2112      	movs	r1, #18
 8000204:	4817      	ldr	r0, [pc, #92]	; (8000264 <display7SEG+0x118>)
 8000206:	f001 fc42 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 800020a:	e027      	b.n	800025c <display7SEG+0x110>
		 case 6:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_6 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5, 0);
 800020c:	2200      	movs	r2, #0
 800020e:	217d      	movs	r1, #125	; 0x7d
 8000210:	4814      	ldr	r0, [pc, #80]	; (8000264 <display7SEG+0x118>)
 8000212:	f001 fc3c 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1,1);
 8000216:	2201      	movs	r2, #1
 8000218:	2102      	movs	r1, #2
 800021a:	4812      	ldr	r0, [pc, #72]	; (8000264 <display7SEG+0x118>)
 800021c:	f001 fc37 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 8000220:	e01c      	b.n	800025c <display7SEG+0x110>
		 case 7:
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5 |GPIO_PIN_6, 1);
 8000222:	2201      	movs	r2, #1
 8000224:	2178      	movs	r1, #120	; 0x78
 8000226:	480f      	ldr	r0, [pc, #60]	; (8000264 <display7SEG+0x118>)
 8000228:	f001 fc31 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2,0);
 800022c:	2200      	movs	r2, #0
 800022e:	2107      	movs	r1, #7
 8000230:	480c      	ldr	r0, [pc, #48]	; (8000264 <display7SEG+0x118>)
 8000232:	f001 fc2c 	bl	8001a8e <HAL_GPIO_WritePin>
				break;
 8000236:	e011      	b.n	800025c <display7SEG+0x110>
		 case 8:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_4 |GPIO_PIN_5|GPIO_PIN_6, 0);
 8000238:	2200      	movs	r2, #0
 800023a:	217f      	movs	r1, #127	; 0x7f
 800023c:	4809      	ldr	r0, [pc, #36]	; (8000264 <display7SEG+0x118>)
 800023e:	f001 fc26 	bl	8001a8e <HAL_GPIO_WritePin>
				break;
 8000242:	e00b      	b.n	800025c <display7SEG+0x110>
		 case 9:
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 |GPIO_PIN_1 |GPIO_PIN_2 |GPIO_PIN_3 |GPIO_PIN_6 |GPIO_PIN_5, 0);
 8000244:	2200      	movs	r2, #0
 8000246:	216f      	movs	r1, #111	; 0x6f
 8000248:	4806      	ldr	r0, [pc, #24]	; (8000264 <display7SEG+0x118>)
 800024a:	f001 fc20 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,1);
 800024e:	2201      	movs	r2, #1
 8000250:	2110      	movs	r1, #16
 8000252:	4804      	ldr	r0, [pc, #16]	; (8000264 <display7SEG+0x118>)
 8000254:	f001 fc1b 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 8000258:	e000      	b.n	800025c <display7SEG+0x110>
		 default:
			break;
 800025a:	bf00      	nop
	 }
 }
 800025c:	bf00      	nop
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40010c00 	.word	0x40010c00

08000268 <resetCountValue>:


enum LEDState state1 = RED;
enum LEDState state2 = GREEN;

void resetCountValue() {
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
	count1 = red_val;
 800026c:	4b08      	ldr	r3, [pc, #32]	; (8000290 <resetCountValue+0x28>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a08      	ldr	r2, [pc, #32]	; (8000294 <resetCountValue+0x2c>)
 8000272:	6013      	str	r3, [r2, #0]
	count2 = green_val;
 8000274:	4b08      	ldr	r3, [pc, #32]	; (8000298 <resetCountValue+0x30>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a08      	ldr	r2, [pc, #32]	; (800029c <resetCountValue+0x34>)
 800027a:	6013      	str	r3, [r2, #0]
	state1 = RED;
 800027c:	4b08      	ldr	r3, [pc, #32]	; (80002a0 <resetCountValue+0x38>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]
	state2 = GREEN;
 8000282:	4b08      	ldr	r3, [pc, #32]	; (80002a4 <resetCountValue+0x3c>)
 8000284:	2202      	movs	r2, #2
 8000286:	701a      	strb	r2, [r3, #0]
}
 8000288:	bf00      	nop
 800028a:	46bd      	mov	sp, r7
 800028c:	bc80      	pop	{r7}
 800028e:	4770      	bx	lr
 8000290:	200000a0 	.word	0x200000a0
 8000294:	20000000 	.word	0x20000000
 8000298:	200000a4 	.word	0x200000a4
 800029c:	20000004 	.word	0x20000004
 80002a0:	2000004c 	.word	0x2000004c
 80002a4:	20000008 	.word	0x20000008

080002a8 <Mode_1>:

void Mode_1(){
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
	count1--;
 80002ac:	4b9f      	ldr	r3, [pc, #636]	; (800052c <Mode_1+0x284>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	3b01      	subs	r3, #1
 80002b2:	4a9e      	ldr	r2, [pc, #632]	; (800052c <Mode_1+0x284>)
 80002b4:	6013      	str	r3, [r2, #0]
	count2--;
 80002b6:	4b9e      	ldr	r3, [pc, #632]	; (8000530 <Mode_1+0x288>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	3b01      	subs	r3, #1
 80002bc:	4a9c      	ldr	r2, [pc, #624]	; (8000530 <Mode_1+0x288>)
 80002be:	6013      	str	r3, [r2, #0]
	switch(state1){
 80002c0:	4b9c      	ldr	r3, [pc, #624]	; (8000534 <Mode_1+0x28c>)
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	2b02      	cmp	r3, #2
 80002c6:	d05d      	beq.n	8000384 <Mode_1+0xdc>
 80002c8:	2b02      	cmp	r3, #2
 80002ca:	f300 8086 	bgt.w	80003da <Mode_1+0x132>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d002      	beq.n	80002d8 <Mode_1+0x30>
 80002d2:	2b01      	cmp	r3, #1
 80002d4:	d02b      	beq.n	800032e <Mode_1+0x86>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 0);
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
			}
			break;
		default:
			break;
 80002d6:	e080      	b.n	80003da <Mode_1+0x132>
			HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 0);
 80002d8:	2200      	movs	r2, #0
 80002da:	2110      	movs	r1, #16
 80002dc:	4896      	ldr	r0, [pc, #600]	; (8000538 <Mode_1+0x290>)
 80002de:	f001 fbd6 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 80002e2:	2201      	movs	r2, #1
 80002e4:	2120      	movs	r1, #32
 80002e6:	4894      	ldr	r0, [pc, #592]	; (8000538 <Mode_1+0x290>)
 80002e8:	f001 fbd1 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 80002ec:	2201      	movs	r2, #1
 80002ee:	2140      	movs	r1, #64	; 0x40
 80002f0:	4891      	ldr	r0, [pc, #580]	; (8000538 <Mode_1+0x290>)
 80002f2:	f001 fbcc 	bl	8001a8e <HAL_GPIO_WritePin>
			if(count1 < 0)
 80002f6:	4b8d      	ldr	r3, [pc, #564]	; (800052c <Mode_1+0x284>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	da6f      	bge.n	80003de <Mode_1+0x136>
				count1 = green_val - 1;
 80002fe:	4b8f      	ldr	r3, [pc, #572]	; (800053c <Mode_1+0x294>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	3b01      	subs	r3, #1
 8000304:	4a89      	ldr	r2, [pc, #548]	; (800052c <Mode_1+0x284>)
 8000306:	6013      	str	r3, [r2, #0]
				state1 = GREEN;
 8000308:	4b8a      	ldr	r3, [pc, #552]	; (8000534 <Mode_1+0x28c>)
 800030a:	2202      	movs	r2, #2
 800030c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 800030e:	2201      	movs	r2, #1
 8000310:	2110      	movs	r1, #16
 8000312:	4889      	ldr	r0, [pc, #548]	; (8000538 <Mode_1+0x290>)
 8000314:	f001 fbbb 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 8000318:	2201      	movs	r2, #1
 800031a:	2120      	movs	r1, #32
 800031c:	4886      	ldr	r0, [pc, #536]	; (8000538 <Mode_1+0x290>)
 800031e:	f001 fbb6 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 0);
 8000322:	2200      	movs	r2, #0
 8000324:	2140      	movs	r1, #64	; 0x40
 8000326:	4884      	ldr	r0, [pc, #528]	; (8000538 <Mode_1+0x290>)
 8000328:	f001 fbb1 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 800032c:	e057      	b.n	80003de <Mode_1+0x136>
			HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 800032e:	2201      	movs	r2, #1
 8000330:	2110      	movs	r1, #16
 8000332:	4881      	ldr	r0, [pc, #516]	; (8000538 <Mode_1+0x290>)
 8000334:	f001 fbab 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 0);
 8000338:	2200      	movs	r2, #0
 800033a:	2120      	movs	r1, #32
 800033c:	487e      	ldr	r0, [pc, #504]	; (8000538 <Mode_1+0x290>)
 800033e:	f001 fba6 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 8000342:	2201      	movs	r2, #1
 8000344:	2140      	movs	r1, #64	; 0x40
 8000346:	487c      	ldr	r0, [pc, #496]	; (8000538 <Mode_1+0x290>)
 8000348:	f001 fba1 	bl	8001a8e <HAL_GPIO_WritePin>
			if(count1 < 0)
 800034c:	4b77      	ldr	r3, [pc, #476]	; (800052c <Mode_1+0x284>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	2b00      	cmp	r3, #0
 8000352:	da46      	bge.n	80003e2 <Mode_1+0x13a>
				count1 = red_val - 1;
 8000354:	4b7a      	ldr	r3, [pc, #488]	; (8000540 <Mode_1+0x298>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	3b01      	subs	r3, #1
 800035a:	4a74      	ldr	r2, [pc, #464]	; (800052c <Mode_1+0x284>)
 800035c:	6013      	str	r3, [r2, #0]
				state1 = RED;
 800035e:	4b75      	ldr	r3, [pc, #468]	; (8000534 <Mode_1+0x28c>)
 8000360:	2200      	movs	r2, #0
 8000362:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 0);
 8000364:	2200      	movs	r2, #0
 8000366:	2110      	movs	r1, #16
 8000368:	4873      	ldr	r0, [pc, #460]	; (8000538 <Mode_1+0x290>)
 800036a:	f001 fb90 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 800036e:	2201      	movs	r2, #1
 8000370:	2120      	movs	r1, #32
 8000372:	4871      	ldr	r0, [pc, #452]	; (8000538 <Mode_1+0x290>)
 8000374:	f001 fb8b 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 8000378:	2201      	movs	r2, #1
 800037a:	2140      	movs	r1, #64	; 0x40
 800037c:	486e      	ldr	r0, [pc, #440]	; (8000538 <Mode_1+0x290>)
 800037e:	f001 fb86 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 8000382:	e02e      	b.n	80003e2 <Mode_1+0x13a>
			HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 8000384:	2201      	movs	r2, #1
 8000386:	2110      	movs	r1, #16
 8000388:	486b      	ldr	r0, [pc, #428]	; (8000538 <Mode_1+0x290>)
 800038a:	f001 fb80 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 800038e:	2201      	movs	r2, #1
 8000390:	2120      	movs	r1, #32
 8000392:	4869      	ldr	r0, [pc, #420]	; (8000538 <Mode_1+0x290>)
 8000394:	f001 fb7b 	bl	8001a8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 0);
 8000398:	2200      	movs	r2, #0
 800039a:	2140      	movs	r1, #64	; 0x40
 800039c:	4866      	ldr	r0, [pc, #408]	; (8000538 <Mode_1+0x290>)
 800039e:	f001 fb76 	bl	8001a8e <HAL_GPIO_WritePin>
			if(count1 < 0)
 80003a2:	4b62      	ldr	r3, [pc, #392]	; (800052c <Mode_1+0x284>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	da1d      	bge.n	80003e6 <Mode_1+0x13e>
				count1 = yellow_val - 1;
 80003aa:	4b66      	ldr	r3, [pc, #408]	; (8000544 <Mode_1+0x29c>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	3b01      	subs	r3, #1
 80003b0:	4a5e      	ldr	r2, [pc, #376]	; (800052c <Mode_1+0x284>)
 80003b2:	6013      	str	r3, [r2, #0]
				state1 = YELLOW;
 80003b4:	4b5f      	ldr	r3, [pc, #380]	; (8000534 <Mode_1+0x28c>)
 80003b6:	2201      	movs	r2, #1
 80003b8:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 80003ba:	2201      	movs	r2, #1
 80003bc:	2110      	movs	r1, #16
 80003be:	485e      	ldr	r0, [pc, #376]	; (8000538 <Mode_1+0x290>)
 80003c0:	f001 fb65 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 0);
 80003c4:	2200      	movs	r2, #0
 80003c6:	2120      	movs	r1, #32
 80003c8:	485b      	ldr	r0, [pc, #364]	; (8000538 <Mode_1+0x290>)
 80003ca:	f001 fb60 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 80003ce:	2201      	movs	r2, #1
 80003d0:	2140      	movs	r1, #64	; 0x40
 80003d2:	4859      	ldr	r0, [pc, #356]	; (8000538 <Mode_1+0x290>)
 80003d4:	f001 fb5b 	bl	8001a8e <HAL_GPIO_WritePin>
			break;
 80003d8:	e005      	b.n	80003e6 <Mode_1+0x13e>
			break;
 80003da:	bf00      	nop
 80003dc:	e004      	b.n	80003e8 <Mode_1+0x140>
			break;
 80003de:	bf00      	nop
 80003e0:	e002      	b.n	80003e8 <Mode_1+0x140>
			break;
 80003e2:	bf00      	nop
 80003e4:	e000      	b.n	80003e8 <Mode_1+0x140>
			break;
 80003e6:	bf00      	nop


	}

	switch(state2){
 80003e8:	4b57      	ldr	r3, [pc, #348]	; (8000548 <Mode_1+0x2a0>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	2b02      	cmp	r3, #2
 80003ee:	d065      	beq.n	80004bc <Mode_1+0x214>
 80003f0:	2b02      	cmp	r3, #2
 80003f2:	f300 8092 	bgt.w	800051a <Mode_1+0x272>
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d002      	beq.n	8000400 <Mode_1+0x158>
 80003fa:	2b01      	cmp	r3, #1
 80003fc:	d02f      	beq.n	800045e <Mode_1+0x1b6>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 0);
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
				}
				break;
			default:
				break;
 80003fe:	e08c      	b.n	800051a <Mode_1+0x272>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 0);
 8000400:	2200      	movs	r2, #0
 8000402:	2180      	movs	r1, #128	; 0x80
 8000404:	484c      	ldr	r0, [pc, #304]	; (8000538 <Mode_1+0x290>)
 8000406:	f001 fb42 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 800040a:	2201      	movs	r2, #1
 800040c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000410:	4849      	ldr	r0, [pc, #292]	; (8000538 <Mode_1+0x290>)
 8000412:	f001 fb3c 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 8000416:	2201      	movs	r2, #1
 8000418:	f44f 7100 	mov.w	r1, #512	; 0x200
 800041c:	4846      	ldr	r0, [pc, #280]	; (8000538 <Mode_1+0x290>)
 800041e:	f001 fb36 	bl	8001a8e <HAL_GPIO_WritePin>
				if(count2 < 0)
 8000422:	4b43      	ldr	r3, [pc, #268]	; (8000530 <Mode_1+0x288>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	2b00      	cmp	r3, #0
 8000428:	da79      	bge.n	800051e <Mode_1+0x276>
					count2 = green_val - 1;
 800042a:	4b44      	ldr	r3, [pc, #272]	; (800053c <Mode_1+0x294>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	3b01      	subs	r3, #1
 8000430:	4a3f      	ldr	r2, [pc, #252]	; (8000530 <Mode_1+0x288>)
 8000432:	6013      	str	r3, [r2, #0]
					state2 = GREEN;
 8000434:	4b44      	ldr	r3, [pc, #272]	; (8000548 <Mode_1+0x2a0>)
 8000436:	2202      	movs	r2, #2
 8000438:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 800043a:	2201      	movs	r2, #1
 800043c:	2180      	movs	r1, #128	; 0x80
 800043e:	483e      	ldr	r0, [pc, #248]	; (8000538 <Mode_1+0x290>)
 8000440:	f001 fb25 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 8000444:	2201      	movs	r2, #1
 8000446:	f44f 7180 	mov.w	r1, #256	; 0x100
 800044a:	483b      	ldr	r0, [pc, #236]	; (8000538 <Mode_1+0x290>)
 800044c:	f001 fb1f 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 0);
 8000450:	2200      	movs	r2, #0
 8000452:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000456:	4838      	ldr	r0, [pc, #224]	; (8000538 <Mode_1+0x290>)
 8000458:	f001 fb19 	bl	8001a8e <HAL_GPIO_WritePin>
				break;
 800045c:	e05f      	b.n	800051e <Mode_1+0x276>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 800045e:	2201      	movs	r2, #1
 8000460:	2180      	movs	r1, #128	; 0x80
 8000462:	4835      	ldr	r0, [pc, #212]	; (8000538 <Mode_1+0x290>)
 8000464:	f001 fb13 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 0);
 8000468:	2200      	movs	r2, #0
 800046a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800046e:	4832      	ldr	r0, [pc, #200]	; (8000538 <Mode_1+0x290>)
 8000470:	f001 fb0d 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 8000474:	2201      	movs	r2, #1
 8000476:	f44f 7100 	mov.w	r1, #512	; 0x200
 800047a:	482f      	ldr	r0, [pc, #188]	; (8000538 <Mode_1+0x290>)
 800047c:	f001 fb07 	bl	8001a8e <HAL_GPIO_WritePin>
				if(count2 < 0)
 8000480:	4b2b      	ldr	r3, [pc, #172]	; (8000530 <Mode_1+0x288>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2b00      	cmp	r3, #0
 8000486:	da4c      	bge.n	8000522 <Mode_1+0x27a>
					count2 = red_val - 1;
 8000488:	4b2d      	ldr	r3, [pc, #180]	; (8000540 <Mode_1+0x298>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	3b01      	subs	r3, #1
 800048e:	4a28      	ldr	r2, [pc, #160]	; (8000530 <Mode_1+0x288>)
 8000490:	6013      	str	r3, [r2, #0]
					state2 = RED;
 8000492:	4b2d      	ldr	r3, [pc, #180]	; (8000548 <Mode_1+0x2a0>)
 8000494:	2200      	movs	r2, #0
 8000496:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 0);
 8000498:	2200      	movs	r2, #0
 800049a:	2180      	movs	r1, #128	; 0x80
 800049c:	4826      	ldr	r0, [pc, #152]	; (8000538 <Mode_1+0x290>)
 800049e:	f001 faf6 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 80004a2:	2201      	movs	r2, #1
 80004a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004a8:	4823      	ldr	r0, [pc, #140]	; (8000538 <Mode_1+0x290>)
 80004aa:	f001 faf0 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 80004ae:	2201      	movs	r2, #1
 80004b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004b4:	4820      	ldr	r0, [pc, #128]	; (8000538 <Mode_1+0x290>)
 80004b6:	f001 faea 	bl	8001a8e <HAL_GPIO_WritePin>
				break;
 80004ba:	e032      	b.n	8000522 <Mode_1+0x27a>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 80004bc:	2201      	movs	r2, #1
 80004be:	2180      	movs	r1, #128	; 0x80
 80004c0:	481d      	ldr	r0, [pc, #116]	; (8000538 <Mode_1+0x290>)
 80004c2:	f001 fae4 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 80004c6:	2201      	movs	r2, #1
 80004c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004cc:	481a      	ldr	r0, [pc, #104]	; (8000538 <Mode_1+0x290>)
 80004ce:	f001 fade 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 0);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004d8:	4817      	ldr	r0, [pc, #92]	; (8000538 <Mode_1+0x290>)
 80004da:	f001 fad8 	bl	8001a8e <HAL_GPIO_WritePin>
				if(count2 <  0)
 80004de:	4b14      	ldr	r3, [pc, #80]	; (8000530 <Mode_1+0x288>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	da1f      	bge.n	8000526 <Mode_1+0x27e>
					count2 = yellow_val - 1;
 80004e6:	4b17      	ldr	r3, [pc, #92]	; (8000544 <Mode_1+0x29c>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	3b01      	subs	r3, #1
 80004ec:	4a10      	ldr	r2, [pc, #64]	; (8000530 <Mode_1+0x288>)
 80004ee:	6013      	str	r3, [r2, #0]
					state2 = YELLOW;
 80004f0:	4b15      	ldr	r3, [pc, #84]	; (8000548 <Mode_1+0x2a0>)
 80004f2:	2201      	movs	r2, #1
 80004f4:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 80004f6:	2201      	movs	r2, #1
 80004f8:	2180      	movs	r1, #128	; 0x80
 80004fa:	480f      	ldr	r0, [pc, #60]	; (8000538 <Mode_1+0x290>)
 80004fc:	f001 fac7 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 0);
 8000500:	2200      	movs	r2, #0
 8000502:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000506:	480c      	ldr	r0, [pc, #48]	; (8000538 <Mode_1+0x290>)
 8000508:	f001 fac1 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 800050c:	2201      	movs	r2, #1
 800050e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000512:	4809      	ldr	r0, [pc, #36]	; (8000538 <Mode_1+0x290>)
 8000514:	f001 fabb 	bl	8001a8e <HAL_GPIO_WritePin>
				break;
 8000518:	e005      	b.n	8000526 <Mode_1+0x27e>
				break;
 800051a:	bf00      	nop
 800051c:	e004      	b.n	8000528 <Mode_1+0x280>
				break;
 800051e:	bf00      	nop
 8000520:	e002      	b.n	8000528 <Mode_1+0x280>
				break;
 8000522:	bf00      	nop
 8000524:	e000      	b.n	8000528 <Mode_1+0x280>
				break;
 8000526:	bf00      	nop


		}
}
 8000528:	bf00      	nop
 800052a:	bd80      	pop	{r7, pc}
 800052c:	20000000 	.word	0x20000000
 8000530:	20000004 	.word	0x20000004
 8000534:	2000004c 	.word	0x2000004c
 8000538:	40010800 	.word	0x40010800
 800053c:	200000a4 	.word	0x200000a4
 8000540:	200000a0 	.word	0x200000a0
 8000544:	2000009c 	.word	0x2000009c
 8000548:	20000008 	.word	0x20000008

0800054c <get7SEGval_1>:

static int get7SEGval_1(){
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
	switch (mode){
 8000550:	4b10      	ldr	r3, [pc, #64]	; (8000594 <get7SEGval_1+0x48>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	3b01      	subs	r3, #1
 8000556:	2b03      	cmp	r3, #3
 8000558:	d816      	bhi.n	8000588 <get7SEGval_1+0x3c>
 800055a:	a201      	add	r2, pc, #4	; (adr r2, 8000560 <get7SEGval_1+0x14>)
 800055c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000560:	08000571 	.word	0x08000571
 8000564:	08000577 	.word	0x08000577
 8000568:	0800057d 	.word	0x0800057d
 800056c:	08000583 	.word	0x08000583
		case 1:
			return count1;
 8000570:	4b09      	ldr	r3, [pc, #36]	; (8000598 <get7SEGval_1+0x4c>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	e00a      	b.n	800058c <get7SEGval_1+0x40>
		case 2:
			return red_temp;
 8000576:	4b09      	ldr	r3, [pc, #36]	; (800059c <get7SEGval_1+0x50>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	e007      	b.n	800058c <get7SEGval_1+0x40>
		case 3:
			return yellow_temp;
 800057c:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <get7SEGval_1+0x54>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	e004      	b.n	800058c <get7SEGval_1+0x40>
		case 4:
			return green_temp;
 8000582:	4b08      	ldr	r3, [pc, #32]	; (80005a4 <get7SEGval_1+0x58>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	e001      	b.n	800058c <get7SEGval_1+0x40>
		default:
			break;
 8000588:	bf00      	nop
	}
	return 0;
 800058a:	2300      	movs	r3, #0
}
 800058c:	4618      	mov	r0, r3
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	2000000c 	.word	0x2000000c
 8000598:	20000000 	.word	0x20000000
 800059c:	200000a8 	.word	0x200000a8
 80005a0:	200000ac 	.word	0x200000ac
 80005a4:	200000b0 	.word	0x200000b0

080005a8 <get7SEGval_2>:


static int get7SEGval_2(){
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
	switch (mode){
 80005ac:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <get7SEGval_2+0x48>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	3b01      	subs	r3, #1
 80005b2:	2b03      	cmp	r3, #3
 80005b4:	d816      	bhi.n	80005e4 <get7SEGval_2+0x3c>
 80005b6:	a201      	add	r2, pc, #4	; (adr r2, 80005bc <get7SEGval_2+0x14>)
 80005b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005bc:	080005cd 	.word	0x080005cd
 80005c0:	080005d3 	.word	0x080005d3
 80005c4:	080005d9 	.word	0x080005d9
 80005c8:	080005df 	.word	0x080005df
		case 1:
			return count2;
 80005cc:	4b09      	ldr	r3, [pc, #36]	; (80005f4 <get7SEGval_2+0x4c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	e00a      	b.n	80005e8 <get7SEGval_2+0x40>
		case 2:
			return red_temp;
 80005d2:	4b09      	ldr	r3, [pc, #36]	; (80005f8 <get7SEGval_2+0x50>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	e007      	b.n	80005e8 <get7SEGval_2+0x40>
		case 3:
			return yellow_temp;
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <get7SEGval_2+0x54>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	e004      	b.n	80005e8 <get7SEGval_2+0x40>
		case 4:
			return green_temp;
 80005de:	4b08      	ldr	r3, [pc, #32]	; (8000600 <get7SEGval_2+0x58>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	e001      	b.n	80005e8 <get7SEGval_2+0x40>
		default:
			break;
 80005e4:	bf00      	nop
	}
	return 0;
 80005e6:	2300      	movs	r3, #0
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr
 80005f0:	2000000c 	.word	0x2000000c
 80005f4:	20000004 	.word	0x20000004
 80005f8:	200000a8 	.word	0x200000a8
 80005fc:	200000ac 	.word	0x200000ac
 8000600:	200000b0 	.word	0x200000b0

08000604 <LedDisplayMode>:


void LedDisplayMode(){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	switch(mode)
 8000608:	4b4e      	ldr	r3, [pc, #312]	; (8000744 <LedDisplayMode+0x140>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	3b01      	subs	r3, #1
 800060e:	2b03      	cmp	r3, #3
 8000610:	f200 808c 	bhi.w	800072c <LedDisplayMode+0x128>
 8000614:	a201      	add	r2, pc, #4	; (adr r2, 800061c <LedDisplayMode+0x18>)
 8000616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800061a:	bf00      	nop
 800061c:	0800062d 	.word	0x0800062d
 8000620:	08000643 	.word	0x08000643
 8000624:	08000691 	.word	0x08000691
 8000628:	080006df 	.word	0x080006df
	{
		case 1:
			if(get_timer0_flag())
 800062c:	f000 fe66 	bl	80012fc <get_timer0_flag>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d07c      	beq.n	8000730 <LedDisplayMode+0x12c>
			{
				setTimer0(100); ///
 8000636:	2064      	movs	r0, #100	; 0x64
 8000638:	f000 fde2 	bl	8001200 <setTimer0>
				Mode_1();
 800063c:	f7ff fe34 	bl	80002a8 <Mode_1>

			}
			break;
 8000640:	e076      	b.n	8000730 <LedDisplayMode+0x12c>
		case 2:
			if(get_timer0_flag())
 8000642:	f000 fe5b 	bl	80012fc <get_timer0_flag>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d073      	beq.n	8000734 <LedDisplayMode+0x130>
			{
				setTimer0(50);
 800064c:	2032      	movs	r0, #50	; 0x32
 800064e:	f000 fdd7 	bl	8001200 <setTimer0>
				HAL_GPIO_TogglePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin);
 8000652:	2110      	movs	r1, #16
 8000654:	483c      	ldr	r0, [pc, #240]	; (8000748 <LedDisplayMode+0x144>)
 8000656:	f001 fa32 	bl	8001abe <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin);
 800065a:	2180      	movs	r1, #128	; 0x80
 800065c:	483a      	ldr	r0, [pc, #232]	; (8000748 <LedDisplayMode+0x144>)
 800065e:	f001 fa2e 	bl	8001abe <HAL_GPIO_TogglePin>


				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 8000662:	2201      	movs	r2, #1
 8000664:	2120      	movs	r1, #32
 8000666:	4838      	ldr	r0, [pc, #224]	; (8000748 <LedDisplayMode+0x144>)
 8000668:	f001 fa11 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin,1);
 800066c:	2201      	movs	r2, #1
 800066e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000672:	4835      	ldr	r0, [pc, #212]	; (8000748 <LedDisplayMode+0x144>)
 8000674:	f001 fa0b 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 8000678:	2201      	movs	r2, #1
 800067a:	2140      	movs	r1, #64	; 0x40
 800067c:	4832      	ldr	r0, [pc, #200]	; (8000748 <LedDisplayMode+0x144>)
 800067e:	f001 fa06 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 8000682:	2201      	movs	r2, #1
 8000684:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000688:	482f      	ldr	r0, [pc, #188]	; (8000748 <LedDisplayMode+0x144>)
 800068a:	f001 fa00 	bl	8001a8e <HAL_GPIO_WritePin>
			}
			break;
 800068e:	e051      	b.n	8000734 <LedDisplayMode+0x130>
		case 3:
			if(get_timer0_flag())
 8000690:	f000 fe34 	bl	80012fc <get_timer0_flag>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d04e      	beq.n	8000738 <LedDisplayMode+0x134>
			{
				setTimer0(50);
 800069a:	2032      	movs	r0, #50	; 0x32
 800069c:	f000 fdb0 	bl	8001200 <setTimer0>
				HAL_GPIO_TogglePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin);
 80006a0:	2120      	movs	r1, #32
 80006a2:	4829      	ldr	r0, [pc, #164]	; (8000748 <LedDisplayMode+0x144>)
 80006a4:	f001 fa0b 	bl	8001abe <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin);
 80006a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006ac:	4826      	ldr	r0, [pc, #152]	; (8000748 <LedDisplayMode+0x144>)
 80006ae:	f001 fa06 	bl	8001abe <HAL_GPIO_TogglePin>


				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 80006b2:	2201      	movs	r2, #1
 80006b4:	2110      	movs	r1, #16
 80006b6:	4824      	ldr	r0, [pc, #144]	; (8000748 <LedDisplayMode+0x144>)
 80006b8:	f001 f9e9 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 80006bc:	2201      	movs	r2, #1
 80006be:	2180      	movs	r1, #128	; 0x80
 80006c0:	4821      	ldr	r0, [pc, #132]	; (8000748 <LedDisplayMode+0x144>)
 80006c2:	f001 f9e4 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2140      	movs	r1, #64	; 0x40
 80006ca:	481f      	ldr	r0, [pc, #124]	; (8000748 <LedDisplayMode+0x144>)
 80006cc:	f001 f9df 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 80006d0:	2201      	movs	r2, #1
 80006d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006d6:	481c      	ldr	r0, [pc, #112]	; (8000748 <LedDisplayMode+0x144>)
 80006d8:	f001 f9d9 	bl	8001a8e <HAL_GPIO_WritePin>
			}
			break;
 80006dc:	e02c      	b.n	8000738 <LedDisplayMode+0x134>
		case 4:
			if(get_timer0_flag())
 80006de:	f000 fe0d 	bl	80012fc <get_timer0_flag>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d029      	beq.n	800073c <LedDisplayMode+0x138>
			{
				setTimer0(50);
 80006e8:	2032      	movs	r0, #50	; 0x32
 80006ea:	f000 fd89 	bl	8001200 <setTimer0>
				HAL_GPIO_TogglePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin);
 80006ee:	2140      	movs	r1, #64	; 0x40
 80006f0:	4815      	ldr	r0, [pc, #84]	; (8000748 <LedDisplayMode+0x144>)
 80006f2:	f001 f9e4 	bl	8001abe <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin);
 80006f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006fa:	4813      	ldr	r0, [pc, #76]	; (8000748 <LedDisplayMode+0x144>)
 80006fc:	f001 f9df 	bl	8001abe <HAL_GPIO_TogglePin>


				HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 8000700:	2201      	movs	r2, #1
 8000702:	2110      	movs	r1, #16
 8000704:	4810      	ldr	r0, [pc, #64]	; (8000748 <LedDisplayMode+0x144>)
 8000706:	f001 f9c2 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin,1);
 800070a:	2201      	movs	r2, #1
 800070c:	2180      	movs	r1, #128	; 0x80
 800070e:	480e      	ldr	r0, [pc, #56]	; (8000748 <LedDisplayMode+0x144>)
 8000710:	f001 f9bd 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 8000714:	2201      	movs	r2, #1
 8000716:	2120      	movs	r1, #32
 8000718:	480b      	ldr	r0, [pc, #44]	; (8000748 <LedDisplayMode+0x144>)
 800071a:	f001 f9b8 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin, 1);
 800071e:	2201      	movs	r2, #1
 8000720:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000724:	4808      	ldr	r0, [pc, #32]	; (8000748 <LedDisplayMode+0x144>)
 8000726:	f001 f9b2 	bl	8001a8e <HAL_GPIO_WritePin>
			}
			break;
 800072a:	e007      	b.n	800073c <LedDisplayMode+0x138>
		default:
			break;
 800072c:	bf00      	nop
 800072e:	e006      	b.n	800073e <LedDisplayMode+0x13a>
			break;
 8000730:	bf00      	nop
 8000732:	e004      	b.n	800073e <LedDisplayMode+0x13a>
			break;
 8000734:	bf00      	nop
 8000736:	e002      	b.n	800073e <LedDisplayMode+0x13a>
			break;
 8000738:	bf00      	nop
 800073a:	e000      	b.n	800073e <LedDisplayMode+0x13a>
			break;
 800073c:	bf00      	nop
	}
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	2000000c 	.word	0x2000000c
 8000748:	40010800 	.word	0x40010800

0800074c <LedScanning>:

void LedScanning(){
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
	static int index = 0;
	if(mode == 1)
 8000750:	4bb4      	ldr	r3, [pc, #720]	; (8000a24 <LedScanning+0x2d8>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2b01      	cmp	r3, #1
 8000756:	f040 80bb 	bne.w	80008d0 <LedScanning+0x184>
	{
		switch (index) {
 800075a:	4bb3      	ldr	r3, [pc, #716]	; (8000a28 <LedScanning+0x2dc>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2b03      	cmp	r3, #3
 8000760:	f200 815b 	bhi.w	8000a1a <LedScanning+0x2ce>
 8000764:	a201      	add	r2, pc, #4	; (adr r2, 800076c <LedScanning+0x20>)
 8000766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800076a:	bf00      	nop
 800076c:	0800077d 	.word	0x0800077d
 8000770:	080007cd 	.word	0x080007cd
 8000774:	08000827 	.word	0x08000827
 8000778:	08000877 	.word	0x08000877
			case 0:
				// value
				HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800077c:	2201      	movs	r2, #1
 800077e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000782:	48aa      	ldr	r0, [pc, #680]	; (8000a2c <LedScanning+0x2e0>)
 8000784:	f001 f983 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000788:	2201      	movs	r2, #1
 800078a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800078e:	48a7      	ldr	r0, [pc, #668]	; (8000a2c <LedScanning+0x2e0>)
 8000790:	f001 f97d 	bl	8001a8e <HAL_GPIO_WritePin>

				//mode
				HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000794:	2201      	movs	r2, #1
 8000796:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800079a:	48a4      	ldr	r0, [pc, #656]	; (8000a2c <LedScanning+0x2e0>)
 800079c:	f001 f977 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007a6:	48a1      	ldr	r0, [pc, #644]	; (8000a2c <LedScanning+0x2e0>)
 80007a8:	f001 f971 	bl	8001a8e <HAL_GPIO_WritePin>

				display7SEG( get7SEGval_1()/10);
 80007ac:	f7ff fece 	bl	800054c <get7SEGval_1>
 80007b0:	4603      	mov	r3, r0
 80007b2:	4a9f      	ldr	r2, [pc, #636]	; (8000a30 <LedScanning+0x2e4>)
 80007b4:	fb82 1203 	smull	r1, r2, r2, r3
 80007b8:	1092      	asrs	r2, r2, #2
 80007ba:	17db      	asrs	r3, r3, #31
 80007bc:	1ad3      	subs	r3, r2, r3
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff fcc4 	bl	800014c <display7SEG>
				index = 1;
 80007c4:	4b98      	ldr	r3, [pc, #608]	; (8000a28 <LedScanning+0x2dc>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	601a      	str	r2, [r3, #0]
				break;
 80007ca:	e129      	b.n	8000a20 <LedScanning+0x2d4>
			case 1:
				HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d2:	4896      	ldr	r0, [pc, #600]	; (8000a2c <LedScanning+0x2e0>)
 80007d4:	f001 f95b 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80007d8:	2201      	movs	r2, #1
 80007da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007de:	4893      	ldr	r0, [pc, #588]	; (8000a2c <LedScanning+0x2e0>)
 80007e0:	f001 f955 	bl	8001a8e <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ea:	4890      	ldr	r0, [pc, #576]	; (8000a2c <LedScanning+0x2e0>)
 80007ec:	f001 f94f 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007f6:	488d      	ldr	r0, [pc, #564]	; (8000a2c <LedScanning+0x2e0>)
 80007f8:	f001 f949 	bl	8001a8e <HAL_GPIO_WritePin>
				display7SEG( get7SEGval_1()%10);
 80007fc:	f7ff fea6 	bl	800054c <get7SEGval_1>
 8000800:	4601      	mov	r1, r0
 8000802:	4b8b      	ldr	r3, [pc, #556]	; (8000a30 <LedScanning+0x2e4>)
 8000804:	fb83 2301 	smull	r2, r3, r3, r1
 8000808:	109a      	asrs	r2, r3, #2
 800080a:	17cb      	asrs	r3, r1, #31
 800080c:	1ad2      	subs	r2, r2, r3
 800080e:	4613      	mov	r3, r2
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	4413      	add	r3, r2
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	1aca      	subs	r2, r1, r3
 8000818:	4610      	mov	r0, r2
 800081a:	f7ff fc97 	bl	800014c <display7SEG>
				index = 2;
 800081e:	4b82      	ldr	r3, [pc, #520]	; (8000a28 <LedScanning+0x2dc>)
 8000820:	2202      	movs	r2, #2
 8000822:	601a      	str	r2, [r3, #0]
				break;
 8000824:	e0fc      	b.n	8000a20 <LedScanning+0x2d4>
			case 2:
				HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000826:	2201      	movs	r2, #1
 8000828:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800082c:	487f      	ldr	r0, [pc, #508]	; (8000a2c <LedScanning+0x2e0>)
 800082e:	f001 f92e 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000832:	2201      	movs	r2, #1
 8000834:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000838:	487c      	ldr	r0, [pc, #496]	; (8000a2c <LedScanning+0x2e0>)
 800083a:	f001 f928 	bl	8001a8e <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000844:	4879      	ldr	r0, [pc, #484]	; (8000a2c <LedScanning+0x2e0>)
 8000846:	f001 f922 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000850:	4876      	ldr	r0, [pc, #472]	; (8000a2c <LedScanning+0x2e0>)
 8000852:	f001 f91c 	bl	8001a8e <HAL_GPIO_WritePin>
				display7SEG(get7SEGval_2() / 10);
 8000856:	f7ff fea7 	bl	80005a8 <get7SEGval_2>
 800085a:	4603      	mov	r3, r0
 800085c:	4a74      	ldr	r2, [pc, #464]	; (8000a30 <LedScanning+0x2e4>)
 800085e:	fb82 1203 	smull	r1, r2, r2, r3
 8000862:	1092      	asrs	r2, r2, #2
 8000864:	17db      	asrs	r3, r3, #31
 8000866:	1ad3      	subs	r3, r2, r3
 8000868:	4618      	mov	r0, r3
 800086a:	f7ff fc6f 	bl	800014c <display7SEG>
				index = 3;
 800086e:	4b6e      	ldr	r3, [pc, #440]	; (8000a28 <LedScanning+0x2dc>)
 8000870:	2203      	movs	r2, #3
 8000872:	601a      	str	r2, [r3, #0]
				break;
 8000874:	e0d4      	b.n	8000a20 <LedScanning+0x2d4>
			case 3:
				HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000876:	2201      	movs	r2, #1
 8000878:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800087c:	486b      	ldr	r0, [pc, #428]	; (8000a2c <LedScanning+0x2e0>)
 800087e:	f001 f906 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000882:	2201      	movs	r2, #1
 8000884:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000888:	4868      	ldr	r0, [pc, #416]	; (8000a2c <LedScanning+0x2e0>)
 800088a:	f001 f900 	bl	8001a8e <HAL_GPIO_WritePin>

				HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 800088e:	2201      	movs	r2, #1
 8000890:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000894:	4865      	ldr	r0, [pc, #404]	; (8000a2c <LedScanning+0x2e0>)
 8000896:	f001 f8fa 	bl	8001a8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a0:	4862      	ldr	r0, [pc, #392]	; (8000a2c <LedScanning+0x2e0>)
 80008a2:	f001 f8f4 	bl	8001a8e <HAL_GPIO_WritePin>
				display7SEG(get7SEGval_2() % 10);
 80008a6:	f7ff fe7f 	bl	80005a8 <get7SEGval_2>
 80008aa:	4601      	mov	r1, r0
 80008ac:	4b60      	ldr	r3, [pc, #384]	; (8000a30 <LedScanning+0x2e4>)
 80008ae:	fb83 2301 	smull	r2, r3, r3, r1
 80008b2:	109a      	asrs	r2, r3, #2
 80008b4:	17cb      	asrs	r3, r1, #31
 80008b6:	1ad2      	subs	r2, r2, r3
 80008b8:	4613      	mov	r3, r2
 80008ba:	009b      	lsls	r3, r3, #2
 80008bc:	4413      	add	r3, r2
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	1aca      	subs	r2, r1, r3
 80008c2:	4610      	mov	r0, r2
 80008c4:	f7ff fc42 	bl	800014c <display7SEG>
				index = 0;
 80008c8:	4b57      	ldr	r3, [pc, #348]	; (8000a28 <LedScanning+0x2dc>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
				break;
 80008ce:	e0a7      	b.n	8000a20 <LedScanning+0x2d4>
			default:
				break;
		}
	}
	else{
		switch (index) {
 80008d0:	4b55      	ldr	r3, [pc, #340]	; (8000a28 <LedScanning+0x2dc>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b03      	cmp	r3, #3
 80008d6:	f200 80a2 	bhi.w	8000a1e <LedScanning+0x2d2>
 80008da:	a201      	add	r2, pc, #4	; (adr r2, 80008e0 <LedScanning+0x194>)
 80008dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008e0:	080008f1 	.word	0x080008f1
 80008e4:	0800092f 	.word	0x0800092f
 80008e8:	08000971 	.word	0x08000971
 80008ec:	080009c1 	.word	0x080009c1
					case 0:
						// value
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008f6:	484d      	ldr	r0, [pc, #308]	; (8000a2c <LedScanning+0x2e0>)
 80008f8:	f001 f8c9 	bl	8001a8e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80008fc:	2201      	movs	r2, #1
 80008fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000902:	484a      	ldr	r0, [pc, #296]	; (8000a2c <LedScanning+0x2e0>)
 8000904:	f001 f8c3 	bl	8001a8e <HAL_GPIO_WritePin>

						//mode
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000908:	2201      	movs	r2, #1
 800090a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800090e:	4847      	ldr	r0, [pc, #284]	; (8000a2c <LedScanning+0x2e0>)
 8000910:	f001 f8bd 	bl	8001a8e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000914:	2200      	movs	r2, #0
 8000916:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800091a:	4844      	ldr	r0, [pc, #272]	; (8000a2c <LedScanning+0x2e0>)
 800091c:	f001 f8b7 	bl	8001a8e <HAL_GPIO_WritePin>

						display7SEG(0);
 8000920:	2000      	movs	r0, #0
 8000922:	f7ff fc13 	bl	800014c <display7SEG>
						index = 1;
 8000926:	4b40      	ldr	r3, [pc, #256]	; (8000a28 <LedScanning+0x2dc>)
 8000928:	2201      	movs	r2, #1
 800092a:	601a      	str	r2, [r3, #0]
						break;
 800092c:	e078      	b.n	8000a20 <LedScanning+0x2d4>
					case 1:
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800092e:	2201      	movs	r2, #1
 8000930:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000934:	483d      	ldr	r0, [pc, #244]	; (8000a2c <LedScanning+0x2e0>)
 8000936:	f001 f8aa 	bl	8001a8e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800093a:	2201      	movs	r2, #1
 800093c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000940:	483a      	ldr	r0, [pc, #232]	; (8000a2c <LedScanning+0x2e0>)
 8000942:	f001 f8a4 	bl	8001a8e <HAL_GPIO_WritePin>

						HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000946:	2201      	movs	r2, #1
 8000948:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800094c:	4837      	ldr	r0, [pc, #220]	; (8000a2c <LedScanning+0x2e0>)
 800094e:	f001 f89e 	bl	8001a8e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000958:	4834      	ldr	r0, [pc, #208]	; (8000a2c <LedScanning+0x2e0>)
 800095a:	f001 f898 	bl	8001a8e <HAL_GPIO_WritePin>
						display7SEG( mode);
 800095e:	4b31      	ldr	r3, [pc, #196]	; (8000a24 <LedScanning+0x2d8>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff fbf2 	bl	800014c <display7SEG>
						index = 2;
 8000968:	4b2f      	ldr	r3, [pc, #188]	; (8000a28 <LedScanning+0x2dc>)
 800096a:	2202      	movs	r2, #2
 800096c:	601a      	str	r2, [r3, #0]
						break;
 800096e:	e057      	b.n	8000a20 <LedScanning+0x2d4>
					case 2:
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000970:	2201      	movs	r2, #1
 8000972:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000976:	482d      	ldr	r0, [pc, #180]	; (8000a2c <LedScanning+0x2e0>)
 8000978:	f001 f889 	bl	8001a8e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 800097c:	2201      	movs	r2, #1
 800097e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000982:	482a      	ldr	r0, [pc, #168]	; (8000a2c <LedScanning+0x2e0>)
 8000984:	f001 f883 	bl	8001a8e <HAL_GPIO_WritePin>

						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800098e:	4827      	ldr	r0, [pc, #156]	; (8000a2c <LedScanning+0x2e0>)
 8000990:	f001 f87d 	bl	8001a8e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800099a:	4824      	ldr	r0, [pc, #144]	; (8000a2c <LedScanning+0x2e0>)
 800099c:	f001 f877 	bl	8001a8e <HAL_GPIO_WritePin>
						display7SEG(get7SEGval_2() / 10);
 80009a0:	f7ff fe02 	bl	80005a8 <get7SEGval_2>
 80009a4:	4603      	mov	r3, r0
 80009a6:	4a22      	ldr	r2, [pc, #136]	; (8000a30 <LedScanning+0x2e4>)
 80009a8:	fb82 1203 	smull	r1, r2, r2, r3
 80009ac:	1092      	asrs	r2, r2, #2
 80009ae:	17db      	asrs	r3, r3, #31
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	4618      	mov	r0, r3
 80009b4:	f7ff fbca 	bl	800014c <display7SEG>
						index = 3;
 80009b8:	4b1b      	ldr	r3, [pc, #108]	; (8000a28 <LedScanning+0x2dc>)
 80009ba:	2203      	movs	r2, #3
 80009bc:	601a      	str	r2, [r3, #0]
						break;
 80009be:	e02f      	b.n	8000a20 <LedScanning+0x2d4>
					case 3:
						HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80009c0:	2201      	movs	r2, #1
 80009c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009c6:	4819      	ldr	r0, [pc, #100]	; (8000a2c <LedScanning+0x2e0>)
 80009c8:	f001 f861 	bl	8001a8e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009d2:	4816      	ldr	r0, [pc, #88]	; (8000a2c <LedScanning+0x2e0>)
 80009d4:	f001 f85b 	bl	8001a8e <HAL_GPIO_WritePin>

						HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80009d8:	2201      	movs	r2, #1
 80009da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009de:	4813      	ldr	r0, [pc, #76]	; (8000a2c <LedScanning+0x2e0>)
 80009e0:	f001 f855 	bl	8001a8e <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80009e4:	2200      	movs	r2, #0
 80009e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009ea:	4810      	ldr	r0, [pc, #64]	; (8000a2c <LedScanning+0x2e0>)
 80009ec:	f001 f84f 	bl	8001a8e <HAL_GPIO_WritePin>
						display7SEG(get7SEGval_2() % 10);
 80009f0:	f7ff fdda 	bl	80005a8 <get7SEGval_2>
 80009f4:	4601      	mov	r1, r0
 80009f6:	4b0e      	ldr	r3, [pc, #56]	; (8000a30 <LedScanning+0x2e4>)
 80009f8:	fb83 2301 	smull	r2, r3, r3, r1
 80009fc:	109a      	asrs	r2, r3, #2
 80009fe:	17cb      	asrs	r3, r1, #31
 8000a00:	1ad2      	subs	r2, r2, r3
 8000a02:	4613      	mov	r3, r2
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	4413      	add	r3, r2
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	1aca      	subs	r2, r1, r3
 8000a0c:	4610      	mov	r0, r2
 8000a0e:	f7ff fb9d 	bl	800014c <display7SEG>
						index = 0;
 8000a12:	4b05      	ldr	r3, [pc, #20]	; (8000a28 <LedScanning+0x2dc>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
						break;
 8000a18:	e002      	b.n	8000a20 <LedScanning+0x2d4>
				break;
 8000a1a:	bf00      	nop
 8000a1c:	e000      	b.n	8000a20 <LedScanning+0x2d4>
					default:
						break;
 8000a1e:	bf00      	nop
				}
	}
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	2000000c 	.word	0x2000000c
 8000a28:	20000050 	.word	0x20000050
 8000a2c:	40010800 	.word	0x40010800
 8000a30:	66666667 	.word	0x66666667

08000a34 <LedTimeDurationInit>:
int mode = 1;
int red_val, green_val, yellow_val;
int red_temp, green_temp, yellow_temp;


void LedTimeDurationInit() {
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
	red_val = RED_INIT;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <LedTimeDurationInit+0x38>)
 8000a3a:	2205      	movs	r2, #5
 8000a3c:	601a      	str	r2, [r3, #0]
	green_val = GREEN_INIT;
 8000a3e:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <LedTimeDurationInit+0x3c>)
 8000a40:	2203      	movs	r2, #3
 8000a42:	601a      	str	r2, [r3, #0]
	yellow_val = YELLOW_INIT;
 8000a44:	4b0b      	ldr	r3, [pc, #44]	; (8000a74 <LedTimeDurationInit+0x40>)
 8000a46:	2202      	movs	r2, #2
 8000a48:	601a      	str	r2, [r3, #0]

	red_temp = red_val;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	; (8000a6c <LedTimeDurationInit+0x38>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a0a      	ldr	r2, [pc, #40]	; (8000a78 <LedTimeDurationInit+0x44>)
 8000a50:	6013      	str	r3, [r2, #0]
	yellow_temp = green_val;
 8000a52:	4b07      	ldr	r3, [pc, #28]	; (8000a70 <LedTimeDurationInit+0x3c>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a09      	ldr	r2, [pc, #36]	; (8000a7c <LedTimeDurationInit+0x48>)
 8000a58:	6013      	str	r3, [r2, #0]
	green_temp = yellow_val;
 8000a5a:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <LedTimeDurationInit+0x40>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a08      	ldr	r2, [pc, #32]	; (8000a80 <LedTimeDurationInit+0x4c>)
 8000a60:	6013      	str	r3, [r2, #0]
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc80      	pop	{r7}
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	200000a0 	.word	0x200000a0
 8000a70:	200000a4 	.word	0x200000a4
 8000a74:	2000009c 	.word	0x2000009c
 8000a78:	200000a8 	.word	0x200000a8
 8000a7c:	200000ac 	.word	0x200000ac
 8000a80:	200000b0 	.word	0x200000b0

08000a84 <UpdateMode>:
#include "input_reading.h"
#include "main.h"
enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND} ;
enum ButtonState buttonState[3] = {BUTTON_RELEASED};

void UpdateMode(){
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
	switch (buttonState[0])
 8000a88:	4b28      	ldr	r3, [pc, #160]	; (8000b2c <UpdateMode+0xa8>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d002      	beq.n	8000a96 <UpdateMode+0x12>
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d03c      	beq.n	8000b0e <UpdateMode+0x8a>
			{
				buttonState[0] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 8000a94:	e048      	b.n	8000b28 <UpdateMode+0xa4>
			if(is_button_pressed(0))
 8000a96:	2000      	movs	r0, #0
 8000a98:	f000 fa40 	bl	8000f1c <is_button_pressed>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d03f      	beq.n	8000b22 <UpdateMode+0x9e>
				buttonState[0] = BUTTON_PRESSED;
 8000aa2:	4b22      	ldr	r3, [pc, #136]	; (8000b2c <UpdateMode+0xa8>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	701a      	strb	r2, [r3, #0]
				mode++;
 8000aa8:	4b21      	ldr	r3, [pc, #132]	; (8000b30 <UpdateMode+0xac>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	3301      	adds	r3, #1
 8000aae:	4a20      	ldr	r2, [pc, #128]	; (8000b30 <UpdateMode+0xac>)
 8000ab0:	6013      	str	r3, [r2, #0]
				if(mode == 2)
 8000ab2:	4b1f      	ldr	r3, [pc, #124]	; (8000b30 <UpdateMode+0xac>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	2b02      	cmp	r3, #2
 8000ab8:	d11f      	bne.n	8000afa <UpdateMode+0x76>
					HAL_GPIO_WritePin(YELLOW_LIGHT_1_GPIO_Port, YELLOW_LIGHT_1_Pin, 1);
 8000aba:	2201      	movs	r2, #1
 8000abc:	2120      	movs	r1, #32
 8000abe:	481d      	ldr	r0, [pc, #116]	; (8000b34 <UpdateMode+0xb0>)
 8000ac0:	f000 ffe5 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(YELLOW_LIGHT_2_GPIO_Port, YELLOW_LIGHT_2_Pin,1);
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aca:	481a      	ldr	r0, [pc, #104]	; (8000b34 <UpdateMode+0xb0>)
 8000acc:	f000 ffdf 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GREEN_LIGHT_1_GPIO_Port, GREEN_LIGHT_1_Pin, 1);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	2140      	movs	r1, #64	; 0x40
 8000ad4:	4817      	ldr	r0, [pc, #92]	; (8000b34 <UpdateMode+0xb0>)
 8000ad6:	f000 ffda 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GREEN_LIGHT_2_GPIO_Port, GREEN_LIGHT_2_Pin, 1);
 8000ada:	2201      	movs	r2, #1
 8000adc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ae0:	4814      	ldr	r0, [pc, #80]	; (8000b34 <UpdateMode+0xb0>)
 8000ae2:	f000 ffd4 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RED_LIGHT_1_GPIO_Port, RED_LIGHT_1_Pin, 1);
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	2110      	movs	r1, #16
 8000aea:	4812      	ldr	r0, [pc, #72]	; (8000b34 <UpdateMode+0xb0>)
 8000aec:	f000 ffcf 	bl	8001a8e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(RED_LIGHT_2_GPIO_Port, RED_LIGHT_2_Pin, 1);
 8000af0:	2201      	movs	r2, #1
 8000af2:	2180      	movs	r1, #128	; 0x80
 8000af4:	480f      	ldr	r0, [pc, #60]	; (8000b34 <UpdateMode+0xb0>)
 8000af6:	f000 ffca 	bl	8001a8e <HAL_GPIO_WritePin>
				if(mode >= 5)
 8000afa:	4b0d      	ldr	r3, [pc, #52]	; (8000b30 <UpdateMode+0xac>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	dd0f      	ble.n	8000b22 <UpdateMode+0x9e>
					mode = 1;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <UpdateMode+0xac>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	601a      	str	r2, [r3, #0]
					resetCountValue();
 8000b08:	f7ff fbae 	bl	8000268 <resetCountValue>
			break;
 8000b0c:	e009      	b.n	8000b22 <UpdateMode+0x9e>
			if(!is_button_pressed(0))
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f000 fa04 	bl	8000f1c <is_button_pressed>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d105      	bne.n	8000b26 <UpdateMode+0xa2>
				buttonState[0] = BUTTON_RELEASED;
 8000b1a:	4b04      	ldr	r3, [pc, #16]	; (8000b2c <UpdateMode+0xa8>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	701a      	strb	r2, [r3, #0]
			break;
 8000b20:	e001      	b.n	8000b26 <UpdateMode+0xa2>
			break;
 8000b22:	bf00      	nop
 8000b24:	e000      	b.n	8000b28 <UpdateMode+0xa4>
			break;
 8000b26:	bf00      	nop

	}
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000054 	.word	0x20000054
 8000b30:	2000000c 	.word	0x2000000c
 8000b34:	40010800 	.word	0x40010800

08000b38 <increaseTempValue>:


static void increaseTempValue(){
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
	switch(mode){
 8000b3c:	4b1b      	ldr	r3, [pc, #108]	; (8000bac <increaseTempValue+0x74>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2b04      	cmp	r3, #4
 8000b42:	d01f      	beq.n	8000b84 <increaseTempValue+0x4c>
 8000b44:	2b04      	cmp	r3, #4
 8000b46:	dc29      	bgt.n	8000b9c <increaseTempValue+0x64>
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d002      	beq.n	8000b52 <increaseTempValue+0x1a>
 8000b4c:	2b03      	cmp	r3, #3
 8000b4e:	d00d      	beq.n	8000b6c <increaseTempValue+0x34>
			if(yellow_temp >= 100) yellow_temp = 0;
		case 4:
			green_temp++;
			if(green_temp >= 100) green_temp = 0;
		default:
			break;
 8000b50:	e024      	b.n	8000b9c <increaseTempValue+0x64>
			red_temp++;
 8000b52:	4b17      	ldr	r3, [pc, #92]	; (8000bb0 <increaseTempValue+0x78>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	3301      	adds	r3, #1
 8000b58:	4a15      	ldr	r2, [pc, #84]	; (8000bb0 <increaseTempValue+0x78>)
 8000b5a:	6013      	str	r3, [r2, #0]
			if(red_temp >= 100) red_temp = 0;
 8000b5c:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <increaseTempValue+0x78>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b63      	cmp	r3, #99	; 0x63
 8000b62:	dd1d      	ble.n	8000ba0 <increaseTempValue+0x68>
 8000b64:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <increaseTempValue+0x78>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
			break;
 8000b6a:	e019      	b.n	8000ba0 <increaseTempValue+0x68>
			yellow_temp++;
 8000b6c:	4b11      	ldr	r3, [pc, #68]	; (8000bb4 <increaseTempValue+0x7c>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	3301      	adds	r3, #1
 8000b72:	4a10      	ldr	r2, [pc, #64]	; (8000bb4 <increaseTempValue+0x7c>)
 8000b74:	6013      	str	r3, [r2, #0]
			if(yellow_temp >= 100) yellow_temp = 0;
 8000b76:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <increaseTempValue+0x7c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2b63      	cmp	r3, #99	; 0x63
 8000b7c:	dd02      	ble.n	8000b84 <increaseTempValue+0x4c>
 8000b7e:	4b0d      	ldr	r3, [pc, #52]	; (8000bb4 <increaseTempValue+0x7c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
			green_temp++;
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <increaseTempValue+0x80>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	4a0b      	ldr	r2, [pc, #44]	; (8000bb8 <increaseTempValue+0x80>)
 8000b8c:	6013      	str	r3, [r2, #0]
			if(green_temp >= 100) green_temp = 0;
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <increaseTempValue+0x80>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	2b63      	cmp	r3, #99	; 0x63
 8000b94:	dd02      	ble.n	8000b9c <increaseTempValue+0x64>
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <increaseTempValue+0x80>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
			break;
 8000b9c:	bf00      	nop
 8000b9e:	e000      	b.n	8000ba2 <increaseTempValue+0x6a>
			break;
 8000ba0:	bf00      	nop
	}
}
 8000ba2:	bf00      	nop
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bc80      	pop	{r7}
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	2000000c 	.word	0x2000000c
 8000bb0:	200000a8 	.word	0x200000a8
 8000bb4:	200000ac 	.word	0x200000ac
 8000bb8:	200000b0 	.word	0x200000b0

08000bbc <setNewDurationValue>:


static void setNewDurationValue()
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
	int diff = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	607b      	str	r3, [r7, #4]
	switch(mode){
 8000bc6:	4b2b      	ldr	r3, [pc, #172]	; (8000c74 <setNewDurationValue+0xb8>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2b04      	cmp	r3, #4
 8000bcc:	d034      	beq.n	8000c38 <setNewDurationValue+0x7c>
 8000bce:	2b04      	cmp	r3, #4
 8000bd0:	dc49      	bgt.n	8000c66 <setNewDurationValue+0xaa>
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	d002      	beq.n	8000bdc <setNewDurationValue+0x20>
 8000bd6:	2b03      	cmp	r3, #3
 8000bd8:	d017      	beq.n	8000c0a <setNewDurationValue+0x4e>
			green_val = green_temp;
			red_val += diff;
			red_temp += diff;
			break;
		default:
			break;
 8000bda:	e044      	b.n	8000c66 <setNewDurationValue+0xaa>
			diff = red_temp  - red_val;
 8000bdc:	4b26      	ldr	r3, [pc, #152]	; (8000c78 <setNewDurationValue+0xbc>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b26      	ldr	r3, [pc, #152]	; (8000c7c <setNewDurationValue+0xc0>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	1ad3      	subs	r3, r2, r3
 8000be6:	607b      	str	r3, [r7, #4]
			red_val = red_temp;
 8000be8:	4b23      	ldr	r3, [pc, #140]	; (8000c78 <setNewDurationValue+0xbc>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a23      	ldr	r2, [pc, #140]	; (8000c7c <setNewDurationValue+0xc0>)
 8000bee:	6013      	str	r3, [r2, #0]
			green_val += diff;
 8000bf0:	4b23      	ldr	r3, [pc, #140]	; (8000c80 <setNewDurationValue+0xc4>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	4a21      	ldr	r2, [pc, #132]	; (8000c80 <setNewDurationValue+0xc4>)
 8000bfa:	6013      	str	r3, [r2, #0]
			green_temp += diff;
 8000bfc:	4b21      	ldr	r3, [pc, #132]	; (8000c84 <setNewDurationValue+0xc8>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4413      	add	r3, r2
 8000c04:	4a1f      	ldr	r2, [pc, #124]	; (8000c84 <setNewDurationValue+0xc8>)
 8000c06:	6013      	str	r3, [r2, #0]
			break;
 8000c08:	e02e      	b.n	8000c68 <setNewDurationValue+0xac>
			diff = yellow_temp  - yellow_val;
 8000c0a:	4b1f      	ldr	r3, [pc, #124]	; (8000c88 <setNewDurationValue+0xcc>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	4b1f      	ldr	r3, [pc, #124]	; (8000c8c <setNewDurationValue+0xd0>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	607b      	str	r3, [r7, #4]
			yellow_val = yellow_temp;
 8000c16:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <setNewDurationValue+0xcc>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a1c      	ldr	r2, [pc, #112]	; (8000c8c <setNewDurationValue+0xd0>)
 8000c1c:	6013      	str	r3, [r2, #0]
			red_val += diff;
 8000c1e:	4b17      	ldr	r3, [pc, #92]	; (8000c7c <setNewDurationValue+0xc0>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	4a15      	ldr	r2, [pc, #84]	; (8000c7c <setNewDurationValue+0xc0>)
 8000c28:	6013      	str	r3, [r2, #0]
			red_temp += diff;
 8000c2a:	4b13      	ldr	r3, [pc, #76]	; (8000c78 <setNewDurationValue+0xbc>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4413      	add	r3, r2
 8000c32:	4a11      	ldr	r2, [pc, #68]	; (8000c78 <setNewDurationValue+0xbc>)
 8000c34:	6013      	str	r3, [r2, #0]
			break;
 8000c36:	e017      	b.n	8000c68 <setNewDurationValue+0xac>
			diff = green_temp  - green_val;
 8000c38:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <setNewDurationValue+0xc8>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b10      	ldr	r3, [pc, #64]	; (8000c80 <setNewDurationValue+0xc4>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	607b      	str	r3, [r7, #4]
			green_val = green_temp;
 8000c44:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <setNewDurationValue+0xc8>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a0d      	ldr	r2, [pc, #52]	; (8000c80 <setNewDurationValue+0xc4>)
 8000c4a:	6013      	str	r3, [r2, #0]
			red_val += diff;
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <setNewDurationValue+0xc0>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4413      	add	r3, r2
 8000c54:	4a09      	ldr	r2, [pc, #36]	; (8000c7c <setNewDurationValue+0xc0>)
 8000c56:	6013      	str	r3, [r2, #0]
			red_temp += diff;
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <setNewDurationValue+0xbc>)
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4413      	add	r3, r2
 8000c60:	4a05      	ldr	r2, [pc, #20]	; (8000c78 <setNewDurationValue+0xbc>)
 8000c62:	6013      	str	r3, [r2, #0]
			break;
 8000c64:	e000      	b.n	8000c68 <setNewDurationValue+0xac>
			break;
 8000c66:	bf00      	nop
	}

}
 8000c68:	bf00      	nop
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bc80      	pop	{r7}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	2000000c 	.word	0x2000000c
 8000c78:	200000a8 	.word	0x200000a8
 8000c7c:	200000a0 	.word	0x200000a0
 8000c80:	200000a4 	.word	0x200000a4
 8000c84:	200000b0 	.word	0x200000b0
 8000c88:	200000ac 	.word	0x200000ac
 8000c8c:	2000009c 	.word	0x2000009c

08000c90 <fsm_for_input_processing>:


void fsm_for_input_processing(void){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	switch(buttonState[1]){
 8000c94:	4b35      	ldr	r3, [pc, #212]	; (8000d6c <fsm_for_input_processing+0xdc>)
 8000c96:	785b      	ldrb	r3, [r3, #1]
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d028      	beq.n	8000cee <fsm_for_input_processing+0x5e>
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	dc3b      	bgt.n	8000d18 <fsm_for_input_processing+0x88>
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d002      	beq.n	8000caa <fsm_for_input_processing+0x1a>
 8000ca4:	2b01      	cmp	r3, #1
 8000ca6:	d00c      	beq.n	8000cc2 <fsm_for_input_processing+0x32>
				}
			}
			//todo
			break;
		default:
			break;
 8000ca8:	e036      	b.n	8000d18 <fsm_for_input_processing+0x88>
			if(is_button_pressed(1)){
 8000caa:	2001      	movs	r0, #1
 8000cac:	f000 f936 	bl	8000f1c <is_button_pressed>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d032      	beq.n	8000d1c <fsm_for_input_processing+0x8c>
				buttonState[1] = BUTTON_PRESSED;
 8000cb6:	4b2d      	ldr	r3, [pc, #180]	; (8000d6c <fsm_for_input_processing+0xdc>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	705a      	strb	r2, [r3, #1]
				increaseTempValue();
 8000cbc:	f7ff ff3c 	bl	8000b38 <increaseTempValue>
			break;
 8000cc0:	e02c      	b.n	8000d1c <fsm_for_input_processing+0x8c>
			if(!is_button_pressed(1)){
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	f000 f92a 	bl	8000f1c <is_button_pressed>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d103      	bne.n	8000cd6 <fsm_for_input_processing+0x46>
				buttonState[1] = BUTTON_RELEASED;
 8000cce:	4b27      	ldr	r3, [pc, #156]	; (8000d6c <fsm_for_input_processing+0xdc>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	705a      	strb	r2, [r3, #1]
			break;
 8000cd4:	e024      	b.n	8000d20 <fsm_for_input_processing+0x90>
				if(is_button_pressed_1s(1)){
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	f000 f93a 	bl	8000f50 <is_button_pressed_1s>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d01e      	beq.n	8000d20 <fsm_for_input_processing+0x90>
					buttonState[1] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000ce2:	4b22      	ldr	r3, [pc, #136]	; (8000d6c <fsm_for_input_processing+0xdc>)
 8000ce4:	2202      	movs	r2, #2
 8000ce6:	705a      	strb	r2, [r3, #1]
					increaseTempValue();
 8000ce8:	f7ff ff26 	bl	8000b38 <increaseTempValue>
			break;
 8000cec:	e018      	b.n	8000d20 <fsm_for_input_processing+0x90>
			if(!is_button_pressed(1)){
 8000cee:	2001      	movs	r0, #1
 8000cf0:	f000 f914 	bl	8000f1c <is_button_pressed>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d103      	bne.n	8000d02 <fsm_for_input_processing+0x72>
				buttonState[1] = BUTTON_RELEASED;
 8000cfa:	4b1c      	ldr	r3, [pc, #112]	; (8000d6c <fsm_for_input_processing+0xdc>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	705a      	strb	r2, [r3, #1]
			break;
 8000d00:	e010      	b.n	8000d24 <fsm_for_input_processing+0x94>
				if(is_button_held(1)){
 8000d02:	2001      	movs	r0, #1
 8000d04:	f000 f93e 	bl	8000f84 <is_button_held>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d00a      	beq.n	8000d24 <fsm_for_input_processing+0x94>
					resetCountValue();
 8000d0e:	f7ff faab 	bl	8000268 <resetCountValue>
					increaseTempValue();
 8000d12:	f7ff ff11 	bl	8000b38 <increaseTempValue>
			break;
 8000d16:	e005      	b.n	8000d24 <fsm_for_input_processing+0x94>
			break;
 8000d18:	bf00      	nop
 8000d1a:	e004      	b.n	8000d26 <fsm_for_input_processing+0x96>
			break;
 8000d1c:	bf00      	nop
 8000d1e:	e002      	b.n	8000d26 <fsm_for_input_processing+0x96>
			break;
 8000d20:	bf00      	nop
 8000d22:	e000      	b.n	8000d26 <fsm_for_input_processing+0x96>
			break;
 8000d24:	bf00      	nop
	}


	switch (buttonState[2]) {
 8000d26:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <fsm_for_input_processing+0xdc>)
 8000d28:	789b      	ldrb	r3, [r3, #2]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d002      	beq.n	8000d34 <fsm_for_input_processing+0xa4>
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d00c      	beq.n	8000d4c <fsm_for_input_processing+0xbc>
			if (!is_button_pressed(2)) {
				buttonState[2] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 8000d32:	e018      	b.n	8000d66 <fsm_for_input_processing+0xd6>
			if (is_button_pressed(2)) {
 8000d34:	2002      	movs	r0, #2
 8000d36:	f000 f8f1 	bl	8000f1c <is_button_pressed>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d00f      	beq.n	8000d60 <fsm_for_input_processing+0xd0>
				buttonState[2] = BUTTON_PRESSED;
 8000d40:	4b0a      	ldr	r3, [pc, #40]	; (8000d6c <fsm_for_input_processing+0xdc>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	709a      	strb	r2, [r3, #2]
				setNewDurationValue();
 8000d46:	f7ff ff39 	bl	8000bbc <setNewDurationValue>
			break;
 8000d4a:	e009      	b.n	8000d60 <fsm_for_input_processing+0xd0>
			if (!is_button_pressed(2)) {
 8000d4c:	2002      	movs	r0, #2
 8000d4e:	f000 f8e5 	bl	8000f1c <is_button_pressed>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d105      	bne.n	8000d64 <fsm_for_input_processing+0xd4>
				buttonState[2] = BUTTON_RELEASED;
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <fsm_for_input_processing+0xdc>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	709a      	strb	r2, [r3, #2]
			break;
 8000d5e:	e001      	b.n	8000d64 <fsm_for_input_processing+0xd4>
			break;
 8000d60:	bf00      	nop
 8000d62:	e000      	b.n	8000d66 <fsm_for_input_processing+0xd6>
			break;
 8000d64:	bf00      	nop
	}

}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000054 	.word	0x20000054

08000d70 <init_buffer>:

GPIO_TypeDef *buttonGPIOPorts[N0_OF_BUTTONS] = {BUTTON_1_GPIO_Port, BUTTON_2_GPIO_Port, BUTTON_3_GPIO_Port};
uint16_t buttonPins[N0_OF_BUTTONS] = {BUTTON_1_Pin, BUTTON_2_Pin, BUTTON_3_Pin};


void init_buffer(){
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
	for(int i = 0; i < N0_OF_BUTTONS;i++)
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	e025      	b.n	8000dc8 <init_buffer+0x58>
	{
		buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000d7c:	4a17      	ldr	r2, [pc, #92]	; (8000ddc <init_buffer+0x6c>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4413      	add	r3, r2
 8000d82:	2201      	movs	r2, #1
 8000d84:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = BUTTON_IS_RELEASED;
 8000d86:	4a16      	ldr	r2, [pc, #88]	; (8000de0 <init_buffer+0x70>)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4413      	add	r3, r2
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000d90:	4a14      	ldr	r2, [pc, #80]	; (8000de4 <init_buffer+0x74>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	2201      	movs	r2, #1
 8000d98:	701a      	strb	r2, [r3, #0]
		flagForButtonPress1s[i] = 0;
 8000d9a:	4a13      	ldr	r2, [pc, #76]	; (8000de8 <init_buffer+0x78>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4413      	add	r3, r2
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]
		counterForButtonPress1s[i] = 0;
 8000da4:	4a11      	ldr	r2, [pc, #68]	; (8000dec <init_buffer+0x7c>)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2100      	movs	r1, #0
 8000daa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		counterForButtonHold[i] = 0;
 8000dae:	4a10      	ldr	r2, [pc, #64]	; (8000df0 <init_buffer+0x80>)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2100      	movs	r1, #0
 8000db4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		flagForButtonHold[i] = 0;
 8000db8:	4a0e      	ldr	r2, [pc, #56]	; (8000df4 <init_buffer+0x84>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < N0_OF_BUTTONS;i++)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	ddd6      	ble.n	8000d7c <init_buffer+0xc>
	}
}
 8000dce:	bf00      	nop
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	20000058 	.word	0x20000058
 8000de0:	2000005c 	.word	0x2000005c
 8000de4:	20000060 	.word	0x20000060
 8000de8:	20000064 	.word	0x20000064
 8000dec:	2000006c 	.word	0x2000006c
 8000df0:	20000074 	.word	0x20000074
 8000df4:	20000068 	.word	0x20000068

08000df8 <button_reading>:

void button_reading(void){
 8000df8:	b590      	push	{r4, r7, lr}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
	for(unsigned char i = 0; i < N0_OF_BUTTONS; i ++){
 8000dfe:	2300      	movs	r3, #0
 8000e00:	71fb      	strb	r3, [r7, #7]
 8000e02:	e071      	b.n	8000ee8 <button_reading+0xf0>
		debounceButtonBuffer2[i] =debounceButtonBuffer1[i];
 8000e04:	79fa      	ldrb	r2, [r7, #7]
 8000e06:	79fb      	ldrb	r3, [r7, #7]
 8000e08:	493b      	ldr	r1, [pc, #236]	; (8000ef8 <button_reading+0x100>)
 8000e0a:	5c89      	ldrb	r1, [r1, r2]
 8000e0c:	4a3b      	ldr	r2, [pc, #236]	; (8000efc <button_reading+0x104>)
 8000e0e:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonGPIOPorts[i], buttonPins[i]);
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	4a3b      	ldr	r2, [pc, #236]	; (8000f00 <button_reading+0x108>)
 8000e14:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	493a      	ldr	r1, [pc, #232]	; (8000f04 <button_reading+0x10c>)
 8000e1c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000e20:	79fc      	ldrb	r4, [r7, #7]
 8000e22:	4619      	mov	r1, r3
 8000e24:	4610      	mov	r0, r2
 8000e26:	f000 fe1b 	bl	8001a60 <HAL_GPIO_ReadPin>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	4b32      	ldr	r3, [pc, #200]	; (8000ef8 <button_reading+0x100>)
 8000e30:	551a      	strb	r2, [r3, r4]
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i]){
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	4a30      	ldr	r2, [pc, #192]	; (8000ef8 <button_reading+0x100>)
 8000e36:	5cd2      	ldrb	r2, [r2, r3]
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	4930      	ldr	r1, [pc, #192]	; (8000efc <button_reading+0x104>)
 8000e3c:	5ccb      	ldrb	r3, [r1, r3]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d14f      	bne.n	8000ee2 <button_reading+0xea>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000e42:	79fa      	ldrb	r2, [r7, #7]
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	492c      	ldr	r1, [pc, #176]	; (8000ef8 <button_reading+0x100>)
 8000e48:	5c89      	ldrb	r1, [r1, r2]
 8000e4a:	4a2f      	ldr	r2, [pc, #188]	; (8000f08 <button_reading+0x110>)
 8000e4c:	54d1      	strb	r1, [r2, r3]
			if(buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	4a2d      	ldr	r2, [pc, #180]	; (8000f08 <button_reading+0x110>)
 8000e52:	5cd3      	ldrb	r3, [r2, r3]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d132      	bne.n	8000ebe <button_reading+0xc6>
			//if a button is pressed, we start counting
				if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 8000e58:	79fb      	ldrb	r3, [r7, #7]
 8000e5a:	4a2c      	ldr	r2, [pc, #176]	; (8000f0c <button_reading+0x114>)
 8000e5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e60:	2b63      	cmp	r3, #99	; 0x63
 8000e62:	d809      	bhi.n	8000e78 <button_reading+0x80>
					counterForButtonPress1s[i]++;
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	4a29      	ldr	r2, [pc, #164]	; (8000f0c <button_reading+0x114>)
 8000e68:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e6c:	3201      	adds	r2, #1
 8000e6e:	b291      	uxth	r1, r2
 8000e70:	4a26      	ldr	r2, [pc, #152]	; (8000f0c <button_reading+0x114>)
 8000e72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e76:	e034      	b.n	8000ee2 <button_reading+0xea>
				} else {
				//the flag is turned on when 1 second has passed
				//since the button is pressed.
					flagForButtonPress1s[i] = 1;
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	4a25      	ldr	r2, [pc, #148]	; (8000f10 <button_reading+0x118>)
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	54d1      	strb	r1, [r2, r3]

					//todo
					if (counterForButtonHold[i] < DURATION_FOR_AUTO_INCREASING) {
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	4a24      	ldr	r2, [pc, #144]	; (8000f14 <button_reading+0x11c>)
 8000e84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e88:	2b63      	cmp	r3, #99	; 0x63
 8000e8a:	d82a      	bhi.n	8000ee2 <button_reading+0xea>
						counterForButtonHold[i]++;
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	4a21      	ldr	r2, [pc, #132]	; (8000f14 <button_reading+0x11c>)
 8000e90:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e94:	3201      	adds	r2, #1
 8000e96:	b291      	uxth	r1, r2
 8000e98:	4a1e      	ldr	r2, [pc, #120]	; (8000f14 <button_reading+0x11c>)
 8000e9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						if (counterForButtonHold[i] >= DURATION_FOR_AUTO_INCREASING) {
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	4a1c      	ldr	r2, [pc, #112]	; (8000f14 <button_reading+0x11c>)
 8000ea2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ea6:	2b63      	cmp	r3, #99	; 0x63
 8000ea8:	d91b      	bls.n	8000ee2 <button_reading+0xea>
							counterForButtonHold[i] = 0;
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	4a19      	ldr	r2, [pc, #100]	; (8000f14 <button_reading+0x11c>)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
							flagForButtonHold[i] = 1;
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	4a18      	ldr	r2, [pc, #96]	; (8000f18 <button_reading+0x120>)
 8000eb8:	2101      	movs	r1, #1
 8000eba:	54d1      	strb	r1, [r2, r3]
 8000ebc:	e011      	b.n	8000ee2 <button_reading+0xea>
						}
					}

				}
			} else {
				counterForButtonPress1s[i] = 0;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	4a12      	ldr	r2, [pc, #72]	; (8000f0c <button_reading+0x114>)
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[i] = 0;
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	4a11      	ldr	r2, [pc, #68]	; (8000f10 <button_reading+0x118>)
 8000ecc:	2100      	movs	r1, #0
 8000ece:	54d1      	strb	r1, [r2, r3]
				counterForButtonHold[i] = 0;
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	4a10      	ldr	r2, [pc, #64]	; (8000f14 <button_reading+0x11c>)
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonHold[i] = 0;
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	4a0e      	ldr	r2, [pc, #56]	; (8000f18 <button_reading+0x120>)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	54d1      	strb	r1, [r2, r3]
	for(unsigned char i = 0; i < N0_OF_BUTTONS; i ++){
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	71fb      	strb	r3, [r7, #7]
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d98a      	bls.n	8000e04 <button_reading+0xc>
			}
		}

	}
}
 8000eee:	bf00      	nop
 8000ef0:	bf00      	nop
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd90      	pop	{r4, r7, pc}
 8000ef8:	2000005c 	.word	0x2000005c
 8000efc:	20000060 	.word	0x20000060
 8000f00:	20000010 	.word	0x20000010
 8000f04:	2000001c 	.word	0x2000001c
 8000f08:	20000058 	.word	0x20000058
 8000f0c:	2000006c 	.word	0x2000006c
 8000f10:	20000064 	.word	0x20000064
 8000f14:	20000074 	.word	0x20000074
 8000f18:	20000068 	.word	0x20000068

08000f1c <is_button_pressed>:
unsigned char is_button_pressed(uint8_t index){
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d901      	bls.n	8000f30 <is_button_pressed+0x14>
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	e007      	b.n	8000f40 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	4a06      	ldr	r2, [pc, #24]	; (8000f4c <is_button_pressed+0x30>)
 8000f34:	5cd3      	ldrb	r3, [r2, r3]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	bf0c      	ite	eq
 8000f3a:	2301      	moveq	r3, #1
 8000f3c:	2300      	movne	r3, #0
 8000f3e:	b2db      	uxtb	r3, r3
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	20000058 	.word	0x20000058

08000f50 <is_button_pressed_1s>:
unsigned char is_button_pressed_1s(unsigned char index){
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0xff;
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d901      	bls.n	8000f64 <is_button_pressed_1s+0x14>
 8000f60:	23ff      	movs	r3, #255	; 0xff
 8000f62:	e007      	b.n	8000f74 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	4a06      	ldr	r2, [pc, #24]	; (8000f80 <is_button_pressed_1s+0x30>)
 8000f68:	5cd3      	ldrb	r3, [r2, r3]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	bf0c      	ite	eq
 8000f6e:	2301      	moveq	r3, #1
 8000f70:	2300      	movne	r3, #0
 8000f72:	b2db      	uxtb	r3, r3
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bc80      	pop	{r7}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	20000064 	.word	0x20000064

08000f84 <is_button_held>:

unsigned char is_button_held(unsigned char index) {
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d901      	bls.n	8000f98 <is_button_held+0x14>
 8000f94:	2300      	movs	r3, #0
 8000f96:	e007      	b.n	8000fa8 <is_button_held+0x24>
	return (flagForButtonHold[index] == 1);
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	4a06      	ldr	r2, [pc, #24]	; (8000fb4 <is_button_held+0x30>)
 8000f9c:	5cd3      	ldrb	r3, [r2, r3]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	bf0c      	ite	eq
 8000fa2:	2301      	moveq	r3, #1
 8000fa4:	2300      	movne	r3, #0
 8000fa6:	b2db      	uxtb	r3, r3
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	20000068 	.word	0x20000068

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbc:	f000 fa66 	bl	800148c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc0:	f000 f824 	bl	800100c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc4:	f000 f8aa 	bl	800111c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fc8:	f000 f85c 	bl	8001084 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000fcc:	480e      	ldr	r0, [pc, #56]	; (8001008 <main+0x50>)
 8000fce:	f001 f9bb 	bl	8002348 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init_buffer();
 8000fd2:	f7ff fecd 	bl	8000d70 <init_buffer>
  LedTimeDurationInit();
 8000fd6:	f7ff fd2d 	bl	8000a34 <LedTimeDurationInit>
  setTimer0(1);
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f000 f910 	bl	8001200 <setTimer0>
  setTimer1(10);
 8000fe0:	200a      	movs	r0, #10
 8000fe2:	f000 f921 	bl	8001228 <setTimer1>
  while (1)
  {
	  UpdateMode();
 8000fe6:	f7ff fd4d 	bl	8000a84 <UpdateMode>
	  LedDisplayMode();
 8000fea:	f7ff fb0b 	bl	8000604 <LedDisplayMode>
	  fsm_for_input_processing();
 8000fee:	f7ff fe4f 	bl	8000c90 <fsm_for_input_processing>
	  if(get_timer1_flag())
 8000ff2:	f000 f98d 	bl	8001310 <get_timer1_flag>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0f4      	beq.n	8000fe6 <main+0x2e>
	  {
		  LedScanning();
 8000ffc:	f7ff fba6 	bl	800074c <LedScanning>
		  setTimer1(10);
 8001000:	200a      	movs	r0, #10
 8001002:	f000 f911 	bl	8001228 <setTimer1>
	  UpdateMode();
 8001006:	e7ee      	b.n	8000fe6 <main+0x2e>
 8001008:	200000b4 	.word	0x200000b4

0800100c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b090      	sub	sp, #64	; 0x40
 8001010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001012:	f107 0318 	add.w	r3, r7, #24
 8001016:	2228      	movs	r2, #40	; 0x28
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f001 fd50 	bl	8002ac0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
 800102c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800102e:	2302      	movs	r3, #2
 8001030:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001032:	2301      	movs	r3, #1
 8001034:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001036:	2310      	movs	r3, #16
 8001038:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800103a:	2300      	movs	r3, #0
 800103c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103e:	f107 0318 	add.w	r3, r7, #24
 8001042:	4618      	mov	r0, r3
 8001044:	f000 fd54 	bl	8001af0 <HAL_RCC_OscConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800104e:	f000 f8d1 	bl	80011f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001052:	230f      	movs	r3, #15
 8001054:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001056:	2300      	movs	r3, #0
 8001058:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f000 ffc0 	bl	8001ff0 <HAL_RCC_ClockConfig>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001076:	f000 f8bd 	bl	80011f4 <Error_Handler>
  }
}
 800107a:	bf00      	nop
 800107c:	3740      	adds	r7, #64	; 0x40
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
	...

08001084 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001098:	463b      	mov	r3, r7
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010a0:	4b1d      	ldr	r3, [pc, #116]	; (8001118 <MX_TIM2_Init+0x94>)
 80010a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010a8:	4b1b      	ldr	r3, [pc, #108]	; (8001118 <MX_TIM2_Init+0x94>)
 80010aa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b0:	4b19      	ldr	r3, [pc, #100]	; (8001118 <MX_TIM2_Init+0x94>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010b6:	4b18      	ldr	r3, [pc, #96]	; (8001118 <MX_TIM2_Init+0x94>)
 80010b8:	2209      	movs	r2, #9
 80010ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010bc:	4b16      	ldr	r3, [pc, #88]	; (8001118 <MX_TIM2_Init+0x94>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c2:	4b15      	ldr	r3, [pc, #84]	; (8001118 <MX_TIM2_Init+0x94>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010c8:	4813      	ldr	r0, [pc, #76]	; (8001118 <MX_TIM2_Init+0x94>)
 80010ca:	f001 f8ed 	bl	80022a8 <HAL_TIM_Base_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010d4:	f000 f88e 	bl	80011f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010de:	f107 0308 	add.w	r3, r7, #8
 80010e2:	4619      	mov	r1, r3
 80010e4:	480c      	ldr	r0, [pc, #48]	; (8001118 <MX_TIM2_Init+0x94>)
 80010e6:	f001 fa83 	bl	80025f0 <HAL_TIM_ConfigClockSource>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010f0:	f000 f880 	bl	80011f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f4:	2300      	movs	r3, #0
 80010f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010fc:	463b      	mov	r3, r7
 80010fe:	4619      	mov	r1, r3
 8001100:	4805      	ldr	r0, [pc, #20]	; (8001118 <MX_TIM2_Init+0x94>)
 8001102:	f001 fc4f 	bl	80029a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800110c:	f000 f872 	bl	80011f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001110:	bf00      	nop
 8001112:	3718      	adds	r7, #24
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	200000b4 	.word	0x200000b4

0800111c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001130:	4b27      	ldr	r3, [pc, #156]	; (80011d0 <MX_GPIO_Init+0xb4>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	4a26      	ldr	r2, [pc, #152]	; (80011d0 <MX_GPIO_Init+0xb4>)
 8001136:	f043 0304 	orr.w	r3, r3, #4
 800113a:	6193      	str	r3, [r2, #24]
 800113c:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <MX_GPIO_Init+0xb4>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	607b      	str	r3, [r7, #4]
 8001146:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001148:	4b21      	ldr	r3, [pc, #132]	; (80011d0 <MX_GPIO_Init+0xb4>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	4a20      	ldr	r2, [pc, #128]	; (80011d0 <MX_GPIO_Init+0xb4>)
 800114e:	f043 0308 	orr.w	r3, r3, #8
 8001152:	6193      	str	r3, [r2, #24]
 8001154:	4b1e      	ldr	r3, [pc, #120]	; (80011d0 <MX_GPIO_Init+0xb4>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	f003 0308 	and.w	r3, r3, #8
 800115c:	603b      	str	r3, [r7, #0]
 800115e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LIGHT_1_Pin|YELLOW_LIGHT_1_Pin|GREEN_LIGHT_1_Pin|RED_LIGHT_2_Pin
 8001160:	2200      	movs	r2, #0
 8001162:	f643 71f0 	movw	r1, #16368	; 0x3ff0
 8001166:	481b      	ldr	r0, [pc, #108]	; (80011d4 <MX_GPIO_Init+0xb8>)
 8001168:	f000 fc91 	bl	8001a8e <HAL_GPIO_WritePin>
                          |YELLOW_LIGHT_2_Pin|GREEN_LIGHT_2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 800116c:	2200      	movs	r2, #0
 800116e:	217f      	movs	r1, #127	; 0x7f
 8001170:	4819      	ldr	r0, [pc, #100]	; (80011d8 <MX_GPIO_Init+0xbc>)
 8001172:	f000 fc8c 	bl	8001a8e <HAL_GPIO_WritePin>
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_2_Pin BUTTON_3_Pin BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin|BUTTON_3_Pin|BUTTON_1_Pin;
 8001176:	230e      	movs	r3, #14
 8001178:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	f107 0308 	add.w	r3, r7, #8
 8001186:	4619      	mov	r1, r3
 8001188:	4812      	ldr	r0, [pc, #72]	; (80011d4 <MX_GPIO_Init+0xb8>)
 800118a:	f000 faef 	bl	800176c <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LIGHT_1_Pin YELLOW_LIGHT_1_Pin GREEN_LIGHT_1_Pin RED_LIGHT_2_Pin
                           YELLOW_LIGHT_2_Pin GREEN_LIGHT_2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED_LIGHT_1_Pin|YELLOW_LIGHT_1_Pin|GREEN_LIGHT_1_Pin|RED_LIGHT_2_Pin
 800118e:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 8001192:	60bb      	str	r3, [r7, #8]
                          |YELLOW_LIGHT_2_Pin|GREEN_LIGHT_2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001194:	2301      	movs	r3, #1
 8001196:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119c:	2302      	movs	r3, #2
 800119e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	4619      	mov	r1, r3
 80011a6:	480b      	ldr	r0, [pc, #44]	; (80011d4 <MX_GPIO_Init+0xb8>)
 80011a8:	f000 fae0 	bl	800176c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_0_Pin SEG_1_Pin SEG_2_Pin SEG_3_Pin
                           SEG_4_Pin SEG_5_Pin SEG_6_Pin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 80011ac:	237f      	movs	r3, #127	; 0x7f
 80011ae:	60bb      	str	r3, [r7, #8]
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b0:	2301      	movs	r3, #1
 80011b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b8:	2302      	movs	r3, #2
 80011ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011bc:	f107 0308 	add.w	r3, r7, #8
 80011c0:	4619      	mov	r1, r3
 80011c2:	4805      	ldr	r0, [pc, #20]	; (80011d8 <MX_GPIO_Init+0xbc>)
 80011c4:	f000 fad2 	bl	800176c <HAL_GPIO_Init>

}
 80011c8:	bf00      	nop
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40010800 	.word	0x40010800
 80011d8:	40010c00 	.word	0x40010c00

080011dc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
		timer_run();
 80011e4:	f000 f834 	bl	8001250 <timer_run>
		button_reading();
 80011e8:	f7ff fe06 	bl	8000df8 <button_reading>
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f8:	b672      	cpsid	i
}
 80011fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011fc:	e7fe      	b.n	80011fc <Error_Handler+0x8>
	...

08001200 <setTimer0>:
int timer2_counter = 0;
int timer2_flag = 0;
int timer3_counter = 0;
int timer3_flag = 0;

void setTimer0(int duration) {
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 8001208:	4a05      	ldr	r2, [pc, #20]	; (8001220 <setTimer0+0x20>)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 800120e:	4b05      	ldr	r3, [pc, #20]	; (8001224 <setTimer0+0x24>)
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	2000007c 	.word	0x2000007c
 8001224:	20000080 	.word	0x20000080

08001228 <setTimer1>:
void setTimer1(int duration) {
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8001230:	4a05      	ldr	r2, [pc, #20]	; (8001248 <setTimer1+0x20>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001236:	4b05      	ldr	r3, [pc, #20]	; (800124c <setTimer1+0x24>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	20000084 	.word	0x20000084
 800124c:	20000088 	.word	0x20000088

08001250 <timer_run>:
}
void setTimer3(int duration) {
	timer3_counter = duration;
	timer3_flag = 0;
}
void timer_run() {
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <timer_run+0x8c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	dd0b      	ble.n	8001274 <timer_run+0x24>
		timer0_counter--;
 800125c:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <timer_run+0x8c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	3b01      	subs	r3, #1
 8001262:	4a1e      	ldr	r2, [pc, #120]	; (80012dc <timer_run+0x8c>)
 8001264:	6013      	str	r3, [r2, #0]
		if (timer0_counter == 0) timer0_flag = 1;
 8001266:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <timer_run+0x8c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d102      	bne.n	8001274 <timer_run+0x24>
 800126e:	4b1c      	ldr	r3, [pc, #112]	; (80012e0 <timer_run+0x90>)
 8001270:	2201      	movs	r2, #1
 8001272:	601a      	str	r2, [r3, #0]
	}

	if (timer1_counter > 0) {
 8001274:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <timer_run+0x94>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	dd0b      	ble.n	8001294 <timer_run+0x44>
		timer1_counter--;
 800127c:	4b19      	ldr	r3, [pc, #100]	; (80012e4 <timer_run+0x94>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	3b01      	subs	r3, #1
 8001282:	4a18      	ldr	r2, [pc, #96]	; (80012e4 <timer_run+0x94>)
 8001284:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0) timer1_flag = 1;
 8001286:	4b17      	ldr	r3, [pc, #92]	; (80012e4 <timer_run+0x94>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d102      	bne.n	8001294 <timer_run+0x44>
 800128e:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <timer_run+0x98>)
 8001290:	2201      	movs	r2, #1
 8001292:	601a      	str	r2, [r3, #0]
	}
	if (timer2_counter > 0) {
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <timer_run+0x9c>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	dd0b      	ble.n	80012b4 <timer_run+0x64>
		timer2_counter--;
 800129c:	4b13      	ldr	r3, [pc, #76]	; (80012ec <timer_run+0x9c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3b01      	subs	r3, #1
 80012a2:	4a12      	ldr	r2, [pc, #72]	; (80012ec <timer_run+0x9c>)
 80012a4:	6013      	str	r3, [r2, #0]
		if (timer2_counter == 0) timer2_flag = 1;
 80012a6:	4b11      	ldr	r3, [pc, #68]	; (80012ec <timer_run+0x9c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d102      	bne.n	80012b4 <timer_run+0x64>
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <timer_run+0xa0>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	601a      	str	r2, [r3, #0]
	}
	if (timer3_counter > 0) {
 80012b4:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <timer_run+0xa4>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	dd0b      	ble.n	80012d4 <timer_run+0x84>
		timer3_counter--;
 80012bc:	4b0d      	ldr	r3, [pc, #52]	; (80012f4 <timer_run+0xa4>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	4a0c      	ldr	r2, [pc, #48]	; (80012f4 <timer_run+0xa4>)
 80012c4:	6013      	str	r3, [r2, #0]
		if (timer3_counter == 0) timer3_flag = 1;
 80012c6:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <timer_run+0xa4>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d102      	bne.n	80012d4 <timer_run+0x84>
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <timer_run+0xa8>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	601a      	str	r2, [r3, #0]
	}
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	2000007c 	.word	0x2000007c
 80012e0:	20000080 	.word	0x20000080
 80012e4:	20000084 	.word	0x20000084
 80012e8:	20000088 	.word	0x20000088
 80012ec:	2000008c 	.word	0x2000008c
 80012f0:	20000090 	.word	0x20000090
 80012f4:	20000094 	.word	0x20000094
 80012f8:	20000098 	.word	0x20000098

080012fc <get_timer0_flag>:

int get_timer0_flag() {
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
	return timer0_flag;
 8001300:	4b02      	ldr	r3, [pc, #8]	; (800130c <get_timer0_flag+0x10>)
 8001302:	681b      	ldr	r3, [r3, #0]
}
 8001304:	4618      	mov	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	20000080 	.word	0x20000080

08001310 <get_timer1_flag>:
int get_timer1_flag() {
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
	return timer1_flag;
 8001314:	4b02      	ldr	r3, [pc, #8]	; (8001320 <get_timer1_flag+0x10>)
 8001316:	681b      	ldr	r3, [r3, #0]
}
 8001318:	4618      	mov	r0, r3
 800131a:	46bd      	mov	sp, r7
 800131c:	bc80      	pop	{r7}
 800131e:	4770      	bx	lr
 8001320:	20000088 	.word	0x20000088

08001324 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800132a:	4b15      	ldr	r3, [pc, #84]	; (8001380 <HAL_MspInit+0x5c>)
 800132c:	699b      	ldr	r3, [r3, #24]
 800132e:	4a14      	ldr	r2, [pc, #80]	; (8001380 <HAL_MspInit+0x5c>)
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	6193      	str	r3, [r2, #24]
 8001336:	4b12      	ldr	r3, [pc, #72]	; (8001380 <HAL_MspInit+0x5c>)
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	60bb      	str	r3, [r7, #8]
 8001340:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001342:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <HAL_MspInit+0x5c>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	4a0e      	ldr	r2, [pc, #56]	; (8001380 <HAL_MspInit+0x5c>)
 8001348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800134c:	61d3      	str	r3, [r2, #28]
 800134e:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <HAL_MspInit+0x5c>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800135a:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_MspInit+0x60>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	4a04      	ldr	r2, [pc, #16]	; (8001384 <HAL_MspInit+0x60>)
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	40021000 	.word	0x40021000
 8001384:	40010000 	.word	0x40010000

08001388 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001398:	d113      	bne.n	80013c2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800139a:	4b0c      	ldr	r3, [pc, #48]	; (80013cc <HAL_TIM_Base_MspInit+0x44>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	4a0b      	ldr	r2, [pc, #44]	; (80013cc <HAL_TIM_Base_MspInit+0x44>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	61d3      	str	r3, [r2, #28]
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <HAL_TIM_Base_MspInit+0x44>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013b2:	2200      	movs	r2, #0
 80013b4:	2100      	movs	r1, #0
 80013b6:	201c      	movs	r0, #28
 80013b8:	f000 f9a1 	bl	80016fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013bc:	201c      	movs	r0, #28
 80013be:	f000 f9ba 	bl	8001736 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013c2:	bf00      	nop
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000

080013d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013d4:	e7fe      	b.n	80013d4 <NMI_Handler+0x4>

080013d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013da:	e7fe      	b.n	80013da <HardFault_Handler+0x4>

080013dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e0:	e7fe      	b.n	80013e0 <MemManage_Handler+0x4>

080013e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e2:	b480      	push	{r7}
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e6:	e7fe      	b.n	80013e6 <BusFault_Handler+0x4>

080013e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ec:	e7fe      	b.n	80013ec <UsageFault_Handler+0x4>

080013ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ee:	b480      	push	{r7}
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr

080013fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013fa:	b480      	push	{r7}
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013fe:	bf00      	nop
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr

08001406 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001406:	b480      	push	{r7}
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr

08001412 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001416:	f000 f87f 	bl	8001518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001424:	4802      	ldr	r0, [pc, #8]	; (8001430 <TIM2_IRQHandler+0x10>)
 8001426:	f000 ffdb 	bl	80023e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200000b4 	.word	0x200000b4

08001434 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001440:	f7ff fff8 	bl	8001434 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001444:	480b      	ldr	r0, [pc, #44]	; (8001474 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001446:	490c      	ldr	r1, [pc, #48]	; (8001478 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001448:	4a0c      	ldr	r2, [pc, #48]	; (800147c <LoopFillZerobss+0x16>)
  movs r3, #0
 800144a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800144c:	e002      	b.n	8001454 <LoopCopyDataInit>

0800144e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800144e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001452:	3304      	adds	r3, #4

08001454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001458:	d3f9      	bcc.n	800144e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800145a:	4a09      	ldr	r2, [pc, #36]	; (8001480 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800145c:	4c09      	ldr	r4, [pc, #36]	; (8001484 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800145e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001460:	e001      	b.n	8001466 <LoopFillZerobss>

08001462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001464:	3204      	adds	r2, #4

08001466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001468:	d3fb      	bcc.n	8001462 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800146a:	f001 fb05 	bl	8002a78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800146e:	f7ff fda3 	bl	8000fb8 <main>
  bx lr
 8001472:	4770      	bx	lr
  ldr r0, =_sdata
 8001474:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001478:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 800147c:	08002b14 	.word	0x08002b14
  ldr r2, =_sbss
 8001480:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001484:	20000100 	.word	0x20000100

08001488 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001488:	e7fe      	b.n	8001488 <ADC1_2_IRQHandler>
	...

0800148c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <HAL_Init+0x28>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a07      	ldr	r2, [pc, #28]	; (80014b4 <HAL_Init+0x28>)
 8001496:	f043 0310 	orr.w	r3, r3, #16
 800149a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800149c:	2003      	movs	r0, #3
 800149e:	f000 f923 	bl	80016e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014a2:	200f      	movs	r0, #15
 80014a4:	f000 f808 	bl	80014b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a8:	f7ff ff3c 	bl	8001324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40022000 	.word	0x40022000

080014b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c0:	4b12      	ldr	r3, [pc, #72]	; (800150c <HAL_InitTick+0x54>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b12      	ldr	r3, [pc, #72]	; (8001510 <HAL_InitTick+0x58>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	4619      	mov	r1, r3
 80014ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80014d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 f93b 	bl	8001752 <HAL_SYSTICK_Config>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e00e      	b.n	8001504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2b0f      	cmp	r3, #15
 80014ea:	d80a      	bhi.n	8001502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014ec:	2200      	movs	r2, #0
 80014ee:	6879      	ldr	r1, [r7, #4]
 80014f0:	f04f 30ff 	mov.w	r0, #4294967295
 80014f4:	f000 f903 	bl	80016fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f8:	4a06      	ldr	r2, [pc, #24]	; (8001514 <HAL_InitTick+0x5c>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
 8001500:	e000      	b.n	8001504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
}
 8001504:	4618      	mov	r0, r3
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000024 	.word	0x20000024
 8001510:	2000002c 	.word	0x2000002c
 8001514:	20000028 	.word	0x20000028

08001518 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <HAL_IncTick+0x1c>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	461a      	mov	r2, r3
 8001522:	4b05      	ldr	r3, [pc, #20]	; (8001538 <HAL_IncTick+0x20>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4413      	add	r3, r2
 8001528:	4a03      	ldr	r2, [pc, #12]	; (8001538 <HAL_IncTick+0x20>)
 800152a:	6013      	str	r3, [r2, #0]
}
 800152c:	bf00      	nop
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr
 8001534:	2000002c 	.word	0x2000002c
 8001538:	200000fc 	.word	0x200000fc

0800153c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  return uwTick;
 8001540:	4b02      	ldr	r3, [pc, #8]	; (800154c <HAL_GetTick+0x10>)
 8001542:	681b      	ldr	r3, [r3, #0]
}
 8001544:	4618      	mov	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	bc80      	pop	{r7}
 800154a:	4770      	bx	lr
 800154c:	200000fc 	.word	0x200000fc

08001550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800156c:	4013      	ands	r3, r2
 800156e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001578:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800157c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	; (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	bc80      	pop	{r7}
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800159c:	4b04      	ldr	r3, [pc, #16]	; (80015b0 <__NVIC_GetPriorityGrouping+0x18>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	0a1b      	lsrs	r3, r3, #8
 80015a2:	f003 0307 	and.w	r3, r3, #7
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	db0b      	blt.n	80015de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	f003 021f 	and.w	r2, r3, #31
 80015cc:	4906      	ldr	r1, [pc, #24]	; (80015e8 <__NVIC_EnableIRQ+0x34>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	095b      	lsrs	r3, r3, #5
 80015d4:	2001      	movs	r0, #1
 80015d6:	fa00 f202 	lsl.w	r2, r0, r2
 80015da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	e000e100 	.word	0xe000e100

080015ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	6039      	str	r1, [r7, #0]
 80015f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	db0a      	blt.n	8001616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	b2da      	uxtb	r2, r3
 8001604:	490c      	ldr	r1, [pc, #48]	; (8001638 <__NVIC_SetPriority+0x4c>)
 8001606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160a:	0112      	lsls	r2, r2, #4
 800160c:	b2d2      	uxtb	r2, r2
 800160e:	440b      	add	r3, r1
 8001610:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001614:	e00a      	b.n	800162c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	b2da      	uxtb	r2, r3
 800161a:	4908      	ldr	r1, [pc, #32]	; (800163c <__NVIC_SetPriority+0x50>)
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	f003 030f 	and.w	r3, r3, #15
 8001622:	3b04      	subs	r3, #4
 8001624:	0112      	lsls	r2, r2, #4
 8001626:	b2d2      	uxtb	r2, r2
 8001628:	440b      	add	r3, r1
 800162a:	761a      	strb	r2, [r3, #24]
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	e000e100 	.word	0xe000e100
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001640:	b480      	push	{r7}
 8001642:	b089      	sub	sp, #36	; 0x24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	f1c3 0307 	rsb	r3, r3, #7
 800165a:	2b04      	cmp	r3, #4
 800165c:	bf28      	it	cs
 800165e:	2304      	movcs	r3, #4
 8001660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3304      	adds	r3, #4
 8001666:	2b06      	cmp	r3, #6
 8001668:	d902      	bls.n	8001670 <NVIC_EncodePriority+0x30>
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3b03      	subs	r3, #3
 800166e:	e000      	b.n	8001672 <NVIC_EncodePriority+0x32>
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001674:	f04f 32ff 	mov.w	r2, #4294967295
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43da      	mvns	r2, r3
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	401a      	ands	r2, r3
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001688:	f04f 31ff 	mov.w	r1, #4294967295
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	fa01 f303 	lsl.w	r3, r1, r3
 8001692:	43d9      	mvns	r1, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	4313      	orrs	r3, r2
         );
}
 800169a:	4618      	mov	r0, r3
 800169c:	3724      	adds	r7, #36	; 0x24
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3b01      	subs	r3, #1
 80016b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b4:	d301      	bcc.n	80016ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016b6:	2301      	movs	r3, #1
 80016b8:	e00f      	b.n	80016da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ba:	4a0a      	ldr	r2, [pc, #40]	; (80016e4 <SysTick_Config+0x40>)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3b01      	subs	r3, #1
 80016c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016c2:	210f      	movs	r1, #15
 80016c4:	f04f 30ff 	mov.w	r0, #4294967295
 80016c8:	f7ff ff90 	bl	80015ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016cc:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <SysTick_Config+0x40>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016d2:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <SysTick_Config+0x40>)
 80016d4:	2207      	movs	r2, #7
 80016d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	e000e010 	.word	0xe000e010

080016e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff ff2d 	bl	8001550 <__NVIC_SetPriorityGrouping>
}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016fe:	b580      	push	{r7, lr}
 8001700:	b086      	sub	sp, #24
 8001702:	af00      	add	r7, sp, #0
 8001704:	4603      	mov	r3, r0
 8001706:	60b9      	str	r1, [r7, #8]
 8001708:	607a      	str	r2, [r7, #4]
 800170a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800170c:	2300      	movs	r3, #0
 800170e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001710:	f7ff ff42 	bl	8001598 <__NVIC_GetPriorityGrouping>
 8001714:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	68b9      	ldr	r1, [r7, #8]
 800171a:	6978      	ldr	r0, [r7, #20]
 800171c:	f7ff ff90 	bl	8001640 <NVIC_EncodePriority>
 8001720:	4602      	mov	r2, r0
 8001722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001726:	4611      	mov	r1, r2
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ff5f 	bl	80015ec <__NVIC_SetPriority>
}
 800172e:	bf00      	nop
 8001730:	3718      	adds	r7, #24
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}

08001736 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001736:	b580      	push	{r7, lr}
 8001738:	b082      	sub	sp, #8
 800173a:	af00      	add	r7, sp, #0
 800173c:	4603      	mov	r3, r0
 800173e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff35 	bl	80015b4 <__NVIC_EnableIRQ>
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ffa2 	bl	80016a4 <SysTick_Config>
 8001760:	4603      	mov	r3, r0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800176c:	b480      	push	{r7}
 800176e:	b08b      	sub	sp, #44	; 0x2c
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001776:	2300      	movs	r3, #0
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800177a:	2300      	movs	r3, #0
 800177c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800177e:	e148      	b.n	8001a12 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001780:	2201      	movs	r2, #1
 8001782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	69fa      	ldr	r2, [r7, #28]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	429a      	cmp	r2, r3
 800179a:	f040 8137 	bne.w	8001a0c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	4aa3      	ldr	r2, [pc, #652]	; (8001a30 <HAL_GPIO_Init+0x2c4>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d05e      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017a8:	4aa1      	ldr	r2, [pc, #644]	; (8001a30 <HAL_GPIO_Init+0x2c4>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d875      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017ae:	4aa1      	ldr	r2, [pc, #644]	; (8001a34 <HAL_GPIO_Init+0x2c8>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d058      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017b4:	4a9f      	ldr	r2, [pc, #636]	; (8001a34 <HAL_GPIO_Init+0x2c8>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d86f      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017ba:	4a9f      	ldr	r2, [pc, #636]	; (8001a38 <HAL_GPIO_Init+0x2cc>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d052      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017c0:	4a9d      	ldr	r2, [pc, #628]	; (8001a38 <HAL_GPIO_Init+0x2cc>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d869      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017c6:	4a9d      	ldr	r2, [pc, #628]	; (8001a3c <HAL_GPIO_Init+0x2d0>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d04c      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017cc:	4a9b      	ldr	r2, [pc, #620]	; (8001a3c <HAL_GPIO_Init+0x2d0>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d863      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017d2:	4a9b      	ldr	r2, [pc, #620]	; (8001a40 <HAL_GPIO_Init+0x2d4>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d046      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
 80017d8:	4a99      	ldr	r2, [pc, #612]	; (8001a40 <HAL_GPIO_Init+0x2d4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d85d      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017de:	2b12      	cmp	r3, #18
 80017e0:	d82a      	bhi.n	8001838 <HAL_GPIO_Init+0xcc>
 80017e2:	2b12      	cmp	r3, #18
 80017e4:	d859      	bhi.n	800189a <HAL_GPIO_Init+0x12e>
 80017e6:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <HAL_GPIO_Init+0x80>)
 80017e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ec:	08001867 	.word	0x08001867
 80017f0:	08001841 	.word	0x08001841
 80017f4:	08001853 	.word	0x08001853
 80017f8:	08001895 	.word	0x08001895
 80017fc:	0800189b 	.word	0x0800189b
 8001800:	0800189b 	.word	0x0800189b
 8001804:	0800189b 	.word	0x0800189b
 8001808:	0800189b 	.word	0x0800189b
 800180c:	0800189b 	.word	0x0800189b
 8001810:	0800189b 	.word	0x0800189b
 8001814:	0800189b 	.word	0x0800189b
 8001818:	0800189b 	.word	0x0800189b
 800181c:	0800189b 	.word	0x0800189b
 8001820:	0800189b 	.word	0x0800189b
 8001824:	0800189b 	.word	0x0800189b
 8001828:	0800189b 	.word	0x0800189b
 800182c:	0800189b 	.word	0x0800189b
 8001830:	08001849 	.word	0x08001849
 8001834:	0800185d 	.word	0x0800185d
 8001838:	4a82      	ldr	r2, [pc, #520]	; (8001a44 <HAL_GPIO_Init+0x2d8>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d013      	beq.n	8001866 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800183e:	e02c      	b.n	800189a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	623b      	str	r3, [r7, #32]
          break;
 8001846:	e029      	b.n	800189c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	3304      	adds	r3, #4
 800184e:	623b      	str	r3, [r7, #32]
          break;
 8001850:	e024      	b.n	800189c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	3308      	adds	r3, #8
 8001858:	623b      	str	r3, [r7, #32]
          break;
 800185a:	e01f      	b.n	800189c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	330c      	adds	r3, #12
 8001862:	623b      	str	r3, [r7, #32]
          break;
 8001864:	e01a      	b.n	800189c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d102      	bne.n	8001874 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800186e:	2304      	movs	r3, #4
 8001870:	623b      	str	r3, [r7, #32]
          break;
 8001872:	e013      	b.n	800189c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d105      	bne.n	8001888 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800187c:	2308      	movs	r3, #8
 800187e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	69fa      	ldr	r2, [r7, #28]
 8001884:	611a      	str	r2, [r3, #16]
          break;
 8001886:	e009      	b.n	800189c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001888:	2308      	movs	r3, #8
 800188a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	69fa      	ldr	r2, [r7, #28]
 8001890:	615a      	str	r2, [r3, #20]
          break;
 8001892:	e003      	b.n	800189c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001894:	2300      	movs	r3, #0
 8001896:	623b      	str	r3, [r7, #32]
          break;
 8001898:	e000      	b.n	800189c <HAL_GPIO_Init+0x130>
          break;
 800189a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	2bff      	cmp	r3, #255	; 0xff
 80018a0:	d801      	bhi.n	80018a6 <HAL_GPIO_Init+0x13a>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	e001      	b.n	80018aa <HAL_GPIO_Init+0x13e>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3304      	adds	r3, #4
 80018aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	2bff      	cmp	r3, #255	; 0xff
 80018b0:	d802      	bhi.n	80018b8 <HAL_GPIO_Init+0x14c>
 80018b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	e002      	b.n	80018be <HAL_GPIO_Init+0x152>
 80018b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ba:	3b08      	subs	r3, #8
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	210f      	movs	r1, #15
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	fa01 f303 	lsl.w	r3, r1, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	401a      	ands	r2, r3
 80018d0:	6a39      	ldr	r1, [r7, #32]
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	fa01 f303 	lsl.w	r3, r1, r3
 80018d8:	431a      	orrs	r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 8090 	beq.w	8001a0c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80018ec:	4b56      	ldr	r3, [pc, #344]	; (8001a48 <HAL_GPIO_Init+0x2dc>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	4a55      	ldr	r2, [pc, #340]	; (8001a48 <HAL_GPIO_Init+0x2dc>)
 80018f2:	f043 0301 	orr.w	r3, r3, #1
 80018f6:	6193      	str	r3, [r2, #24]
 80018f8:	4b53      	ldr	r3, [pc, #332]	; (8001a48 <HAL_GPIO_Init+0x2dc>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	f003 0301 	and.w	r3, r3, #1
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001904:	4a51      	ldr	r2, [pc, #324]	; (8001a4c <HAL_GPIO_Init+0x2e0>)
 8001906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001908:	089b      	lsrs	r3, r3, #2
 800190a:	3302      	adds	r3, #2
 800190c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001910:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001914:	f003 0303 	and.w	r3, r3, #3
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	220f      	movs	r2, #15
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	43db      	mvns	r3, r3
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	4013      	ands	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a49      	ldr	r2, [pc, #292]	; (8001a50 <HAL_GPIO_Init+0x2e4>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d00d      	beq.n	800194c <HAL_GPIO_Init+0x1e0>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a48      	ldr	r2, [pc, #288]	; (8001a54 <HAL_GPIO_Init+0x2e8>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d007      	beq.n	8001948 <HAL_GPIO_Init+0x1dc>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4a47      	ldr	r2, [pc, #284]	; (8001a58 <HAL_GPIO_Init+0x2ec>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d101      	bne.n	8001944 <HAL_GPIO_Init+0x1d8>
 8001940:	2302      	movs	r3, #2
 8001942:	e004      	b.n	800194e <HAL_GPIO_Init+0x1e2>
 8001944:	2303      	movs	r3, #3
 8001946:	e002      	b.n	800194e <HAL_GPIO_Init+0x1e2>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <HAL_GPIO_Init+0x1e2>
 800194c:	2300      	movs	r3, #0
 800194e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001950:	f002 0203 	and.w	r2, r2, #3
 8001954:	0092      	lsls	r2, r2, #2
 8001956:	4093      	lsls	r3, r2
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	4313      	orrs	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800195e:	493b      	ldr	r1, [pc, #236]	; (8001a4c <HAL_GPIO_Init+0x2e0>)
 8001960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001962:	089b      	lsrs	r3, r3, #2
 8001964:	3302      	adds	r3, #2
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d006      	beq.n	8001986 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001978:	4b38      	ldr	r3, [pc, #224]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	4937      	ldr	r1, [pc, #220]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	4313      	orrs	r3, r2
 8001982:	608b      	str	r3, [r1, #8]
 8001984:	e006      	b.n	8001994 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001986:	4b35      	ldr	r3, [pc, #212]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 8001988:	689a      	ldr	r2, [r3, #8]
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	43db      	mvns	r3, r3
 800198e:	4933      	ldr	r1, [pc, #204]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 8001990:	4013      	ands	r3, r2
 8001992:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d006      	beq.n	80019ae <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019a0:	4b2e      	ldr	r3, [pc, #184]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019a2:	68da      	ldr	r2, [r3, #12]
 80019a4:	492d      	ldr	r1, [pc, #180]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	60cb      	str	r3, [r1, #12]
 80019ac:	e006      	b.n	80019bc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019ae:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019b0:	68da      	ldr	r2, [r3, #12]
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	43db      	mvns	r3, r3
 80019b6:	4929      	ldr	r1, [pc, #164]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019b8:	4013      	ands	r3, r2
 80019ba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d006      	beq.n	80019d6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019c8:	4b24      	ldr	r3, [pc, #144]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	4923      	ldr	r1, [pc, #140]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	604b      	str	r3, [r1, #4]
 80019d4:	e006      	b.n	80019e4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80019d6:	4b21      	ldr	r3, [pc, #132]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019d8:	685a      	ldr	r2, [r3, #4]
 80019da:	69bb      	ldr	r3, [r7, #24]
 80019dc:	43db      	mvns	r3, r3
 80019de:	491f      	ldr	r1, [pc, #124]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019e0:	4013      	ands	r3, r2
 80019e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d006      	beq.n	80019fe <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80019f0:	4b1a      	ldr	r3, [pc, #104]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4919      	ldr	r1, [pc, #100]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	600b      	str	r3, [r1, #0]
 80019fc:	e006      	b.n	8001a0c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80019fe:	4b17      	ldr	r3, [pc, #92]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	4915      	ldr	r1, [pc, #84]	; (8001a5c <HAL_GPIO_Init+0x2f0>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0e:	3301      	adds	r3, #1
 8001a10:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	fa22 f303 	lsr.w	r3, r2, r3
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f47f aeaf 	bne.w	8001780 <HAL_GPIO_Init+0x14>
  }
}
 8001a22:	bf00      	nop
 8001a24:	bf00      	nop
 8001a26:	372c      	adds	r7, #44	; 0x2c
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	10320000 	.word	0x10320000
 8001a34:	10310000 	.word	0x10310000
 8001a38:	10220000 	.word	0x10220000
 8001a3c:	10210000 	.word	0x10210000
 8001a40:	10120000 	.word	0x10120000
 8001a44:	10110000 	.word	0x10110000
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40010000 	.word	0x40010000
 8001a50:	40010800 	.word	0x40010800
 8001a54:	40010c00 	.word	0x40010c00
 8001a58:	40011000 	.word	0x40011000
 8001a5c:	40010400 	.word	0x40010400

08001a60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	887b      	ldrh	r3, [r7, #2]
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d002      	beq.n	8001a7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	73fb      	strb	r3, [r7, #15]
 8001a7c:	e001      	b.n	8001a82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3714      	adds	r7, #20
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr

08001a8e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b083      	sub	sp, #12
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
 8001a96:	460b      	mov	r3, r1
 8001a98:	807b      	strh	r3, [r7, #2]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a9e:	787b      	ldrb	r3, [r7, #1]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d003      	beq.n	8001aac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aa4:	887a      	ldrh	r2, [r7, #2]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001aaa:	e003      	b.n	8001ab4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001aac:	887b      	ldrh	r3, [r7, #2]
 8001aae:	041a      	lsls	r2, r3, #16
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	611a      	str	r2, [r3, #16]
}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bc80      	pop	{r7}
 8001abc:	4770      	bx	lr

08001abe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b085      	sub	sp, #20
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ad0:	887a      	ldrh	r2, [r7, #2]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	041a      	lsls	r2, r3, #16
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	43d9      	mvns	r1, r3
 8001adc:	887b      	ldrh	r3, [r7, #2]
 8001ade:	400b      	ands	r3, r1
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	611a      	str	r2, [r3, #16]
}
 8001ae6:	bf00      	nop
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr

08001af0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b086      	sub	sp, #24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e26c      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f000 8087 	beq.w	8001c1e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b10:	4b92      	ldr	r3, [pc, #584]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f003 030c 	and.w	r3, r3, #12
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d00c      	beq.n	8001b36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b1c:	4b8f      	ldr	r3, [pc, #572]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f003 030c 	and.w	r3, r3, #12
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d112      	bne.n	8001b4e <HAL_RCC_OscConfig+0x5e>
 8001b28:	4b8c      	ldr	r3, [pc, #560]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b34:	d10b      	bne.n	8001b4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b36:	4b89      	ldr	r3, [pc, #548]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d06c      	beq.n	8001c1c <HAL_RCC_OscConfig+0x12c>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d168      	bne.n	8001c1c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e246      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b56:	d106      	bne.n	8001b66 <HAL_RCC_OscConfig+0x76>
 8001b58:	4b80      	ldr	r3, [pc, #512]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a7f      	ldr	r2, [pc, #508]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	e02e      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10c      	bne.n	8001b88 <HAL_RCC_OscConfig+0x98>
 8001b6e:	4b7b      	ldr	r3, [pc, #492]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a7a      	ldr	r2, [pc, #488]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	4b78      	ldr	r3, [pc, #480]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a77      	ldr	r2, [pc, #476]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	e01d      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b90:	d10c      	bne.n	8001bac <HAL_RCC_OscConfig+0xbc>
 8001b92:	4b72      	ldr	r3, [pc, #456]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a71      	ldr	r2, [pc, #452]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b6f      	ldr	r3, [pc, #444]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a6e      	ldr	r2, [pc, #440]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	e00b      	b.n	8001bc4 <HAL_RCC_OscConfig+0xd4>
 8001bac:	4b6b      	ldr	r3, [pc, #428]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a6a      	ldr	r2, [pc, #424]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	4b68      	ldr	r3, [pc, #416]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a67      	ldr	r2, [pc, #412]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001bbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d013      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bcc:	f7ff fcb6 	bl	800153c <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bd2:	e008      	b.n	8001be6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bd4:	f7ff fcb2 	bl	800153c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b64      	cmp	r3, #100	; 0x64
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e1fa      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be6:	4b5d      	ldr	r3, [pc, #372]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0f0      	beq.n	8001bd4 <HAL_RCC_OscConfig+0xe4>
 8001bf2:	e014      	b.n	8001c1e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf4:	f7ff fca2 	bl	800153c <HAL_GetTick>
 8001bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bfa:	e008      	b.n	8001c0e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bfc:	f7ff fc9e 	bl	800153c <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b64      	cmp	r3, #100	; 0x64
 8001c08:	d901      	bls.n	8001c0e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e1e6      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0e:	4b53      	ldr	r3, [pc, #332]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f0      	bne.n	8001bfc <HAL_RCC_OscConfig+0x10c>
 8001c1a:	e000      	b.n	8001c1e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d063      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c2a:	4b4c      	ldr	r3, [pc, #304]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00b      	beq.n	8001c4e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c36:	4b49      	ldr	r3, [pc, #292]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d11c      	bne.n	8001c7c <HAL_RCC_OscConfig+0x18c>
 8001c42:	4b46      	ldr	r3, [pc, #280]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d116      	bne.n	8001c7c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c4e:	4b43      	ldr	r3, [pc, #268]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d005      	beq.n	8001c66 <HAL_RCC_OscConfig+0x176>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d001      	beq.n	8001c66 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e1ba      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c66:	4b3d      	ldr	r3, [pc, #244]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4939      	ldr	r1, [pc, #228]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c7a:	e03a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d020      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c84:	4b36      	ldr	r3, [pc, #216]	; (8001d60 <HAL_RCC_OscConfig+0x270>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8a:	f7ff fc57 	bl	800153c <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c92:	f7ff fc53 	bl	800153c <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e19b      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ca4:	4b2d      	ldr	r3, [pc, #180]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	4927      	ldr	r1, [pc, #156]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]
 8001cc4:	e015      	b.n	8001cf2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cc6:	4b26      	ldr	r3, [pc, #152]	; (8001d60 <HAL_RCC_OscConfig+0x270>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7ff fc36 	bl	800153c <HAL_GetTick>
 8001cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cd2:	e008      	b.n	8001ce6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd4:	f7ff fc32 	bl	800153c <HAL_GetTick>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d901      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	e17a      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ce6:	4b1d      	ldr	r3, [pc, #116]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1f0      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d03a      	beq.n	8001d74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d019      	beq.n	8001d3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d06:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0c:	f7ff fc16 	bl	800153c <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d14:	f7ff fc12 	bl	800153c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e15a      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d26:	4b0d      	ldr	r3, [pc, #52]	; (8001d5c <HAL_RCC_OscConfig+0x26c>)
 8001d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0f0      	beq.n	8001d14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d32:	2001      	movs	r0, #1
 8001d34:	f000 fa9a 	bl	800226c <RCC_Delay>
 8001d38:	e01c      	b.n	8001d74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d3a:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <HAL_RCC_OscConfig+0x274>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d40:	f7ff fbfc 	bl	800153c <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d46:	e00f      	b.n	8001d68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d48:	f7ff fbf8 	bl	800153c <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d908      	bls.n	8001d68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e140      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
 8001d5a:	bf00      	nop
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	42420000 	.word	0x42420000
 8001d64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d68:	4b9e      	ldr	r3, [pc, #632]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d6c:	f003 0302 	and.w	r3, r3, #2
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d1e9      	bne.n	8001d48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 80a6 	beq.w	8001ece <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d86:	4b97      	ldr	r3, [pc, #604]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d10d      	bne.n	8001dae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d92:	4b94      	ldr	r3, [pc, #592]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	4a93      	ldr	r2, [pc, #588]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d9c:	61d3      	str	r3, [r2, #28]
 8001d9e:	4b91      	ldr	r3, [pc, #580]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001daa:	2301      	movs	r3, #1
 8001dac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dae:	4b8e      	ldr	r3, [pc, #568]	; (8001fe8 <HAL_RCC_OscConfig+0x4f8>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d118      	bne.n	8001dec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dba:	4b8b      	ldr	r3, [pc, #556]	; (8001fe8 <HAL_RCC_OscConfig+0x4f8>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a8a      	ldr	r2, [pc, #552]	; (8001fe8 <HAL_RCC_OscConfig+0x4f8>)
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dc6:	f7ff fbb9 	bl	800153c <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dce:	f7ff fbb5 	bl	800153c <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b64      	cmp	r3, #100	; 0x64
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e0fd      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de0:	4b81      	ldr	r3, [pc, #516]	; (8001fe8 <HAL_RCC_OscConfig+0x4f8>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f0      	beq.n	8001dce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d106      	bne.n	8001e02 <HAL_RCC_OscConfig+0x312>
 8001df4:	4b7b      	ldr	r3, [pc, #492]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	4a7a      	ldr	r2, [pc, #488]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001dfa:	f043 0301 	orr.w	r3, r3, #1
 8001dfe:	6213      	str	r3, [r2, #32]
 8001e00:	e02d      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d10c      	bne.n	8001e24 <HAL_RCC_OscConfig+0x334>
 8001e0a:	4b76      	ldr	r3, [pc, #472]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	4a75      	ldr	r2, [pc, #468]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e10:	f023 0301 	bic.w	r3, r3, #1
 8001e14:	6213      	str	r3, [r2, #32]
 8001e16:	4b73      	ldr	r3, [pc, #460]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	6a1b      	ldr	r3, [r3, #32]
 8001e1a:	4a72      	ldr	r2, [pc, #456]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e1c:	f023 0304 	bic.w	r3, r3, #4
 8001e20:	6213      	str	r3, [r2, #32]
 8001e22:	e01c      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	2b05      	cmp	r3, #5
 8001e2a:	d10c      	bne.n	8001e46 <HAL_RCC_OscConfig+0x356>
 8001e2c:	4b6d      	ldr	r3, [pc, #436]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	4a6c      	ldr	r2, [pc, #432]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e32:	f043 0304 	orr.w	r3, r3, #4
 8001e36:	6213      	str	r3, [r2, #32]
 8001e38:	4b6a      	ldr	r3, [pc, #424]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4a69      	ldr	r2, [pc, #420]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6213      	str	r3, [r2, #32]
 8001e44:	e00b      	b.n	8001e5e <HAL_RCC_OscConfig+0x36e>
 8001e46:	4b67      	ldr	r3, [pc, #412]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	4a66      	ldr	r2, [pc, #408]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e4c:	f023 0301 	bic.w	r3, r3, #1
 8001e50:	6213      	str	r3, [r2, #32]
 8001e52:	4b64      	ldr	r3, [pc, #400]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e54:	6a1b      	ldr	r3, [r3, #32]
 8001e56:	4a63      	ldr	r2, [pc, #396]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e58:	f023 0304 	bic.w	r3, r3, #4
 8001e5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d015      	beq.n	8001e92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e66:	f7ff fb69 	bl	800153c <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e6c:	e00a      	b.n	8001e84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e6e:	f7ff fb65 	bl	800153c <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e0ab      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e84:	4b57      	ldr	r3, [pc, #348]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d0ee      	beq.n	8001e6e <HAL_RCC_OscConfig+0x37e>
 8001e90:	e014      	b.n	8001ebc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e92:	f7ff fb53 	bl	800153c <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e98:	e00a      	b.n	8001eb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e9a:	f7ff fb4f 	bl	800153c <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e095      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eb0:	4b4c      	ldr	r3, [pc, #304]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001eb2:	6a1b      	ldr	r3, [r3, #32]
 8001eb4:	f003 0302 	and.w	r3, r3, #2
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1ee      	bne.n	8001e9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ebc:	7dfb      	ldrb	r3, [r7, #23]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d105      	bne.n	8001ece <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ec2:	4b48      	ldr	r3, [pc, #288]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	4a47      	ldr	r2, [pc, #284]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001ec8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 8081 	beq.w	8001fda <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed8:	4b42      	ldr	r3, [pc, #264]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f003 030c 	and.w	r3, r3, #12
 8001ee0:	2b08      	cmp	r3, #8
 8001ee2:	d061      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d146      	bne.n	8001f7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eec:	4b3f      	ldr	r3, [pc, #252]	; (8001fec <HAL_RCC_OscConfig+0x4fc>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef2:	f7ff fb23 	bl	800153c <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001efa:	f7ff fb1f 	bl	800153c <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e067      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f0c:	4b35      	ldr	r3, [pc, #212]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d1f0      	bne.n	8001efa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a1b      	ldr	r3, [r3, #32]
 8001f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f20:	d108      	bne.n	8001f34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f22:	4b30      	ldr	r3, [pc, #192]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	492d      	ldr	r1, [pc, #180]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f34:	4b2b      	ldr	r3, [pc, #172]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a19      	ldr	r1, [r3, #32]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f44:	430b      	orrs	r3, r1
 8001f46:	4927      	ldr	r1, [pc, #156]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f4c:	4b27      	ldr	r3, [pc, #156]	; (8001fec <HAL_RCC_OscConfig+0x4fc>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f52:	f7ff faf3 	bl	800153c <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f5a:	f7ff faef 	bl	800153c <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e037      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f6c:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d0f0      	beq.n	8001f5a <HAL_RCC_OscConfig+0x46a>
 8001f78:	e02f      	b.n	8001fda <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	; (8001fec <HAL_RCC_OscConfig+0x4fc>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f80:	f7ff fadc 	bl	800153c <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f86:	e008      	b.n	8001f9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f88:	f7ff fad8 	bl	800153c <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d901      	bls.n	8001f9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001f96:	2303      	movs	r3, #3
 8001f98:	e020      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f9a:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1f0      	bne.n	8001f88 <HAL_RCC_OscConfig+0x498>
 8001fa6:	e018      	b.n	8001fda <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e013      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_RCC_OscConfig+0x4f4>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a1b      	ldr	r3, [r3, #32]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d106      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d001      	beq.n	8001fda <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e000      	b.n	8001fdc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001fda:	2300      	movs	r3, #0
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40007000 	.word	0x40007000
 8001fec:	42420060 	.word	0x42420060

08001ff0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d101      	bne.n	8002004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e0d0      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002004:	4b6a      	ldr	r3, [pc, #424]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	429a      	cmp	r2, r3
 8002010:	d910      	bls.n	8002034 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002012:	4b67      	ldr	r3, [pc, #412]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f023 0207 	bic.w	r2, r3, #7
 800201a:	4965      	ldr	r1, [pc, #404]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	4313      	orrs	r3, r2
 8002020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002022:	4b63      	ldr	r3, [pc, #396]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	429a      	cmp	r2, r3
 800202e:	d001      	beq.n	8002034 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e0b8      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d020      	beq.n	8002082 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b00      	cmp	r3, #0
 800204a:	d005      	beq.n	8002058 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800204c:	4b59      	ldr	r3, [pc, #356]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	4a58      	ldr	r2, [pc, #352]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002052:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002056:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0308 	and.w	r3, r3, #8
 8002060:	2b00      	cmp	r3, #0
 8002062:	d005      	beq.n	8002070 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002064:	4b53      	ldr	r3, [pc, #332]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	4a52      	ldr	r2, [pc, #328]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800206a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800206e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002070:	4b50      	ldr	r3, [pc, #320]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	494d      	ldr	r1, [pc, #308]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800207e:	4313      	orrs	r3, r2
 8002080:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d040      	beq.n	8002110 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d107      	bne.n	80020a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002096:	4b47      	ldr	r3, [pc, #284]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d115      	bne.n	80020ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e07f      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d107      	bne.n	80020be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020ae:	4b41      	ldr	r3, [pc, #260]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d109      	bne.n	80020ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e073      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020be:	4b3d      	ldr	r3, [pc, #244]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e06b      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020ce:	4b39      	ldr	r3, [pc, #228]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f023 0203 	bic.w	r2, r3, #3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	4936      	ldr	r1, [pc, #216]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020e0:	f7ff fa2c 	bl	800153c <HAL_GetTick>
 80020e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e6:	e00a      	b.n	80020fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020e8:	f7ff fa28 	bl	800153c <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e053      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fe:	4b2d      	ldr	r3, [pc, #180]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f003 020c 	and.w	r2, r3, #12
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	429a      	cmp	r2, r3
 800210e:	d1eb      	bne.n	80020e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002110:	4b27      	ldr	r3, [pc, #156]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	683a      	ldr	r2, [r7, #0]
 800211a:	429a      	cmp	r2, r3
 800211c:	d210      	bcs.n	8002140 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211e:	4b24      	ldr	r3, [pc, #144]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 0207 	bic.w	r2, r3, #7
 8002126:	4922      	ldr	r1, [pc, #136]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	4313      	orrs	r3, r2
 800212c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800212e:	4b20      	ldr	r3, [pc, #128]	; (80021b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	429a      	cmp	r2, r3
 800213a:	d001      	beq.n	8002140 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e032      	b.n	80021a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0304 	and.w	r3, r3, #4
 8002148:	2b00      	cmp	r3, #0
 800214a:	d008      	beq.n	800215e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800214c:	4b19      	ldr	r3, [pc, #100]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	4916      	ldr	r1, [pc, #88]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800215a:	4313      	orrs	r3, r2
 800215c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	2b00      	cmp	r3, #0
 8002168:	d009      	beq.n	800217e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800216a:	4b12      	ldr	r3, [pc, #72]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	00db      	lsls	r3, r3, #3
 8002178:	490e      	ldr	r1, [pc, #56]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 800217a:	4313      	orrs	r3, r2
 800217c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800217e:	f000 f821 	bl	80021c4 <HAL_RCC_GetSysClockFreq>
 8002182:	4602      	mov	r2, r0
 8002184:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	091b      	lsrs	r3, r3, #4
 800218a:	f003 030f 	and.w	r3, r3, #15
 800218e:	490a      	ldr	r1, [pc, #40]	; (80021b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002190:	5ccb      	ldrb	r3, [r1, r3]
 8002192:	fa22 f303 	lsr.w	r3, r2, r3
 8002196:	4a09      	ldr	r2, [pc, #36]	; (80021bc <HAL_RCC_ClockConfig+0x1cc>)
 8002198:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800219a:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <HAL_RCC_ClockConfig+0x1d0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff f98a 	bl	80014b8 <HAL_InitTick>

  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	40022000 	.word	0x40022000
 80021b4:	40021000 	.word	0x40021000
 80021b8:	08002ae8 	.word	0x08002ae8
 80021bc:	20000024 	.word	0x20000024
 80021c0:	20000028 	.word	0x20000028

080021c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b087      	sub	sp, #28
 80021c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	2300      	movs	r3, #0
 80021d0:	60bb      	str	r3, [r7, #8]
 80021d2:	2300      	movs	r3, #0
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	2300      	movs	r3, #0
 80021d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021da:	2300      	movs	r3, #0
 80021dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80021de:	4b1e      	ldr	r3, [pc, #120]	; (8002258 <HAL_RCC_GetSysClockFreq+0x94>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f003 030c 	and.w	r3, r3, #12
 80021ea:	2b04      	cmp	r3, #4
 80021ec:	d002      	beq.n	80021f4 <HAL_RCC_GetSysClockFreq+0x30>
 80021ee:	2b08      	cmp	r3, #8
 80021f0:	d003      	beq.n	80021fa <HAL_RCC_GetSysClockFreq+0x36>
 80021f2:	e027      	b.n	8002244 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021f4:	4b19      	ldr	r3, [pc, #100]	; (800225c <HAL_RCC_GetSysClockFreq+0x98>)
 80021f6:	613b      	str	r3, [r7, #16]
      break;
 80021f8:	e027      	b.n	800224a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	0c9b      	lsrs	r3, r3, #18
 80021fe:	f003 030f 	and.w	r3, r3, #15
 8002202:	4a17      	ldr	r2, [pc, #92]	; (8002260 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002204:	5cd3      	ldrb	r3, [r2, r3]
 8002206:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d010      	beq.n	8002234 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002212:	4b11      	ldr	r3, [pc, #68]	; (8002258 <HAL_RCC_GetSysClockFreq+0x94>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	0c5b      	lsrs	r3, r3, #17
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	4a11      	ldr	r2, [pc, #68]	; (8002264 <HAL_RCC_GetSysClockFreq+0xa0>)
 800221e:	5cd3      	ldrb	r3, [r2, r3]
 8002220:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a0d      	ldr	r2, [pc, #52]	; (800225c <HAL_RCC_GetSysClockFreq+0x98>)
 8002226:	fb02 f203 	mul.w	r2, r2, r3
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	e004      	b.n	800223e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a0c      	ldr	r2, [pc, #48]	; (8002268 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002238:	fb02 f303 	mul.w	r3, r2, r3
 800223c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	613b      	str	r3, [r7, #16]
      break;
 8002242:	e002      	b.n	800224a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <HAL_RCC_GetSysClockFreq+0x98>)
 8002246:	613b      	str	r3, [r7, #16]
      break;
 8002248:	bf00      	nop
    }
  }
  return sysclockfreq;
 800224a:	693b      	ldr	r3, [r7, #16]
}
 800224c:	4618      	mov	r0, r3
 800224e:	371c      	adds	r7, #28
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	007a1200 	.word	0x007a1200
 8002260:	08002af8 	.word	0x08002af8
 8002264:	08002b08 	.word	0x08002b08
 8002268:	003d0900 	.word	0x003d0900

0800226c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002274:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <RCC_Delay+0x34>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <RCC_Delay+0x38>)
 800227a:	fba2 2303 	umull	r2, r3, r2, r3
 800227e:	0a5b      	lsrs	r3, r3, #9
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002288:	bf00      	nop
  }
  while (Delay --);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1e5a      	subs	r2, r3, #1
 800228e:	60fa      	str	r2, [r7, #12]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1f9      	bne.n	8002288 <RCC_Delay+0x1c>
}
 8002294:	bf00      	nop
 8002296:	bf00      	nop
 8002298:	3714      	adds	r7, #20
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	20000024 	.word	0x20000024
 80022a4:	10624dd3 	.word	0x10624dd3

080022a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e041      	b.n	800233e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d106      	bne.n	80022d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7ff f85a 	bl	8001388 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3304      	adds	r3, #4
 80022e4:	4619      	mov	r1, r3
 80022e6:	4610      	mov	r0, r2
 80022e8:	f000 fa6e 	bl	80027c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2201      	movs	r2, #1
 8002318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2201      	movs	r2, #1
 8002320:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
	...

08002348 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b01      	cmp	r3, #1
 800235a:	d001      	beq.n	8002360 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e035      	b.n	80023cc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2202      	movs	r2, #2
 8002364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f042 0201 	orr.w	r2, r2, #1
 8002376:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a16      	ldr	r2, [pc, #88]	; (80023d8 <HAL_TIM_Base_Start_IT+0x90>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d009      	beq.n	8002396 <HAL_TIM_Base_Start_IT+0x4e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800238a:	d004      	beq.n	8002396 <HAL_TIM_Base_Start_IT+0x4e>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a12      	ldr	r2, [pc, #72]	; (80023dc <HAL_TIM_Base_Start_IT+0x94>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d111      	bne.n	80023ba <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f003 0307 	and.w	r3, r3, #7
 80023a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2b06      	cmp	r3, #6
 80023a6:	d010      	beq.n	80023ca <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f042 0201 	orr.w	r2, r2, #1
 80023b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023b8:	e007      	b.n	80023ca <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0201 	orr.w	r2, r2, #1
 80023c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bc80      	pop	{r7}
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	40012c00 	.word	0x40012c00
 80023dc:	40000400 	.word	0x40000400

080023e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d122      	bne.n	800243c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b02      	cmp	r3, #2
 8002402:	d11b      	bne.n	800243c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f06f 0202 	mvn.w	r2, #2
 800240c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d003      	beq.n	800242a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f9b4 	bl	8002790 <HAL_TIM_IC_CaptureCallback>
 8002428:	e005      	b.n	8002436 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f9a7 	bl	800277e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f000 f9b6 	bl	80027a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	2b04      	cmp	r3, #4
 8002448:	d122      	bne.n	8002490 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	f003 0304 	and.w	r3, r3, #4
 8002454:	2b04      	cmp	r3, #4
 8002456:	d11b      	bne.n	8002490 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f06f 0204 	mvn.w	r2, #4
 8002460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2202      	movs	r2, #2
 8002466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f98a 	bl	8002790 <HAL_TIM_IC_CaptureCallback>
 800247c:	e005      	b.n	800248a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f97d 	bl	800277e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f98c 	bl	80027a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b08      	cmp	r3, #8
 800249c:	d122      	bne.n	80024e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f003 0308 	and.w	r3, r3, #8
 80024a8:	2b08      	cmp	r3, #8
 80024aa:	d11b      	bne.n	80024e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f06f 0208 	mvn.w	r2, #8
 80024b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2204      	movs	r2, #4
 80024ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f960 	bl	8002790 <HAL_TIM_IC_CaptureCallback>
 80024d0:	e005      	b.n	80024de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f953 	bl	800277e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f000 f962 	bl	80027a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	f003 0310 	and.w	r3, r3, #16
 80024ee:	2b10      	cmp	r3, #16
 80024f0:	d122      	bne.n	8002538 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	f003 0310 	and.w	r3, r3, #16
 80024fc:	2b10      	cmp	r3, #16
 80024fe:	d11b      	bne.n	8002538 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f06f 0210 	mvn.w	r2, #16
 8002508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2208      	movs	r2, #8
 800250e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f936 	bl	8002790 <HAL_TIM_IC_CaptureCallback>
 8002524:	e005      	b.n	8002532 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f929 	bl	800277e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 f938 	bl	80027a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b01      	cmp	r3, #1
 8002544:	d10e      	bne.n	8002564 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	2b01      	cmp	r3, #1
 8002552:	d107      	bne.n	8002564 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f06f 0201 	mvn.w	r2, #1
 800255c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7fe fe3c 	bl	80011dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800256e:	2b80      	cmp	r3, #128	; 0x80
 8002570:	d10e      	bne.n	8002590 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800257c:	2b80      	cmp	r3, #128	; 0x80
 800257e:	d107      	bne.n	8002590 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fa6b 	bl	8002a66 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259a:	2b40      	cmp	r3, #64	; 0x40
 800259c:	d10e      	bne.n	80025bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025a8:	2b40      	cmp	r3, #64	; 0x40
 80025aa:	d107      	bne.n	80025bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 f8fc 	bl	80027b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	f003 0320 	and.w	r3, r3, #32
 80025c6:	2b20      	cmp	r3, #32
 80025c8:	d10e      	bne.n	80025e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	f003 0320 	and.w	r3, r3, #32
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d107      	bne.n	80025e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f06f 0220 	mvn.w	r2, #32
 80025e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 fa36 	bl	8002a54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002604:	2b01      	cmp	r3, #1
 8002606:	d101      	bne.n	800260c <HAL_TIM_ConfigClockSource+0x1c>
 8002608:	2302      	movs	r3, #2
 800260a:	e0b4      	b.n	8002776 <HAL_TIM_ConfigClockSource+0x186>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2202      	movs	r2, #2
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800262a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002632:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002644:	d03e      	beq.n	80026c4 <HAL_TIM_ConfigClockSource+0xd4>
 8002646:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800264a:	f200 8087 	bhi.w	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800264e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002652:	f000 8086 	beq.w	8002762 <HAL_TIM_ConfigClockSource+0x172>
 8002656:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800265a:	d87f      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800265c:	2b70      	cmp	r3, #112	; 0x70
 800265e:	d01a      	beq.n	8002696 <HAL_TIM_ConfigClockSource+0xa6>
 8002660:	2b70      	cmp	r3, #112	; 0x70
 8002662:	d87b      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 8002664:	2b60      	cmp	r3, #96	; 0x60
 8002666:	d050      	beq.n	800270a <HAL_TIM_ConfigClockSource+0x11a>
 8002668:	2b60      	cmp	r3, #96	; 0x60
 800266a:	d877      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800266c:	2b50      	cmp	r3, #80	; 0x50
 800266e:	d03c      	beq.n	80026ea <HAL_TIM_ConfigClockSource+0xfa>
 8002670:	2b50      	cmp	r3, #80	; 0x50
 8002672:	d873      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 8002674:	2b40      	cmp	r3, #64	; 0x40
 8002676:	d058      	beq.n	800272a <HAL_TIM_ConfigClockSource+0x13a>
 8002678:	2b40      	cmp	r3, #64	; 0x40
 800267a:	d86f      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800267c:	2b30      	cmp	r3, #48	; 0x30
 800267e:	d064      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x15a>
 8002680:	2b30      	cmp	r3, #48	; 0x30
 8002682:	d86b      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 8002684:	2b20      	cmp	r3, #32
 8002686:	d060      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x15a>
 8002688:	2b20      	cmp	r3, #32
 800268a:	d867      	bhi.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
 800268c:	2b00      	cmp	r3, #0
 800268e:	d05c      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x15a>
 8002690:	2b10      	cmp	r3, #16
 8002692:	d05a      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x15a>
 8002694:	e062      	b.n	800275c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6818      	ldr	r0, [r3, #0]
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	6899      	ldr	r1, [r3, #8]
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	f000 f95e 	bl	8002966 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80026b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	68ba      	ldr	r2, [r7, #8]
 80026c0:	609a      	str	r2, [r3, #8]
      break;
 80026c2:	e04f      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6818      	ldr	r0, [r3, #0]
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	6899      	ldr	r1, [r3, #8]
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	f000 f947 	bl	8002966 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	689a      	ldr	r2, [r3, #8]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026e6:	609a      	str	r2, [r3, #8]
      break;
 80026e8:	e03c      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6818      	ldr	r0, [r3, #0]
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	6859      	ldr	r1, [r3, #4]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	461a      	mov	r2, r3
 80026f8:	f000 f8be 	bl	8002878 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2150      	movs	r1, #80	; 0x50
 8002702:	4618      	mov	r0, r3
 8002704:	f000 f915 	bl	8002932 <TIM_ITRx_SetConfig>
      break;
 8002708:	e02c      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6818      	ldr	r0, [r3, #0]
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	6859      	ldr	r1, [r3, #4]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	461a      	mov	r2, r3
 8002718:	f000 f8dc 	bl	80028d4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2160      	movs	r1, #96	; 0x60
 8002722:	4618      	mov	r0, r3
 8002724:	f000 f905 	bl	8002932 <TIM_ITRx_SetConfig>
      break;
 8002728:	e01c      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	6859      	ldr	r1, [r3, #4]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	461a      	mov	r2, r3
 8002738:	f000 f89e 	bl	8002878 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2140      	movs	r1, #64	; 0x40
 8002742:	4618      	mov	r0, r3
 8002744:	f000 f8f5 	bl	8002932 <TIM_ITRx_SetConfig>
      break;
 8002748:	e00c      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4619      	mov	r1, r3
 8002754:	4610      	mov	r0, r2
 8002756:	f000 f8ec 	bl	8002932 <TIM_ITRx_SetConfig>
      break;
 800275a:	e003      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	73fb      	strb	r3, [r7, #15]
      break;
 8002760:	e000      	b.n	8002764 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002762:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002774:	7bfb      	ldrb	r3, [r7, #15]
}
 8002776:	4618      	mov	r0, r3
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002798:	bf00      	nop
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	bc80      	pop	{r7}
 80027a0:	4770      	bx	lr

080027a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027a2:	b480      	push	{r7}
 80027a4:	b083      	sub	sp, #12
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027aa:	bf00      	nop
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr

080027b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr
	...

080027c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a25      	ldr	r2, [pc, #148]	; (8002870 <TIM_Base_SetConfig+0xa8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d007      	beq.n	80027f0 <TIM_Base_SetConfig+0x28>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027e6:	d003      	beq.n	80027f0 <TIM_Base_SetConfig+0x28>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a22      	ldr	r2, [pc, #136]	; (8002874 <TIM_Base_SetConfig+0xac>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d108      	bne.n	8002802 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	68fa      	ldr	r2, [r7, #12]
 80027fe:	4313      	orrs	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a1a      	ldr	r2, [pc, #104]	; (8002870 <TIM_Base_SetConfig+0xa8>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d007      	beq.n	800281a <TIM_Base_SetConfig+0x52>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002810:	d003      	beq.n	800281a <TIM_Base_SetConfig+0x52>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a17      	ldr	r2, [pc, #92]	; (8002874 <TIM_Base_SetConfig+0xac>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d108      	bne.n	800282c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002820:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	4313      	orrs	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	695b      	ldr	r3, [r3, #20]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a07      	ldr	r2, [pc, #28]	; (8002870 <TIM_Base_SetConfig+0xa8>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d103      	bne.n	8002860 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	691a      	ldr	r2, [r3, #16]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	615a      	str	r2, [r3, #20]
}
 8002866:	bf00      	nop
 8002868:	3714      	adds	r7, #20
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr
 8002870:	40012c00 	.word	0x40012c00
 8002874:	40000400 	.word	0x40000400

08002878 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002878:	b480      	push	{r7}
 800287a:	b087      	sub	sp, #28
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a1b      	ldr	r3, [r3, #32]
 800288e:	f023 0201 	bic.w	r2, r3, #1
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	011b      	lsls	r3, r3, #4
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f023 030a 	bic.w	r3, r3, #10
 80028b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	621a      	str	r2, [r3, #32]
}
 80028ca:	bf00      	nop
 80028cc:	371c      	adds	r7, #28
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr

080028d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b087      	sub	sp, #28
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6a1b      	ldr	r3, [r3, #32]
 80028e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	f023 0210 	bic.w	r2, r3, #16
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	031b      	lsls	r3, r3, #12
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002910:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4313      	orrs	r3, r2
 800291a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	697a      	ldr	r2, [r7, #20]
 8002926:	621a      	str	r2, [r3, #32]
}
 8002928:	bf00      	nop
 800292a:	371c      	adds	r7, #28
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr

08002932 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002932:	b480      	push	{r7}
 8002934:	b085      	sub	sp, #20
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
 800293a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002948:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4313      	orrs	r3, r2
 8002950:	f043 0307 	orr.w	r3, r3, #7
 8002954:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	609a      	str	r2, [r3, #8]
}
 800295c:	bf00      	nop
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	bc80      	pop	{r7}
 8002964:	4770      	bx	lr

08002966 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002966:	b480      	push	{r7}
 8002968:	b087      	sub	sp, #28
 800296a:	af00      	add	r7, sp, #0
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
 8002972:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002980:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	021a      	lsls	r2, r3, #8
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	431a      	orrs	r2, r3
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	4313      	orrs	r3, r2
 800298e:	697a      	ldr	r2, [r7, #20]
 8002990:	4313      	orrs	r3, r2
 8002992:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	609a      	str	r2, [r3, #8]
}
 800299a:	bf00      	nop
 800299c:	371c      	adds	r7, #28
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	d101      	bne.n	80029bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029b8:	2302      	movs	r3, #2
 80029ba:	e041      	b.n	8002a40 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a14      	ldr	r2, [pc, #80]	; (8002a4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d009      	beq.n	8002a14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a08:	d004      	beq.n	8002a14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a10      	ldr	r2, [pc, #64]	; (8002a50 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d10c      	bne.n	8002a2e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	68ba      	ldr	r2, [r7, #8]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	40012c00 	.word	0x40012c00
 8002a50:	40000400 	.word	0x40000400

08002a54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr

08002a66 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b083      	sub	sp, #12
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bc80      	pop	{r7}
 8002a76:	4770      	bx	lr

08002a78 <__libc_init_array>:
 8002a78:	b570      	push	{r4, r5, r6, lr}
 8002a7a:	2600      	movs	r6, #0
 8002a7c:	4d0c      	ldr	r5, [pc, #48]	; (8002ab0 <__libc_init_array+0x38>)
 8002a7e:	4c0d      	ldr	r4, [pc, #52]	; (8002ab4 <__libc_init_array+0x3c>)
 8002a80:	1b64      	subs	r4, r4, r5
 8002a82:	10a4      	asrs	r4, r4, #2
 8002a84:	42a6      	cmp	r6, r4
 8002a86:	d109      	bne.n	8002a9c <__libc_init_array+0x24>
 8002a88:	f000 f822 	bl	8002ad0 <_init>
 8002a8c:	2600      	movs	r6, #0
 8002a8e:	4d0a      	ldr	r5, [pc, #40]	; (8002ab8 <__libc_init_array+0x40>)
 8002a90:	4c0a      	ldr	r4, [pc, #40]	; (8002abc <__libc_init_array+0x44>)
 8002a92:	1b64      	subs	r4, r4, r5
 8002a94:	10a4      	asrs	r4, r4, #2
 8002a96:	42a6      	cmp	r6, r4
 8002a98:	d105      	bne.n	8002aa6 <__libc_init_array+0x2e>
 8002a9a:	bd70      	pop	{r4, r5, r6, pc}
 8002a9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aa0:	4798      	blx	r3
 8002aa2:	3601      	adds	r6, #1
 8002aa4:	e7ee      	b.n	8002a84 <__libc_init_array+0xc>
 8002aa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aaa:	4798      	blx	r3
 8002aac:	3601      	adds	r6, #1
 8002aae:	e7f2      	b.n	8002a96 <__libc_init_array+0x1e>
 8002ab0:	08002b0c 	.word	0x08002b0c
 8002ab4:	08002b0c 	.word	0x08002b0c
 8002ab8:	08002b0c 	.word	0x08002b0c
 8002abc:	08002b10 	.word	0x08002b10

08002ac0 <memset>:
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4402      	add	r2, r0
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d100      	bne.n	8002aca <memset+0xa>
 8002ac8:	4770      	bx	lr
 8002aca:	f803 1b01 	strb.w	r1, [r3], #1
 8002ace:	e7f9      	b.n	8002ac4 <memset+0x4>

08002ad0 <_init>:
 8002ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad2:	bf00      	nop
 8002ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ad6:	bc08      	pop	{r3}
 8002ad8:	469e      	mov	lr, r3
 8002ada:	4770      	bx	lr

08002adc <_fini>:
 8002adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ade:	bf00      	nop
 8002ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ae2:	bc08      	pop	{r3}
 8002ae4:	469e      	mov	lr, r3
 8002ae6:	4770      	bx	lr
