/* Generated by Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3) */

/* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:17.8" */
module \debug_rom$dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom (clk_i, rst_ni, req_i, addr_i, rdata_o);
  wire \$auto$builder.cc:338:Biop$1479 ;
  wire [63:0] \$auto$rtlil.cc:2874:Mux$1487 ;
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:21.24" */
  input [63:0] addr_i;
  wire [63:0] addr_i;
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:51.39" */
  wire [4:0] addr_q;
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:18.24" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:27.29" */
  wire [1279:0] mem;
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:22.24" */
  output [63:0] rdata_o;
  wire [63:0] rdata_o;
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:20.24" */
  input req_i;
  wire req_i;
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:19.24" */
  input rst_ni;
  wire rst_ni;
  reg [49:0] \$auto$memory_bmux2rom.cc:63:execute$4821  [31:0];
  initial begin
    \$auto$memory_bmux2rom.cc:63:execute$4821 [0] = 50'h0000040300037;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [1] = 50'h0000041080037;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [2] = 50'h0000040a00037;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [3] = 50'h1f311c1fe0007;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [4] = 50'h000066f678839;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [5] = 50'h00d964019aa89;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [6] = 50'h089a09e281239;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [7] = 50'h1014400150219;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [8] = 50'h0211d80033a09;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [9] = 50'h00b04de281239;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [10] = 50'h0037448012201;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [11] = 50'h3d5f1bf410c71;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [12] = 50'h00dd64000028b;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [13] = 50'h081ac80198a89;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [14] = 50'h1f225cf6612b9;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [15] = 50'h081a480020039;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [16] = 50'h1f225cf6612b9;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [17] = 50'h39425d4f3f837;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [18] = 50'h1f227c2119411;
    \$auto$memory_bmux2rom.cc:63:execute$4821 [19] = 50'h1f201cf641239;
  end
  assign { \$auto$rtlil.cc:2874:Mux$1487 [63:62], \$auto$rtlil.cc:2874:Mux$1487 [60:59], \$auto$rtlil.cc:2874:Mux$1487 [57], \$auto$rtlil.cc:2874:Mux$1487 [61], \$auto$rtlil.cc:2874:Mux$1487 [55:53], \$auto$rtlil.cc:2874:Mux$1487 [50], \$auto$rtlil.cc:2874:Mux$1487 [48], \$auto$rtlil.cc:2874:Mux$1487 [46:42], \$auto$rtlil.cc:2874:Mux$1487 [40], \$auto$rtlil.cc:2874:Mux$1487 [38:36], \$auto$rtlil.cc:2874:Mux$1487 [34], \$auto$rtlil.cc:2874:Mux$1487 [31:20], \$auto$rtlil.cc:2874:Mux$1487 [18], \$auto$rtlil.cc:2874:Mux$1487 [16], \$auto$rtlil.cc:2874:Mux$1487 [19], \$auto$rtlil.cc:2874:Mux$1487 [14:12], \$auto$rtlil.cc:2874:Mux$1487 [52], \$auto$rtlil.cc:2874:Mux$1487 [10], \$auto$rtlil.cc:2874:Mux$1487 [41], \$auto$rtlil.cc:2874:Mux$1487 [8], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [6:2], \$auto$rtlil.cc:2874:Mux$1487 [33] } = \$auto$memory_bmux2rom.cc:63:execute$4821 [addr_q];
  \$lt  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1478  (
    .A(addr_q),
    .B(5'h14),
    .Y(\$auto$builder.cc:338:Biop$1479 )
  );
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:55.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(5'h00),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd5)
  ) \$auto$ff.cc:266:slice$4513  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(addr_i[7:3]),
    .EN(req_i),
    .Q(addr_q)
  );
  /* src = "../rtl/riscv-dbg/debug_rom/debug_rom.sv:68.7-68.29|../rtl/riscv-dbg/debug_rom/debug_rom.sv:67.5-69.8" */
  \$mux  #(
    .WIDTH(32'd50)
  ) \$procmux$1489  (
    .A(50'h0000000000000),
    .B({ \$auto$rtlil.cc:2874:Mux$1487 [63:62], \$auto$rtlil.cc:2874:Mux$1487 [60:59], \$auto$rtlil.cc:2874:Mux$1487 [57], \$auto$rtlil.cc:2874:Mux$1487 [61], \$auto$rtlil.cc:2874:Mux$1487 [55:53], \$auto$rtlil.cc:2874:Mux$1487 [50], \$auto$rtlil.cc:2874:Mux$1487 [48], \$auto$rtlil.cc:2874:Mux$1487 [46:42], \$auto$rtlil.cc:2874:Mux$1487 [40], \$auto$rtlil.cc:2874:Mux$1487 [38:36], \$auto$rtlil.cc:2874:Mux$1487 [34], \$auto$rtlil.cc:2874:Mux$1487 [31:20], \$auto$rtlil.cc:2874:Mux$1487 [18], \$auto$rtlil.cc:2874:Mux$1487 [16], \$auto$rtlil.cc:2874:Mux$1487 [19], \$auto$rtlil.cc:2874:Mux$1487 [14:12], \$auto$rtlil.cc:2874:Mux$1487 [52], \$auto$rtlil.cc:2874:Mux$1487 [10], \$auto$rtlil.cc:2874:Mux$1487 [41], \$auto$rtlil.cc:2874:Mux$1487 [8], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [6:2], \$auto$rtlil.cc:2874:Mux$1487 [33] }),
    .S(\$auto$builder.cc:338:Biop$1479 ),
    .Y({ rdata_o[63:62], rdata_o[60:59], rdata_o[57:53], rdata_o[50], rdata_o[48], rdata_o[46:42], rdata_o[40], rdata_o[38:36], rdata_o[34], rdata_o[31:20], rdata_o[18], rdata_o[16:2], rdata_o[0] })
  );
  assign { \$auto$rtlil.cc:2874:Mux$1487 [56], \$auto$rtlil.cc:2874:Mux$1487 [51], \$auto$rtlil.cc:2874:Mux$1487 [49], \$auto$rtlil.cc:2874:Mux$1487 [47], \$auto$rtlil.cc:2874:Mux$1487 [39], \$auto$rtlil.cc:2874:Mux$1487 [35], \$auto$rtlil.cc:2874:Mux$1487 [32], \$auto$rtlil.cc:2874:Mux$1487 [17], \$auto$rtlil.cc:2874:Mux$1487 [15], \$auto$rtlil.cc:2874:Mux$1487 [11], \$auto$rtlil.cc:2874:Mux$1487 [9], \$auto$rtlil.cc:2874:Mux$1487 [7], \$auto$rtlil.cc:2874:Mux$1487 [1:0] } = { \$auto$rtlil.cc:2874:Mux$1487 [61], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [41], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [33], \$auto$rtlil.cc:2874:Mux$1487 [19], \$auto$rtlil.cc:2874:Mux$1487 [19], \$auto$rtlil.cc:2874:Mux$1487 [52], \$auto$rtlil.cc:2874:Mux$1487 [41], \$auto$rtlil.cc:2874:Mux$1487 [58], \$auto$rtlil.cc:2874:Mux$1487 [33], \$auto$rtlil.cc:2874:Mux$1487 [33] };
  assign mem = 1280'h7b2000737b2024737b30257310852823f1402473a79ff06f7b2024737b30257310052423001000737b2024737b30257310052c2300c5151300c5551300000517fd5ff06ffa0418e3002474134004440300a40433f140247302041c63001474134004440300a4043310852023f140247300c5151300c55513000005177b3510737b2410730ff0000f000000130500006f000000130840006f000000130180006f;
  assign { rdata_o[61], rdata_o[58], rdata_o[52:51], rdata_o[49], rdata_o[47], rdata_o[41], rdata_o[39], rdata_o[35], rdata_o[33:32], rdata_o[19], rdata_o[17], rdata_o[1] } = { rdata_o[56], rdata_o[7], rdata_o[11], rdata_o[7], rdata_o[7], rdata_o[7], rdata_o[9], rdata_o[9], rdata_o[7], rdata_o[0], rdata_o[0], rdata_o[15], rdata_o[15], rdata_o[0] };
endmodule

/* src = "../rtl/riscv-dbg/dm_csrs.sv:18.8" */
module \dm_csrs$dm_top.i_dm_csrs (clk_i, rst_ni, next_dm_addr_i, testmode_i, ndmreset_o, ndmreset_ack_i, dmactive_o, unavailable_i, hartinfo_i, dmi_rst_ni, dmi_req_valid_i, dmi_req_ready_o, dmi_req_i, dmi_resp_valid_o, dmi_resp_ready_i, dmi_resp_o, halted_i, resumeack_i, hartsel_o, haltreq_o, resumereq_o
, clear_resumeack_o, cmd_valid_o, cmd_o, cmderror_valid_i, cmderror_i, cmdbusy_i, progbuf_o, data_o, data_i, data_valid_i, sbaddress_o, sbaddress_i, sbaddress_write_valid_o, sbreadonaddr_o, sbautoincrement_o, sbaccess_o, sbreadondata_o, sbdata_o, sbdata_read_valid_o, sbdata_write_valid_o, sbdata_i
, sbdata_valid_i, sbbusy_i, sberror_valid_i, sberror_i);
  wire \$auto$builder.cc:338:Biop$166 ;
  wire \$auto$builder.cc:338:Biop$168 ;
  wire \$auto$builder.cc:338:Biop$170 ;
  wire \$auto$builder.cc:338:Biop$196 ;
  wire \$auto$builder.cc:338:Biop$270 ;
  wire \$auto$builder.cc:338:Biop$274 ;
  wire \$auto$builder.cc:338:Biop$299 ;
  wire \$auto$builder.cc:338:Biop$301 ;
  wire [2:0] \$auto$builder.cc:338:Biop$379 ;
  wire \$auto$builder.cc:338:Biop$464 ;
  wire \$auto$builder.cc:338:Biop$571 ;
  wire \$auto$builder.cc:364:Unop$110 ;
  wire \$auto$builder.cc:364:Unop$136 ;
  wire [2:0] \$auto$builder.cc:364:Unop$377 ;
  wire \$auto$builder.cc:364:Unop$462 ;
  wire \$auto$builder.cc:364:Unop$466 ;
  wire \$auto$builder.cc:364:Unop$564 ;
  wire \$auto$builder.cc:364:Unop$609 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4515 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4517 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4519 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4524 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4526 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4533 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4535 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4537 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4539 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4566 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4568 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4570 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4572 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4574 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4601 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4603 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4673 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4687 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4689 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4691 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4705 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4707 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4723 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4725 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4521 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4530 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4541 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4576 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4607 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4677 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4693 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4711 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4729 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4810 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4439 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4443 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4447 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4449 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4814 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4820 ;
  wire \$auto$opt_share.cc:222:merge_operators$4798 ;
  wire \$auto$rtlil.cc:2792:Le$174 ;
  wire \$auto$rtlil.cc:2792:Le$224 ;
  wire \$auto$rtlil.cc:2793:Eq$204 ;
  wire \$auto$rtlil.cc:2793:Eq$206 ;
  wire \$auto$rtlil.cc:2793:Eq$208 ;
  wire \$auto$rtlil.cc:2793:Eq$216 ;
  wire \$auto$rtlil.cc:2793:Eq$218 ;
  wire \$auto$rtlil.cc:2793:Eq$220 ;
  wire \$auto$rtlil.cc:2793:Eq$222 ;
  wire \$auto$rtlil.cc:2793:Eq$254 ;
  wire \$auto$rtlil.cc:2793:Eq$256 ;
  wire \$auto$rtlil.cc:2793:Eq$258 ;
  wire \$auto$rtlil.cc:2793:Eq$260 ;
  wire \$auto$rtlil.cc:2793:Eq$262 ;
  wire \$auto$rtlil.cc:2793:Eq$264 ;
  wire \$auto$rtlil.cc:2793:Eq$266 ;
  wire \$auto$rtlil.cc:2793:Eq$268 ;
  wire \$auto$rtlil.cc:2793:Eq$279 ;
  wire \$auto$rtlil.cc:2797:Ge$176 ;
  wire \$auto$rtlil.cc:2797:Ge$226 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$178 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$228 ;
  wire [31:0] \$auto$rtlil.cc:2874:Mux$184 ;
  wire \$auto$rtlil.cc:2874:Mux$194 ;
  wire [31:0] \$auto$rtlil.cc:2874:Mux$234 ;
  wire \$auto$rtlil.cc:2874:Mux$244 ;
  wire [63:0] \$auto$rtlil.cc:2875:Bwmux$327 ;
  wire \$auto$rtlil.cc:2876:Pmux$4800 ;
  wire [63:0] \$auto$rtlil.cc:2896:Demux$323 ;
  wire [255:0] \$auto$rtlil.cc:2896:Demux$437 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:300.11-309.14" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$201 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:320.11-331.14" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$251 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$288 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:375.13-385.16" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$340 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:416.11-426.14" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$400 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$454 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$521 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  wire \$auto$slang_frontend.cc:694:finish$\cmd_valid_q$624 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:306.13-308.16" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$199 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:300.11-309.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$200 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$287 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:382.15-384.18" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$338 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:375.13-385.16" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$339 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:405.11-412.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$385 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$519 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_d$535 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderr_q$622 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\command_q$623 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\data_q$630 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$518 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  /* unused_bits = "0 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  /* unused_bits = "0" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 ;
  wire \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$365 ;
  wire \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$529 ;
  wire \$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$545 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  wire [255:0] \$auto$slang_frontend.cc:694:finish$\progbuf_q$629 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:348.11-354.14" */
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$277 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14" */
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$285 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  wire [33:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\sbaddr_d$524 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\sbaddr_d[0]$484 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:484.11-489.14" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\sbaddr_d[32]$493 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\sbaddr_q$627 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14" */
  wire \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$482 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  wire \$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$516 ;
  wire [28:0] \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 ;
  wire [28:0] \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 ;
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 21" */
  wire [28:0] \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:348.11-354.14" */
  wire \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$276 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  wire \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$289 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  wire \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14" */
  wire \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$483 ;
  wire [29:0] \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\sbdata_q$628 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  wire \$auto$slang_frontend.cc:694:finish$\sbdata_read_valid_o$286 ;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:171.23" */
  wire [31:0] abstractauto_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:171.39" */
  wire [31:0] abstractauto_q;
  wire [12:0] abstractcs;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:219.15" */
  wire [3:0] autoexecdata_idx;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:50.45" */
  output clear_resumeack_o;
  wire clear_resumeack_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:23.45" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:53.45" */
  output [31:0] cmd_o;
  wire [31:0] cmd_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:170.23" */
  wire cmd_valid_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:52.45" */
  output cmd_valid_o;
  wire cmd_valid_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:170.36" */
  wire cmd_valid_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:56.45" */
  input cmdbusy_i;
  wire cmdbusy_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:168.23" */
  wire [2:0] cmderr_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:168.33" */
  wire [2:0] cmderr_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:55.45" */
  input [2:0] cmderror_i;
  wire [2:0] cmderror_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:54.45" */
  input cmderror_valid_i;
  wire cmderror_valid_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:169.23" */
  wire [31:0] command_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:169.34" */
  wire [31:0] command_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:179.35" */
  wire [63:0] data_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:61.45" */
  input [63:0] data_i;
  wire [63:0] data_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:59.45" */
  output [63:0] data_o;
  wire [63:0] data_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:179.43" */
  wire [63:0] data_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:62.45" */
  input data_valid_i;
  wire data_valid_i;
  wire [6:0] dm_csr_addr;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:39.45" */
  output dmactive_o;
  wire dmactive_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:166.23" */
  /* unused_bits = "0" */
  wire [31:0] dmcontrol_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:166.36" */
  wire [31:0] dmcontrol_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:31.45" */
  input [40:0] dmi_req_i;
  wire [40:0] dmi_req_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:30.45" */
  output dmi_req_ready_o;
  wire dmi_req_ready_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:29.45" */
  input dmi_req_valid_i;
  wire dmi_req_valid_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:35.45" */
  output [33:0] dmi_resp_o;
  wire [33:0] dmi_resp_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:34.45" */
  input dmi_resp_ready_i;
  wire dmi_resp_ready_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:33.45" */
  output dmi_resp_valid_o;
  wire dmi_resp_valid_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:27.45" */
  input dmi_rst_ni;
  wire dmi_rst_ni;
  wire [19:0] dmstatus;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:88.16" */
  wire [1:0] dtm_op;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:100.47" */
  wire [31:0] halted;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:201.30" */
  wire [1:0] halted_aligned;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:104.40" */
  wire [31:0] halted_flat1;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:105.40" */
  wire [31:0] halted_flat2;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:106.16" */
  wire [31:0] halted_flat3;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:43.45" */
  input halted_i;
  wire halted_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:101.36" */
  wire [31:0] halted_reshaped0;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:102.37" */
  wire [31:0] halted_reshaped1;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:103.37" */
  wire [31:0] halted_reshaped2;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:48.45" */
  output haltreq_o;
  wire haltreq_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:99.16" */
  wire [31:0] haltsum0;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:99.26" */
  wire [31:0] haltsum1;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:99.36" */
  wire [31:0] haltsum2;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:99.46" */
  wire [31:0] haltsum3;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:209.39" */
  wire [63:0] hartinfo_aligned;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:42.45" */
  input [31:0] hartinfo_i;
  wire [31:0] hartinfo_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:109.16" */
  wire [14:0] hartsel_idx0;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:122.15" */
  wire [9:0] hartsel_idx1;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:139.15" */
  wire [4:0] hartsel_idx2;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:47.45" */
  output [19:0] hartsel_o;
  wire [19:0] hartsel_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:176.23" */
  wire havereset_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:199.30" */
  wire [1:0] havereset_d_aligned;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:176.36" */
  wire havereset_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:199.51" */
  wire [1:0] havereset_q_aligned;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:38.45" */
  input ndmreset_ack_i;
  wire ndmreset_ack_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:37.45" */
  output ndmreset_o;
  wire ndmreset_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:25.45" */
  input [31:0] next_dm_addr_i;
  wire [31:0] next_dm_addr_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:178.37" */
  wire [255:0] progbuf_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:58.45" */
  output [255:0] progbuf_o;
  wire [255:0] progbuf_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:178.48" */
  wire [255:0] progbuf_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:92.16" */
  wire resp_queue_empty;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:91.16" */
  wire resp_queue_full;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:183.18" */
  wire [33:0] resp_queue_inp;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:94.16" */
  wire resp_queue_pop;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:93.16" */
  wire resp_queue_push;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:200.30" */
  wire [1:0] resumeack_aligned;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:45.45" */
  input resumeack_i;
  wire resumeack_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:49.45" */
  output resumereq_o;
  wire resumereq_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:24.45" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:70.45" */
  output [2:0] sbaccess_o;
  wire [2:0] sbaccess_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:173.23" */
  wire [63:0] sbaddr_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:173.33" */
  wire [63:0] sbaddr_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:65.45" */
  input [31:0] sbaddress_i;
  wire [31:0] sbaddress_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:64.45" */
  output [31:0] sbaddress_o;
  wire [31:0] sbaddress_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:66.45" */
  output sbaddress_write_valid_o;
  wire sbaddress_write_valid_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:69.45" */
  output sbautoincrement_o;
  wire sbautoincrement_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:80.45" */
  input sbbusy_i;
  wire sbbusy_i;
  wire [28:0] sbcs_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:172.31" */
  wire [31:0] sbcs_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:174.23" */
  wire [63:0] sbdata_d;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:77.45" */
  input [31:0] sbdata_i;
  wire [31:0] sbdata_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:73.45" */
  output [31:0] sbdata_o;
  wire [31:0] sbdata_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:174.33" */
  wire [63:0] sbdata_q;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:74.45" */
  output sbdata_read_valid_o;
  wire sbdata_read_valid_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:78.45" */
  input sbdata_valid_i;
  wire sbdata_valid_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:75.45" */
  output sbdata_write_valid_o;
  wire sbdata_write_valid_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:82.45" */
  input [2:0] sberror_i;
  wire [2:0] sberror_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:81.45" */
  input sberror_valid_i;
  wire sberror_valid_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:68.45" */
  output sbreadonaddr_o;
  wire sbreadonaddr_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:72.45" */
  output sbreadondata_o;
  wire sbreadondata_o;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:181.26" */
  wire selected_hart;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:26.45" */
  input testmode_i;
  wire testmode_i;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:200.49" */
  wire [1:0] unavailable_aligned;
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:44.45" */
  input unavailable_i;
  wire unavailable_i;
  \$bwmux  #(
    .WIDTH(32'd64)
  ) \$auto$builder.cc:128:Bwmux$326  (
    .A(data_q),
    .B({ dmi_req_i[31:0], dmi_req_i[31:0] }),
    .S({ \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31] }),
    .Y(\$auto$rtlil.cc:2875:Bwmux$327 )
  );
  \$bwmux  #(
    .WIDTH(32'd256)
  ) \$auto$builder.cc:128:Bwmux$440  (
    .A(progbuf_q),
    .B({ dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0], dmi_req_i[31:0] }),
    .S({ \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31] }),
    .Y(progbuf_d)
  );
  \$mux  #(
    .WIDTH(32'd32)
  ) \$auto$builder.cc:195:Bmux$181  (
    .A(data_q[31:0]),
    .B(data_q[63:32]),
    .S(dmi_req_i[34]),
    .Y(\$auto$rtlil.cc:2874:Mux$184 )
  );
  \$bmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$auto$builder.cc:195:Bmux$191  (
    .A({ 14'bxxxx0000000000, abstractauto_q[1:0] }),
    .S({ autoexecdata_idx[3:2], dmi_req_i[35:34] }),
    .Y(\$auto$rtlil.cc:2874:Mux$194 )
  );
  \$bmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd32)
  ) \$auto$builder.cc:195:Bmux$231  (
    .A(progbuf_q),
    .S(dmi_req_i[36:34]),
    .Y(\$auto$rtlil.cc:2874:Mux$234 )
  );
  \$bmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd1)
  ) \$auto$builder.cc:195:Bmux$241  (
    .A({ 8'h00, abstractauto_q[23:16] }),
    .S(dmi_req_i[37:34]),
    .Y(\$auto$rtlil.cc:2874:Mux$244 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$111  (
    .A(halted_i),
    .B(\$auto$builder.cc:364:Unop$110 ),
    .Y(dmstatus[9])
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$145  (
    .A(\$auto$builder.cc:364:Unop$136 ),
    .B(\$auto$builder.cc:364:Unop$110 ),
    .Y(dmstatus[11])
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$165  (
    .A(dmi_req_ready_o),
    .B(dmi_req_valid_i),
    .Y(\$auto$builder.cc:338:Biop$166 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$167  (
    .A(dmi_req_i[33:32]),
    .B(1'h1),
    .Y(\$auto$builder.cc:338:Biop$168 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$169  (
    .A(\$auto$builder.cc:338:Biop$166 ),
    .B(\$auto$builder.cc:338:Biop$168 ),
    .Y(\$auto$builder.cc:338:Biop$170 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$195  (
    .A(cmderr_q),
    .Y(\$auto$builder.cc:338:Biop$196 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$269  (
    .A(sbbusy_i),
    .B(sbcs_q[22]),
    .Y(\$auto$builder.cc:338:Biop$270 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$273  (
    .A(sbcs_q[14:12]),
    .Y(\$auto$builder.cc:338:Biop$274 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$298  (
    .A(dmi_req_i[33:32]),
    .B(2'h2),
    .Y(\$auto$builder.cc:338:Biop$299 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$300  (
    .A(\$auto$builder.cc:338:Biop$166 ),
    .B(\$auto$builder.cc:338:Biop$299 ),
    .Y(\$auto$builder.cc:338:Biop$301 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd3)
  ) \$auto$builder.cc:330:Biop$378  (
    .A(\$auto$builder.cc:364:Unop$377 ),
    .B(cmderr_q),
    .Y(\$auto$builder.cc:338:Biop$379 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$463  (
    .A(sbcs_q[22]),
    .B(\$auto$builder.cc:364:Unop$462 ),
    .Y(\$auto$builder.cc:338:Biop$464 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$51  (
    .A(dmi_req_valid_i),
    .B(dmi_req_ready_o),
    .Y(resp_queue_push)
  );
  \$sub  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd2)
  ) \$auto$builder.cc:330:Biop$54  (
    .A(dmi_req_i[37:36]),
    .B(1'h1),
    .Y(autoexecdata_idx[3:2])
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$565  (
    .A(\$auto$builder.cc:364:Unop$564 ),
    .B(\$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [30]),
    .Y(clear_resumeack_o)
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$570  (
    .A(dmcontrol_q[30]),
    .B(resumeack_i),
    .Y(\$auto$builder.cc:338:Biop$571 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$606  (
    .A(dmi_resp_ready_i),
    .B(dmi_resp_valid_o),
    .Y(resp_queue_pop)
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$109  (
    .A(unavailable_i),
    .Y(\$auto$builder.cc:364:Unop$110 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$135  (
    .A(halted_i),
    .Y(\$auto$builder.cc:364:Unop$136 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd3)
  ) \$auto$builder.cc:359:Unop$376  (
    .A(dmi_req_i[10:8]),
    .Y(\$auto$builder.cc:364:Unop$377 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$461  (
    .A(dmi_req_i[22]),
    .Y(\$auto$builder.cc:364:Unop$462 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$465  (
    .A(dmi_req_i[14:12]),
    .Y(\$auto$builder.cc:364:Unop$466 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$47  (
    .A(resp_queue_empty),
    .Y(dmi_resp_valid_o)
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$49  (
    .A(resp_queue_full),
    .Y(dmi_req_ready_o)
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$563  (
    .A(dmcontrol_q[30]),
    .Y(\$auto$builder.cc:364:Unop$564 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$608  (
    .A(dmi_rst_ni),
    .Y(\$auto$builder.cc:364:Unop$609 )
  );
  \$demux  #(
    .S_WIDTH(32'd1),
    .WIDTH(32'd1)
  ) \$auto$builder.cc:38:Demux$322  (
    .A(1'h1),
    .S(dmi_req_i[34]),
    .Y({ \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [31] })
  );
  \$demux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$auto$builder.cc:38:Demux$436  (
    .A(1'h1),
    .S(dmi_req_i[36:34]),
    .Y({ \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [31] })
  );
  \$le  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:44:Le$173  (
    .A(dmi_req_i[40:34]),
    .B(3'h5),
    .Y(\$auto$rtlil.cc:2792:Le$174 )
  );
  \$le  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:44:Le$223  (
    .A(dmi_req_i[40:34]),
    .B(6'h27),
    .Y(\$auto$rtlil.cc:2792:Le$224 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$203  (
    .A(dmi_req_i[40:34]),
    .B(5'h10),
    .Y(\$auto$rtlil.cc:2793:Eq$204 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$205  (
    .A(dmi_req_i[40:34]),
    .B(5'h11),
    .Y(\$auto$rtlil.cc:2793:Eq$206 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$207  (
    .A(dmi_req_i[40:34]),
    .B(5'h12),
    .Y(\$auto$rtlil.cc:2793:Eq$208 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$215  (
    .A(dmi_req_i[40:34]),
    .B(5'h16),
    .Y(\$auto$rtlil.cc:2793:Eq$216 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$217  (
    .A(dmi_req_i[40:34]),
    .B(5'h18),
    .Y(\$auto$rtlil.cc:2793:Eq$218 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$219  (
    .A(dmi_req_i[40:34]),
    .B(5'h17),
    .Y(\$auto$rtlil.cc:2793:Eq$220 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$221  (
    .A(dmi_req_i[40:34]),
    .B(5'h1d),
    .Y(\$auto$rtlil.cc:2793:Eq$222 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd7),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$253  (
    .A(dmi_req_i[40:34]),
    .B(7'h40),
    .Y(\$auto$rtlil.cc:2793:Eq$254 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$255  (
    .A(dmi_req_i[40:34]),
    .B(5'h13),
    .Y(\$auto$rtlil.cc:2793:Eq$256 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$257  (
    .A(dmi_req_i[40:34]),
    .B(6'h34),
    .Y(\$auto$rtlil.cc:2793:Eq$258 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$259  (
    .A(dmi_req_i[40:34]),
    .B(6'h35),
    .Y(\$auto$rtlil.cc:2793:Eq$260 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$261  (
    .A(dmi_req_i[40:34]),
    .B(6'h38),
    .Y(\$auto$rtlil.cc:2793:Eq$262 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$263  (
    .A(dmi_req_i[40:34]),
    .B(6'h39),
    .Y(\$auto$rtlil.cc:2793:Eq$264 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$265  (
    .A(dmi_req_i[40:34]),
    .B(6'h3a),
    .Y(\$auto$rtlil.cc:2793:Eq$266 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$267  (
    .A(dmi_req_i[40:34]),
    .B(6'h3c),
    .Y(\$auto$rtlil.cc:2793:Eq$268 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd7),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$278  (
    .A(dmi_req_i[40:34]),
    .B(6'h3d),
    .Y(\$auto$rtlil.cc:2793:Eq$279 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:88:LogicAnd$177  (
    .A(\$auto$rtlil.cc:2797:Ge$176 ),
    .B(\$auto$rtlil.cc:2792:Le$174 ),
    .Y(\$auto$rtlil.cc:2806:LogicAnd$178 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:88:LogicAnd$227  (
    .A(\$auto$rtlil.cc:2797:Ge$226 ),
    .B(\$auto$rtlil.cc:2792:Le$224 ),
    .Y(\$auto$rtlil.cc:2806:LogicAnd$228 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4514  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbdata_q$628 [31:0]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4521 ),
    .Q(sbdata_q[31:0])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4523  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbdata_q$628 [63:32]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4530 ),
    .Q(sbdata_q[63:32])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(6'h00),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd6)
  ) \$auto$ff.cc:266:slice$4532  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [28:23]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4541 ),
    .Q(sbcs_q[28:23])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4543  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [15]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4541 ),
    .Q(sbcs_q[15])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4554  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [20]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4541 ),
    .Q(sbcs_q[20])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(3'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$auto$ff.cc:266:slice$4565  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [14:12]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4576 ),
    .Q(sbcs_q[14:12])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4578  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [16]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4541 ),
    .Q(sbcs_q[16])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(3'h2),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$auto$ff.cc:266:slice$4589  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [19:17]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4541 ),
    .Q(sbcs_q[19:17])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4600  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [255:224]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4607 ),
    .Q(progbuf_q[255:224])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4609  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [223:192]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4607 ),
    .Q(progbuf_q[223:192])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4618  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [191:160]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4607 ),
    .Q(progbuf_q[191:160])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4627  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [159:128]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4607 ),
    .Q(progbuf_q[159:128])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4636  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [127:96]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4607 ),
    .Q(progbuf_q[127:96])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4645  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [95:64]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4607 ),
    .Q(progbuf_q[95:64])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4654  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [63:32]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4607 ),
    .Q(progbuf_q[63:32])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4663  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 [31:0]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4607 ),
    .Q(progbuf_q[31:0])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4672  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [1]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4677 ),
    .Q(dmcontrol_q[1])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4679  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [31]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4677 ),
    .Q(dmcontrol_q[31])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4686  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\data_q$630 [63:32]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4693 ),
    .Q(data_q[63:32])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(32'd0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd32)
  ) \$auto$ff.cc:266:slice$4695  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\data_q$630 [31:0]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4693 ),
    .Q(data_q[31:0])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(24'h000000),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd24)
  ) \$auto$ff.cc:266:slice$4704  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\command_q$623 [23:0]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4711 ),
    .Q(command_q[23:0])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(8'h00),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd8)
  ) \$auto$ff.cc:266:slice$4713  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\command_q$623 [31:24]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4711 ),
    .Q(command_q[31:24])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4740  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29]),
    .Q(sbcs_q[29])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4809  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(dmi_req_i[0]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4810 ),
    .Q(dmcontrol_q[0])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(8'h00),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd8)
  ) \$auto$ff.cc:266:slice$4817  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [23:16]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4729 ),
    .Q(abstractauto_q[23:16])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(2'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$auto$ff.cc:266:slice$4818  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [1:0]),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4729 ),
    .Q(abstractauto_q[1:0])
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4516  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$268 , dmcontrol_q[0], sbdata_valid_i }),
    .B(4'ha),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4515 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4518  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$builder.cc:338:Biop$270 , \$auto$rtlil.cc:2793:Eq$268 , dmcontrol_q[0], sbdata_valid_i }),
    .B(5'h1e),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4517 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4520  (
    .A({ \$auto$builder.cc:338:Biop$301 , dmcontrol_q[0], sbdata_valid_i }),
    .B(3'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4519 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4525  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$279 , \$auto$builder.cc:338:Biop$270 , dmcontrol_q[0], sbdata_valid_i }),
    .B(5'h1e),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4524 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4527  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$279 , dmcontrol_q[0], sbdata_valid_i }),
    .B(4'ha),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4526 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4534  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmcontrol_q[0], sbbusy_i }),
    .B(4'hf),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4533 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4536  (
    .A({ \$auto$opt_reduce.cc:137:opt_pmux$4439 , \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmcontrol_q[0] }),
    .B(4'h5),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4535 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4538  (
    .A({ \$auto$builder.cc:338:Biop$301 , dmcontrol_q[0] }),
    .B(2'h1),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4537 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4540  (
    .A({ \$auto$opt_reduce.cc:137:opt_pmux$4439 , \$auto$builder.cc:338:Biop$301 , dmcontrol_q[0] }),
    .B(3'h7),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4539 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4567  (
    .A({ \$auto$builder.cc:364:Unop$466 , \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmcontrol_q[0], sberror_valid_i, sbbusy_i }),
    .B(6'h1c),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4566 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4569  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmcontrol_q[0], sberror_valid_i, sbbusy_i }),
    .B(5'h1d),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4568 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4571  (
    .A({ \$auto$opt_reduce.cc:137:opt_pmux$4439 , \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$262 , dmcontrol_q[0], sberror_valid_i }),
    .B(5'h0a),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4570 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4573  (
    .A({ \$auto$builder.cc:338:Biop$301 , dmcontrol_q[0], sberror_valid_i }),
    .B(3'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4572 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4575  (
    .A({ \$auto$opt_reduce.cc:137:opt_pmux$4439 , \$auto$builder.cc:338:Biop$301 , dmcontrol_q[0], sberror_valid_i }),
    .B(4'he),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4574 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4602  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2806:LogicAnd$228 , dmcontrol_q[0], cmdbusy_i }),
    .B(4'hf),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4601 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4604  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2806:LogicAnd$228 , dmcontrol_q[0] }),
    .B(3'h5),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4603 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4674  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$204 , dmcontrol_q[0] }),
    .B(3'h5),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4673 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4688  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2806:LogicAnd$178 , dmcontrol_q[0], data_valid_i, cmdbusy_i }),
    .B(5'h1d),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4687 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4690  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2806:LogicAnd$178 , dmcontrol_q[0], data_valid_i }),
    .B(4'ha),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4689 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4692  (
    .A({ \$auto$builder.cc:338:Biop$301 , dmcontrol_q[0], data_valid_i }),
    .B(3'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4691 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4706  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$220 , dmcontrol_q[0], cmdbusy_i }),
    .B(4'hf),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4705 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4708  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$220 , dmcontrol_q[0] }),
    .B(3'h5),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4707 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4724  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$218 , dmcontrol_q[0], cmdbusy_i }),
    .B(4'hf),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4723 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4726  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$218 , dmcontrol_q[0] }),
    .B(3'h5),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4725 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4522  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4515 , \$auto$opt_dff.cc:194:make_patterns_logic$4517 , \$auto$opt_dff.cc:194:make_patterns_logic$4519  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4521 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4531  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4519 , \$auto$opt_dff.cc:194:make_patterns_logic$4524 , \$auto$opt_dff.cc:194:make_patterns_logic$4526  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4530 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4542  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4539 , \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4533 , \$auto$opt_dff.cc:194:make_patterns_logic$4535  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4541 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4577  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4570 , \$auto$opt_dff.cc:194:make_patterns_logic$4566 , \$auto$opt_dff.cc:194:make_patterns_logic$4568 , \$auto$opt_dff.cc:194:make_patterns_logic$4572 , \$auto$opt_dff.cc:194:make_patterns_logic$4574  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4576 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4608  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4601 , \$auto$opt_dff.cc:194:make_patterns_logic$4603  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4607 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4678  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4673  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4677 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4694  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4689 , \$auto$opt_dff.cc:194:make_patterns_logic$4687 , \$auto$opt_dff.cc:194:make_patterns_logic$4691  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4693 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4712  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4705 , \$auto$opt_dff.cc:194:make_patterns_logic$4707  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4711 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4730  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4537 , \$auto$opt_dff.cc:194:make_patterns_logic$4725 , \$auto$opt_dff.cc:194:make_patterns_logic$4723  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4729 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4811  (
    .A({ \$auto$builder.cc:338:Biop$301 , \$auto$rtlil.cc:2793:Eq$204  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4810 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:2140:replace_const_cells$4503  (
    .A(dmi_req_i[40:36]),
    .Y(\$auto$rtlil.cc:2797:Ge$176 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:2140:replace_const_cells$4504  (
    .A(dmi_req_i[40:39]),
    .Y(\$auto$rtlil.cc:2797:Ge$226 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4442  (
    .A({ \$auto$rtlil.cc:2806:LogicAnd$228 , \$auto$rtlil.cc:2793:Eq$220 , \$auto$rtlil.cc:2793:Eq$218 , \$auto$rtlil.cc:2806:LogicAnd$178  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4443 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4444  (
    .A({ \$auto$rtlil.cc:2793:Eq$279 , \$auto$rtlil.cc:2793:Eq$268 , \$auto$rtlil.cc:2793:Eq$266 , \$auto$rtlil.cc:2793:Eq$264  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4439 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4446  (
    .A({ \$auto$rtlil.cc:2806:LogicAnd$228 , \$auto$rtlil.cc:2806:LogicAnd$178  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4447 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4448  (
    .A({ \$auto$rtlil.cc:2793:Eq$279 , \$auto$rtlil.cc:2793:Eq$268  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4449 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4813  (
    .A({ \$auto$rtlil.cc:2793:Eq$279 , \$auto$rtlil.cc:2793:Eq$268 , \$auto$rtlil.cc:2793:Eq$266 , \$auto$rtlil.cc:2793:Eq$264 , \$auto$rtlil.cc:2793:Eq$262 , \$auto$rtlil.cc:2806:LogicAnd$228 , \$auto$rtlil.cc:2793:Eq$220 , \$auto$rtlil.cc:2793:Eq$218 , \$auto$rtlil.cc:2793:Eq$216 , \$auto$rtlil.cc:2806:LogicAnd$178  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4814 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4819  (
    .A({ \$auto$rtlil.cc:2793:Eq$260 , \$auto$rtlil.cc:2793:Eq$258 , \$auto$rtlil.cc:2793:Eq$256 , \$auto$rtlil.cc:2793:Eq$254  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4820 )
  );
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$auto$opt_share.cc:246:merge_operators$4799  (
    .A(cmdbusy_i),
    .B({ sbbusy_i, \$auto$builder.cc:338:Biop$270  }),
    .S({ \$auto$rtlil.cc:2793:Eq$262 , \$auto$opt_reduce.cc:137:opt_pmux$4439  }),
    .Y(\$auto$rtlil.cc:2876:Pmux$4800 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$cmd_valid_q  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\cmd_valid_q$624 ),
    .Q(cmd_valid_q)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(3'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$driver$cmderr_q  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\cmderr_q$622 ),
    .Q(cmderr_q)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$dmcontrol_q.resumereq  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [30]),
    .Q(dmcontrol_q[30])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h1),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$havereset_q  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(havereset_d),
    .Q(havereset_q)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(64'h0000000000000000),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd64)
  ) \$driver$sbaddr_q  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbaddr_q$627 ),
    .Q(sbaddr_q)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$sbcs_q.sbbusy  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [21]),
    .Q(sbcs_q[21])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:611.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$sbcs_q.sbbusyerror  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [22]),
    .Q(sbcs_q[22])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:554.7-554.36|../rtl/riscv-dbg/dm_csrs.sv:553.5-555.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2856  (
    .A(\$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [30]),
    .B(1'h0),
    .S(\$auto$builder.cc:338:Biop$571 ),
    .Y(dmcontrol_d[30])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:536.7-536.32|../rtl/riscv-dbg/dm_csrs.sv:535.5-537.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$2875  (
    .A({ dmi_req_i[31:0], dmi_req_i[31:0] }),
    .B({ 32'h00000000, sbdata_i }),
    .S(sbdata_valid_i),
    .Y(sbdata_d)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:532.7-532.34|../rtl/riscv-dbg/dm_csrs.sv:531.5-533.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2883  (
    .A({ \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14] }),
    .B(sberror_i),
    .S(sberror_valid_i),
    .Y(sbcs_d[14:12])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:525.7-525.45|../rtl/riscv-dbg/dm_csrs.sv:524.5-526.8" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2890  (
    .A(\$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$545 ),
    .B(ndmreset_ack_i),
    .Y(havereset_d)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:520.7-520.23|../rtl/riscv-dbg/dm_csrs.sv:519.5-521.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$2896  (
    .A(\$auto$rtlil.cc:2875:Bwmux$327 ),
    .B(data_i),
    .S(data_valid_i),
    .Y(data_d)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:515.7-515.29|../rtl/riscv-dbg/dm_csrs.sv:514.5-516.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2901  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmderr_d$535 ),
    .B(cmderror_i),
    .S(cmderror_valid_i),
    .Y(cmderr_d)
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:503.47-506.14|../rtl/riscv-dbg/dm_csrs.sv:503.11-508.14" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2914  (
    .A(\$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294 ),
    .B(\$auto$builder.cc:338:Biop$270 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$483 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:484.11-489.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$2936  (
    .A(32'd0),
    .B(\$auto$slang_frontend.cc:694:finish$\sbaddr_d[32]$493 ),
    .S(\$auto$rtlil.cc:2793:Eq$266 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbaddr_d$524 [63:32])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$2949  (
    .A(sbaddress_i),
    .B(\$auto$slang_frontend.cc:694:finish$\sbaddr_d[0]$484 ),
    .S(\$auto$rtlil.cc:2793:Eq$264 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbaddr_d$524 [31:0])
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:493.47-496.14|../rtl/riscv-dbg/dm_csrs.sv:493.11-499.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2977  (
    .A(\$auto$builder.cc:338:Biop$274 ),
    .B(1'h0),
    .S(\$auto$builder.cc:338:Biop$270 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$482 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:503.47-506.14|../rtl/riscv-dbg/dm_csrs.sv:503.11-508.14" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2986  (
    .A(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1]),
    .B(\$auto$rtlil.cc:2876:Pmux$4800 ),
    .Y(\$auto$opt_share.cc:222:merge_operators$4798 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:484.47-487.14|../rtl/riscv-dbg/dm_csrs.sv:484.11-489.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3008  (
    .A(dmi_req_i[31:0]),
    .B(32'd0),
    .S(\$auto$builder.cc:338:Biop$270 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbaddr_d[32]$493 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:474.47-477.14|../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3053  (
    .A(dmi_req_i[31:0]),
    .B(sbaddress_i),
    .S(\$auto$builder.cc:338:Biop$270 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbaddr_d[0]$484 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:461.25-464.14|../rtl/riscv-dbg/dm_csrs.sv:461.11-470.14" */
  \$mux  #(
    .WIDTH(32'd20)
  ) \$procmux$3091  (
    .A({ dmi_req_i[21:15], 1'h0, dmi_req_i[11:0] }),
    .B({ sbcs_q[21], 8'bxxxxxxx0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] }),
    .S(sbbusy_i),
    .Y({ \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [21:14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [11:0] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:461.25-464.14|../rtl/riscv-dbg/dm_csrs.sv:461.11-470.14" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3104  (
    .A(\$auto$builder.cc:338:Biop$464 ),
    .B(sbbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [22])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:455.15-455.41|../rtl/riscv-dbg/dm_csrs.sv:454.13-456.16" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3143  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ),
    .B(3'h1),
    .S(\$auto$builder.cc:338:Biop$196 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$338 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:444.27-452.14|../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3176  (
    .A(\$auto$rtlil.cc:2874:Mux$244 ),
    .B(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 ),
    .S(cmdbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$454 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:444.27-452.14|../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3206  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ),
    .B(\$auto$slang_frontend.cc:694:finish$\cmderr_d$338 ),
    .S(cmdbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$339 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:416.27-421.14|../rtl/riscv-dbg/dm_csrs.sv:416.11-426.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3308  (
    .A(1'h1),
    .B(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 ),
    .S(cmdbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$400 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:406.13-406.71|../rtl/riscv-dbg/dm_csrs.sv:405.11-412.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$3401  (
    .A(\$auto$builder.cc:338:Biop$379 ),
    .B(\$auto$slang_frontend.cc:694:finish$\cmderr_d$338 ),
    .S(cmdbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$385 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:392.13-392.55|../rtl/riscv-dbg/dm_csrs.sv:391.11-393.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3440  (
    .A(havereset_q),
    .B(1'h0),
    .S(dmi_req_i[28]),
    .Y(\$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$365 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:503.11-508.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3449  (
    .A(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1]),
    .B(\$auto$opt_share.cc:222:merge_operators$4798 ),
    .S(\$auto$opt_reduce.cc:137:opt_pmux$4814 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 [1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd1)
  ) \$procmux$3515  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 ),
    .B({ \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$340 , \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$400 , \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$454  }),
    .S({ \$auto$rtlil.cc:2806:LogicAnd$178 , \$auto$rtlil.cc:2793:Eq$220 , \$auto$rtlil.cc:2806:LogicAnd$228  }),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$521 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:444.11-457.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd3)
  ) \$procmux$3539  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ),
    .B({ \$auto$slang_frontend.cc:694:finish$\cmderr_d$385 , \$auto$slang_frontend.cc:694:finish$\cmderr_d$339  }),
    .S({ \$auto$rtlil.cc:2793:Eq$216 , \$auto$opt_reduce.cc:137:opt_pmux$4443  }),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$519 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:375.29-380.16|../rtl/riscv-dbg/dm_csrs.sv:375.13-385.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3696  (
    .A(\$auto$rtlil.cc:2874:Mux$194 ),
    .B(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 ),
    .S(cmdbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$340 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:388.24-394.12|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3811  (
    .A(havereset_q),
    .B(\$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$365 ),
    .S(\$auto$rtlil.cc:2793:Eq$204 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$529 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:503.11-508.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd27)
  ) \$procmux$3856  (
    .A({ 6'hxx, \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294 , sbcs_q[21], 8'bxxxxxxx0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] }),
    .B({ dmi_req_i[28:23], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [22:14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [11:0], 6'hxx, \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$483 , sbcs_q[21], 8'bxxxxxxx0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] }),
    .S({ \$auto$rtlil.cc:2793:Eq$262 , \$auto$opt_reduce.cc:137:opt_pmux$4439  }),
    .Y({ \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [28:14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [11:0] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:388.24-394.12|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$3933  (
    .A({ 1'hx, dmcontrol_q[30], 29'b0000000000000000000000000000x, dmcontrol_q[0] }),
    .B(dmi_req_i[31:0]),
    .S(\$auto$rtlil.cc:2793:Eq$204 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\dmcontrol_d$518 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:493.11-499.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3942  (
    .A(\$auto$rtlil.cc:2793:Eq$268 ),
    .B(\$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$482 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbdata_read_valid_o$286 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:474.11-480.14|../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$3955  (
    .A(\$auto$rtlil.cc:2793:Eq$264 ),
    .B(\$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$482 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$516 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3969  (
    .A(havereset_q),
    .B(\$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$529 ),
    .S(\$auto$builder.cc:338:Biop$301 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\havereset_d_aligned$545 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$3973  (
    .A(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1]),
    .B(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 [1]),
    .S(\$auto$builder.cc:338:Biop$301 ),
    .Y(resp_queue_inp[1])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$3989  (
    .A({ 32'h00000000, sbaddress_i }),
    .B(\$auto$slang_frontend.cc:694:finish$\sbaddr_d$524 ),
    .S(\$auto$builder.cc:338:Biop$301 ),
    .Y(sbaddr_d)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$mux  #(
    .WIDTH(32'd27)
  ) \$procmux$3993  (
    .A({ 6'hxx, \$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294 , sbcs_q[21], 8'bxxxxxxx0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] }),
    .B({ \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [28:14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [11:0] }),
    .S(\$auto$builder.cc:338:Biop$301 ),
    .Y({ sbcs_d[28:22], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [21], sbcs_d[20:15], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [11:0] })
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4001  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 ),
    .B(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$521 ),
    .S(\$auto$builder.cc:338:Biop$301 ),
    .Y(cmd_valid_d)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4009  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmderr_d$292 ),
    .B(\$auto$slang_frontend.cc:694:finish$\cmderr_d$519 ),
    .S(\$auto$builder.cc:338:Biop$301 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$535 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4013  (
    .A({ 1'hx, dmcontrol_q[30], 29'b0000000000000000000000000000x, dmcontrol_q[0] }),
    .B(\$auto$slang_frontend.cc:694:finish$\dmcontrol_d$518 ),
    .S(\$auto$builder.cc:338:Biop$301 ),
    .Y({ dmcontrol_d[31], \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [30:2], dmcontrol_d[1:0] })
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4017  (
    .A(\$auto$builder.cc:338:Biop$301 ),
    .B(\$auto$slang_frontend.cc:694:finish$\sbdata_read_valid_o$286 ),
    .Y(sbdata_write_valid_o)
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:371.7-511.14|../rtl/riscv-dbg/dm_csrs.sv:370.5-512.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4021  (
    .A(\$auto$builder.cc:338:Biop$301 ),
    .B(\$auto$slang_frontend.cc:694:finish$\sbaddress_write_valid_o$516 ),
    .Y(sbaddress_write_valid_o)
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:358.47-361.14|../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4026  (
    .A(sbdata_q[63:32]),
    .B(32'd0),
    .S(\$auto$builder.cc:338:Biop$270 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp$285 [33:2])
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:358.47-361.14|../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4034  (
    .A(sbcs_q[22]),
    .B(\$auto$builder.cc:338:Biop$270 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$276 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:348.47-351.14|../rtl/riscv-dbg/dm_csrs.sv:348.11-354.14" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4051  (
    .A(sbdata_q[31:0]),
    .B(32'd0),
    .S(\$auto$builder.cc:338:Biop$270 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp$277 [33:2])
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:329.15-329.41|../rtl/riscv-dbg/dm_csrs.sv:328.13-330.16" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4094  (
    .A(cmderr_q),
    .B(3'h1),
    .S(\$auto$builder.cc:338:Biop$196 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$199 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:323.13-323.87|../rtl/riscv-dbg/dm_csrs.sv:320.11-331.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4115  (
    .A(\$auto$rtlil.cc:2874:Mux$244 ),
    .B(1'h0),
    .S(cmdbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$251 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:323.13-323.87|../rtl/riscv-dbg/dm_csrs.sv:320.11-331.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4151  (
    .A(cmderr_q),
    .B(\$auto$slang_frontend.cc:694:finish$\cmderr_d$199 ),
    .S(cmdbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$200 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14|../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  \$pmux  #(
    .S_WIDTH(32'd14),
    .WIDTH(32'd33)
  ) \$procmux$4159  (
    .A(33'h000000000),
    .B({ \$auto$rtlil.cc:2874:Mux$184 , cmdbusy_i, dmcontrol_q[31:30], 28'h0000000, dmcontrol_q[1:0], 13'h0000, havereset_q, havereset_q, resumeack_i, resumeack_i, 2'h0, unavailable_i, unavailable_i, dmstatus[11], dmstatus[11], dmstatus[9], dmstatus[9], 9'h104, hartinfo_i, 20'h04000, cmdbusy_i, 1'h0, cmderr_q, 17'h00400, abstractauto_q[23:16], 14'h0000, abstractauto_q[1:0], 1'h0, next_dm_addr_i, 1'h0, \$auto$rtlil.cc:2874:Mux$234 , cmdbusy_i, 31'h00000000, halted_i, 3'h0, sbcs_q[29:12], 1'h0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29], 1'h0, sbaddr_q[31:0], 1'h0, sbaddr_q[63:32], 1'h0, \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$277 [33:2], \$auto$builder.cc:338:Biop$270 , \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$285 [33:2], \$auto$builder.cc:338:Biop$270  }),
    .S({ \$auto$rtlil.cc:2806:LogicAnd$178 , \$auto$rtlil.cc:2793:Eq$204 , \$auto$rtlil.cc:2793:Eq$206 , \$auto$rtlil.cc:2793:Eq$208 , \$auto$rtlil.cc:2793:Eq$216 , \$auto$rtlil.cc:2793:Eq$218 , \$auto$rtlil.cc:2793:Eq$222 , \$auto$rtlil.cc:2806:LogicAnd$228 , \$auto$opt_reduce.cc:137:opt_pmux$4820 , \$auto$rtlil.cc:2793:Eq$262 , \$auto$rtlil.cc:2793:Eq$264 , \$auto$rtlil.cc:2793:Eq$266 , \$auto$rtlil.cc:2793:Eq$268 , \$auto$rtlil.cc:2793:Eq$279  }),
    .Y(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 [33:1])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:318.38-332.12|../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$procmux$4195  (
    .A(1'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$201 , \$auto$slang_frontend.cc:694:finish$\cmd_valid_d$251  }),
    .S({ \$auto$rtlil.cc:2806:LogicAnd$178 , \$auto$rtlil.cc:2806:LogicAnd$228  }),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$288 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:318.38-332.12|../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4214  (
    .A(cmderr_q),
    .B(\$auto$slang_frontend.cc:694:finish$\cmderr_d$200 ),
    .S(\$auto$opt_reduce.cc:137:opt_pmux$4447 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$287 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:302.13-302.73|../rtl/riscv-dbg/dm_csrs.sv:300.11-309.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4267  (
    .A(\$auto$rtlil.cc:2874:Mux$194 ),
    .B(1'h0),
    .S(cmdbusy_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$201 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:358.11-363.14|../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4327  (
    .A(sbcs_q[22]),
    .B(\$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$276 ),
    .S(\$auto$opt_reduce.cc:137:opt_pmux$4449 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$289 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  \$mux  #(
    .WIDTH(32'd33)
  ) \$procmux$4342  (
    .A(33'h000000000),
    .B(\$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 [33:1]),
    .S(\$auto$builder.cc:338:Biop$170 ),
    .Y({ resp_queue_inp[33:2], \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1] })
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$4345  (
    .A(sbcs_q[22]),
    .B(\$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$289 ),
    .S(\$auto$builder.cc:338:Biop$170 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbcs_d[22]$294 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4348  (
    .A(\$auto$builder.cc:338:Biop$170 ),
    .B(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$288 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_d$293 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4351  (
    .A(cmderr_q),
    .B(\$auto$slang_frontend.cc:694:finish$\cmderr_d$287 ),
    .S(\$auto$builder.cc:338:Biop$170 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_d$292 )
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:297.7-366.14|../rtl/riscv-dbg/dm_csrs.sv:296.5-367.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4354  (
    .A(\$auto$builder.cc:338:Biop$170 ),
    .B(\$auto$slang_frontend.cc:694:finish$\sbdata_read_valid_o$286 ),
    .Y(sbdata_read_valid_o)
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$4357  (
    .A(64'h0000000000000000),
    .B(data_d),
    .S(dmcontrol_q[0]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_q$630 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd256)
  ) \$procmux$4360  (
    .A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .B(progbuf_d),
    .S(dmcontrol_q[0]),
    .Y(\$auto$slang_frontend.cc:694:finish$\progbuf_q$629 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$4363  (
    .A(64'h0000000000000000),
    .B(sbdata_d),
    .S(dmcontrol_q[0]),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbdata_q$628 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$4366  (
    .A(64'h0000000000000000),
    .B(sbaddr_d),
    .S(dmcontrol_q[0]),
    .Y(\$auto$slang_frontend.cc:694:finish$\sbaddr_q$627 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd18)
  ) \$procmux$4369  (
    .A(18'h00080),
    .B({ sbcs_d[28:22], sbbusy_i, sbcs_d[20:12], 1'h1 }),
    .S(dmcontrol_q[0]),
    .Y({ \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [28:12], \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd10)
  ) \$procmux$4372  (
    .A(10'h000),
    .B({ dmi_req_i[23:16], dmi_req_i[1:0] }),
    .S(dmcontrol_q[0]),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [23:16], \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [1:0] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$4375  (
    .A(dmcontrol_q[0]),
    .B(cmd_valid_d),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmd_valid_q$624 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$4378  (
    .A(32'd0),
    .B(dmi_req_i[31:0]),
    .S(dmcontrol_q[0]),
    .Y(\$auto$slang_frontend.cc:694:finish$\command_q$623 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4381  (
    .A(3'h0),
    .B(cmderr_d),
    .S(dmcontrol_q[0]),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderr_q$622 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:629.34-653.10|../rtl/riscv-dbg/dm_csrs.sv:629.7-664.10" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$4384  (
    .A(3'h0),
    .B({ dmcontrol_d[31:30], dmcontrol_d[1] }),
    .S(dmcontrol_q[0]),
    .Y({ \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [31:30], \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [1] })
  );
  /* src = "../rtl/riscv-dbg/dm_csrs.sv:596.5" */
  \fifo_v3$dm_top.i_dm_csrs.i_fifo  i_fifo (
    .clk_i(clk_i),
    .data_i({ resp_queue_inp[33:1], resp_queue_inp[1] }),
    .data_o(dmi_resp_o),
    .empty_o(resp_queue_empty),
    .flush_i(\$auto$builder.cc:364:Unop$609 ),
    .full_o(resp_queue_full),
    .pop_i(resp_queue_pop),
    .push_i(resp_queue_push),
    .rst_ni(rst_ni),
    .testmode_i(testmode_i)
  );
  assign { \$auto$rtlil.cc:2896:Demux$323 [62:32], \$auto$rtlil.cc:2896:Demux$323 [30:0] } = { \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [63], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31], \$auto$rtlil.cc:2896:Demux$323 [31] };
  assign { \$auto$rtlil.cc:2896:Demux$437 [254:224], \$auto$rtlil.cc:2896:Demux$437 [222:192], \$auto$rtlil.cc:2896:Demux$437 [190:160], \$auto$rtlil.cc:2896:Demux$437 [158:128], \$auto$rtlil.cc:2896:Demux$437 [126:96], \$auto$rtlil.cc:2896:Demux$437 [94:64], \$auto$rtlil.cc:2896:Demux$437 [62:32], \$auto$rtlil.cc:2896:Demux$437 [30:0] } = { \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [255], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [223], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [191], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [159], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [127], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [95], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [63], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31], \$auto$rtlil.cc:2896:Demux$437 [31] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [31:24], \$auto$slang_frontend.cc:694:finish$\abstractauto_q$625 [15:2] } = 22'h000000;
  assign { \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [31], \$auto$slang_frontend.cc:694:finish$\dmcontrol_d$534 [1:0] } = { dmcontrol_d[31], dmcontrol_d[1:0] };
  assign { \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [29:2], \$auto$slang_frontend.cc:694:finish$\dmcontrol_q$621 [0] } = { 28'h0000000, dmcontrol_d[0] };
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$277 [1:0] = { \$auto$builder.cc:338:Biop$270 , \$auto$builder.cc:338:Biop$270  };
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$285 [1:0] = { \$auto$builder.cc:338:Biop$270 , \$auto$builder.cc:338:Biop$270  };
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 [0] = \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$290 [1];
  assign { \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [33:2], \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [0] } = { resp_queue_inp[33:2], \$auto$slang_frontend.cc:694:finish$\resp_queue_inp$295 [1] };
  assign \$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 [0] = \$auto$slang_frontend.cc:694:finish$\resp_queue_inp[0]$528 [1];
  assign { \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [28:23], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [13:12] } = { dmi_req_i[28:23], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$471 [14] };
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [13:12] = { \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$523 [14] };
  assign { \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [28:22], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [20:15], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [13:12] } = { sbcs_d[28:22], sbcs_d[20:15], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14], \$auto$slang_frontend.cc:694:finish$\sbcs_d$539 [14] };
  assign \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [11:0] = { 1'h0, \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29], 7'h00, \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29], \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29], \$auto$slang_frontend.cc:694:finish$\sbcs_q$626 [29] };
  assign abstractauto_d = { 8'h00, dmi_req_i[23:16], 14'h0000, dmi_req_i[1:0] };
  assign { abstractauto_q[31:24], abstractauto_q[15:2] } = 22'h000000;
  assign abstractcs = { cmdbusy_i, 1'h0, cmderr_q, 8'h02 };
  assign autoexecdata_idx[1:0] = dmi_req_i[35:34];
  assign cmd_o = command_q;
  assign cmd_valid_o = cmd_valid_q;
  assign command_d = dmi_req_i[31:0];
  assign data_o = data_q;
  assign dm_csr_addr = dmi_req_i[40:34];
  assign dmactive_o = dmcontrol_q[0];
  assign dmcontrol_d[29:2] = 28'h0000000;
  assign dmcontrol_q[29:2] = 28'h0000000;
  assign { dmstatus[19:12], dmstatus[10], dmstatus[8:0] } = { havereset_q, havereset_q, resumeack_i, resumeack_i, 2'h0, unavailable_i, unavailable_i, dmstatus[11], dmstatus[9], 8'h82 };
  assign dtm_op = dmi_req_i[33:32];
  assign halted = { 31'h00000000, halted_i };
  assign halted_aligned = { 1'h0, halted_i };
  assign halted_flat1 = { 31'h00000000, halted_i };
  assign halted_flat2 = { 31'h00000000, halted_i };
  assign halted_flat3 = { 31'h00000000, halted_i };
  assign halted_reshaped0 = { 31'h00000000, halted_i };
  assign halted_reshaped1 = { 31'h00000000, halted_i };
  assign halted_reshaped2 = { 31'h00000000, halted_i };
  assign haltreq_o = dmcontrol_q[31];
  assign haltsum0 = 32'b0000000000000000000000000000000x;
  assign haltsum1 = 32'b0000000000000000000000000000000x;
  assign haltsum2 = 32'b0000000000000000000000000000000x;
  assign haltsum3 = { 31'h00000000, halted_i };
  assign hartinfo_aligned = { 32'h00000000, hartinfo_i };
  assign hartsel_idx0 = 15'h0000;
  assign hartsel_idx1 = 10'h000;
  assign hartsel_idx2 = 5'h00;
  assign hartsel_o = 20'h00000;
  assign havereset_d_aligned = { 1'hx, havereset_d };
  assign havereset_q_aligned = { 1'h0, havereset_q };
  assign ndmreset_o = dmcontrol_q[1];
  assign progbuf_o = progbuf_q;
  assign resp_queue_inp[0] = resp_queue_inp[1];
  assign resumeack_aligned = { 1'h0, resumeack_i };
  assign resumereq_o = dmcontrol_q[30];
  assign sbaccess_o = sbcs_q[19:17];
  assign sbaddress_o = sbaddr_q[31:0];
  assign sbautoincrement_o = sbcs_q[16];
  assign { sbcs_d[21], sbcs_d[11:0] } = { sbbusy_i, 12'h407 };
  assign { sbcs_q[31:30], sbcs_q[11:0] } = { 3'h0, sbcs_q[29], 7'h00, sbcs_q[29], sbcs_q[29], sbcs_q[29] };
  assign sbdata_o = sbdata_q[31:0];
  assign sbreadonaddr_o = sbcs_q[20];
  assign sbreadondata_o = sbcs_q[15];
  assign selected_hart = 1'h0;
  assign unavailable_aligned = { 1'h0, unavailable_i };
endmodule

/* src = "../rtl/riscv-dbg/dm_mem.sv:19.8" */
module \dm_mem$dm_top.i_dm_mem (clk_i, rst_ni, debug_req_o, data_o, data_i, ndmreset_i, hartsel_i, haltreq_i, resumereq_i, clear_resumeack_i, halted_o, resuming_o, progbuf_i, data_valid_o, cmd_valid_i, cmd_i, cmderror_valid_o, cmderror_o, cmdbusy_o, req_i, we_i
, addr_i, wdata_i, be_i, rdata_o);
  wire [31:0] \$auto$builder.cc:338:Biop$1014 ;
  wire \$auto$builder.cc:338:Biop$1016 ;
  wire \$auto$builder.cc:338:Biop$1063 ;
  wire \$auto$builder.cc:338:Biop$1067 ;
  wire \$auto$builder.cc:338:Biop$1069 ;
  wire [2:0] \$auto$builder.cc:338:Biop$1123 ;
  wire [11:0] \$auto$builder.cc:338:Biop$1137 ;
  wire \$auto$builder.cc:338:Biop$1141 ;
  wire \$auto$builder.cc:338:Biop$1187 ;
  wire \$auto$builder.cc:338:Biop$1189 ;
  wire \$auto$builder.cc:338:Biop$1191 ;
  wire \$auto$builder.cc:338:Biop$1195 ;
  wire \$auto$builder.cc:338:Biop$1203 ;
  wire \$auto$builder.cc:338:Biop$1205 ;
  wire \$auto$builder.cc:338:Biop$1207 ;
  wire \$auto$builder.cc:338:Biop$1255 ;
  wire \$auto$builder.cc:338:Biop$1313 ;
  wire \$auto$builder.cc:338:Biop$1317 ;
  wire \$auto$builder.cc:338:Biop$1331 ;
  wire \$auto$builder.cc:338:Biop$787 ;
  wire \$auto$builder.cc:338:Biop$791 ;
  wire \$auto$builder.cc:338:Biop$816 ;
  wire \$auto$builder.cc:338:Biop$826 ;
  wire \$auto$builder.cc:338:Biop$834 ;
  wire \$auto$builder.cc:338:Biop$866 ;
  wire \$auto$builder.cc:338:Biop$986 ;
  wire \$auto$builder.cc:364:Unop$1065 ;
  wire \$auto$builder.cc:364:Unop$1201 ;
  wire \$auto$builder.cc:364:Unop$1253 ;
  wire \$auto$builder.cc:364:Unop$1329 ;
  wire \$auto$builder.cc:364:Unop$789 ;
  wire \$auto$builder.cc:364:Unop$814 ;
  wire \$auto$builder.cc:364:Unop$824 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4742 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4744 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4746 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4748 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4753 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4755 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4762 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4764 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4766 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4750 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4759 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4768 ;
  wire [3:0] \$auto$opt_expr.cc:205:group_cell_inputs$4508 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4797 ;
  wire \$auto$rtlil.cc:2739:Not$4399 ;
  wire \$auto$rtlil.cc:2739:Not$4405 ;
  wire \$auto$rtlil.cc:2739:Not$4758 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$1058 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$848 ;
  wire \$auto$rtlil.cc:2746:ReduceBool$857 ;
  wire [1:0] \$auto$rtlil.cc:2786:And$4397 ;
  wire \$auto$rtlil.cc:2786:And$4401 ;
  wire \$auto$rtlil.cc:2786:And$4407 ;
  wire \$auto$rtlil.cc:2787:Or$4403 ;
  /* unused_bits = "1" */
  wire [1:0] \$auto$rtlil.cc:2787:Or$4409 ;
  wire \$auto$rtlil.cc:2792:Le$1075 ;
  wire \$auto$rtlil.cc:2792:Le$1103 ;
  wire \$auto$rtlil.cc:2792:Le$1117 ;
  wire \$auto$rtlil.cc:2792:Le$1131 ;
  wire \$auto$rtlil.cc:2793:Eq$1050 ;
  wire \$auto$rtlil.cc:2793:Eq$911 ;
  wire \$auto$rtlil.cc:2793:Eq$941 ;
  wire \$auto$rtlil.cc:2793:Eq$943 ;
  wire \$auto$rtlil.cc:2793:Eq$973 ;
  wire \$auto$rtlil.cc:2797:Ge$1077 ;
  wire \$auto$rtlil.cc:2797:Ge$1105 ;
  wire \$auto$rtlil.cc:2797:Ge$1119 ;
  wire \$auto$rtlil.cc:2797:Ge$1133 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$1079 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$1107 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$1121 ;
  wire \$auto$rtlil.cc:2806:LogicAnd$1135 ;
  wire [63:0] \$auto$rtlil.cc:2874:Mux$1115 ;
  wire [63:0] \$auto$rtlil.cc:2874:Mux$1129 ;
  wire \$auto$rtlil.cc:2874:Mux$785 ;
  wire \$auto$rtlil.cc:2874:Mux$806 ;
  wire \$auto$rtlil.cc:2874:Mux$822 ;
  wire [15:0] \$auto$rtlil.cc:2896:Demux$1155 ;
  wire [30:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 ;
  wire [126:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 ;
  wire [126:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:381.11-417.14" */
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 ;
  wire [126:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:429.20-460.14" */
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:424.11-460.14" */
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" */
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" */
  wire [127:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:473.9-476.12" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:148.9-155.12" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderror_o$799 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderror_o$860 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:196.5-199.8" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\cmderror_o$870 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:196.5-199.8" */
  wire \$auto$slang_frontend.cc:694:finish$\cmderror_valid_o$869 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" */
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\data_bits$1048 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\data_bits$1170 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:269.15-281.18" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_bits[0]$1011 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[0]$995 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[16]$1005 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[24]$1010 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1025 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:269.15-281.18" */
  wire [31:0] \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1041 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[40]$1030 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[48]$1035 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[56]$1040 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  wire [7:0] \$auto$slang_frontend.cc:694:finish$\data_bits[8]$1000 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  wire \$auto$slang_frontend.cc:694:finish$\data_valid_o$1163 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  wire \$auto$slang_frontend.cc:694:finish$\exception$1166 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  wire \$auto$slang_frontend.cc:694:finish$\go$864 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  wire \$auto$slang_frontend.cc:694:finish$\going$1165 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\halted_aligned$1043 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\halted_aligned$1164 ;
  wire \$auto$slang_frontend.cc:694:finish$\halted_d_aligned$1046 ;
  wire [57:0] \$auto$slang_frontend.cc:694:finish$\rdata$1160 ;
  wire [26:0] \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:298.13-308.16" */
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:289.9-339.16" */
  wire [63:0] \$auto$slang_frontend.cc:694:finish$\rdata_d$1161 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  wire \$auto$slang_frontend.cc:694:finish$\resume$863 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1047 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1169 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1178 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:242.5-244.8" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:158.9-161.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$837 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\state_d$862 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" */
  wire \$auto$slang_frontend.cc:694:finish$\unsupported_command$1324 ;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" */
  wire \$auto$slang_frontend.cc:694:finish$\unsupported_command$1327 ;
  wire \$procmux$2456_CMP ;
  wire [319:0] abstract_cmd;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:122.19" */
  /* unused_bits = "13 23" */
  wire [23:0] ac_ar;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:56.44" */
  input [31:0] addr_i;
  wire [31:0] addr_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:58.44" */
  input [3:0] be_i;
  wire [3:0] be_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:34.44" */
  input clear_resumeack_i;
  wire clear_resumeack_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:25.44" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:47.44" */
  input [31:0] cmd_i;
  wire [31:0] cmd_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:46.44" */
  input cmd_valid_i;
  wire cmd_valid_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:50.44" */
  output cmdbusy_o;
  wire cmdbusy_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:49.44" */
  output [2:0] cmderror_o;
  wire [2:0] cmderror_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:48.44" */
  output cmderror_valid_o;
  wire cmderror_valid_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:225.35" */
  wire [63:0] data_bits;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:42.44" */
  input [63:0] data_i;
  wire [63:0] data_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:43.44" */
  output [63:0] data_o;
  wire [63:0] data_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:44.44" */
  output data_valid_o;
  wire data_valid_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:28.44" */
  output debug_req_o;
  wire debug_req_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:91.9" */
  wire exception;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:121.9" */
  wire fwd_rom_d;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:121.20" */
  wire fwd_rom_q;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:89.31" */
  wire go;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:89.35" */
  wire going;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:107.30" */
  wire [1:0] halted_aligned;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:87.23" */
  wire halted_d;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:106.30" */
  wire [1:0] halted_d_aligned;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:37.44" */
  output halted_o;
  wire halted_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:87.33" */
  wire halted_q;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:106.48" */
  wire [1:0] halted_q_aligned;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:105.49" */
  wire [1:0] haltreq_aligned;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:32.44" */
  input haltreq_i;
  wire haltreq_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:100.26" */
  wire hartsel;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:30.44" */
  input [19:0] hartsel_i;
  wire [19:0] hartsel_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:29.44" */
  input ndmreset_i;
  wire ndmreset_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:85.41" */
  wire [255:0] progbuf;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:40.44" */
  input [255:0] progbuf_i;
  wire [255:0] progbuf_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:59.44" */
  output [31:0] rdata_o;
  wire [31:0] rdata_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:95.25" */
  wire [63:0] rdata_q;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:54.44" */
  input req_i;
  wire req_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:89.23" */
  wire resume;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:105.30" */
  wire [1:0] resumereq_aligned;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:33.44" */
  input resumereq_i;
  wire resumereq_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:107.46" */
  wire [1:0] resumereq_wdata_aligned;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:88.23" */
  wire resuming_d;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:108.30" */
  wire [1:0] resuming_d_aligned;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:38.44" */
  output resuming_o;
  wire resuming_o;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:88.35" */
  wire resuming_q;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:108.50" */
  wire [1:0] resuming_q_aligned;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:488.16" */
  wire [63:0] rom_addr;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:94.16" */
  wire [63:0] rom_rdata;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:26.44" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:134.11" */
  wire [1:0] state_d;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:134.20" */
  wire [1:0] state_q;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:92.9" */
  wire unsupported_command;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:100.35" */
  wire wdata_hartsel;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:57.44" */
  input [31:0] wdata_i;
  wire [31:0] wdata_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:55.44" */
  input we_i;
  wire we_i;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:96.16" */
  wire word_enable32_q;
  /* src = "../rtl/riscv-dbg/dm_mem.sv:215.16" */
  wire [63:0] word_mux;
  \$mux  #(
    .WIDTH(32'd1)
  ) \$auto$builder.cc:195:Bmux$1053  (
    .A(resumereq_i),
    .B(1'h0),
    .S(wdata_i[0]),
    .Y(\$auto$rtlil.cc:2746:ReduceBool$1058 )
  );
  \$bmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd64)
  ) \$auto$builder.cc:195:Bmux$1112  (
    .A(progbuf_i),
    .S(addr_i[4:3]),
    .Y(\$auto$rtlil.cc:2874:Mux$1115 )
  );
  \$bmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd49)
  ) \$auto$builder.cc:195:Bmux$1126  (
    .A({ 158'h0000000000000000000000000000000000000000, abstract_cmd[293], 6'h00, abstract_cmd[293], 31'h57b312ba, abstract_cmd[170], abstract_cmd[170], abstract_cmd[170], abstract_cmd[170], 1'h0, abstract_cmd[170], abstract_cmd[170], 2'h0, abstract_cmd[170], 3'h0, abstract_cmd[170], 1'h0, abstract_cmd[170], 1'h0, abstract_cmd[170], 3'h5, abstract_cmd[223:212], abstract_cmd[170], abstract_cmd[165], abstract_cmd[206:204], 5'h00, abstract_cmd[176], abstract_cmd[170], abstract_cmd[196], 2'h1, abstract_cmd[191:180], abstract_cmd[176], abstract_cmd[174:172], abstract_cmd[170], 1'h0, abstract_cmd[165:164], 3'h2, abstract_cmd[134], abstract_cmd[146], abstract_cmd[146], abstract_cmd[146], 1'h0, abstract_cmd[134], abstract_cmd[152:148], abstract_cmd[146], abstract_cmd[144], abstract_cmd[142:132], abstract_cmd[130], 73'h100c9d4033aa280006e, abstract_cmd[12], abstract_cmd[12], abstract_cmd[12], abstract_cmd[12], 1'h0, abstract_cmd[12], abstract_cmd[12], 2'h0, abstract_cmd[12], abstract_cmd[0], abstract_cmd[12], abstract_cmd[12], 2'h0, abstract_cmd[12], 5'h00, abstract_cmd[0], abstract_cmd[0], abstract_cmd[0], 1'h0, abstract_cmd[0] }),
    .S(\$auto$builder.cc:338:Biop$1123 ),
    .Y({ \$auto$rtlil.cc:2874:Mux$1129 [63:52], \$auto$rtlil.cc:2874:Mux$1129 [50], \$auto$rtlil.cc:2874:Mux$1129 [46:44], \$auto$rtlil.cc:2874:Mux$1129 [42], \$auto$rtlil.cc:2874:Mux$1129 [40], \$auto$rtlil.cc:2874:Mux$1129 [38], \$auto$rtlil.cc:2874:Mux$1129 [36], \$auto$rtlil.cc:2874:Mux$1129 [34:33], \$auto$rtlil.cc:2874:Mux$1129 [31:20], \$auto$rtlil.cc:2874:Mux$1129 [18], \$auto$rtlil.cc:2874:Mux$1129 [16], \$auto$rtlil.cc:2874:Mux$1129 [14:4], \$auto$rtlil.cc:2874:Mux$1129 [2:1] })
  );
  \$mux  #(
    .WIDTH(32'd1)
  ) \$auto$builder.cc:195:Bmux$782  (
    .A(halted_q),
    .B(1'h0),
    .S(hartsel_i[0]),
    .Y(\$auto$rtlil.cc:2874:Mux$785 )
  );
  \$mux  #(
    .WIDTH(32'd1)
  ) \$auto$builder.cc:195:Bmux$803  (
    .A(resumereq_i),
    .B(1'h0),
    .S(hartsel_i[0]),
    .Y(\$auto$rtlil.cc:2874:Mux$806 )
  );
  \$mux  #(
    .WIDTH(32'd1)
  ) \$auto$builder.cc:195:Bmux$809  (
    .A(resuming_q),
    .B(1'h0),
    .S(hartsel_i[0]),
    .Y(\$auto$rtlil.cc:2746:ReduceBool$848 )
  );
  \$mux  #(
    .WIDTH(32'd1)
  ) \$auto$builder.cc:195:Bmux$819  (
    .A(haltreq_i),
    .B(1'h0),
    .S(hartsel_i[0]),
    .Y(\$auto$rtlil.cc:2874:Mux$822 )
  );
  \$mux  #(
    .WIDTH(32'd1)
  ) \$auto$builder.cc:195:Bmux$852  (
    .A(halted_aligned[0]),
    .B(halted_aligned[1]),
    .S(hartsel_i[0]),
    .Y(\$auto$rtlil.cc:2746:ReduceBool$857 )
  );
  \$sub  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd6)
  ) \$auto$builder.cc:330:Biop$1013  (
    .A(addr_i[11:7]),
    .B(3'h7),
    .Y({ \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [9:5] })
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd11),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1015  (
    .A({ \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [9:5], addr_i[6:2] }),
    .B(1'h1),
    .Y(\$auto$builder.cc:338:Biop$1016 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd8),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1062  (
    .A(cmd_i[31:24]),
    .Y(\$auto$builder.cc:338:Biop$1063 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1066  (
    .A(\$auto$builder.cc:338:Biop$1063 ),
    .B(\$auto$builder.cc:364:Unop$1065 ),
    .Y(\$auto$builder.cc:338:Biop$1067 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1068  (
    .A(\$auto$builder.cc:338:Biop$1067 ),
    .B(cmd_i[18]),
    .Y(\$auto$builder.cc:338:Biop$1069 )
  );
  \$sub  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd3)
  ) \$auto$builder.cc:330:Biop$1122  (
    .A(addr_i[5:3]),
    .B(3'h7),
    .Y(\$auto$builder.cc:338:Biop$1123 )
  );
  \$sub  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd2)
  ) \$auto$builder.cc:330:Biop$1136  (
    .A(addr_i[11:10]),
    .B(1'h1),
    .Y(\$auto$builder.cc:338:Biop$1137 [11:10])
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd9),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1140  (
    .A({ \$auto$builder.cc:338:Biop$1137 [11:10], addr_i[9:3] }),
    .Y(\$auto$builder.cc:338:Biop$1141 )
  );
  \$lt  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1186  (
    .A(cmd_i[22:20]),
    .B(2'h3),
    .Y(\$auto$builder.cc:338:Biop$1187 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1188  (
    .A(\$auto$builder.cc:338:Biop$1187 ),
    .B(cmd_i[17]),
    .Y(\$auto$builder.cc:338:Biop$1189 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1190  (
    .A(\$auto$builder.cc:338:Biop$1189 ),
    .B(cmd_i[16]),
    .Y(\$auto$builder.cc:338:Biop$1191 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1194  (
    .A(cmd_i[15:14]),
    .Y(\$auto$builder.cc:338:Biop$1195 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1202  (
    .A(cmd_i[12]),
    .B(\$auto$builder.cc:364:Unop$1201 ),
    .Y(\$auto$builder.cc:338:Biop$1203 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1204  (
    .A(cmd_i[4:0]),
    .B(4'ha),
    .Y(\$auto$builder.cc:338:Biop$1205 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1206  (
    .A(\$auto$builder.cc:338:Biop$1203 ),
    .B(\$auto$builder.cc:338:Biop$1205 ),
    .Y(\$auto$builder.cc:338:Biop$1207 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1254  (
    .A(\$auto$builder.cc:338:Biop$1189 ),
    .B(\$auto$builder.cc:364:Unop$1253 ),
    .Y(\$auto$builder.cc:338:Biop$1255 )
  );
  \$ge  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1312  (
    .A(cmd_i[22:20]),
    .B(2'h3),
    .Y(\$auto$builder.cc:338:Biop$1313 )
  );
  \$logic_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1316  (
    .A(\$auto$builder.cc:338:Biop$1313 ),
    .B(cmd_i[19]),
    .Y(\$auto$builder.cc:338:Biop$1317 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1330  (
    .A(cmd_i[18]),
    .B(\$auto$builder.cc:364:Unop$1329 ),
    .Y(\$auto$builder.cc:338:Biop$1331 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$786  (
    .A(cmd_valid_i),
    .B(\$auto$rtlil.cc:2874:Mux$785 ),
    .Y(\$auto$builder.cc:338:Biop$787 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$790  (
    .A(\$auto$builder.cc:338:Biop$787 ),
    .B(\$auto$builder.cc:364:Unop$789 ),
    .Y(\$auto$builder.cc:338:Biop$791 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$815  (
    .A(\$auto$rtlil.cc:2874:Mux$806 ),
    .B(\$auto$builder.cc:364:Unop$814 ),
    .Y(\$auto$builder.cc:338:Biop$816 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$825  (
    .A(\$auto$builder.cc:338:Biop$816 ),
    .B(\$auto$builder.cc:364:Unop$824 ),
    .Y(\$auto$builder.cc:338:Biop$826 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$833  (
    .A(\$auto$builder.cc:338:Biop$826 ),
    .B(\$auto$rtlil.cc:2874:Mux$785 ),
    .Y(\$auto$builder.cc:338:Biop$834 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$865  (
    .A(unsupported_command),
    .B(cmd_valid_i),
    .Y(\$auto$builder.cc:338:Biop$866 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$985  (
    .A({ \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [9:5], addr_i[6:2] }),
    .Y(\$auto$builder.cc:338:Biop$986 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$1064  (
    .A(cmd_i[17]),
    .Y(\$auto$builder.cc:364:Unop$1065 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$1200  (
    .A(cmd_i[5]),
    .Y(\$auto$builder.cc:364:Unop$1201 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$1252  (
    .A(cmd_i[16]),
    .Y(\$auto$builder.cc:364:Unop$1253 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$1328  (
    .A(\$auto$slang_frontend.cc:694:finish$\unsupported_command$1327 ),
    .Y(\$auto$builder.cc:364:Unop$1329 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$788  (
    .A(unsupported_command),
    .Y(\$auto$builder.cc:364:Unop$789 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$813  (
    .A(\$auto$rtlil.cc:2746:ReduceBool$848 ),
    .Y(\$auto$builder.cc:364:Unop$814 )
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$823  (
    .A(\$auto$rtlil.cc:2874:Mux$822 ),
    .Y(\$auto$builder.cc:364:Unop$824 )
  );
  \$demux  #(
    .S_WIDTH(32'd1),
    .WIDTH(32'd1)
  ) \$auto$builder.cc:38:Demux$1154  (
    .A(1'h1),
    .S(hartsel_i[0]),
    .Y({ \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [7] })
  );
  \$demux  #(
    .S_WIDTH(32'd1),
    .WIDTH(32'd1)
  ) \$auto$builder.cc:38:Demux$966  (
    .A(1'h1),
    .S(wdata_i[0]),
    .Y(\$auto$rtlil.cc:2786:And$4397 )
  );
  \$le  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:44:Le$1074  (
    .A(addr_i[11:0]),
    .B(10'h387),
    .Y(\$auto$rtlil.cc:2792:Le$1075 )
  );
  \$le  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:44:Le$1102  (
    .A(addr_i[11:0]),
    .B(10'h37f),
    .Y(\$auto$rtlil.cc:2792:Le$1103 )
  );
  \$le  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:44:Le$1116  (
    .A(addr_i[11:0]),
    .B(10'h35f),
    .Y(\$auto$rtlil.cc:2792:Le$1117 )
  );
  \$le  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd11),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:44:Le$1130  (
    .A(addr_i[11:0]),
    .B(11'h7ff),
    .Y(\$auto$rtlil.cc:2792:Le$1131 )
  );
  \$ge  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:50:Ge$1076  (
    .A(addr_i[11:0]),
    .B(10'h380),
    .Y(\$auto$rtlil.cc:2797:Ge$1077 )
  );
  \$ge  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:50:Ge$1104  (
    .A(addr_i[11:0]),
    .B(10'h360),
    .Y(\$auto$rtlil.cc:2797:Ge$1105 )
  );
  \$ge  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:50:Ge$1118  (
    .A(addr_i[11:0]),
    .B(10'h338),
    .Y(\$auto$rtlil.cc:2797:Ge$1119 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd10),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$1049  (
    .A(addr_i[11:0]),
    .B(10'h300),
    .Y(\$auto$rtlil.cc:2793:Eq$1050 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd9),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$910  (
    .A(addr_i[11:0]),
    .B(9'h100),
    .Y(\$auto$rtlil.cc:2793:Eq$911 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd9),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$940  (
    .A(addr_i[11:0]),
    .B(9'h108),
    .Y(\$auto$rtlil.cc:2793:Eq$941 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd9),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$942  (
    .A(addr_i[11:0]),
    .B(9'h110),
    .Y(\$auto$rtlil.cc:2793:Eq$943 )
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd12),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd9),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:78:EqWildcard$972  (
    .A(addr_i[11:0]),
    .B(9'h118),
    .Y(\$auto$rtlil.cc:2793:Eq$973 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:88:LogicAnd$1078  (
    .A(\$auto$rtlil.cc:2797:Ge$1077 ),
    .B(\$auto$rtlil.cc:2792:Le$1075 ),
    .Y(\$auto$rtlil.cc:2806:LogicAnd$1079 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:88:LogicAnd$1106  (
    .A(\$auto$rtlil.cc:2797:Ge$1105 ),
    .B(\$auto$rtlil.cc:2792:Le$1103 ),
    .Y(\$auto$rtlil.cc:2806:LogicAnd$1107 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:88:LogicAnd$1120  (
    .A(\$auto$rtlil.cc:2797:Ge$1119 ),
    .B(\$auto$rtlil.cc:2792:Le$1117 ),
    .Y(\$auto$rtlil.cc:2806:LogicAnd$1121 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:88:LogicAnd$1134  (
    .A(\$auto$rtlil.cc:2797:Ge$1133 ),
    .B(\$auto$rtlil.cc:2792:Le$1131 ),
    .Y(\$auto$rtlil.cc:2806:LogicAnd$1135 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:522.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(2'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$auto$ff.cc:266:slice$4741  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4750 ),
    .Q(state_q)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:522.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(64'h0000000000000000),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd64)
  ) \$auto$ff.cc:266:slice$4752  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\rdata_d$1161 ),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4759 ),
    .Q(rdata_q)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:536.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4761  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(halted_d),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4768 ),
    .Q(halted_q)
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4743  (
    .A({ \$auto$slang_frontend.cc:694:finish$\go$864 , going, ndmreset_i }),
    .B(3'h4),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4742 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4745  (
    .A({ \$auto$slang_frontend.cc:694:finish$\go$864 , \$auto$slang_frontend.cc:694:finish$\resume$863 , \$procmux$2456_CMP , \$auto$builder.cc:338:Biop$834 , \$auto$builder.cc:338:Biop$791 , ndmreset_i }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4744 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4747  (
    .A({ \$auto$slang_frontend.cc:694:finish$\resume$863 , \$auto$rtlil.cc:2746:ReduceBool$848 , ndmreset_i }),
    .B(3'h4),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4746 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4749  (
    .A({ \$procmux$2456_CMP , \$auto$rtlil.cc:2746:ReduceBool$857 , ndmreset_i }),
    .B(3'h4),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4748 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4754  (
    .A({ \$auto$rtlil.cc:2806:LogicAnd$1135 , \$auto$rtlil.cc:2806:LogicAnd$1121 , \$auto$rtlil.cc:2806:LogicAnd$1107 , \$auto$rtlil.cc:2806:LogicAnd$1079 , \$auto$rtlil.cc:2793:Eq$1050  }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4753 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4756  (
    .A({ cmdbusy_o, \$auto$rtlil.cc:2746:ReduceBool$1058 , \$auto$rtlil.cc:2793:Eq$1050  }),
    .B(3'h1),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4755 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4763  (
    .A({ req_i, ndmreset_i }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4762 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4765  (
    .A({ we_i, req_i, ndmreset_i }),
    .B(3'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4764 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd5),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4767  (
    .A({ \$auto$rtlil.cc:2793:Eq$943 , \$auto$rtlil.cc:2793:Eq$911 , we_i, req_i, ndmreset_i }),
    .B(5'h06),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4766 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:210:make_patterns_logic$4757  (
    .A(we_i),
    .Y(\$auto$rtlil.cc:2739:Not$4758 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4751  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4744 , \$auto$opt_dff.cc:194:make_patterns_logic$4748 , \$auto$opt_dff.cc:194:make_patterns_logic$4742 , \$auto$opt_dff.cc:194:make_patterns_logic$4746  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4750 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4760  (
    .A({ \$auto$rtlil.cc:2739:Not$4758 , \$auto$opt_dff.cc:194:make_patterns_logic$4755 , \$auto$opt_dff.cc:194:make_patterns_logic$4753 , req_i }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4759 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4769  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4766 , \$auto$opt_dff.cc:194:make_patterns_logic$4764 , \$auto$opt_dff.cc:194:make_patterns_logic$4762  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4768 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:2140:replace_const_cells$4507  (
    .A(addr_i[11:10]),
    .Y(\$auto$rtlil.cc:2797:Ge$1133 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd4)
  ) \$auto$opt_expr.cc:276:group_cell_inputs$4509  (
    .A({ go, go, resume, resume }),
    .B({ \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [7] }),
    .Y(\$auto$opt_expr.cc:205:group_cell_inputs$4508 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:782:replace_const_cells$4398  (
    .A(\$auto$rtlil.cc:2896:Demux$1155 [7]),
    .Y(\$auto$rtlil.cc:2739:Not$4399 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:782:replace_const_cells$4400  (
    .A(resuming_q),
    .B(\$auto$rtlil.cc:2739:Not$4399 ),
    .Y(\$auto$rtlil.cc:2786:And$4401 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:782:replace_const_cells$4404  (
    .A(\$auto$rtlil.cc:2786:And$4397 [0]),
    .Y(\$auto$rtlil.cc:2739:Not$4405 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:782:replace_const_cells$4406  (
    .A(halted_q),
    .B(\$auto$rtlil.cc:2739:Not$4405 ),
    .Y(\$auto$rtlil.cc:2786:And$4407 )
  );
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:783:replace_const_cells$4402  (
    .A(halted_q),
    .B(\$auto$rtlil.cc:2786:And$4397 [0]),
    .Y(\$auto$rtlil.cc:2787:Or$4403 )
  );
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_expr.cc:783:replace_const_cells$4408  (
    .A(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0]),
    .B(\$auto$rtlil.cc:2786:And$4397 [0]),
    .Y(\$auto$rtlil.cc:2787:Or$4409 [0])
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4430  (
    .A({ \$procmux$2456_CMP , \$auto$slang_frontend.cc:694:finish$\go$864 , \$auto$slang_frontend.cc:694:finish$\resume$863  }),
    .Y(cmdbusy_o)
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4796  (
    .A({ \$procmux$2456_CMP , \$auto$slang_frontend.cc:694:finish$\resume$863  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4797 )
  );
  \$mux  #(
    .WIDTH(32'd64)
  ) \$auto$slang_frontend.cc:2041:operator()$882  (
    .A(rdata_q),
    .B(rom_rdata),
    .S(fwd_rom_q),
    .Y(word_mux)
  );
  \$mux  #(
    .WIDTH(32'd32)
  ) \$auto$slang_frontend.cc:2041:operator()$886  (
    .A(word_mux[31:0]),
    .B(word_mux[63:32]),
    .S(word_enable32_q),
    .Y(rdata_o)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:522.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$fwd_rom_q  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(addr_i[11]),
    .Q(fwd_rom_q)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:536.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$resuming_q  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(resuming_d),
    .Q(resuming_q)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:522.3" */
  \$adff  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$driver$word_enable32_q  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(addr_i[2]),
    .Q(word_enable32_q)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:376.27-477.10|../rtl/riscv-dbg/dm_mem.sv:372.5-485.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1552  (
    .A(1'h1),
    .B(\$auto$slang_frontend.cc:694:finish$\unsupported_command$1327 ),
    .S(\$auto$builder.cc:338:Biop$1063 ),
    .Y(unsupported_command)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:376.27-477.10|../rtl/riscv-dbg/dm_mem.sv:372.5-485.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1557  (
    .A(1'h1),
    .B(\$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [20]),
    .S(\$auto$builder.cc:338:Biop$1063 ),
    .Y(abstract_cmd[293])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:376.27-477.10|../rtl/riscv-dbg/dm_mem.sv:372.5-485.12" */
  \$mux  #(
    .WIDTH(32'd54)
  ) \$procmux$1562  (
    .A(54'h00004000080002),
    .B({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [70], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [80], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [5:4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [2] }),
    .S(\$auto$builder.cc:338:Biop$1063 ),
    .Y({ abstract_cmd[223:212], abstract_cmd[206:204], abstract_cmd[196], abstract_cmd[191:180], abstract_cmd[176], abstract_cmd[174:172], abstract_cmd[170], abstract_cmd[165:164], abstract_cmd[152:148], abstract_cmd[146], abstract_cmd[144], abstract_cmd[142:132], abstract_cmd[130] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:376.27-477.10|../rtl/riscv-dbg/dm_mem.sv:372.5-485.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1567  (
    .A(2'h1),
    .B({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20] }),
    .S(\$auto$builder.cc:338:Biop$1063 ),
    .Y({ abstract_cmd[12], abstract_cmd[0] })
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:475.11-475.46|../rtl/riscv-dbg/dm_mem.sv:473.9-476.12" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1570  (
    .A(\$auto$builder.cc:338:Biop$1331 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [20])
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:418.85-461.12|../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1601  (
    .A(\$auto$builder.cc:338:Biop$1317 ),
    .B(\$auto$builder.cc:338:Biop$1195 ),
    .S(\$auto$builder.cc:338:Biop$1255 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\unsupported_command$1324 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:418.85-461.12|../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" */
  \$mux  #(
    .WIDTH(32'd30)
  ) \$procmux$1612  (
    .A(30'h04000002),
    .B({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [30:29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [2] }),
    .S(\$auto$builder.cc:338:Biop$1255 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [30:29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [2] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:418.85-461.12|../rtl/riscv-dbg/dm_mem.sv:418.18-467.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1623  (
    .A({ 1'h0, \$auto$builder.cc:338:Biop$1317  }),
    .B({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 1'h1 }),
    .S(\$auto$builder.cc:338:Biop$1255 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:442.13-448.16|../rtl/riscv-dbg/dm_mem.sv:440.20-460.14" */
  \$mux  #(
    .WIDTH(32'd17)
  ) \$procmux$1633  (
    .A({ cmd_i[22:20], 1'h0, cmd_i[11:0], 1'h1 }),
    .B(17'h02000),
    .S(cmd_i[12]),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:442.13-448.16|../rtl/riscv-dbg/dm_mem.sv:440.20-460.14" */
  \$mux  #(
    .WIDTH(32'd11)
  ) \$procmux$1673  (
    .A(11'h486),
    .B({ cmd_i[4:0], 1'h1, cmd_i[22:20], 1'h0, cmd_i[5] }),
    .S(cmd_i[12]),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [2] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:430.52-440.14|../rtl/riscv-dbg/dm_mem.sv:429.20-460.14" */
  \$mux  #(
    .WIDTH(32'd28)
  ) \$procmux$1692  (
    .A({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [2] }),
    .B({ cmd_i[22:20], 25'h07b3c86 }),
    .S(\$auto$builder.cc:338:Biop$1207 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [2] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:424.41-429.14|../rtl/riscv-dbg/dm_mem.sv:424.11-460.14" */
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1721  (
    .A(\$auto$builder.cc:338:Biop$1195 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30])
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:424.41-429.14|../rtl/riscv-dbg/dm_mem.sv:424.11-460.14" */
  \$mux  #(
    .WIDTH(32'd30)
  ) \$procmux$1734  (
    .A({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [2] }),
    .B(30'h04000002),
    .S(\$auto$builder.cc:338:Biop$1195 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [14:12], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [30:29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [2] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:377.75-418.12|../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1747  (
    .A(\$auto$slang_frontend.cc:694:finish$\unsupported_command$1324 ),
    .B(\$auto$builder.cc:338:Biop$1195 ),
    .S(\$auto$builder.cc:338:Biop$1191 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\unsupported_command$1327 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:377.75-418.12|../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" */
  \$mux  #(
    .WIDTH(32'd54)
  ) \$procmux$1755  (
    .A({ 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [63:52], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [14:12], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [30:29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [2] }),
    .B({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [95:84], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 3'h4, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [2] }),
    .S(\$auto$builder.cc:338:Biop$1191 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [78:76], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [68], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [63:52], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [70], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [80], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [24:20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [5:4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [2] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:377.75-418.12|../rtl/riscv-dbg/dm_mem.sv:377.9-467.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1763  (
    .A({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20] }),
    .B({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 1'h1 }),
    .S(\$auto$builder.cc:338:Biop$1191 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:399.13-405.16|../rtl/riscv-dbg/dm_mem.sv:397.20-417.14" */
  \$mux  #(
    .WIDTH(32'd17)
  ) \$procmux$1770  (
    .A({ cmd_i[11:0], cmd_i[22:20], 2'h2 }),
    .B(17'h00001),
    .S(cmd_i[12]),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [36] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:399.13-405.16|../rtl/riscv-dbg/dm_mem.sv:397.20-417.14" */
  \$mux  #(
    .WIDTH(32'd11)
  ) \$procmux$1804  (
    .A(11'h082),
    .B({ 1'h1, cmd_i[22:20], cmd_i[4:0], 1'h0, cmd_i[5] }),
    .S(cmd_i[12]),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [2] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:387.52-397.14|../rtl/riscv-dbg/dm_mem.sv:386.20-417.14" */
  \$mux  #(
    .WIDTH(32'd28)
  ) \$procmux$1820  (
    .A({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [2] }),
    .B({ 12'h7b3, cmd_i[22:20], 13'h1082 }),
    .S(\$auto$builder.cc:338:Biop$1207 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [2] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:381.41-386.14|../rtl/riscv-dbg/dm_mem.sv:381.11-417.14" */
  \$mux  #(
    .WIDTH(32'd30)
  ) \$procmux$1853  (
    .A({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [36], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [2] }),
    .B(30'h00002002),
    .S(\$auto$builder.cc:338:Biop$1195 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [95:84], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [46:44], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [36], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [16], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [14:7], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [4], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [2] })
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:343.21-347.8|../rtl/riscv-dbg/dm_mem.sv:343.5-347.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1859  (
    .A(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1178 [0]),
    .B(1'h0),
    .S(ndmreset_i),
    .Y(resuming_d)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:343.21-347.8|../rtl/riscv-dbg/dm_mem.sv:343.5-347.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1863  (
    .A(\$auto$slang_frontend.cc:694:finish$\halted_d_aligned$1046 ),
    .B(1'h0),
    .S(ndmreset_i),
    .Y(halted_d)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:334.15-334.94|../rtl/riscv-dbg/dm_mem.sv:332.13-335.16" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$1868  (
    .A(4'h0),
    .B({ \$auto$opt_expr.cc:205:group_cell_inputs$4508 [1], \$auto$opt_expr.cc:205:group_cell_inputs$4508 [3], \$auto$opt_expr.cc:205:group_cell_inputs$4508 [0], \$auto$opt_expr.cc:205:group_cell_inputs$4508 [2] }),
    .S(\$auto$builder.cc:338:Biop$1141 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\rdata$1160 [9:8], \$auto$slang_frontend.cc:694:finish$\rdata$1160 [1:0] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:330.41-337.14|../rtl/riscv-dbg/dm_mem.sv:289.9-339.16" */
  \$pmux  #(
    .S_WIDTH(32'd4),
    .WIDTH(32'd64)
  ) \$procmux$1880  (
    .A({ 33'h000000000, \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [26:23], 23'h00006f }),
    .B({ data_i, \$auto$rtlil.cc:2874:Mux$1115 , \$auto$rtlil.cc:2874:Mux$1129 [63:52], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [50], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [50], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [46:44], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [42], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [40], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [38], \$auto$rtlil.cc:2874:Mux$1129 [38], \$auto$rtlil.cc:2874:Mux$1129 [36], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [34:33], \$auto$rtlil.cc:2874:Mux$1129 [33], \$auto$rtlil.cc:2874:Mux$1129 [31:20], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [18], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [16], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [14:4], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [2:1], \$auto$rtlil.cc:2874:Mux$1129 [1], 54'h00000000000000, \$auto$slang_frontend.cc:694:finish$\rdata$1160 [9:8], 6'h00, \$auto$slang_frontend.cc:694:finish$\rdata$1160 [1:0] }),
    .S({ \$auto$rtlil.cc:2806:LogicAnd$1079 , \$auto$rtlil.cc:2806:LogicAnd$1107 , \$auto$rtlil.cc:2806:LogicAnd$1121 , \$auto$rtlil.cc:2806:LogicAnd$1135  }),
    .Y(\$auto$slang_frontend.cc:694:finish$\rdata_d$1161 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:303.17-303.87|../rtl/riscv-dbg/dm_mem.sv:301.15-307.18" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1900  (
    .A(2'h1),
    .B(2'h2),
    .S(\$auto$builder.cc:338:Biop$1069 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [26], \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [24] })
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:301.15-307.18|../rtl/riscv-dbg/dm_mem.sv:298.13-308.16" */
  \$mux  #(
    .WIDTH(32'd5)
  ) \$procmux$1919  (
    .A(5'h11),
    .B({ 1'h0, \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [26], 1'h1, \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [24], \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [24] }),
    .S(cmdbusy_o),
    .Y({ \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [30], \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [26:23] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$1958  (
    .A(data_i),
    .B(\$auto$slang_frontend.cc:694:finish$\data_bits$1048 ),
    .S(we_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits$1170 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1966  (
    .A(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0]),
    .B(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1047 [0]),
    .S(we_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1169 [0])
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1982  (
    .A(we_i),
    .B(\$auto$rtlil.cc:2793:Eq$973 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\exception$1166 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$1990  (
    .A(we_i),
    .B(\$auto$rtlil.cc:2793:Eq$941 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\going$1165 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1998  (
    .A(2'h0),
    .B(\$auto$slang_frontend.cc:694:finish$\halted_aligned$1043 ),
    .S(we_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\halted_aligned$1164 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:249.9-285.16|../rtl/riscv-dbg/dm_mem.sv:248.7-340.10" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2006  (
    .A(we_i),
    .B(\$auto$rtlil.cc:2806:LogicAnd$1079 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_valid_o$1163 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$2030  (
    .A(data_i[63:56]),
    .B(wdata_i[31:24]),
    .S(be_i[3]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[56]$1040 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$2063  (
    .A(data_i[55:48]),
    .B(wdata_i[23:16]),
    .S(be_i[2]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[48]$1035 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$2094  (
    .A(data_i[47:40]),
    .B(wdata_i[15:8]),
    .S(be_i[1]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[40]$1030 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$2123  (
    .A(data_i[39:32]),
    .B(wdata_i[7:0]),
    .S(be_i[0]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[32]$1025 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:270.17-280.20|../rtl/riscv-dbg/dm_mem.sv:269.15-281.18" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$2141  (
    .A(data_i[63:32]),
    .B({ \$auto$slang_frontend.cc:694:finish$\data_bits[56]$1040 , \$auto$slang_frontend.cc:694:finish$\data_bits[48]$1035 , \$auto$slang_frontend.cc:694:finish$\data_bits[40]$1030 , \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1025  }),
    .S(\$auto$builder.cc:338:Biop$1016 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[32]$1041 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$2169  (
    .A(data_i[31:24]),
    .B(wdata_i[31:24]),
    .S(be_i[3]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[24]$1010 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$2200  (
    .A(data_i[23:16]),
    .B(wdata_i[23:16]),
    .S(be_i[2]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[16]$1005 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$2229  (
    .A(data_i[15:8]),
    .B(wdata_i[15:8]),
    .S(be_i[1]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[8]$1000 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:272.21-278.24|../rtl/riscv-dbg/dm_mem.sv:271.19-279.22" */
  \$mux  #(
    .WIDTH(32'd8)
  ) \$procmux$2256  (
    .A(data_i[7:0]),
    .B(wdata_i[7:0]),
    .S(be_i[0]),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[0]$995 )
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:270.17-280.20|../rtl/riscv-dbg/dm_mem.sv:269.15-281.18" */
  \$mux  #(
    .WIDTH(32'd32)
  ) \$procmux$2273  (
    .A(data_i[31:0]),
    .B({ \$auto$slang_frontend.cc:694:finish$\data_bits[24]$1010 , \$auto$slang_frontend.cc:694:finish$\data_bits[16]$1005 , \$auto$slang_frontend.cc:694:finish$\data_bits[8]$1000 , \$auto$slang_frontend.cc:694:finish$\data_bits[0]$995  }),
    .S(\$auto$builder.cc:338:Biop$986 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits[0]$1011 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:257.25-262.14|../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2288  (
    .A(\$auto$rtlil.cc:2787:Or$4403 ),
    .B(\$auto$rtlil.cc:2786:And$4407 ),
    .S(\$auto$rtlil.cc:2793:Eq$943 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\halted_d_aligned$1046 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:250.23-253.14|../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2304  (
    .A(2'h0),
    .B(\$auto$rtlil.cc:2786:And$4397 ),
    .S(\$auto$rtlil.cc:2793:Eq$911 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\halted_aligned$1043 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:266.39-283.14|../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$2315  (
    .A(data_i),
    .B({ \$auto$slang_frontend.cc:694:finish$\data_bits[32]$1041 , \$auto$slang_frontend.cc:694:finish$\data_bits[0]$1011  }),
    .S(\$auto$rtlil.cc:2806:LogicAnd$1079 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\data_bits$1048 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:257.25-262.14|../rtl/riscv-dbg/dm_mem.sv:249.9-285.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2328  (
    .A(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0]),
    .B(\$auto$rtlil.cc:2787:Or$4409 [0]),
    .S(\$auto$rtlil.cc:2793:Eq$943 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1047 [0])
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" */
  \$mux  #(
    .WIDTH(32'd64)
  ) \$procmux$2391  (
    .A(data_i),
    .B(\$auto$slang_frontend.cc:694:finish$\data_bits$1170 ),
    .S(req_i),
    .Y(data_o)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2395  (
    .A(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0]),
    .B(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1169 [0]),
    .S(req_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1178 [0])
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2407  (
    .A(req_i),
    .B(\$auto$slang_frontend.cc:694:finish$\exception$1166 ),
    .Y(exception)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2411  (
    .A(req_i),
    .B(\$auto$slang_frontend.cc:694:finish$\going$1165 ),
    .Y(going)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2415  (
    .A(2'h0),
    .B(\$auto$slang_frontend.cc:694:finish$\halted_aligned$1164 ),
    .S(req_i),
    .Y(halted_aligned)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:248.7-340.10|../rtl/riscv-dbg/dm_mem.sv:246.5-341.8" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2419  (
    .A(req_i),
    .B(\$auto$slang_frontend.cc:694:finish$\data_valid_o$1163 ),
    .Y(data_valid_o)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:243.7-243.42|../rtl/riscv-dbg/dm_mem.sv:242.5-244.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2422  (
    .A(resuming_q),
    .B(\$auto$rtlil.cc:2786:And$4401 ),
    .S(clear_resumeack_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [0])
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:206.21-211.8|../rtl/riscv-dbg/dm_mem.sv:206.5-211.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2424  (
    .A(\$auto$slang_frontend.cc:694:finish$\go$864 ),
    .B(1'h0),
    .S(ndmreset_i),
    .Y(go)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:206.21-211.8|../rtl/riscv-dbg/dm_mem.sv:206.5-211.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2429  (
    .A(\$auto$slang_frontend.cc:694:finish$\resume$863 ),
    .B(1'h0),
    .S(ndmreset_i),
    .Y(resume)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:206.21-211.8|../rtl/riscv-dbg/dm_mem.sv:206.5-211.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2434  (
    .A(\$auto$slang_frontend.cc:694:finish$\state_d$862 ),
    .B(2'h0),
    .S(ndmreset_i),
    .Y(state_d)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:201.20-204.8|../rtl/riscv-dbg/dm_mem.sv:201.5-204.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2439  (
    .A({ \$auto$slang_frontend.cc:694:finish$\cmderror_o$870 [2:1], 1'h0 }),
    .B(3'h3),
    .S(exception),
    .Y(cmderror_o)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:201.20-204.8|../rtl/riscv-dbg/dm_mem.sv:201.5-204.8" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2443  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmderror_valid_o$869 ),
    .B(exception),
    .Y(cmderror_valid_o)
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:196.45-199.8|../rtl/riscv-dbg/dm_mem.sv:196.5-199.8" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2447  (
    .A({ \$auto$slang_frontend.cc:694:finish$\cmderror_o$860 [2], 1'h0 }),
    .B(2'h1),
    .S(\$auto$builder.cc:338:Biop$866 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderror_o$870 [2:1])
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:196.45-199.8|../rtl/riscv-dbg/dm_mem.sv:196.5-199.8" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2450  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmderror_o$860 [2]),
    .B(\$auto$builder.cc:338:Biop$866 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderror_valid_o$869 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:182.21-189.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2456_CMP0  (
    .A(state_q),
    .B(2'h3),
    .Y(\$procmux$2456_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:174.15-180.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2461_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(\$auto$slang_frontend.cc:694:finish$\resume$863 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:164.11-172.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2467_CMP0  (
    .A(state_q),
    .B(1'h1),
    .Y(\$auto$slang_frontend.cc:694:finish$\go$864 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:182.21-189.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  \$pmux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd2)
  ) \$procmux$2469  (
    .A(\$auto$slang_frontend.cc:694:finish$\state_d$837 ),
    .B(4'hc),
    .S({ \$auto$slang_frontend.cc:694:finish$\go$864 , \$auto$opt_reduce.cc:137:opt_pmux$4797  }),
    .Y(\$auto$slang_frontend.cc:694:finish$\state_d$862 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:182.21-189.10|../rtl/riscv-dbg/dm_mem.sv:145.5-192.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2489  (
    .A(\$auto$slang_frontend.cc:694:finish$\cmderror_o$799 [2]),
    .B(1'h0),
    .S(cmdbusy_o),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderror_o$860 [2])
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:160.11-160.28|../rtl/riscv-dbg/dm_mem.sv:158.9-161.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2511  (
    .A(2'h1),
    .B(2'h2),
    .S(\$auto$builder.cc:338:Biop$834 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\state_d$837 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_mem.sv:150.11-150.24|../rtl/riscv-dbg/dm_mem.sv:148.9-155.12" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2550  (
    .A(cmd_valid_i),
    .B(1'h0),
    .S(\$auto$builder.cc:338:Biop$791 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\cmderror_o$799 [2])
  );
  /* src = "../rtl/riscv-dbg/dm_mem.sv:498.15" */
  \debug_rom$dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom  \gen_rom_snd_scratch.i_debug_rom  (
    .addr_i({ 32'h00000000, addr_i }),
    .clk_i(clk_i),
    .rdata_o(rom_rdata),
    .req_i(req_i),
    .rst_ni(rst_ni)
  );
  assign { \$auto$builder.cc:338:Biop$1014 [30:10], \$auto$builder.cc:338:Biop$1014 [4:0] } = { \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], \$auto$builder.cc:338:Biop$1014 [31], addr_i[6:2] };
  assign \$auto$builder.cc:338:Biop$1137 [9:0] = { addr_i[9:3], 3'h0 };
  assign { \$auto$rtlil.cc:2874:Mux$1129 [51], \$auto$rtlil.cc:2874:Mux$1129 [49:47], \$auto$rtlil.cc:2874:Mux$1129 [43], \$auto$rtlil.cc:2874:Mux$1129 [41], \$auto$rtlil.cc:2874:Mux$1129 [39], \$auto$rtlil.cc:2874:Mux$1129 [37], \$auto$rtlil.cc:2874:Mux$1129 [35], \$auto$rtlil.cc:2874:Mux$1129 [32], \$auto$rtlil.cc:2874:Mux$1129 [19], \$auto$rtlil.cc:2874:Mux$1129 [17], \$auto$rtlil.cc:2874:Mux$1129 [15], \$auto$rtlil.cc:2874:Mux$1129 [3], \$auto$rtlil.cc:2874:Mux$1129 [0] } = { 2'h0, \$auto$rtlil.cc:2874:Mux$1129 [50], 4'h0, \$auto$rtlil.cc:2874:Mux$1129 [38], 1'h0, \$auto$rtlil.cc:2874:Mux$1129 [33], 4'h0, \$auto$rtlil.cc:2874:Mux$1129 [1] };
  assign { \$auto$rtlil.cc:2896:Demux$1155 [14:8], \$auto$rtlil.cc:2896:Demux$1155 [6:0] } = { \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [15], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7], \$auto$rtlil.cc:2896:Demux$1155 [7] };
  assign \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [29:0] = { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 2'h2, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1245 [30], 12'h073 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [29:21], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [19:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [30], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1322 [20] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [29:21], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [19:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [30], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[0]$1325 [20] };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [125:96], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [83:47], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [43:37], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [35:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [29:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [6:3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [1:0] } = { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 8'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [126], 14'h006e, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], 5'h04, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1243 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [125:96], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [83:47], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [43:37], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [35:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [29:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [6:3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [1:0] } = { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 8'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [126], 14'h006e, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], 5'h04, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1244 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [125:96], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [83:47], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [43:37], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [35:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [28:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [6:5], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 5'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 8'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [126], 10'h006, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [29], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1246 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [125:79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [75:69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [51:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [29:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [11:3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [1:0] } = { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 4'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 10'h0c0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [126], 10'h26e, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], 9'h080, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1307 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [125:79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [75:69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [51:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [29:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [11:3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 4'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 10'h0c0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [126], 10'h26e, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], 9'h080, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], 1'h1, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1308 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [125:79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [75:69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [51:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [28:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [11:5], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 4'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 10'h0c0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [29], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [29], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1310 [30:29], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [125:79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [75:69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [51:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [28:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [11:5], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 7'h4c, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 4'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 10'h0c0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [29], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [29], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1323 [30:29], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [127], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [125:96], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [83:81], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [79], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [75:71], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [69], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [67:64], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [51:47], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [43:37], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [35:31], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [28:25], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [19:17], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [15], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [6], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [3], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [1:0] } = { 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 6'h26, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 7'h00, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 5'h06, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [70], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [70], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [126], 3'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [80], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [80], 5'h06, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [30], 1'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [29], 2'h0, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[128]$1326 [30], 3'h3 };
  assign { \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [31:21], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [19:0] } = { 24'h000000, \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [20], \$auto$slang_frontend.cc:694:finish$\abstract_cmd[288]$1334 [20], 5'h13 };
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$799 [1:0] = 2'h0;
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$860 [1:0] = 2'h0;
  assign \$auto$slang_frontend.cc:694:finish$\cmderror_o$870 [0] = 1'h0;
  assign { \$auto$slang_frontend.cc:694:finish$\rdata$1160 [57:10], \$auto$slang_frontend.cc:694:finish$\rdata$1160 [7:2] } = 54'h00000000000000;
  assign { \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [25], \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [23:0] } = { 1'h1, \$auto$slang_frontend.cc:694:finish$\rdata_d$1072 [24], 23'h00006f };
  assign { \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [63:31], \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [29:27], \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [22:0] } = { 34'h000000000, \$auto$slang_frontend.cc:694:finish$\rdata_d$1073 [30], 24'h00006f };
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1047 [1] = 1'hx;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1169 [1] = 1'hx;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$1178 [1] = 1'hx;
  assign \$auto$slang_frontend.cc:694:finish$\resuming_d_aligned$905 [1] = 1'hx;
  assign { abstract_cmd[319:294], abstract_cmd[292:224], abstract_cmd[211:207], abstract_cmd[203:197], abstract_cmd[195:192], abstract_cmd[179:177], abstract_cmd[175], abstract_cmd[171], abstract_cmd[169:166], abstract_cmd[163:153], abstract_cmd[147], abstract_cmd[145], abstract_cmd[143], abstract_cmd[131], abstract_cmd[129:13], abstract_cmd[11:1] } = { 11'h000, abstract_cmd[293], 13'h0000, abstract_cmd[293], 38'h26f6604ae6, abstract_cmd[170], abstract_cmd[170], abstract_cmd[170], abstract_cmd[170], 1'h0, abstract_cmd[170], abstract_cmd[170], 2'h0, abstract_cmd[170], 7'h00, abstract_cmd[170], 2'h0, abstract_cmd[170], 3'h0, abstract_cmd[170], abstract_cmd[170], 6'h26, abstract_cmd[170], 1'h0, abstract_cmd[165], 6'h00, abstract_cmd[176], abstract_cmd[170], 5'h06, abstract_cmd[176], 6'h00, abstract_cmd[165], 5'h06, abstract_cmd[134], abstract_cmd[146], abstract_cmd[146], abstract_cmd[146], 1'h0, abstract_cmd[134], 103'h06018a2a26018aaa2600000a2e, abstract_cmd[12], abstract_cmd[12], abstract_cmd[12], abstract_cmd[12], 1'h0, abstract_cmd[12], abstract_cmd[12], 2'h0, abstract_cmd[12], abstract_cmd[0], 1'h0, abstract_cmd[12], 1'h0, abstract_cmd[12], 8'h00, abstract_cmd[0], abstract_cmd[0], abstract_cmd[0], 2'h0, abstract_cmd[0] };
  assign ac_ar = cmd_i[23:0];
  assign data_bits = data_o;
  assign debug_req_o = haltreq_i;
  assign fwd_rom_d = addr_i[11];
  assign halted_d_aligned = { 1'hx, halted_d };
  assign halted_o = halted_q;
  assign halted_q_aligned = { 1'h0, halted_q };
  assign haltreq_aligned = { 1'h0, haltreq_i };
  assign hartsel = hartsel_i[0];
  assign progbuf = progbuf_i;
  assign resumereq_aligned = { 1'h0, resumereq_i };
  assign resumereq_wdata_aligned = { 1'h0, resumereq_i };
  assign resuming_d_aligned = { 1'hx, resuming_d };
  assign resuming_o = resuming_q;
  assign resuming_q_aligned = { 1'h0, resuming_q };
  assign rom_addr = { 32'h00000000, addr_i };
  assign wdata_hartsel = wdata_i[0];
endmodule

/* src = "../rtl/riscv-dbg/dm_sba.sv:18.8" */
module \dm_sba$dm_top.i_dm_sba (clk_i, rst_ni, master_req_o, master_add_o, master_we_o, master_wdata_o, master_be_o, master_gnt_i, master_r_valid_i, master_r_err_i, master_r_other_err_i, master_r_rdata_i, sbaddress_o, sbaddress_i, sbdata_o, sbdata_i, dmactive_i, sbaddress_write_valid_i, sbreadonaddr_i, sbautoincrement_i, sbaccess_i
, sbreadondata_i, sbdata_read_valid_i, sbdata_write_valid_i, sbdata_valid_o, sbbusy_o, sberror_valid_o, sberror_o);
  wire [3:0] \$auto$builder.cc:154:Shift$650 ;
  wire [3:0] \$auto$builder.cc:173:Shiftx$654 ;
  wire [32:0] \$auto$builder.cc:183:Neg$648 ;
  wire [31:0] \$auto$builder.cc:338:Biop$675 ;
  wire \$auto$builder.cc:338:Biop$682 ;
  wire \$auto$builder.cc:338:Biop$690 ;
  wire \$auto$builder.cc:338:Biop$737 ;
  wire \$auto$builder.cc:338:Biop$741 ;
  wire [31:0] \$auto$builder.cc:338:Biop$751 ;
  wire \$auto$builder.cc:338:Biop$757 ;
  wire [31:0] \$auto$builder.cc:364:Unop$749 ;
  wire \$auto$builder.cc:364:Unop$753 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4771 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4773 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4775 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4777 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4779 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4433 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4437 ;
  wire \$auto$opt_reduce.cc:137:opt_pmux$4451 ;
  wire [3:0] \$auto$rtlil.cc:2786:And$4413 ;
  wire [3:0] \$auto$rtlil.cc:2786:And$4415 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" */
  wire \$auto$slang_frontend.cc:694:finish$\addr_incr_en$714 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" */
  wire \$auto$slang_frontend.cc:694:finish$\req$747 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:143.11-150.14" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\sberror_o$710 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\sberror_o$712 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\sberror_o$730 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\sberror_o$745 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:143.11-150.14" */
  wire \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$709 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" */
  wire \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$711 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  wire \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$729 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" */
  wire \$auto$slang_frontend.cc:694:finish$\sberror_valid_o$744 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:119.9-119.55" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$688 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:121.9-121.71" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$693 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$731 ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" */
  wire [2:0] \$auto$slang_frontend.cc:694:finish$\state_d$746 ;
  wire \$procmux$2612_CMP ;
  wire \$procmux$2675_CMP ;
  wire \$procmux$2749_CMP ;
  wire \$procmux$2769_CMP ;
  wire \$procmux$2849_CMP ;
  wire \$procmux$2852_CMP ;
  wire \$procmux$2854_CMP ;
  wire \$procmux$2855_CMP ;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:95.24" */
  wire [31:0] addr_incr;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:94.9" */
  wire addr_incr_en;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:61.34" */
  wire [31:0] address;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:65.34" */
  wire [3:0] be;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:67.26" */
  wire [1:0] be_idx;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:200.26" */
  wire [1:0] be_idx_masked;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:66.34" */
  wire [3:0] be_mask;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:22.34" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:24.34" */
  input dmactive_i;
  wire dmactive_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:63.34" */
  wire gnt;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:27.34" */
  output [31:0] master_add_o;
  wire [31:0] master_add_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:30.34" */
  output [3:0] master_be_o;
  wire [3:0] master_be_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:31.34" */
  input master_gnt_i;
  wire master_gnt_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:33.34" */
  input master_r_err_i;
  wire master_r_err_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:34.34" */
  input master_r_other_err_i;
  wire master_r_other_err_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:35.34" */
  input [31:0] master_r_rdata_i;
  wire [31:0] master_r_rdata_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:32.34" */
  input master_r_valid_i;
  wire master_r_valid_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:26.34" */
  output master_req_o;
  wire master_req_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:29.34" */
  output [31:0] master_wdata_o;
  wire [31:0] master_wdata_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:28.34" */
  output master_we_o;
  wire master_we_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:62.34" */
  wire req;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:23.34" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:43.34" */
  input [2:0] sbaccess_i;
  wire [2:0] sbaccess_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:91.24" */
  wire [31:0] sbaccess_mask;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:37.34" */
  input [31:0] sbaddress_i;
  wire [31:0] sbaddress_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:41.34" */
  output [31:0] sbaddress_o;
  wire [31:0] sbaddress_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:38.34" */
  input sbaddress_write_valid_i;
  wire sbaddress_write_valid_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:42.34" */
  input sbautoincrement_i;
  wire sbautoincrement_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:53.34" */
  output sbbusy_o;
  wire sbbusy_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:46.34" */
  input [31:0] sbdata_i;
  wire [31:0] sbdata_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:50.34" */
  output [31:0] sbdata_o;
  wire [31:0] sbdata_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:47.34" */
  input sbdata_read_valid_i;
  wire sbdata_read_valid_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:51.34" */
  output sbdata_valid_o;
  wire sbdata_valid_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:48.34" */
  input sbdata_write_valid_i;
  wire sbdata_write_valid_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:55.34" */
  output [2:0] sberror_o;
  wire [2:0] sberror_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:54.34" */
  output sberror_valid_o;
  wire sberror_valid_o;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:40.34" */
  input sbreadonaddr_i;
  wire sbreadonaddr_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:45.34" */
  input sbreadondata_i;
  wire sbreadondata_i;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:59.19" */
  wire [2:0] state_d;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:59.28" */
  wire [2:0] state_q;
  /* src = "../rtl/riscv-dbg/dm_sba.sv:64.34" */
  wire we;
  \$shift  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd33),
    .Y_WIDTH(32'd4)
  ) \$auto$builder.cc:155:Shift$651  (
    .A(2'h3),
    .B(\$auto$builder.cc:183:Neg$648 ),
    .Y(\$auto$builder.cc:154:Shift$650 )
  );
  \$shiftx  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd1),
    .B_WIDTH(32'd33),
    .Y_WIDTH(32'd4)
  ) \$auto$builder.cc:174:Shiftx$655  (
    .A(2'h3),
    .B(\$auto$builder.cc:183:Neg$648 ),
    .Y(\$auto$builder.cc:173:Shiftx$654 )
  );
  \$neg  #(
    .A_SIGNED(32'd1),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd33)
  ) \$auto$builder.cc:184:Neg$649  (
    .A({ sbaddress_i[1], 1'h0 }),
    .Y(\$auto$builder.cc:183:Neg$648 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$631  (
    .A(state_q),
    .Y(sbbusy_o)
  );
  \$shl  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd32)
  ) \$auto$builder.cc:330:Biop$670  (
    .A(32'd4294967295),
    .B(sbaccess_i),
    .Y(sbaccess_mask)
  );
  \$shl  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd32)
  ) \$auto$builder.cc:330:Biop$674  (
    .A(1'h1),
    .B(sbaccess_i),
    .Y(\$auto$builder.cc:338:Biop$675 )
  );
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$auto$builder.cc:330:Biop$678  (
    .A(sbaddress_i),
    .B(addr_incr),
    .Y(sbaddress_o)
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$681  (
    .A(sbaddress_write_valid_i),
    .B(sbreadonaddr_i),
    .Y(\$auto$builder.cc:338:Biop$682 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$689  (
    .A(sbdata_read_valid_i),
    .B(sbreadondata_i),
    .Y(\$auto$builder.cc:338:Biop$690 )
  );
  \$gt  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$736  (
    .A(sbaccess_i),
    .B(2'h2),
    .Y(\$auto$builder.cc:338:Biop$737 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$740  (
    .A(\$auto$builder.cc:338:Biop$737 ),
    .B(sbbusy_o),
    .Y(\$auto$builder.cc:338:Biop$741 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$auto$builder.cc:330:Biop$750  (
    .A(sbaddress_i),
    .B(\$auto$builder.cc:364:Unop$749 ),
    .Y(\$auto$builder.cc:338:Biop$751 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$756  (
    .A(\$auto$builder.cc:364:Unop$753 ),
    .B(sbbusy_o),
    .Y(\$auto$builder.cc:338:Biop$757 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd2)
  ) \$auto$builder.cc:330:Biop$769  (
    .A(sbaddress_i[1:0]),
    .B(sbaccess_mask[1:0]),
    .Y(be_idx_masked)
  );
  \$shl  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd32)
  ) \$auto$builder.cc:330:Biop$773  (
    .A(sbdata_i),
    .B({ be_idx_masked, 3'h0 }),
    .Y(master_wdata_o)
  );
  \$shr  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd5),
    .Y_WIDTH(32'd32)
  ) \$auto$builder.cc:330:Biop$777  (
    .A(master_r_rdata_i),
    .B({ be_idx_masked, 3'h0 }),
    .Y(sbdata_o)
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd32)
  ) \$auto$builder.cc:359:Unop$748  (
    .A(sbaccess_mask),
    .Y(\$auto$builder.cc:364:Unop$749 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd32),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$752  (
    .A(\$auto$builder.cc:338:Biop$751 ),
    .Y(\$auto$builder.cc:364:Unop$753 )
  );
  \$demux  #(
    .S_WIDTH(32'd2),
    .WIDTH(32'd1)
  ) \$auto$builder.cc:38:Demux$642  (
    .A(1'h1),
    .S(sbaddress_i[1:0]),
    .Y(\$auto$rtlil.cc:2786:And$4413 )
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:192.3" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(3'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd3)
  ) \$auto$ff.cc:266:slice$4770  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(state_d),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4779 ),
    .Q(state_q)
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4772  (
    .A({ master_we_o, \$auto$builder.cc:338:Biop$757 , \$auto$builder.cc:338:Biop$741 , master_gnt_i }),
    .B(4'h8),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4771 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4774  (
    .A({ \$procmux$2749_CMP , \$auto$builder.cc:338:Biop$757 , \$auto$builder.cc:338:Biop$741 , master_gnt_i }),
    .B(4'h8),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4773 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4776  (
    .A({ \$auto$opt_reduce.cc:137:opt_pmux$4451 , \$auto$builder.cc:338:Biop$757 , \$auto$builder.cc:338:Biop$741 , master_r_valid_i }),
    .B(4'h8),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4775 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd6),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd6),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4778  (
    .A({ \$procmux$2769_CMP , \$auto$builder.cc:338:Biop$757 , \$auto$builder.cc:338:Biop$741 , \$auto$builder.cc:338:Biop$690 , \$auto$builder.cc:338:Biop$682 , sbdata_write_valid_i }),
    .B(6'h20),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4777 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4780  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4777 , \$auto$opt_dff.cc:194:make_patterns_logic$4775 , \$auto$opt_dff.cc:194:make_patterns_logic$4773 , \$auto$opt_dff.cc:194:make_patterns_logic$4771  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4779 )
  );
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd4),
    .Y_WIDTH(32'd4)
  ) \$auto$opt_expr.cc:785:replace_const_cells$4414  (
    .A(\$auto$builder.cc:173:Shiftx$654 ),
    .B(\$auto$builder.cc:154:Shift$650 ),
    .Y(\$auto$rtlil.cc:2786:And$4415 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4434  (
    .A({ \$procmux$2749_CMP , master_we_o }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4433 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4436  (
    .A({ \$procmux$2852_CMP , \$procmux$2849_CMP  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4437 )
  );
  \$reduce_or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_reduce.cc:131:opt_pmux$4456  (
    .A({ \$procmux$2675_CMP , \$procmux$2612_CMP  }),
    .Y(\$auto$opt_reduce.cc:137:opt_pmux$4451 )
  );
  \$mux  #(
    .WIDTH(32'd32)
  ) \$auto$slang_frontend.cc:2041:operator()$676  (
    .A(32'd0),
    .B(\$auto$builder.cc:338:Biop$675 ),
    .S(addr_incr_en),
    .Y(addr_incr)
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:183.65-188.8|../rtl/riscv-dbg/dm_sba.sv:183.5-188.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2575  (
    .A(\$auto$slang_frontend.cc:694:finish$\req$747 ),
    .B(1'h0),
    .S(\$auto$builder.cc:338:Biop$757 ),
    .Y(master_req_o)
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:183.65-188.8|../rtl/riscv-dbg/dm_sba.sv:183.5-188.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2579  (
    .A(\$auto$slang_frontend.cc:694:finish$\state_d$746 ),
    .B(3'h0),
    .S(\$auto$builder.cc:338:Biop$757 ),
    .Y(state_d)
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:183.65-188.8|../rtl/riscv-dbg/dm_sba.sv:183.5-188.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2583  (
    .A(\$auto$slang_frontend.cc:694:finish$\sberror_o$745 ),
    .B(3'h3),
    .S(\$auto$builder.cc:338:Biop$757 ),
    .Y(sberror_o)
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:183.65-188.8|../rtl/riscv-dbg/dm_sba.sv:183.5-188.8" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2587  (
    .A(\$auto$slang_frontend.cc:694:finish$\sberror_valid_o$744 ),
    .B(\$auto$builder.cc:338:Biop$757 ),
    .Y(sberror_valid_o)
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:175.62-180.8|../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$2591  (
    .A(\$auto$opt_reduce.cc:137:opt_pmux$4433 ),
    .B(1'h0),
    .S(\$auto$builder.cc:338:Biop$741 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\req$747 )
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:175.62-180.8|../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2594  (
    .A(\$auto$slang_frontend.cc:694:finish$\state_d$731 ),
    .B(3'h0),
    .S(\$auto$builder.cc:338:Biop$741 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\state_d$746 )
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:175.62-180.8|../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" */
  \$mux  #(
    .WIDTH(32'd3)
  ) \$procmux$2597  (
    .A({ \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [2:1], \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [2] }),
    .B(3'h4),
    .S(\$auto$builder.cc:338:Biop$741 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sberror_o$745 )
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:175.62-180.8|../rtl/riscv-dbg/dm_sba.sv:175.5-180.8" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2600  (
    .A(\$auto$slang_frontend.cc:694:finish$\sberror_valid_o$729 ),
    .B(\$auto$builder.cc:338:Biop$741 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sberror_valid_o$744 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2612_CMP0  (
    .A(state_q),
    .B(3'h4),
    .Y(\$procmux$2612_CMP )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:160.37-164.14|../rtl/riscv-dbg/dm_sba.sv:160.11-167.14" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2626  (
    .A({ master_r_err_i, 1'h0 }),
    .B(2'h3),
    .S(master_r_other_err_i),
    .Y({ \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [2] })
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:160.37-164.14|../rtl/riscv-dbg/dm_sba.sv:160.11-167.14" */
  \$or  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2635  (
    .A(master_r_err_i),
    .B(master_r_other_err_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\sberror_valid_o$709 )
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:155.29-168.12|../rtl/riscv-dbg/dm_sba.sv:155.9-168.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2643  (
    .A(master_r_valid_i),
    .B(sbautoincrement_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\addr_incr_en$714 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:138.9-151.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2675_CMP0  (
    .A(state_q),
    .B(2'h3),
    .Y(\$procmux$2675_CMP )
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:138.29-151.12|../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2724  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [2] }),
    .S(master_r_valid_i),
    .Y({ \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [2] })
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:138.29-151.12|../rtl/riscv-dbg/dm_sba.sv:138.9-151.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2731  (
    .A(master_r_valid_i),
    .B(\$auto$slang_frontend.cc:694:finish$\sberror_valid_o$709 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sberror_valid_o$711 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:130.18-135.10|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2741_CMP0  (
    .A(state_q),
    .B(2'h2),
    .Y(master_we_o)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:124.17-128.10|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2749_CMP0  (
    .A(state_q),
    .B(1'h1),
    .Y(\$procmux$2749_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd3)
  ) \$procmux$2758  (
    .A(3'h0),
    .B({ 1'h0, \$auto$slang_frontend.cc:694:finish$\state_d$693 [1:0], 6'h1c }),
    .S({ \$procmux$2769_CMP , \$procmux$2749_CMP , master_we_o }),
    .Y(\$auto$slang_frontend.cc:694:finish$\state_d$731 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:115.17-122.10|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2769_CMP0  (
    .A(state_q),
    .Y(\$procmux$2769_CMP )
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:121.52-121.71|../rtl/riscv-dbg/dm_sba.sv:121.9-121.71" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2775  (
    .A(\$auto$slang_frontend.cc:694:finish$\state_d$688 [1:0]),
    .B(2'h1),
    .S(\$auto$builder.cc:338:Biop$690 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\state_d$693 [1:0])
  );
  /* src = "../rtl/riscv-dbg/dm_sba.sv:119.35-119.55|../rtl/riscv-dbg/dm_sba.sv:119.9-119.55" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2786  (
    .A(2'h1),
    .B(2'h2),
    .S(sbdata_write_valid_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\state_d$688 [1:0])
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2802  (
    .A(\$auto$opt_reduce.cc:137:opt_pmux$4451 ),
    .B(\$auto$slang_frontend.cc:694:finish$\addr_incr_en$714 ),
    .Y(addr_incr_en)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:130.18-135.10|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$mux  #(
    .WIDTH(32'd4)
  ) \$procmux$2812  (
    .A(4'h0),
    .B(be_mask),
    .S(\$auto$opt_reduce.cc:137:opt_pmux$4433 ),
    .Y(master_be_o)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$2836  (
    .A(2'h0),
    .B({ \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [2] }),
    .S(\$auto$opt_reduce.cc:137:opt_pmux$4451 ),
    .Y({ \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [1], \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [2] })
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:155.9-168.12|../rtl/riscv-dbg/dm_sba.sv:114.5-172.12" */
  \$and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2842  (
    .A(\$auto$opt_reduce.cc:137:opt_pmux$4451 ),
    .B(\$auto$slang_frontend.cc:694:finish$\sberror_valid_o$711 ),
    .Y(\$auto$slang_frontend.cc:694:finish$\sberror_valid_o$729 )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:83.9-84.46|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2849_CMP0  (
    .A(sbaccess_i),
    .B(2'h2),
    .Y(\$procmux$2849_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:86.15-86.28|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" */
  \$pmux  #(
    .S_WIDTH(32'd3),
    .WIDTH(32'd4)
  ) \$procmux$2851  (
    .A(4'h0),
    .B({ \$auto$rtlil.cc:2786:And$4413 , \$auto$rtlil.cc:2786:And$4415 , 4'hf }),
    .S({ \$procmux$2855_CMP , \$procmux$2854_CMP , \$auto$opt_reduce.cc:137:opt_pmux$4437  }),
    .Y(be_mask)
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:86.15-86.28|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$procmux$2852_CMP0  (
    .A(sbaccess_i),
    .B(2'h3),
    .Y(\$procmux$2852_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:80.9-80.66|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" */
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$procmux$2854_CMP0  (
    .A(sbaccess_i),
    .B(1'h1),
    .Y(\$procmux$2854_CMP )
  );
  /* full_case = 32'd1 */
  /* parallel_case = 32'd1 */
  /* src = "../rtl/riscv-dbg/dm_sba.sv:77.9-77.30|../rtl/riscv-dbg/dm_sba.sv:75.5-88.12" */
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd3),
    .Y_WIDTH(32'd1)
  ) \$procmux$2855_CMP0  (
    .A(sbaccess_i),
    .Y(\$procmux$2855_CMP )
  );
  assign \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [0] = \$auto$slang_frontend.cc:694:finish$\sberror_o$710 [2];
  assign \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [0] = \$auto$slang_frontend.cc:694:finish$\sberror_o$712 [2];
  assign \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [0] = \$auto$slang_frontend.cc:694:finish$\sberror_o$730 [2];
  assign \$auto$slang_frontend.cc:694:finish$\state_d$688 [2] = 1'h0;
  assign \$auto$slang_frontend.cc:694:finish$\state_d$693 [2] = 1'h0;
  assign address = sbaddress_i;
  assign be = master_be_o;
  assign be_idx = sbaddress_i[1:0];
  assign gnt = master_gnt_i;
  assign master_add_o = sbaddress_i;
  assign req = master_req_o;
  assign sbdata_valid_o = master_r_valid_i;
  assign we = master_we_o;
endmodule

/* top =  1  */
/* src = "../rtl/riscv-dbg/dm_top.sv:20.8" */
module dm_top(clk_i, rst_ni, next_dm_addr_i, testmode_i, ndmreset_o, ndmreset_ack_i, dmactive_o, debug_req_o, unavailable_i, hartinfo_i, slave_req_i, slave_we_i, slave_addr_i, slave_be_i, slave_wdata_i, slave_rdata_o, master_req_o, master_add_o, master_we_o, master_wdata_o, master_be_o
, master_gnt_i, master_r_valid_i, master_r_err_i, master_r_other_err_i, master_r_rdata_i, dmi_rst_ni, dmi_req_valid_i, dmi_req_ready_o, dmi_req_i, dmi_resp_valid_o, dmi_resp_ready_i, dmi_resp_o);
  /* src = "../rtl/riscv-dbg/dm_top.sv:85.37" */
  wire clear_resumeack;
  /* src = "../rtl/riscv-dbg/dm_top.sv:30.33" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:87.37" */
  wire [31:0] cmd;
  /* src = "../rtl/riscv-dbg/dm_top.sv:86.37" */
  wire cmd_valid;
  /* src = "../rtl/riscv-dbg/dm_top.sv:91.37" */
  wire cmdbusy;
  /* src = "../rtl/riscv-dbg/dm_top.sv:90.37" */
  wire [2:0] cmderror;
  /* src = "../rtl/riscv-dbg/dm_top.sv:89.37" */
  wire cmderror_valid;
  /* src = "../rtl/riscv-dbg/dm_top.sv:93.37" */
  wire [63:0] data_csrs_mem;
  /* src = "../rtl/riscv-dbg/dm_top.sv:94.37" */
  wire [63:0] data_mem_csrs;
  /* src = "../rtl/riscv-dbg/dm_top.sv:95.37" */
  wire data_valid;
  /* src = "../rtl/riscv-dbg/dm_top.sv:43.33" */
  output debug_req_o;
  wire debug_req_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:42.33" */
  output dmactive_o;
  wire dmactive_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:72.33" */
  input [40:0] dmi_req_i;
  wire [40:0] dmi_req_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:71.33" */
  output dmi_req_ready_o;
  wire dmi_req_ready_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:70.33" */
  input dmi_req_valid_i;
  wire dmi_req_valid_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:76.33" */
  output [33:0] dmi_resp_o;
  wire [33:0] dmi_resp_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:75.33" */
  input dmi_resp_ready_i;
  wire dmi_resp_ready_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:74.33" */
  output dmi_resp_valid_o;
  wire dmi_resp_valid_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:67.33" */
  input dmi_rst_ni;
  wire dmi_rst_ni;
  /* src = "../rtl/riscv-dbg/dm_top.sv:80.37" */
  wire halted;
  /* src = "../rtl/riscv-dbg/dm_top.sv:83.37" */
  wire haltreq;
  /* src = "../rtl/riscv-dbg/dm_top.sv:46.39" */
  input [31:0] hartinfo_i;
  wire [31:0] hartinfo_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:97.37" */
  wire [19:0] hartsel;
  /* src = "../rtl/riscv-dbg/dm_top.sv:56.33" */
  output [31:0] master_add_o;
  wire [31:0] master_add_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:59.33" */
  output [3:0] master_be_o;
  wire [3:0] master_be_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:60.33" */
  input master_gnt_i;
  wire master_gnt_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:62.33" */
  input master_r_err_i;
  wire master_r_err_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:63.33" */
  input master_r_other_err_i;
  wire master_r_other_err_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:64.33" */
  input [31:0] master_r_rdata_i;
  wire [31:0] master_r_rdata_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:61.33" */
  input master_r_valid_i;
  wire master_r_valid_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:55.33" */
  output master_req_o;
  wire master_req_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:58.33" */
  output [31:0] master_wdata_o;
  wire [31:0] master_wdata_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:57.33" */
  output master_we_o;
  wire master_we_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:96.37" */
  wire ndmreset;
  /* src = "../rtl/riscv-dbg/dm_top.sv:41.33" */
  input ndmreset_ack_i;
  wire ndmreset_ack_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:40.33" */
  output ndmreset_o;
  wire ndmreset_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:38.33" */
  input [31:0] next_dm_addr_i;
  wire [31:0] next_dm_addr_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:92.37" */
  wire [255:0] progbuf;
  /* src = "../rtl/riscv-dbg/dm_top.sv:82.37" */
  wire resumeack;
  /* src = "../rtl/riscv-dbg/dm_top.sv:84.37" */
  wire resumereq;
  /* src = "../rtl/riscv-dbg/dm_top.sv:32.33" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/riscv-dbg/dm_top.sv:104.37" */
  wire [2:0] sbaccess;
  /* src = "../rtl/riscv-dbg/dm_top.sv:99.37" */
  wire [31:0] sbaddress_csrs_sba;
  /* src = "../rtl/riscv-dbg/dm_top.sv:100.37" */
  wire [31:0] sbaddress_sba_csrs;
  /* src = "../rtl/riscv-dbg/dm_top.sv:101.37" */
  wire sbaddress_write_valid;
  /* src = "../rtl/riscv-dbg/dm_top.sv:103.37" */
  wire sbautoincrement;
  /* src = "../rtl/riscv-dbg/dm_top.sv:111.37" */
  wire sbbusy;
  /* src = "../rtl/riscv-dbg/dm_top.sv:109.37" */
  wire [31:0] sbdata_read;
  /* src = "../rtl/riscv-dbg/dm_top.sv:107.37" */
  wire sbdata_read_valid;
  /* src = "../rtl/riscv-dbg/dm_top.sv:110.37" */
  wire sbdata_valid;
  /* src = "../rtl/riscv-dbg/dm_top.sv:106.37" */
  wire [31:0] sbdata_write;
  /* src = "../rtl/riscv-dbg/dm_top.sv:108.37" */
  wire sbdata_write_valid;
  /* src = "../rtl/riscv-dbg/dm_top.sv:113.37" */
  wire [2:0] sberror;
  /* src = "../rtl/riscv-dbg/dm_top.sv:112.37" */
  wire sberror_valid;
  /* src = "../rtl/riscv-dbg/dm_top.sv:102.37" */
  wire sbreadonaddr;
  /* src = "../rtl/riscv-dbg/dm_top.sv:105.37" */
  wire sbreadondata;
  /* src = "../rtl/riscv-dbg/dm_top.sv:50.33" */
  input [31:0] slave_addr_i;
  wire [31:0] slave_addr_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:51.33" */
  input [3:0] slave_be_i;
  wire [3:0] slave_be_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:53.33" */
  output [31:0] slave_rdata_o;
  wire [31:0] slave_rdata_o;
  /* src = "../rtl/riscv-dbg/dm_top.sv:48.33" */
  input slave_req_i;
  wire slave_req_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:52.33" */
  input [31:0] slave_wdata_i;
  wire [31:0] slave_wdata_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:49.33" */
  input slave_we_i;
  wire slave_we_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:39.33" */
  input testmode_i;
  wire testmode_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:45.33" */
  input unavailable_i;
  wire unavailable_i;
  /* src = "../rtl/riscv-dbg/dm_top.sv:121.5" */
  \dm_csrs$dm_top.i_dm_csrs  i_dm_csrs (
    .clear_resumeack_o(clear_resumeack),
    .clk_i(clk_i),
    .cmd_o(cmd),
    .cmd_valid_o(cmd_valid),
    .cmdbusy_i(cmdbusy),
    .cmderror_i(cmderror),
    .cmderror_valid_i(cmderror_valid),
    .data_i(data_mem_csrs),
    .data_o(data_csrs_mem),
    .data_valid_i(data_valid),
    .dmactive_o(dmactive_o),
    .dmi_req_i(dmi_req_i),
    .dmi_req_ready_o(dmi_req_ready_o),
    .dmi_req_valid_i(dmi_req_valid_i),
    .dmi_resp_o(dmi_resp_o),
    .dmi_resp_ready_i(dmi_resp_ready_i),
    .dmi_resp_valid_o(dmi_resp_valid_o),
    .dmi_rst_ni(dmi_rst_ni),
    .halted_i(halted),
    .haltreq_o(haltreq),
    .hartinfo_i(hartinfo_i),
    .hartsel_o(hartsel),
    .ndmreset_ack_i(ndmreset_ack_i),
    .ndmreset_o(ndmreset),
    .next_dm_addr_i(next_dm_addr_i),
    .progbuf_o(progbuf),
    .resumeack_i(resumeack),
    .resumereq_o(resumereq),
    .rst_ni(rst_ni),
    .sbaccess_o(sbaccess),
    .sbaddress_i(sbaddress_sba_csrs),
    .sbaddress_o(sbaddress_csrs_sba),
    .sbaddress_write_valid_o(sbaddress_write_valid),
    .sbautoincrement_o(sbautoincrement),
    .sbbusy_i(sbbusy),
    .sbdata_i(sbdata_read),
    .sbdata_o(sbdata_write),
    .sbdata_read_valid_o(sbdata_read_valid),
    .sbdata_valid_i(sbdata_valid),
    .sbdata_write_valid_o(sbdata_write_valid),
    .sberror_i(sberror),
    .sberror_valid_i(sberror_valid),
    .sbreadonaddr_o(sbreadonaddr),
    .sbreadondata_o(sbreadondata),
    .testmode_i(testmode_i),
    .unavailable_i(unavailable_i)
  );
  /* src = "../rtl/riscv-dbg/dm_top.sv:211.5" */
  \dm_mem$dm_top.i_dm_mem  i_dm_mem (
    .addr_i(slave_addr_i),
    .be_i(slave_be_i),
    .clear_resumeack_i(clear_resumeack),
    .clk_i(clk_i),
    .cmd_i(cmd),
    .cmd_valid_i(cmd_valid),
    .cmdbusy_o(cmdbusy),
    .cmderror_o(cmderror),
    .cmderror_valid_o(cmderror_valid),
    .data_i(data_csrs_mem),
    .data_o(data_mem_csrs),
    .data_valid_o(data_valid),
    .debug_req_o(debug_req_o),
    .halted_o(halted),
    .haltreq_i(haltreq),
    .hartsel_i(hartsel),
    .ndmreset_i(ndmreset),
    .progbuf_i(progbuf),
    .rdata_o(slave_rdata_o),
    .req_i(slave_req_i),
    .resumereq_i(resumereq),
    .resuming_o(resumeack),
    .rst_ni(rst_ni),
    .wdata_i(slave_wdata_i),
    .we_i(slave_we_i)
  );
  /* src = "../rtl/riscv-dbg/dm_top.sv:173.5" */
  \dm_sba$dm_top.i_dm_sba  i_dm_sba (
    .clk_i(clk_i),
    .dmactive_i(dmactive_o),
    .master_add_o(master_add_o),
    .master_be_o(master_be_o),
    .master_gnt_i(master_gnt_i),
    .master_r_err_i(master_r_err_i),
    .master_r_other_err_i(master_r_other_err_i),
    .master_r_rdata_i(master_r_rdata_i),
    .master_r_valid_i(master_r_valid_i),
    .master_req_o(master_req_o),
    .master_wdata_o(master_wdata_o),
    .master_we_o(master_we_o),
    .rst_ni(rst_ni),
    .sbaccess_i(sbaccess),
    .sbaddress_i(sbaddress_csrs_sba),
    .sbaddress_o(sbaddress_sba_csrs),
    .sbaddress_write_valid_i(sbaddress_write_valid),
    .sbautoincrement_i(sbautoincrement),
    .sbbusy_o(sbbusy),
    .sbdata_i(sbdata_write),
    .sbdata_o(sbdata_read),
    .sbdata_read_valid_i(sbdata_read_valid),
    .sbdata_valid_o(sbdata_valid),
    .sbdata_write_valid_i(sbdata_write_valid),
    .sberror_o(sberror),
    .sberror_valid_o(sberror_valid),
    .sbreadonaddr_i(sbreadonaddr),
    .sbreadondata_i(sbreadondata)
  );
  assign ndmreset_o = ndmreset;
endmodule

/* src = "../rtl/common_cells/fifo_v3.sv:15.8" */
module \fifo_v3$dm_top.i_dm_csrs.i_fifo (clk_i, rst_ni, testmode_i, data_o, data_i, flush_i, full_o, empty_o, push_i, pop_i, usage_o);
  wire \$auto$builder.cc:338:Biop$1379 ;
  wire \$auto$builder.cc:338:Biop$1412 ;
  wire \$auto$builder.cc:338:Biop$1427 ;
  wire \$auto$builder.cc:338:Biop$1431 ;
  wire \$auto$builder.cc:338:Biop$1435 ;
  wire \$auto$builder.cc:364:Unop$1377 ;
  wire \$auto$builder.cc:364:Unop$1410 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4782 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4785 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4787 ;
  wire \$auto$opt_dff.cc:194:make_patterns_logic$4792 ;
  wire \$auto$opt_dff.cc:219:make_patterns_logic$4789 ;
  wire [1:0] \$auto$rtlil.cc:2874:Mux$4808 ;
  wire [67:0] \$auto$rtlil.cc:2896:Demux$1391 ;
  /* src = "../rtl/common_cells/fifo_v3.sv:122.13-130.16" */
  wire \$auto$slang_frontend.cc:694:finish$\read_pointer_q$1455 ;
  /* src = "../rtl/common_cells/fifo_v3.sv:122.13-130.16" */
  wire [1:0] \$auto$slang_frontend.cc:694:finish$\status_cnt_q$1457 ;
  /* src = "../rtl/common_cells/fifo_v3.sv:122.13-130.16" */
  wire \$auto$slang_frontend.cc:694:finish$\write_pointer_q$1456 ;
  /* src = "../rtl/common_cells/fifo_v3.sv:23.19" */
  input clk_i;
  wire clk_i;
  /* src = "../rtl/common_cells/fifo_v3.sv:32.19" */
  input [33:0] data_i;
  wire [33:0] data_i;
  /* src = "../rtl/common_cells/fifo_v3.sv:35.19" */
  output [33:0] data_o;
  wire [33:0] data_o;
  /* src = "../rtl/common_cells/fifo_v3.sv:29.19" */
  output empty_o;
  wire empty_o;
  /* src = "../rtl/common_cells/fifo_v3.sv:25.19" */
  input flush_i;
  wire flush_i;
  /* src = "../rtl/common_cells/fifo_v3.sv:28.19" */
  output full_o;
  wire full_o;
  /* src = "../rtl/common_cells/fifo_v3.sv:49.29" */
  wire [67:0] mem_n;
  /* src = "../rtl/common_cells/fifo_v3.sv:49.36" */
  wire [67:0] mem_q;
  /* src = "../rtl/common_cells/fifo_v3.sv:36.19" */
  input pop_i;
  wire pop_i;
  /* src = "../rtl/common_cells/fifo_v3.sv:33.19" */
  input push_i;
  wire push_i;
  /* src = "../rtl/common_cells/fifo_v3.sv:44.30" */
  wire read_pointer_n;
  /* src = "../rtl/common_cells/fifo_v3.sv:44.46" */
  wire read_pointer_q;
  /* src = "../rtl/common_cells/fifo_v3.sv:24.19" */
  input rst_ni;
  wire rst_ni;
  /* src = "../rtl/common_cells/fifo_v3.sv:47.26" */
  wire [1:0] status_cnt_n;
  /* src = "../rtl/common_cells/fifo_v3.sv:47.40" */
  wire [1:0] status_cnt_q;
  /* src = "../rtl/common_cells/fifo_v3.sv:26.19" */
  input testmode_i;
  wire testmode_i;
  /* src = "../rtl/common_cells/fifo_v3.sv:30.36" */
  output usage_o;
  wire usage_o;
  /* src = "../rtl/common_cells/fifo_v3.sv:44.62" */
  wire write_pointer_n;
  /* src = "../rtl/common_cells/fifo_v3.sv:44.79" */
  wire write_pointer_q;
  \$bwmux  #(
    .WIDTH(32'd68)
  ) \$auto$builder.cc:128:Bwmux$1394  (
    .A(mem_q),
    .B({ data_i, data_i }),
    .S({ \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33] }),
    .Y(mem_n)
  );
  \$mux  #(
    .WIDTH(32'd34)
  ) \$auto$builder.cc:195:Bmux$1370  (
    .A(mem_q[33:0]),
    .B(mem_q[67:34]),
    .S(read_pointer_q),
    .Y(data_o)
  );
  \$eq  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1355  (
    .A(status_cnt_q),
    .B(2'h2),
    .Y(full_o)
  );
  \$logic_not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1357  (
    .A(status_cnt_q),
    .Y(empty_o)
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1378  (
    .A(push_i),
    .B(\$auto$builder.cc:364:Unop$1377 ),
    .Y(\$auto$builder.cc:338:Biop$1379 )
  );
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1400  (
    .A(write_pointer_q),
    .B(1'h1),
    .Y(write_pointer_n)
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1411  (
    .A(pop_i),
    .B(\$auto$builder.cc:364:Unop$1410 ),
    .Y(\$auto$builder.cc:338:Biop$1412 )
  );
  \$add  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1419  (
    .A(read_pointer_q),
    .B(1'h1),
    .Y(read_pointer_n)
  );
  \$sub  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd2)
  ) \$auto$builder.cc:330:Biop$1422  (
    .A(status_cnt_q),
    .B({ \$auto$rtlil.cc:2874:Mux$4808 [1], 1'h1 }),
    .Y(status_cnt_n)
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1426  (
    .A(push_i),
    .B(pop_i),
    .Y(\$auto$builder.cc:338:Biop$1427 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1430  (
    .A(\$auto$builder.cc:338:Biop$1427 ),
    .B(\$auto$builder.cc:364:Unop$1377 ),
    .Y(\$auto$builder.cc:338:Biop$1431 )
  );
  \$logic_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:330:Biop$1434  (
    .A(\$auto$builder.cc:338:Biop$1431 ),
    .B(\$auto$builder.cc:364:Unop$1410 ),
    .Y(\$auto$builder.cc:338:Biop$1435 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$1376  (
    .A(full_o),
    .Y(\$auto$builder.cc:364:Unop$1377 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$builder.cc:359:Unop$1409  (
    .A(empty_o),
    .Y(\$auto$builder.cc:364:Unop$1410 )
  );
  \$demux  #(
    .S_WIDTH(32'd1),
    .WIDTH(32'd1)
  ) \$auto$builder.cc:38:Demux$1390  (
    .A(1'h1),
    .S(write_pointer_q),
    .Y({ \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [33] })
  );
  /* src = "../rtl/common_cells/fifo_v3.sv:116.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4781  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\write_pointer_q$1456 ),
    .EN(\$auto$opt_dff.cc:194:make_patterns_logic$4782 ),
    .Q(write_pointer_q)
  );
  /* src = "../rtl/common_cells/fifo_v3.sv:116.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(2'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd2)
  ) \$auto$ff.cc:266:slice$4784  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\status_cnt_q$1457 ),
    .EN(\$auto$opt_dff.cc:219:make_patterns_logic$4789 ),
    .Q(status_cnt_q)
  );
  /* src = "../rtl/common_cells/fifo_v3.sv:116.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(1'h0),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd1)
  ) \$auto$ff.cc:266:slice$4791  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(\$auto$slang_frontend.cc:694:finish$\read_pointer_q$1455 ),
    .EN(\$auto$opt_dff.cc:194:make_patterns_logic$4792 ),
    .Q(read_pointer_q)
  );
  /* src = "../rtl/common_cells/fifo_v3.sv:134.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(34'h000000000),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd34)
  ) \$auto$ff.cc:266:slice$4794  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(mem_n[67:34]),
    .EN(\$auto$builder.cc:338:Biop$1379 ),
    .Q(mem_q[67:34])
  );
  /* src = "../rtl/common_cells/fifo_v3.sv:134.5" */
  \$adffe  #(
    .ARST_POLARITY(32'd0),
    .ARST_VALUE(34'h000000000),
    .CLK_POLARITY(32'd1),
    .EN_POLARITY(32'd1),
    .WIDTH(32'd34)
  ) \$auto$ff.cc:266:slice$4795  (
    .ARST(rst_ni),
    .CLK(clk_i),
    .D(mem_n[33:0]),
    .EN(\$auto$builder.cc:338:Biop$1379 ),
    .Q(mem_q[33:0])
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4783  (
    .A({ \$auto$builder.cc:338:Biop$1379 , flush_i }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4782 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd4),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4786  (
    .A({ \$auto$builder.cc:338:Biop$1435 , \$auto$builder.cc:338:Biop$1412 , \$auto$builder.cc:338:Biop$1379 , flush_i }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4785 )
  );
  \$ne  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .B_SIGNED(32'd0),
    .B_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4788  (
    .A({ \$auto$builder.cc:338:Biop$1435 , flush_i }),
    .B(2'h2),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4787 )
  );
  \$reduce_bool  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:195:make_patterns_logic$4793  (
    .A({ \$auto$builder.cc:338:Biop$1412 , flush_i }),
    .Y(\$auto$opt_dff.cc:194:make_patterns_logic$4792 )
  );
  \$reduce_and  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd2),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_dff.cc:220:make_patterns_logic$4790  (
    .A({ \$auto$opt_dff.cc:194:make_patterns_logic$4787 , \$auto$opt_dff.cc:194:make_patterns_logic$4785  }),
    .Y(\$auto$opt_dff.cc:219:make_patterns_logic$4789 )
  );
  \$not  #(
    .A_SIGNED(32'd0),
    .A_WIDTH(32'd1),
    .Y_WIDTH(32'd1)
  ) \$auto$opt_share.cc:244:merge_operators$4807  (
    .A(\$auto$builder.cc:338:Biop$1412 ),
    .Y(\$auto$rtlil.cc:2874:Mux$4808 [1])
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/fifo_v3.sv:122.26-126.17|../rtl/common_cells/fifo_v3.sv:122.13-130.16" */
  \$mux  #(
    .WIDTH(32'd2)
  ) \$procmux$1494  (
    .A(status_cnt_n),
    .B(2'h0),
    .S(flush_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\status_cnt_q$1457 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/fifo_v3.sv:122.26-126.17|../rtl/common_cells/fifo_v3.sv:122.13-130.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1497  (
    .A(write_pointer_n),
    .B(1'h0),
    .S(flush_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\write_pointer_q$1456 )
  );
  /* full_case = 32'd1 */
  /* src = "../rtl/common_cells/fifo_v3.sv:122.26-126.17|../rtl/common_cells/fifo_v3.sv:122.13-130.16" */
  \$mux  #(
    .WIDTH(32'd1)
  ) \$procmux$1500  (
    .A(read_pointer_n),
    .B(1'h0),
    .S(flush_i),
    .Y(\$auto$slang_frontend.cc:694:finish$\read_pointer_q$1455 )
  );
  assign \$auto$rtlil.cc:2874:Mux$4808 [0] = 1'h1;
  assign { \$auto$rtlil.cc:2896:Demux$1391 [66:34], \$auto$rtlil.cc:2896:Demux$1391 [32:0] } = { \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [67], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33], \$auto$rtlil.cc:2896:Demux$1391 [33] };
  assign usage_o = status_cnt_q[0];
endmodule
