create_clock -period 20.000 -name clk [get_ports clk]
create_clock -period 100.000 -name jtag_clk [get_ports JTAG_TCK]
set_clock_groups -asynchronous -group [get_clocks clk] -group [get_clocks {jtag_clk}]

define_attribute {p:clk} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:clk} {PAP_IO_LOC} {B5}
define_attribute {p:clk} {PAP_IO_VCCIO} {3.3}
define_attribute {p:clk} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:clk} {PAP_IO_NONE} {TRUE}
define_attribute {p:fpioa[0]} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:fpioa[0]} {PAP_IO_LOC} {T10}
define_attribute {p:fpioa[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:fpioa[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:fpioa[0]} {PAP_IO_DRIVE} {4}
define_attribute {p:fpioa[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:fpioa[0]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:sd_dat[0]} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:sd_dat[0]} {PAP_IO_LOC} {R13}
define_attribute {p:sd_dat[0]} {PAP_IO_VCCIO} {3.3}
define_attribute {p:sd_dat[0]} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:sd_dat[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:sd_cmd} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:sd_cmd} {PAP_IO_LOC} {N14}
define_attribute {p:sd_cmd} {PAP_IO_VCCIO} {3.3}
define_attribute {p:sd_cmd} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:sd_cmd} {PAP_IO_DRIVE} {4}
define_attribute {p:sd_cmd} {PAP_IO_NONE} {TRUE}
define_attribute {p:sd_cmd} {PAP_IO_SLEW} {SLOW}
define_attribute {p:core_active} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:core_active} {PAP_IO_LOC} {F3}
define_attribute {p:core_active} {PAP_IO_VCCIO} {1.5}
define_attribute {p:core_active} {PAP_IO_STANDARD} {LVCMOS15}
define_attribute {p:core_active} {PAP_IO_DRIVE} {8}
define_attribute {p:core_active} {PAP_IO_NONE} {TRUE}
define_attribute {p:core_active} {PAP_IO_SLEW} {SLOW}
define_attribute {p:sd_clk} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:sd_clk} {PAP_IO_LOC} {N13}
define_attribute {p:sd_clk} {PAP_IO_VCCIO} {3.3}
define_attribute {p:sd_clk} {PAP_IO_STANDARD} {LVCMOS33}
define_attribute {p:sd_clk} {PAP_IO_DRIVE} {4}
define_attribute {p:sd_clk} {PAP_IO_NONE} {TRUE}
define_attribute {p:sd_clk} {PAP_IO_SLEW} {SLOW}
define_attribute {p:hard_rst_n} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:hard_rst_n} {PAP_IO_LOC} {G5}
define_attribute {p:hard_rst_n} {PAP_IO_VCCIO} {1.5}
define_attribute {p:hard_rst_n} {PAP_IO_STANDARD} {LVCMOS15}
define_attribute {p:hard_rst_n} {PAP_IO_NONE} {TRUE}
