

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Sat Aug 10 15:53:19 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     9.634|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  40151|  40151|  40151|  40151|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  40150|  40150|       803|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    800|    800|         2|          -|          -|   400|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    145|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       18|      -|       6|      5|    -|
|Multiplexer      |        -|      -|       -|     69|    -|
|Register         |        -|      -|      91|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       18|      1|      97|    219|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_9skbM_U22  |cnn_mac_muladd_9skbM  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_1_bias_V_U     |dense_1_dense_1_bjbC  |        0|  6|   5|    0|     50|    6|     1|          300|
    |dense_1_weights_V_U  |dense_1_dense_1_wibs  |       18|  0|   0|    0|  20000|    9|     1|       180000|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                      |       18|  6|   5|    0|  20050|   15|     2|       180300|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_1_fu_194_p2  |     +    |      0|  0|  21|          15|           6|
    |add_ln1117_fu_200_p2    |     +    |      0|  0|  21|          15|          15|
    |add_ln203_fu_253_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln703_fu_247_p2     |     +    |      0|  0|  19|          14|          14|
    |i_fu_163_p2             |     +    |      0|  0|  15|           6|           1|
    |j_fu_183_p2             |     +    |      0|  0|  15|           9|           1|
    |icmp_ln13_fu_177_p2     |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln9_fu_157_p2      |   icmp   |      0|  0|  11|           6|           5|
    |dense_1_out_V_d0        |  select  |      0|  0|  13|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 145|          88|          64|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |i_0_reg_112       |   9|          2|    6|         12|
    |j_0_reg_135       |   9|          2|    9|         18|
    |p_Val2_s_reg_123  |   9|          2|   14|         28|
    |phi_mul_reg_146   |   9|          2|   15|         30|
    +------------------+----+-----------+-----+-----------+
    |Total             |  69|         14|   45|         94|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln1117_1_reg_312  |  15|   0|   15|          0|
    |ap_CS_fsm             |   5|   0|    5|          0|
    |i_0_reg_112           |   6|   0|    6|          0|
    |i_reg_288             |   6|   0|    6|          0|
    |j_0_reg_135           |   9|   0|    9|          0|
    |j_reg_307             |   9|   0|    9|          0|
    |p_Val2_s_reg_123      |  14|   0|   14|          0|
    |phi_mul_reg_146       |  15|   0|   15|          0|
    |zext_ln13_reg_299     |   6|   0|   15|          9|
    |zext_ln14_reg_293     |   6|   0|   64|         58|
    +----------------------+----+----+-----+-----------+
    |Total                 |  91|   0|  158|         67|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    dense_1    | return value |
|flat_array_V_address0   | out |    9|  ap_memory |  flat_array_V |     array    |
|flat_array_V_ce0        | out |    1|  ap_memory |  flat_array_V |     array    |
|flat_array_V_q0         |  in |   14|  ap_memory |  flat_array_V |     array    |
|dense_1_out_V_address0  | out |    6|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_ce0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_we0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_d0        | out |   13|  ap_memory | dense_1_out_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0, -14" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 8 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %DENSE_LOOP_begin" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2466) nounwind" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2466)" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 14 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0 to i15" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 15 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 16 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_1.cpp:23]   --->   Operation 17 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 18 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 19 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln1117_1, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 20 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0, -112" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 21 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 22 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.82ns)   --->   "%j = add i9 %j_0, 1" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i9 %j_0 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 25 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.94ns)   --->   "%add_ln1117_1 = add i15 %phi_mul, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 26 'add' 'add_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.94ns)   --->   "%add_ln1117 = add i15 %phi_mul, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 27 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i15 %add_ln1117 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 28 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 29 'getelementptr' 'dense_1_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 30 'getelementptr' 'flat_array_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 31 'load' 'flat_array_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 32 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 33 'getelementptr' 'dense_1_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%p_Val2_17 = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 34 'load' 'p_Val2_17' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3467) nounwind" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 35 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 36 'load' 'flat_array_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %flat_array_V_load to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 37 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 38 'load' 'dense_1_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i9 %dense_1_weights_V_lo to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 39 'sext' 'sext_ln1192_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192_49, %sext_ln1192" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 40 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 41 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 42 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 43 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.08>
ST_5 : Operation 45 [1/2] (3.25ns)   --->   "%p_Val2_17 = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 45 'load' 'p_Val2_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i6 %p_Val2_17 to i14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 46 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_s to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 47 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %p_Val2_17 to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 48 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_s, %sext_ln1265" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 49 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 50 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 51 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 52 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_52, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 53 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2466, i32 %tmp)" [cnn_ap_lp/dense_1.cpp:22]   --->   Operation 55 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9               (br               ) [ 011111]
i_0                  (phi              ) [ 001000]
icmp_ln9             (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
i                    (add              ) [ 011111]
br_ln9               (br               ) [ 000000]
specloopname_ln9     (specloopname     ) [ 000000]
tmp                  (specregionbegin  ) [ 000111]
zext_ln14            (zext             ) [ 000111]
zext_ln13            (zext             ) [ 000110]
br_ln13              (br               ) [ 001111]
ret_ln23             (ret              ) [ 000000]
p_Val2_s             (phi              ) [ 000111]
j_0                  (phi              ) [ 000100]
phi_mul              (phi              ) [ 000100]
icmp_ln13            (icmp             ) [ 001111]
empty_58             (speclooptripcount) [ 000000]
j                    (add              ) [ 001111]
br_ln13              (br               ) [ 000000]
zext_ln14_1          (zext             ) [ 000000]
add_ln1117_1         (add              ) [ 001111]
add_ln1117           (add              ) [ 000000]
zext_ln1117          (zext             ) [ 000000]
dense_1_weights_V_ad (getelementptr    ) [ 000010]
flat_array_V_addr    (getelementptr    ) [ 000010]
dense_1_bias_V_addr  (getelementptr    ) [ 000001]
specloopname_ln13    (specloopname     ) [ 000000]
flat_array_V_load    (load             ) [ 000000]
sext_ln1192          (sext             ) [ 000000]
dense_1_weights_V_lo (load             ) [ 000000]
sext_ln1192_49       (sext             ) [ 000000]
mul_ln1192           (mul              ) [ 000000]
lhs_V                (bitconcatenate   ) [ 000000]
ret_V                (add              ) [ 000000]
sum_V                (partselect       ) [ 001111]
br_ln13              (br               ) [ 001111]
p_Val2_17            (load             ) [ 000000]
sext_ln1265          (sext             ) [ 000000]
trunc_ln703          (trunc            ) [ 000000]
sext_ln703           (sext             ) [ 000000]
add_ln703            (add              ) [ 000000]
add_ln203            (add              ) [ 000000]
dense_1_out_V_addr   (getelementptr    ) [ 000000]
tmp_52               (bitselect        ) [ 000000]
select_ln19          (select           ) [ 000000]
store_ln17           (store            ) [ 000000]
empty_59             (specregionend    ) [ 000000]
br_ln9               (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_1_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2466"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3467"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="dense_1_weights_V_ad_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="9" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="15" slack="0"/>
<pin id="64" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_V_ad/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="flat_array_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="14" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="9" slack="0"/>
<pin id="71" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_V_load/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="15" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_V_lo/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dense_1_bias_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="1"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_V_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_17/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="dense_1_out_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="6" slack="2"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln17_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="13" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="1"/>
<pin id="114" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="p_Val2_s_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="14" slack="1"/>
<pin id="125" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Val2_s_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="14" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="1"/>
<pin id="137" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="phi_mul_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="1"/>
<pin id="148" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="phi_mul_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="15" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln9_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln14_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln13_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln13_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln14_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln1117_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln1117_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="15" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="1"/>
<pin id="203" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln1117_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="15" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln1192_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="0"/>
<pin id="212" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln1192_49_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_49/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lhs_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="22" slack="0"/>
<pin id="220" dir="0" index="1" bw="14" slack="1"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sum_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="14" slack="0"/>
<pin id="228" dir="0" index="1" bw="22" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sext_ln1265_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln703_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="1"/>
<pin id="241" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln703_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln703_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="1"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln203_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="13" slack="0"/>
<pin id="256" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_52_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="14" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln19_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="13" slack="0"/>
<pin id="270" dir="0" index="2" bw="13" slack="0"/>
<pin id="271" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/5 "/>
</bind>
</comp>

<comp id="276" class="1007" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="14" slack="0"/>
<pin id="279" dir="0" index="2" bw="22" slack="0"/>
<pin id="280" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/4 ret_V/4 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="293" class="1005" name="zext_ln14_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="299" class="1005" name="zext_ln13_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="15" slack="1"/>
<pin id="301" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="307" class="1005" name="j_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="312" class="1005" name="add_ln1117_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1117_1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="dense_1_weights_V_ad_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="15" slack="1"/>
<pin id="319" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_V_ad "/>
</bind>
</comp>

<comp id="322" class="1005" name="flat_array_V_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="1"/>
<pin id="324" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_V_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="dense_1_bias_V_addr_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="1"/>
<pin id="329" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_V_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="sum_V_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="1"/>
<pin id="334" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="38" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="60" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="116" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="116" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="116" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="116" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="139" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="139" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="139" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="198"><net_src comp="150" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="150" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="213"><net_src comp="74" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="80" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="123" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="238"><net_src comp="93" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="123" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="93" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="123" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="235" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="243" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="239" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="247" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="253" pin="2"/><net_sink comp="267" pin=2"/></net>

<net id="275"><net_src comp="267" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="281"><net_src comp="214" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="210" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="218" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="291"><net_src comp="163" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="296"><net_src comp="169" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="302"><net_src comp="173" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="310"><net_src comp="183" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="315"><net_src comp="194" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="320"><net_src comp="60" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="325"><net_src comp="67" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="330"><net_src comp="86" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="335"><net_src comp="226" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="127" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_1_out_V | {5 }
	Port: dense_1_weights_V | {}
	Port: dense_1_bias_V | {}
 - Input state : 
	Port: dense_1 : flat_array_V | {3 4 }
	Port: dense_1 : dense_1_weights_V | {3 4 }
	Port: dense_1 : dense_1_bias_V | {3 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 3
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_1 : 1
		add_ln1117_1 : 1
		add_ln1117 : 1
		zext_ln1117 : 2
		dense_1_weights_V_ad : 3
		flat_array_V_addr : 2
		flat_array_V_load : 3
		dense_1_weights_V_lo : 4
		p_Val2_17 : 1
	State 4
		sext_ln1192 : 1
		sext_ln1192_49 : 1
		mul_ln1192 : 2
		ret_V : 3
		sum_V : 4
	State 5
		sext_ln1265 : 1
		sext_ln703 : 1
		add_ln703 : 2
		add_ln203 : 2
		tmp_52 : 3
		select_ln19 : 4
		store_ln17 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_163       |    0    |    0    |    15   |
|          |        j_fu_183       |    0    |    0    |    15   |
|    add   |  add_ln1117_1_fu_194  |    0    |    0    |    21   |
|          |   add_ln1117_fu_200   |    0    |    0    |    21   |
|          |    add_ln703_fu_247   |    0    |    0    |    19   |
|          |    add_ln203_fu_253   |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln9_fu_157    |    0    |    0    |    11   |
|          |    icmp_ln13_fu_177   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|  select  |   select_ln19_fu_267  |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_276      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln14_fu_169   |    0    |    0    |    0    |
|   zext   |    zext_ln13_fu_173   |    0    |    0    |    0    |
|          |   zext_ln14_1_fu_189  |    0    |    0    |    0    |
|          |   zext_ln1117_fu_205  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1192_fu_210  |    0    |    0    |    0    |
|   sext   | sext_ln1192_49_fu_214 |    0    |    0    |    0    |
|          |   sext_ln1265_fu_235  |    0    |    0    |    0    |
|          |   sext_ln703_fu_243   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      lhs_V_fu_218     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      sum_V_fu_226     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln703_fu_239  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|     tmp_52_fu_259     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   145   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln1117_1_reg_312    |   15   |
| dense_1_bias_V_addr_reg_327|    6   |
|dense_1_weights_V_ad_reg_317|   15   |
|  flat_array_V_addr_reg_322 |    9   |
|         i_0_reg_112        |    6   |
|          i_reg_288         |    6   |
|         j_0_reg_135        |    9   |
|          j_reg_307         |    9   |
|      p_Val2_s_reg_123      |   14   |
|       phi_mul_reg_146      |   15   |
|        sum_V_reg_332       |   14   |
|      zext_ln13_reg_299     |   15   |
|      zext_ln14_reg_293     |   64   |
+----------------------------+--------+
|            Total           |   197  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_93 |  p0  |   2  |   6  |   12   ||    9    |
| p_Val2_s_reg_123 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   145  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   197  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   197  |   181  |
+-----------+--------+--------+--------+--------+
