<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p107" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_107{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_107{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_107{left:778px;bottom:1141px;letter-spacing:-0.14px;}
#t4_107{left:70px;bottom:1079px;letter-spacing:0.14px;}
#t5_107{left:151px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t6_107{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t7_107{left:70px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t8_107{left:70px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t9_107{left:70px;bottom:994px;}
#ta_107{left:96px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tb_107{left:70px;bottom:971px;}
#tc_107{left:96px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_107{left:70px;bottom:948px;}
#te_107{left:96px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_107{left:70px;bottom:925px;}
#tg_107{left:96px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_107{left:70px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#ti_107{left:70px;bottom:888px;letter-spacing:-0.15px;}
#tj_107{left:70px;bottom:861px;}
#tk_107{left:96px;bottom:865px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tl_107{left:70px;bottom:838px;}
#tm_107{left:96px;bottom:842px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tn_107{left:70px;bottom:815px;}
#to_107{left:96px;bottom:819px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tp_107{left:70px;bottom:792px;}
#tq_107{left:96px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tr_107{left:70px;bottom:770px;}
#ts_107{left:96px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tt_107{left:70px;bottom:747px;}
#tu_107{left:96px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tv_107{left:70px;bottom:726px;letter-spacing:-0.14px;word-spacing:-1px;}
#tw_107{left:70px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_107{left:441px;bottom:669px;letter-spacing:-0.13px;}
#ty_107{left:124px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tz_107{left:124px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t10_107{left:70px;bottom:590px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_107{left:70px;bottom:573px;letter-spacing:-0.15px;word-spacing:-1.47px;}
#t12_107{left:70px;bottom:556px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t13_107{left:70px;bottom:532px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t14_107{left:70px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t15_107{left:70px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_107{left:70px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t17_107{left:70px;bottom:455px;}
#t18_107{left:96px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_107{left:96px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_107{left:70px;bottom:415px;}
#t1b_107{left:96px;bottom:419px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1c_107{left:70px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t1d_107{left:70px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_107{left:70px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_107{left:70px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_107{left:70px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1h_107{left:70px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1i_107{left:70px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_107{left:70px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_107{left:70px;bottom:235px;}
#t1l_107{left:96px;bottom:238px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#t1m_107{left:96px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_107{left:70px;bottom:195px;}
#t1o_107{left:96px;bottom:199px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1p_107{left:96px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1q_107{left:70px;bottom:157px;letter-spacing:-0.13px;word-spacing:-1.11px;}
#t1r_107{left:70px;bottom:140px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1s_107{left:70px;bottom:124px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_107{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_107{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_107{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_107{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_107{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_107{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts107" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg107Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg107" style="-webkit-user-select: none;"><object width="935" height="1210" data="107/107.svg" type="image/svg+xml" id="pdf107" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_107" class="t s1_107">Vol. 1 </span><span id="t2_107" class="t s1_107">4-19 </span>
<span id="t3_107" class="t s2_107">DATA TYPES </span>
<span id="t4_107" class="t s3_107">4.9 </span><span id="t5_107" class="t s3_107">OVERVIEW OF FLOATING-POINT EXCEPTIONS </span>
<span id="t6_107" class="t s4_107">The following section provides an overview of floating-point exceptions and their handling in the IA-32 architec- </span>
<span id="t7_107" class="t s4_107">ture. For information specific to the x87 FPU and to the Intel SSE/SSE2/SSE3/SSE4.1/AVX extensions, refer to the </span>
<span id="t8_107" class="t s4_107">following sections: </span>
<span id="t9_107" class="t s5_107">• </span><span id="ta_107" class="t s4_107">Section 4.9, “Overview of Floating-Point Exceptions.” </span>
<span id="tb_107" class="t s5_107">• </span><span id="tc_107" class="t s4_107">Section 11.5, “Intel® SSE, SSE2, and SSE3 Exceptions.” </span>
<span id="td_107" class="t s5_107">• </span><span id="te_107" class="t s4_107">Section 12.8.4, “IEEE 754 Compliance of Intel® SSE4.1 Floating-Point Instructions.” </span>
<span id="tf_107" class="t s5_107">• </span><span id="tg_107" class="t s4_107">Section 14.10, “SIMD Floating-Point Exceptions.” </span>
<span id="th_107" class="t s4_107">When operating on floating-point operands, the IA-32 architecture recognizes and detects six classes of exception </span>
<span id="ti_107" class="t s4_107">conditions: </span>
<span id="tj_107" class="t s5_107">• </span><span id="tk_107" class="t s4_107">Invalid operation (#I). </span>
<span id="tl_107" class="t s5_107">• </span><span id="tm_107" class="t s4_107">Divide-by-zero (#Z). </span>
<span id="tn_107" class="t s5_107">• </span><span id="to_107" class="t s4_107">Denormalized operand (#D). </span>
<span id="tp_107" class="t s5_107">• </span><span id="tq_107" class="t s4_107">Numeric overflow (#O). </span>
<span id="tr_107" class="t s5_107">• </span><span id="ts_107" class="t s4_107">Numeric underflow (#U). </span>
<span id="tt_107" class="t s5_107">• </span><span id="tu_107" class="t s4_107">Inexact result (precision) (#P). </span>
<span id="tv_107" class="t s4_107">The nomenclature of “#” symbol followed by one or two letters (for example, #P) is used in this manual to indicate </span>
<span id="tw_107" class="t s4_107">exception conditions. It is merely a short-hand form and is not related to assembler mnemonics. </span>
<span id="tx_107" class="t s6_107">NOTE </span>
<span id="ty_107" class="t s4_107">All of the exceptions listed above except the denormal-operand exception (#D) are defined in IEEE </span>
<span id="tz_107" class="t s4_107">Standard 754. </span>
<span id="t10_107" class="t s4_107">The invalid-operation, divide-by-zero and denormal-operand exceptions are pre-computation exceptions (that is, </span>
<span id="t11_107" class="t s4_107">they are detected before any arithmetic operation occurs). The numeric-underflow, numeric-overflow and precision </span>
<span id="t12_107" class="t s4_107">exceptions are post-computation exceptions. </span>
<span id="t13_107" class="t s4_107">Each of the six exception classes has a corresponding flag bit (IE, ZE, OE, UE, DE, or PE) and mask bit (IM, ZM, OM, </span>
<span id="t14_107" class="t s4_107">UM, DM, or PM). When one or more floating-point exception conditions are detected, the processor sets the appro- </span>
<span id="t15_107" class="t s4_107">priate flag bits, then takes one of two possible courses of action, depending on the settings of the corresponding </span>
<span id="t16_107" class="t s4_107">mask bits: </span>
<span id="t17_107" class="t s5_107">• </span><span id="t18_107" class="t s4_107">Mask bit set. Handles the exception automatically, producing a predefined (and often times usable) result, </span>
<span id="t19_107" class="t s4_107">while allowing program execution to continue undisturbed. </span>
<span id="t1a_107" class="t s5_107">• </span><span id="t1b_107" class="t s4_107">Mask bit clear. Invokes a software exception handler to handle the exception. </span>
<span id="t1c_107" class="t s4_107">The masked (default) responses to exceptions have been chosen to deliver a reasonable result for each exception </span>
<span id="t1d_107" class="t s4_107">condition and are generally satisfactory for most floating-point applications. By masking or unmasking specific </span>
<span id="t1e_107" class="t s4_107">floating-point exceptions, programmers can delegate responsibility for most exceptions to the processor and </span>
<span id="t1f_107" class="t s4_107">reserve the most severe exception conditions for software exception handlers. </span>
<span id="t1g_107" class="t s4_107">Because the exception flags are “sticky,” they provide a cumulative record of the exceptions that have occurred </span>
<span id="t1h_107" class="t s4_107">since they were last cleared. A programmer can thus mask all exceptions, run a calculation, and then inspect the </span>
<span id="t1i_107" class="t s4_107">exception flags to see if any exceptions were detected during the calculation. </span>
<span id="t1j_107" class="t s4_107">In the IA-32 architecture, floating-point exception flag and mask bits are implemented in two different locations: </span>
<span id="t1k_107" class="t s5_107">• </span><span id="t1l_107" class="t s4_107">x87 FPU status word and control word. The flag bits are located at bits 0 through 5 of the x87 FPU status word </span>
<span id="t1m_107" class="t s4_107">and the mask bits are located at bits 0 through 5 of the x87 FPU control word (see Figures 8-4 and 8-6). </span>
<span id="t1n_107" class="t s5_107">• </span><span id="t1o_107" class="t s4_107">MXCSR register. The flag bits are located at bits 0 through 5 of the MXCSR register and the mask bits are </span>
<span id="t1p_107" class="t s4_107">located at bits 7 through 12 of the register (see Figure 10-3). </span>
<span id="t1q_107" class="t s4_107">Although these two sets of flag and mask bits perform the same function, they report on and control exceptions for </span>
<span id="t1r_107" class="t s4_107">different execution environments within the processor. The flag and mask bits in the x87 FPU status and control </span>
<span id="t1s_107" class="t s4_107">words control exception reporting and masking for computations performed with the x87 FPU instructions; the </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
