#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* AIO_0 */
#define AIO_0__0__INTTYPE CYREG_PICU4_INTTYPE7
#define AIO_0__0__MASK 0x80u
#define AIO_0__0__PC CYREG_PRT4_PC7
#define AIO_0__0__PORT 4u
#define AIO_0__0__SHIFT 7u
#define AIO_0__AG CYREG_PRT4_AG
#define AIO_0__AMUX CYREG_PRT4_AMUX
#define AIO_0__BIE CYREG_PRT4_BIE
#define AIO_0__BIT_MASK CYREG_PRT4_BIT_MASK
#define AIO_0__BYP CYREG_PRT4_BYP
#define AIO_0__CTL CYREG_PRT4_CTL
#define AIO_0__DM0 CYREG_PRT4_DM0
#define AIO_0__DM1 CYREG_PRT4_DM1
#define AIO_0__DM2 CYREG_PRT4_DM2
#define AIO_0__DR CYREG_PRT4_DR
#define AIO_0__INP_DIS CYREG_PRT4_INP_DIS
#define AIO_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AIO_0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AIO_0__LCD_EN CYREG_PRT4_LCD_EN
#define AIO_0__MASK 0x80u
#define AIO_0__PORT 4u
#define AIO_0__PRT CYREG_PRT4_PRT
#define AIO_0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AIO_0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AIO_0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AIO_0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AIO_0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AIO_0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AIO_0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AIO_0__PS CYREG_PRT4_PS
#define AIO_0__SHIFT 7u
#define AIO_0__SLW CYREG_PRT4_SLW

/* AIO_1 */
#define AIO_1__0__INTTYPE CYREG_PICU4_INTTYPE6
#define AIO_1__0__MASK 0x40u
#define AIO_1__0__PC CYREG_PRT4_PC6
#define AIO_1__0__PORT 4u
#define AIO_1__0__SHIFT 6u
#define AIO_1__AG CYREG_PRT4_AG
#define AIO_1__AMUX CYREG_PRT4_AMUX
#define AIO_1__BIE CYREG_PRT4_BIE
#define AIO_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define AIO_1__BYP CYREG_PRT4_BYP
#define AIO_1__CTL CYREG_PRT4_CTL
#define AIO_1__DM0 CYREG_PRT4_DM0
#define AIO_1__DM1 CYREG_PRT4_DM1
#define AIO_1__DM2 CYREG_PRT4_DM2
#define AIO_1__DR CYREG_PRT4_DR
#define AIO_1__INP_DIS CYREG_PRT4_INP_DIS
#define AIO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AIO_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AIO_1__LCD_EN CYREG_PRT4_LCD_EN
#define AIO_1__MASK 0x40u
#define AIO_1__PORT 4u
#define AIO_1__PRT CYREG_PRT4_PRT
#define AIO_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AIO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AIO_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AIO_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AIO_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AIO_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AIO_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AIO_1__PS CYREG_PRT4_PS
#define AIO_1__SHIFT 6u
#define AIO_1__SLW CYREG_PRT4_SLW

/* AIO_2 */
#define AIO_2__0__INTTYPE CYREG_PICU4_INTTYPE5
#define AIO_2__0__MASK 0x20u
#define AIO_2__0__PC CYREG_PRT4_PC5
#define AIO_2__0__PORT 4u
#define AIO_2__0__SHIFT 5u
#define AIO_2__AG CYREG_PRT4_AG
#define AIO_2__AMUX CYREG_PRT4_AMUX
#define AIO_2__BIE CYREG_PRT4_BIE
#define AIO_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define AIO_2__BYP CYREG_PRT4_BYP
#define AIO_2__CTL CYREG_PRT4_CTL
#define AIO_2__DM0 CYREG_PRT4_DM0
#define AIO_2__DM1 CYREG_PRT4_DM1
#define AIO_2__DM2 CYREG_PRT4_DM2
#define AIO_2__DR CYREG_PRT4_DR
#define AIO_2__INP_DIS CYREG_PRT4_INP_DIS
#define AIO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AIO_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AIO_2__LCD_EN CYREG_PRT4_LCD_EN
#define AIO_2__MASK 0x20u
#define AIO_2__PORT 4u
#define AIO_2__PRT CYREG_PRT4_PRT
#define AIO_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AIO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AIO_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AIO_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AIO_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AIO_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AIO_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AIO_2__PS CYREG_PRT4_PS
#define AIO_2__SHIFT 5u
#define AIO_2__SLW CYREG_PRT4_SLW

/* AIO_3 */
#define AIO_3__0__INTTYPE CYREG_PICU4_INTTYPE4
#define AIO_3__0__MASK 0x10u
#define AIO_3__0__PC CYREG_PRT4_PC4
#define AIO_3__0__PORT 4u
#define AIO_3__0__SHIFT 4u
#define AIO_3__AG CYREG_PRT4_AG
#define AIO_3__AMUX CYREG_PRT4_AMUX
#define AIO_3__BIE CYREG_PRT4_BIE
#define AIO_3__BIT_MASK CYREG_PRT4_BIT_MASK
#define AIO_3__BYP CYREG_PRT4_BYP
#define AIO_3__CTL CYREG_PRT4_CTL
#define AIO_3__DM0 CYREG_PRT4_DM0
#define AIO_3__DM1 CYREG_PRT4_DM1
#define AIO_3__DM2 CYREG_PRT4_DM2
#define AIO_3__DR CYREG_PRT4_DR
#define AIO_3__INP_DIS CYREG_PRT4_INP_DIS
#define AIO_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AIO_3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AIO_3__LCD_EN CYREG_PRT4_LCD_EN
#define AIO_3__MASK 0x10u
#define AIO_3__PORT 4u
#define AIO_3__PRT CYREG_PRT4_PRT
#define AIO_3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AIO_3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AIO_3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AIO_3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AIO_3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AIO_3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AIO_3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AIO_3__PS CYREG_PRT4_PS
#define AIO_3__SHIFT 4u
#define AIO_3__SLW CYREG_PRT4_SLW

/* AIO_4 */
#define AIO_4__0__INTTYPE CYREG_PICU4_INTTYPE3
#define AIO_4__0__MASK 0x08u
#define AIO_4__0__PC CYREG_PRT4_PC3
#define AIO_4__0__PORT 4u
#define AIO_4__0__SHIFT 3u
#define AIO_4__AG CYREG_PRT4_AG
#define AIO_4__AMUX CYREG_PRT4_AMUX
#define AIO_4__BIE CYREG_PRT4_BIE
#define AIO_4__BIT_MASK CYREG_PRT4_BIT_MASK
#define AIO_4__BYP CYREG_PRT4_BYP
#define AIO_4__CTL CYREG_PRT4_CTL
#define AIO_4__DM0 CYREG_PRT4_DM0
#define AIO_4__DM1 CYREG_PRT4_DM1
#define AIO_4__DM2 CYREG_PRT4_DM2
#define AIO_4__DR CYREG_PRT4_DR
#define AIO_4__INP_DIS CYREG_PRT4_INP_DIS
#define AIO_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AIO_4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AIO_4__LCD_EN CYREG_PRT4_LCD_EN
#define AIO_4__MASK 0x08u
#define AIO_4__PORT 4u
#define AIO_4__PRT CYREG_PRT4_PRT
#define AIO_4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AIO_4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AIO_4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AIO_4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AIO_4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AIO_4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AIO_4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AIO_4__PS CYREG_PRT4_PS
#define AIO_4__SHIFT 3u
#define AIO_4__SLW CYREG_PRT4_SLW

/* AIO_5 */
#define AIO_5__0__INTTYPE CYREG_PICU4_INTTYPE2
#define AIO_5__0__MASK 0x04u
#define AIO_5__0__PC CYREG_PRT4_PC2
#define AIO_5__0__PORT 4u
#define AIO_5__0__SHIFT 2u
#define AIO_5__AG CYREG_PRT4_AG
#define AIO_5__AMUX CYREG_PRT4_AMUX
#define AIO_5__BIE CYREG_PRT4_BIE
#define AIO_5__BIT_MASK CYREG_PRT4_BIT_MASK
#define AIO_5__BYP CYREG_PRT4_BYP
#define AIO_5__CTL CYREG_PRT4_CTL
#define AIO_5__DM0 CYREG_PRT4_DM0
#define AIO_5__DM1 CYREG_PRT4_DM1
#define AIO_5__DM2 CYREG_PRT4_DM2
#define AIO_5__DR CYREG_PRT4_DR
#define AIO_5__INP_DIS CYREG_PRT4_INP_DIS
#define AIO_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AIO_5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AIO_5__LCD_EN CYREG_PRT4_LCD_EN
#define AIO_5__MASK 0x04u
#define AIO_5__PORT 4u
#define AIO_5__PRT CYREG_PRT4_PRT
#define AIO_5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AIO_5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AIO_5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AIO_5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AIO_5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AIO_5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AIO_5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AIO_5__PS CYREG_PRT4_PS
#define AIO_5__SHIFT 2u
#define AIO_5__SLW CYREG_PRT4_SLW

/* AIO_6 */
#define AIO_6__0__INTTYPE CYREG_PICU0_INTTYPE7
#define AIO_6__0__MASK 0x80u
#define AIO_6__0__PC CYREG_PRT0_PC7
#define AIO_6__0__PORT 0u
#define AIO_6__0__SHIFT 7u
#define AIO_6__AG CYREG_PRT0_AG
#define AIO_6__AMUX CYREG_PRT0_AMUX
#define AIO_6__BIE CYREG_PRT0_BIE
#define AIO_6__BIT_MASK CYREG_PRT0_BIT_MASK
#define AIO_6__BYP CYREG_PRT0_BYP
#define AIO_6__CTL CYREG_PRT0_CTL
#define AIO_6__DM0 CYREG_PRT0_DM0
#define AIO_6__DM1 CYREG_PRT0_DM1
#define AIO_6__DM2 CYREG_PRT0_DM2
#define AIO_6__DR CYREG_PRT0_DR
#define AIO_6__INP_DIS CYREG_PRT0_INP_DIS
#define AIO_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AIO_6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AIO_6__LCD_EN CYREG_PRT0_LCD_EN
#define AIO_6__MASK 0x80u
#define AIO_6__PORT 0u
#define AIO_6__PRT CYREG_PRT0_PRT
#define AIO_6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AIO_6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AIO_6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AIO_6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AIO_6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AIO_6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AIO_6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AIO_6__PS CYREG_PRT0_PS
#define AIO_6__SHIFT 7u
#define AIO_6__SLW CYREG_PRT0_SLW

/* AIO_7 */
#define AIO_7__0__INTTYPE CYREG_PICU0_INTTYPE6
#define AIO_7__0__MASK 0x40u
#define AIO_7__0__PC CYREG_PRT0_PC6
#define AIO_7__0__PORT 0u
#define AIO_7__0__SHIFT 6u
#define AIO_7__AG CYREG_PRT0_AG
#define AIO_7__AMUX CYREG_PRT0_AMUX
#define AIO_7__BIE CYREG_PRT0_BIE
#define AIO_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define AIO_7__BYP CYREG_PRT0_BYP
#define AIO_7__CTL CYREG_PRT0_CTL
#define AIO_7__DM0 CYREG_PRT0_DM0
#define AIO_7__DM1 CYREG_PRT0_DM1
#define AIO_7__DM2 CYREG_PRT0_DM2
#define AIO_7__DR CYREG_PRT0_DR
#define AIO_7__INP_DIS CYREG_PRT0_INP_DIS
#define AIO_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AIO_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AIO_7__LCD_EN CYREG_PRT0_LCD_EN
#define AIO_7__MASK 0x40u
#define AIO_7__PORT 0u
#define AIO_7__PRT CYREG_PRT0_PRT
#define AIO_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AIO_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AIO_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AIO_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AIO_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AIO_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AIO_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AIO_7__PS CYREG_PRT0_PS
#define AIO_7__SHIFT 6u
#define AIO_7__SLW CYREG_PRT0_SLW

/* AIO_8 */
#define AIO_8__0__INTTYPE CYREG_PICU0_INTTYPE5
#define AIO_8__0__MASK 0x20u
#define AIO_8__0__PC CYREG_PRT0_PC5
#define AIO_8__0__PORT 0u
#define AIO_8__0__SHIFT 5u
#define AIO_8__AG CYREG_PRT0_AG
#define AIO_8__AMUX CYREG_PRT0_AMUX
#define AIO_8__BIE CYREG_PRT0_BIE
#define AIO_8__BIT_MASK CYREG_PRT0_BIT_MASK
#define AIO_8__BYP CYREG_PRT0_BYP
#define AIO_8__CTL CYREG_PRT0_CTL
#define AIO_8__DM0 CYREG_PRT0_DM0
#define AIO_8__DM1 CYREG_PRT0_DM1
#define AIO_8__DM2 CYREG_PRT0_DM2
#define AIO_8__DR CYREG_PRT0_DR
#define AIO_8__INP_DIS CYREG_PRT0_INP_DIS
#define AIO_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AIO_8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AIO_8__LCD_EN CYREG_PRT0_LCD_EN
#define AIO_8__MASK 0x20u
#define AIO_8__PORT 0u
#define AIO_8__PRT CYREG_PRT0_PRT
#define AIO_8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AIO_8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AIO_8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AIO_8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AIO_8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AIO_8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AIO_8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AIO_8__PS CYREG_PRT0_PS
#define AIO_8__SHIFT 5u
#define AIO_8__SLW CYREG_PRT0_SLW

/* AIO_9 */
#define AIO_9__0__INTTYPE CYREG_PICU0_INTTYPE4
#define AIO_9__0__MASK 0x10u
#define AIO_9__0__PC CYREG_PRT0_PC4
#define AIO_9__0__PORT 0u
#define AIO_9__0__SHIFT 4u
#define AIO_9__AG CYREG_PRT0_AG
#define AIO_9__AMUX CYREG_PRT0_AMUX
#define AIO_9__BIE CYREG_PRT0_BIE
#define AIO_9__BIT_MASK CYREG_PRT0_BIT_MASK
#define AIO_9__BYP CYREG_PRT0_BYP
#define AIO_9__CTL CYREG_PRT0_CTL
#define AIO_9__DM0 CYREG_PRT0_DM0
#define AIO_9__DM1 CYREG_PRT0_DM1
#define AIO_9__DM2 CYREG_PRT0_DM2
#define AIO_9__DR CYREG_PRT0_DR
#define AIO_9__INP_DIS CYREG_PRT0_INP_DIS
#define AIO_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AIO_9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AIO_9__LCD_EN CYREG_PRT0_LCD_EN
#define AIO_9__MASK 0x10u
#define AIO_9__PORT 0u
#define AIO_9__PRT CYREG_PRT0_PRT
#define AIO_9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AIO_9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AIO_9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AIO_9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AIO_9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AIO_9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AIO_9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AIO_9__PS CYREG_PRT0_PS
#define AIO_9__SHIFT 4u
#define AIO_9__SLW CYREG_PRT0_SLW

/* CAN_1_CanIP */
#define CAN_1_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_1_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_1_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_1_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_1_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_1_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_1_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_1_CanIP__PM_ACT_MSK 0x01u
#define CAN_1_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_1_CanIP__PM_STBY_MSK 0x01u
#define CAN_1_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_1_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_1_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_1_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_1_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_1_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_1_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_1_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_1_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_1_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_1_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_1_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_1_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_1_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_1_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_1_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_1_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_1_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_1_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_1_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_1_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_1_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_1_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_1_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_1_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_1_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_1_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_1_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_1_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_1_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_1_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_1_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_1_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_1_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_1_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_1_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_1_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_1_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_1_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_1_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_1_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_1_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_1_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_1_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_1_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_1_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_1_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_1_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_1_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_1_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_1_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_1_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_1_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_1_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_1_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_1_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_1_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_1_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_1_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_1_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_1_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_1_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_1_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_1_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_1_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_1_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_1_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_1_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_1_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_1_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_1_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_1_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_1_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_1_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_1_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_1_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_1_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_1_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_1_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_1_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_1_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_1_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_1_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_1_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_1_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_1_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_1_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_1_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_1_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_1_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_1_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_1_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_1_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_1_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_1_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_1_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_1_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_1_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_1_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_1_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_1_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_1_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_1_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_1_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_1_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_1_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_1_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_1_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_1_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_1_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_1_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_1_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_1_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_1_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_1_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_1_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_1_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_1_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_1_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_1_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_1_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_1_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_1_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_1_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_1_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_1_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_1_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_1_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_1_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_1_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_1_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_1_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_1_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_1_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_1_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_1_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_1_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_1_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_1_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_1_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_1_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_1_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_1_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_1_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_1_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_1_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_1_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_1_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_1_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_1_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_1_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_1_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_1_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_1_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_1_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_1_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_1_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_1_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_1_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_1_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_1_isr */
#define CAN_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_1_isr__INTC_MASK 0x10000u
#define CAN_1_isr__INTC_NUMBER 16u
#define CAN_1_isr__INTC_PRIOR_NUM 7u
#define CAN_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DIO_0 */
#define DIO_0__0__INTTYPE CYREG_PICU6_INTTYPE7
#define DIO_0__0__MASK 0x80u
#define DIO_0__0__PC CYREG_PRT6_PC7
#define DIO_0__0__PORT 6u
#define DIO_0__0__SHIFT 7u
#define DIO_0__AG CYREG_PRT6_AG
#define DIO_0__AMUX CYREG_PRT6_AMUX
#define DIO_0__BIE CYREG_PRT6_BIE
#define DIO_0__BIT_MASK CYREG_PRT6_BIT_MASK
#define DIO_0__BYP CYREG_PRT6_BYP
#define DIO_0__CTL CYREG_PRT6_CTL
#define DIO_0__DM0 CYREG_PRT6_DM0
#define DIO_0__DM1 CYREG_PRT6_DM1
#define DIO_0__DM2 CYREG_PRT6_DM2
#define DIO_0__DR CYREG_PRT6_DR
#define DIO_0__INP_DIS CYREG_PRT6_INP_DIS
#define DIO_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DIO_0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DIO_0__LCD_EN CYREG_PRT6_LCD_EN
#define DIO_0__MASK 0x80u
#define DIO_0__PORT 6u
#define DIO_0__PRT CYREG_PRT6_PRT
#define DIO_0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DIO_0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DIO_0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DIO_0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DIO_0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DIO_0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DIO_0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DIO_0__PS CYREG_PRT6_PS
#define DIO_0__SHIFT 7u
#define DIO_0__SLW CYREG_PRT6_SLW

/* DIO_1 */
#define DIO_1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define DIO_1__0__MASK 0x40u
#define DIO_1__0__PC CYREG_PRT6_PC6
#define DIO_1__0__PORT 6u
#define DIO_1__0__SHIFT 6u
#define DIO_1__AG CYREG_PRT6_AG
#define DIO_1__AMUX CYREG_PRT6_AMUX
#define DIO_1__BIE CYREG_PRT6_BIE
#define DIO_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define DIO_1__BYP CYREG_PRT6_BYP
#define DIO_1__CTL CYREG_PRT6_CTL
#define DIO_1__DM0 CYREG_PRT6_DM0
#define DIO_1__DM1 CYREG_PRT6_DM1
#define DIO_1__DM2 CYREG_PRT6_DM2
#define DIO_1__DR CYREG_PRT6_DR
#define DIO_1__INP_DIS CYREG_PRT6_INP_DIS
#define DIO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DIO_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DIO_1__LCD_EN CYREG_PRT6_LCD_EN
#define DIO_1__MASK 0x40u
#define DIO_1__PORT 6u
#define DIO_1__PRT CYREG_PRT6_PRT
#define DIO_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DIO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DIO_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DIO_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DIO_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DIO_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DIO_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DIO_1__PS CYREG_PRT6_PS
#define DIO_1__SHIFT 6u
#define DIO_1__SLW CYREG_PRT6_SLW

/* DIO_2 */
#define DIO_2__0__INTTYPE CYREG_PICU6_INTTYPE5
#define DIO_2__0__MASK 0x20u
#define DIO_2__0__PC CYREG_PRT6_PC5
#define DIO_2__0__PORT 6u
#define DIO_2__0__SHIFT 5u
#define DIO_2__AG CYREG_PRT6_AG
#define DIO_2__AMUX CYREG_PRT6_AMUX
#define DIO_2__BIE CYREG_PRT6_BIE
#define DIO_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define DIO_2__BYP CYREG_PRT6_BYP
#define DIO_2__CTL CYREG_PRT6_CTL
#define DIO_2__DM0 CYREG_PRT6_DM0
#define DIO_2__DM1 CYREG_PRT6_DM1
#define DIO_2__DM2 CYREG_PRT6_DM2
#define DIO_2__DR CYREG_PRT6_DR
#define DIO_2__INP_DIS CYREG_PRT6_INP_DIS
#define DIO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DIO_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DIO_2__LCD_EN CYREG_PRT6_LCD_EN
#define DIO_2__MASK 0x20u
#define DIO_2__PORT 6u
#define DIO_2__PRT CYREG_PRT6_PRT
#define DIO_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DIO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DIO_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DIO_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DIO_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DIO_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DIO_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DIO_2__PS CYREG_PRT6_PS
#define DIO_2__SHIFT 5u
#define DIO_2__SLW CYREG_PRT6_SLW

/* DIO_3 */
#define DIO_3__0__INTTYPE CYREG_PICU6_INTTYPE4
#define DIO_3__0__MASK 0x10u
#define DIO_3__0__PC CYREG_PRT6_PC4
#define DIO_3__0__PORT 6u
#define DIO_3__0__SHIFT 4u
#define DIO_3__AG CYREG_PRT6_AG
#define DIO_3__AMUX CYREG_PRT6_AMUX
#define DIO_3__BIE CYREG_PRT6_BIE
#define DIO_3__BIT_MASK CYREG_PRT6_BIT_MASK
#define DIO_3__BYP CYREG_PRT6_BYP
#define DIO_3__CTL CYREG_PRT6_CTL
#define DIO_3__DM0 CYREG_PRT6_DM0
#define DIO_3__DM1 CYREG_PRT6_DM1
#define DIO_3__DM2 CYREG_PRT6_DM2
#define DIO_3__DR CYREG_PRT6_DR
#define DIO_3__INP_DIS CYREG_PRT6_INP_DIS
#define DIO_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DIO_3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DIO_3__LCD_EN CYREG_PRT6_LCD_EN
#define DIO_3__MASK 0x10u
#define DIO_3__PORT 6u
#define DIO_3__PRT CYREG_PRT6_PRT
#define DIO_3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DIO_3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DIO_3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DIO_3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DIO_3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DIO_3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DIO_3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DIO_3__PS CYREG_PRT6_PS
#define DIO_3__SHIFT 4u
#define DIO_3__SLW CYREG_PRT6_SLW

/* DIO_4 */
#define DIO_4__0__INTTYPE CYREG_PICU2_INTTYPE7
#define DIO_4__0__MASK 0x80u
#define DIO_4__0__PC CYREG_PRT2_PC7
#define DIO_4__0__PORT 2u
#define DIO_4__0__SHIFT 7u
#define DIO_4__AG CYREG_PRT2_AG
#define DIO_4__AMUX CYREG_PRT2_AMUX
#define DIO_4__BIE CYREG_PRT2_BIE
#define DIO_4__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIO_4__BYP CYREG_PRT2_BYP
#define DIO_4__CTL CYREG_PRT2_CTL
#define DIO_4__DM0 CYREG_PRT2_DM0
#define DIO_4__DM1 CYREG_PRT2_DM1
#define DIO_4__DM2 CYREG_PRT2_DM2
#define DIO_4__DR CYREG_PRT2_DR
#define DIO_4__INP_DIS CYREG_PRT2_INP_DIS
#define DIO_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIO_4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIO_4__LCD_EN CYREG_PRT2_LCD_EN
#define DIO_4__MASK 0x80u
#define DIO_4__PORT 2u
#define DIO_4__PRT CYREG_PRT2_PRT
#define DIO_4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIO_4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIO_4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIO_4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIO_4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIO_4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIO_4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIO_4__PS CYREG_PRT2_PS
#define DIO_4__SHIFT 7u
#define DIO_4__SLW CYREG_PRT2_SLW

/* DIO_5 */
#define DIO_5__0__INTTYPE CYREG_PICU2_INTTYPE6
#define DIO_5__0__MASK 0x40u
#define DIO_5__0__PC CYREG_PRT2_PC6
#define DIO_5__0__PORT 2u
#define DIO_5__0__SHIFT 6u
#define DIO_5__AG CYREG_PRT2_AG
#define DIO_5__AMUX CYREG_PRT2_AMUX
#define DIO_5__BIE CYREG_PRT2_BIE
#define DIO_5__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIO_5__BYP CYREG_PRT2_BYP
#define DIO_5__CTL CYREG_PRT2_CTL
#define DIO_5__DM0 CYREG_PRT2_DM0
#define DIO_5__DM1 CYREG_PRT2_DM1
#define DIO_5__DM2 CYREG_PRT2_DM2
#define DIO_5__DR CYREG_PRT2_DR
#define DIO_5__INP_DIS CYREG_PRT2_INP_DIS
#define DIO_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIO_5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIO_5__LCD_EN CYREG_PRT2_LCD_EN
#define DIO_5__MASK 0x40u
#define DIO_5__PORT 2u
#define DIO_5__PRT CYREG_PRT2_PRT
#define DIO_5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIO_5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIO_5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIO_5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIO_5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIO_5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIO_5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIO_5__PS CYREG_PRT2_PS
#define DIO_5__SHIFT 6u
#define DIO_5__SLW CYREG_PRT2_SLW

/* DIO_6 */
#define DIO_6__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DIO_6__0__MASK 0x20u
#define DIO_6__0__PC CYREG_PRT2_PC5
#define DIO_6__0__PORT 2u
#define DIO_6__0__SHIFT 5u
#define DIO_6__AG CYREG_PRT2_AG
#define DIO_6__AMUX CYREG_PRT2_AMUX
#define DIO_6__BIE CYREG_PRT2_BIE
#define DIO_6__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIO_6__BYP CYREG_PRT2_BYP
#define DIO_6__CTL CYREG_PRT2_CTL
#define DIO_6__DM0 CYREG_PRT2_DM0
#define DIO_6__DM1 CYREG_PRT2_DM1
#define DIO_6__DM2 CYREG_PRT2_DM2
#define DIO_6__DR CYREG_PRT2_DR
#define DIO_6__INP_DIS CYREG_PRT2_INP_DIS
#define DIO_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIO_6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIO_6__LCD_EN CYREG_PRT2_LCD_EN
#define DIO_6__MASK 0x20u
#define DIO_6__PORT 2u
#define DIO_6__PRT CYREG_PRT2_PRT
#define DIO_6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIO_6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIO_6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIO_6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIO_6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIO_6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIO_6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIO_6__PS CYREG_PRT2_PS
#define DIO_6__SHIFT 5u
#define DIO_6__SLW CYREG_PRT2_SLW

/* DIO_7 */
#define DIO_7__0__INTTYPE CYREG_PICU2_INTTYPE4
#define DIO_7__0__MASK 0x10u
#define DIO_7__0__PC CYREG_PRT2_PC4
#define DIO_7__0__PORT 2u
#define DIO_7__0__SHIFT 4u
#define DIO_7__AG CYREG_PRT2_AG
#define DIO_7__AMUX CYREG_PRT2_AMUX
#define DIO_7__BIE CYREG_PRT2_BIE
#define DIO_7__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIO_7__BYP CYREG_PRT2_BYP
#define DIO_7__CTL CYREG_PRT2_CTL
#define DIO_7__DM0 CYREG_PRT2_DM0
#define DIO_7__DM1 CYREG_PRT2_DM1
#define DIO_7__DM2 CYREG_PRT2_DM2
#define DIO_7__DR CYREG_PRT2_DR
#define DIO_7__INP_DIS CYREG_PRT2_INP_DIS
#define DIO_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIO_7__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIO_7__LCD_EN CYREG_PRT2_LCD_EN
#define DIO_7__MASK 0x10u
#define DIO_7__PORT 2u
#define DIO_7__PRT CYREG_PRT2_PRT
#define DIO_7__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIO_7__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIO_7__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIO_7__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIO_7__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIO_7__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIO_7__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIO_7__PS CYREG_PRT2_PS
#define DIO_7__SHIFT 4u
#define DIO_7__SLW CYREG_PRT2_SLW

/* DIO_8 */
#define DIO_8__0__INTTYPE CYREG_PICU2_INTTYPE3
#define DIO_8__0__MASK 0x08u
#define DIO_8__0__PC CYREG_PRT2_PC3
#define DIO_8__0__PORT 2u
#define DIO_8__0__SHIFT 3u
#define DIO_8__AG CYREG_PRT2_AG
#define DIO_8__AMUX CYREG_PRT2_AMUX
#define DIO_8__BIE CYREG_PRT2_BIE
#define DIO_8__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIO_8__BYP CYREG_PRT2_BYP
#define DIO_8__CTL CYREG_PRT2_CTL
#define DIO_8__DM0 CYREG_PRT2_DM0
#define DIO_8__DM1 CYREG_PRT2_DM1
#define DIO_8__DM2 CYREG_PRT2_DM2
#define DIO_8__DR CYREG_PRT2_DR
#define DIO_8__INP_DIS CYREG_PRT2_INP_DIS
#define DIO_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIO_8__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIO_8__LCD_EN CYREG_PRT2_LCD_EN
#define DIO_8__MASK 0x08u
#define DIO_8__PORT 2u
#define DIO_8__PRT CYREG_PRT2_PRT
#define DIO_8__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIO_8__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIO_8__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIO_8__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIO_8__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIO_8__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIO_8__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIO_8__PS CYREG_PRT2_PS
#define DIO_8__SHIFT 3u
#define DIO_8__SLW CYREG_PRT2_SLW

/* DIO_9 */
#define DIO_9__0__INTTYPE CYREG_PICU2_INTTYPE2
#define DIO_9__0__MASK 0x04u
#define DIO_9__0__PC CYREG_PRT2_PC2
#define DIO_9__0__PORT 2u
#define DIO_9__0__SHIFT 2u
#define DIO_9__AG CYREG_PRT2_AG
#define DIO_9__AMUX CYREG_PRT2_AMUX
#define DIO_9__BIE CYREG_PRT2_BIE
#define DIO_9__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIO_9__BYP CYREG_PRT2_BYP
#define DIO_9__CTL CYREG_PRT2_CTL
#define DIO_9__DM0 CYREG_PRT2_DM0
#define DIO_9__DM1 CYREG_PRT2_DM1
#define DIO_9__DM2 CYREG_PRT2_DM2
#define DIO_9__DR CYREG_PRT2_DR
#define DIO_9__INP_DIS CYREG_PRT2_INP_DIS
#define DIO_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIO_9__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIO_9__LCD_EN CYREG_PRT2_LCD_EN
#define DIO_9__MASK 0x04u
#define DIO_9__PORT 2u
#define DIO_9__PRT CYREG_PRT2_PRT
#define DIO_9__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIO_9__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIO_9__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIO_9__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIO_9__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIO_9__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIO_9__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIO_9__PS CYREG_PRT2_PS
#define DIO_9__SHIFT 2u
#define DIO_9__SLW CYREG_PRT2_SLW

/* KEY_1 */
#define KEY_1__0__INTTYPE CYREG_PICU6_INTTYPE0
#define KEY_1__0__MASK 0x01u
#define KEY_1__0__PC CYREG_PRT6_PC0
#define KEY_1__0__PORT 6u
#define KEY_1__0__SHIFT 0u
#define KEY_1__AG CYREG_PRT6_AG
#define KEY_1__AMUX CYREG_PRT6_AMUX
#define KEY_1__BIE CYREG_PRT6_BIE
#define KEY_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define KEY_1__BYP CYREG_PRT6_BYP
#define KEY_1__CTL CYREG_PRT6_CTL
#define KEY_1__DM0 CYREG_PRT6_DM0
#define KEY_1__DM1 CYREG_PRT6_DM1
#define KEY_1__DM2 CYREG_PRT6_DM2
#define KEY_1__DR CYREG_PRT6_DR
#define KEY_1__INP_DIS CYREG_PRT6_INP_DIS
#define KEY_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define KEY_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define KEY_1__LCD_EN CYREG_PRT6_LCD_EN
#define KEY_1__MASK 0x01u
#define KEY_1__PORT 6u
#define KEY_1__PRT CYREG_PRT6_PRT
#define KEY_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define KEY_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define KEY_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define KEY_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define KEY_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define KEY_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define KEY_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define KEY_1__PS CYREG_PRT6_PS
#define KEY_1__SHIFT 0u
#define KEY_1__SLW CYREG_PRT6_SLW

/* KEY_2 */
#define KEY_2__0__INTTYPE CYREG_PICU6_INTTYPE1
#define KEY_2__0__MASK 0x02u
#define KEY_2__0__PC CYREG_PRT6_PC1
#define KEY_2__0__PORT 6u
#define KEY_2__0__SHIFT 1u
#define KEY_2__AG CYREG_PRT6_AG
#define KEY_2__AMUX CYREG_PRT6_AMUX
#define KEY_2__BIE CYREG_PRT6_BIE
#define KEY_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define KEY_2__BYP CYREG_PRT6_BYP
#define KEY_2__CTL CYREG_PRT6_CTL
#define KEY_2__DM0 CYREG_PRT6_DM0
#define KEY_2__DM1 CYREG_PRT6_DM1
#define KEY_2__DM2 CYREG_PRT6_DM2
#define KEY_2__DR CYREG_PRT6_DR
#define KEY_2__INP_DIS CYREG_PRT6_INP_DIS
#define KEY_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define KEY_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define KEY_2__LCD_EN CYREG_PRT6_LCD_EN
#define KEY_2__MASK 0x02u
#define KEY_2__PORT 6u
#define KEY_2__PRT CYREG_PRT6_PRT
#define KEY_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define KEY_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define KEY_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define KEY_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define KEY_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define KEY_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define KEY_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define KEY_2__PS CYREG_PRT6_PS
#define KEY_2__SHIFT 1u
#define KEY_2__SLW CYREG_PRT6_SLW

/* LED_B */
#define LED_B__0__INTTYPE CYREG_PICU5_INTTYPE5
#define LED_B__0__MASK 0x20u
#define LED_B__0__PC CYREG_PRT5_PC5
#define LED_B__0__PORT 5u
#define LED_B__0__SHIFT 5u
#define LED_B__AG CYREG_PRT5_AG
#define LED_B__AMUX CYREG_PRT5_AMUX
#define LED_B__BIE CYREG_PRT5_BIE
#define LED_B__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED_B__BYP CYREG_PRT5_BYP
#define LED_B__CTL CYREG_PRT5_CTL
#define LED_B__DM0 CYREG_PRT5_DM0
#define LED_B__DM1 CYREG_PRT5_DM1
#define LED_B__DM2 CYREG_PRT5_DM2
#define LED_B__DR CYREG_PRT5_DR
#define LED_B__INP_DIS CYREG_PRT5_INP_DIS
#define LED_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED_B__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED_B__LCD_EN CYREG_PRT5_LCD_EN
#define LED_B__MASK 0x20u
#define LED_B__PORT 5u
#define LED_B__PRT CYREG_PRT5_PRT
#define LED_B__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED_B__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED_B__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED_B__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED_B__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED_B__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED_B__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED_B__PS CYREG_PRT5_PS
#define LED_B__SHIFT 5u
#define LED_B__SLW CYREG_PRT5_SLW

/* LED_G */
#define LED_G__0__INTTYPE CYREG_PICU5_INTTYPE7
#define LED_G__0__MASK 0x80u
#define LED_G__0__PC CYREG_PRT5_PC7
#define LED_G__0__PORT 5u
#define LED_G__0__SHIFT 7u
#define LED_G__AG CYREG_PRT5_AG
#define LED_G__AMUX CYREG_PRT5_AMUX
#define LED_G__BIE CYREG_PRT5_BIE
#define LED_G__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED_G__BYP CYREG_PRT5_BYP
#define LED_G__CTL CYREG_PRT5_CTL
#define LED_G__DM0 CYREG_PRT5_DM0
#define LED_G__DM1 CYREG_PRT5_DM1
#define LED_G__DM2 CYREG_PRT5_DM2
#define LED_G__DR CYREG_PRT5_DR
#define LED_G__INP_DIS CYREG_PRT5_INP_DIS
#define LED_G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED_G__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED_G__LCD_EN CYREG_PRT5_LCD_EN
#define LED_G__MASK 0x80u
#define LED_G__PORT 5u
#define LED_G__PRT CYREG_PRT5_PRT
#define LED_G__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED_G__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED_G__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED_G__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED_G__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED_G__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED_G__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED_G__PS CYREG_PRT5_PS
#define LED_G__SHIFT 7u
#define LED_G__SLW CYREG_PRT5_SLW

/* LED_R */
#define LED_R__0__INTTYPE CYREG_PICU5_INTTYPE6
#define LED_R__0__MASK 0x40u
#define LED_R__0__PC CYREG_PRT5_PC6
#define LED_R__0__PORT 5u
#define LED_R__0__SHIFT 6u
#define LED_R__AG CYREG_PRT5_AG
#define LED_R__AMUX CYREG_PRT5_AMUX
#define LED_R__BIE CYREG_PRT5_BIE
#define LED_R__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED_R__BYP CYREG_PRT5_BYP
#define LED_R__CTL CYREG_PRT5_CTL
#define LED_R__DM0 CYREG_PRT5_DM0
#define LED_R__DM1 CYREG_PRT5_DM1
#define LED_R__DM2 CYREG_PRT5_DM2
#define LED_R__DR CYREG_PRT5_DR
#define LED_R__INP_DIS CYREG_PRT5_INP_DIS
#define LED_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define LED_R__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED_R__LCD_EN CYREG_PRT5_LCD_EN
#define LED_R__MASK 0x40u
#define LED_R__PORT 5u
#define LED_R__PRT CYREG_PRT5_PRT
#define LED_R__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED_R__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED_R__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED_R__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED_R__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED_R__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED_R__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED_R__PS CYREG_PRT5_PS
#define LED_R__SHIFT 6u
#define LED_R__SLW CYREG_PRT5_SLW

/* LIO_0 */
#define LIO_0__0__INTTYPE CYREG_PICU15_INTTYPE3
#define LIO_0__0__MASK 0x08u
#define LIO_0__0__PC CYREG_IO_PC_PRT15_PC3
#define LIO_0__0__PORT 15u
#define LIO_0__0__SHIFT 3u
#define LIO_0__AG CYREG_PRT15_AG
#define LIO_0__AMUX CYREG_PRT15_AMUX
#define LIO_0__BIE CYREG_PRT15_BIE
#define LIO_0__BIT_MASK CYREG_PRT15_BIT_MASK
#define LIO_0__BYP CYREG_PRT15_BYP
#define LIO_0__CTL CYREG_PRT15_CTL
#define LIO_0__DM0 CYREG_PRT15_DM0
#define LIO_0__DM1 CYREG_PRT15_DM1
#define LIO_0__DM2 CYREG_PRT15_DM2
#define LIO_0__DR CYREG_PRT15_DR
#define LIO_0__INP_DIS CYREG_PRT15_INP_DIS
#define LIO_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LIO_0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LIO_0__LCD_EN CYREG_PRT15_LCD_EN
#define LIO_0__MASK 0x08u
#define LIO_0__PORT 15u
#define LIO_0__PRT CYREG_PRT15_PRT
#define LIO_0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LIO_0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LIO_0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LIO_0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LIO_0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LIO_0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LIO_0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LIO_0__PS CYREG_PRT15_PS
#define LIO_0__SHIFT 3u
#define LIO_0__SLW CYREG_PRT15_SLW

/* LIO_1 */
#define LIO_1__0__INTTYPE CYREG_PICU15_INTTYPE2
#define LIO_1__0__MASK 0x04u
#define LIO_1__0__PC CYREG_IO_PC_PRT15_PC2
#define LIO_1__0__PORT 15u
#define LIO_1__0__SHIFT 2u
#define LIO_1__AG CYREG_PRT15_AG
#define LIO_1__AMUX CYREG_PRT15_AMUX
#define LIO_1__BIE CYREG_PRT15_BIE
#define LIO_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define LIO_1__BYP CYREG_PRT15_BYP
#define LIO_1__CTL CYREG_PRT15_CTL
#define LIO_1__DM0 CYREG_PRT15_DM0
#define LIO_1__DM1 CYREG_PRT15_DM1
#define LIO_1__DM2 CYREG_PRT15_DM2
#define LIO_1__DR CYREG_PRT15_DR
#define LIO_1__INP_DIS CYREG_PRT15_INP_DIS
#define LIO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LIO_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LIO_1__LCD_EN CYREG_PRT15_LCD_EN
#define LIO_1__MASK 0x04u
#define LIO_1__PORT 15u
#define LIO_1__PRT CYREG_PRT15_PRT
#define LIO_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LIO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LIO_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LIO_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LIO_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LIO_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LIO_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LIO_1__PS CYREG_PRT15_PS
#define LIO_1__SHIFT 2u
#define LIO_1__SLW CYREG_PRT15_SLW

/* LIO_2 */
#define LIO_2__0__INTTYPE CYREG_PICU12_INTTYPE1
#define LIO_2__0__MASK 0x02u
#define LIO_2__0__PC CYREG_PRT12_PC1
#define LIO_2__0__PORT 12u
#define LIO_2__0__SHIFT 1u
#define LIO_2__AG CYREG_PRT12_AG
#define LIO_2__BIE CYREG_PRT12_BIE
#define LIO_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define LIO_2__BYP CYREG_PRT12_BYP
#define LIO_2__DM0 CYREG_PRT12_DM0
#define LIO_2__DM1 CYREG_PRT12_DM1
#define LIO_2__DM2 CYREG_PRT12_DM2
#define LIO_2__DR CYREG_PRT12_DR
#define LIO_2__INP_DIS CYREG_PRT12_INP_DIS
#define LIO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LIO_2__MASK 0x02u
#define LIO_2__PORT 12u
#define LIO_2__PRT CYREG_PRT12_PRT
#define LIO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LIO_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LIO_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LIO_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LIO_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LIO_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LIO_2__PS CYREG_PRT12_PS
#define LIO_2__SHIFT 1u
#define LIO_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define LIO_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LIO_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LIO_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LIO_2__SLW CYREG_PRT12_SLW

/* LIO_3 */
#define LIO_3__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LIO_3__0__MASK 0x01u
#define LIO_3__0__PC CYREG_PRT12_PC0
#define LIO_3__0__PORT 12u
#define LIO_3__0__SHIFT 0u
#define LIO_3__AG CYREG_PRT12_AG
#define LIO_3__BIE CYREG_PRT12_BIE
#define LIO_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define LIO_3__BYP CYREG_PRT12_BYP
#define LIO_3__DM0 CYREG_PRT12_DM0
#define LIO_3__DM1 CYREG_PRT12_DM1
#define LIO_3__DM2 CYREG_PRT12_DM2
#define LIO_3__DR CYREG_PRT12_DR
#define LIO_3__INP_DIS CYREG_PRT12_INP_DIS
#define LIO_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LIO_3__MASK 0x01u
#define LIO_3__PORT 12u
#define LIO_3__PRT CYREG_PRT12_PRT
#define LIO_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LIO_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LIO_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LIO_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LIO_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LIO_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LIO_3__PS CYREG_PRT12_PS
#define LIO_3__SHIFT 0u
#define LIO_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define LIO_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LIO_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LIO_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LIO_3__SLW CYREG_PRT12_SLW

/* LIO_4 */
#define LIO_4__0__INTTYPE CYREG_PICU3_INTTYPE7
#define LIO_4__0__MASK 0x80u
#define LIO_4__0__PC CYREG_PRT3_PC7
#define LIO_4__0__PORT 3u
#define LIO_4__0__SHIFT 7u
#define LIO_4__AG CYREG_PRT3_AG
#define LIO_4__AMUX CYREG_PRT3_AMUX
#define LIO_4__BIE CYREG_PRT3_BIE
#define LIO_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIO_4__BYP CYREG_PRT3_BYP
#define LIO_4__CTL CYREG_PRT3_CTL
#define LIO_4__DM0 CYREG_PRT3_DM0
#define LIO_4__DM1 CYREG_PRT3_DM1
#define LIO_4__DM2 CYREG_PRT3_DM2
#define LIO_4__DR CYREG_PRT3_DR
#define LIO_4__INP_DIS CYREG_PRT3_INP_DIS
#define LIO_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIO_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIO_4__LCD_EN CYREG_PRT3_LCD_EN
#define LIO_4__MASK 0x80u
#define LIO_4__PORT 3u
#define LIO_4__PRT CYREG_PRT3_PRT
#define LIO_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIO_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIO_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIO_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIO_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIO_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIO_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIO_4__PS CYREG_PRT3_PS
#define LIO_4__SHIFT 7u
#define LIO_4__SLW CYREG_PRT3_SLW

/* LIO_5 */
#define LIO_5__0__INTTYPE CYREG_PICU3_INTTYPE6
#define LIO_5__0__MASK 0x40u
#define LIO_5__0__PC CYREG_PRT3_PC6
#define LIO_5__0__PORT 3u
#define LIO_5__0__SHIFT 6u
#define LIO_5__AG CYREG_PRT3_AG
#define LIO_5__AMUX CYREG_PRT3_AMUX
#define LIO_5__BIE CYREG_PRT3_BIE
#define LIO_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIO_5__BYP CYREG_PRT3_BYP
#define LIO_5__CTL CYREG_PRT3_CTL
#define LIO_5__DM0 CYREG_PRT3_DM0
#define LIO_5__DM1 CYREG_PRT3_DM1
#define LIO_5__DM2 CYREG_PRT3_DM2
#define LIO_5__DR CYREG_PRT3_DR
#define LIO_5__INP_DIS CYREG_PRT3_INP_DIS
#define LIO_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIO_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIO_5__LCD_EN CYREG_PRT3_LCD_EN
#define LIO_5__MASK 0x40u
#define LIO_5__PORT 3u
#define LIO_5__PRT CYREG_PRT3_PRT
#define LIO_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIO_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIO_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIO_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIO_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIO_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIO_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIO_5__PS CYREG_PRT3_PS
#define LIO_5__SHIFT 6u
#define LIO_5__SLW CYREG_PRT3_SLW

/* LIO_6 */
#define LIO_6__0__INTTYPE CYREG_PICU3_INTTYPE5
#define LIO_6__0__MASK 0x20u
#define LIO_6__0__PC CYREG_PRT3_PC5
#define LIO_6__0__PORT 3u
#define LIO_6__0__SHIFT 5u
#define LIO_6__AG CYREG_PRT3_AG
#define LIO_6__AMUX CYREG_PRT3_AMUX
#define LIO_6__BIE CYREG_PRT3_BIE
#define LIO_6__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIO_6__BYP CYREG_PRT3_BYP
#define LIO_6__CTL CYREG_PRT3_CTL
#define LIO_6__DM0 CYREG_PRT3_DM0
#define LIO_6__DM1 CYREG_PRT3_DM1
#define LIO_6__DM2 CYREG_PRT3_DM2
#define LIO_6__DR CYREG_PRT3_DR
#define LIO_6__INP_DIS CYREG_PRT3_INP_DIS
#define LIO_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIO_6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIO_6__LCD_EN CYREG_PRT3_LCD_EN
#define LIO_6__MASK 0x20u
#define LIO_6__PORT 3u
#define LIO_6__PRT CYREG_PRT3_PRT
#define LIO_6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIO_6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIO_6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIO_6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIO_6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIO_6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIO_6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIO_6__PS CYREG_PRT3_PS
#define LIO_6__SHIFT 5u
#define LIO_6__SLW CYREG_PRT3_SLW

/* LIO_7 */
#define LIO_7__0__INTTYPE CYREG_PICU3_INTTYPE4
#define LIO_7__0__MASK 0x10u
#define LIO_7__0__PC CYREG_PRT3_PC4
#define LIO_7__0__PORT 3u
#define LIO_7__0__SHIFT 4u
#define LIO_7__AG CYREG_PRT3_AG
#define LIO_7__AMUX CYREG_PRT3_AMUX
#define LIO_7__BIE CYREG_PRT3_BIE
#define LIO_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIO_7__BYP CYREG_PRT3_BYP
#define LIO_7__CTL CYREG_PRT3_CTL
#define LIO_7__DM0 CYREG_PRT3_DM0
#define LIO_7__DM1 CYREG_PRT3_DM1
#define LIO_7__DM2 CYREG_PRT3_DM2
#define LIO_7__DR CYREG_PRT3_DR
#define LIO_7__INP_DIS CYREG_PRT3_INP_DIS
#define LIO_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIO_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIO_7__LCD_EN CYREG_PRT3_LCD_EN
#define LIO_7__MASK 0x10u
#define LIO_7__PORT 3u
#define LIO_7__PRT CYREG_PRT3_PRT
#define LIO_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIO_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIO_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIO_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIO_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIO_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIO_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIO_7__PS CYREG_PRT3_PS
#define LIO_7__SHIFT 4u
#define LIO_7__SLW CYREG_PRT3_SLW

/* LIO_8 */
#define LIO_8__0__INTTYPE CYREG_PICU3_INTTYPE3
#define LIO_8__0__MASK 0x08u
#define LIO_8__0__PC CYREG_PRT3_PC3
#define LIO_8__0__PORT 3u
#define LIO_8__0__SHIFT 3u
#define LIO_8__AG CYREG_PRT3_AG
#define LIO_8__AMUX CYREG_PRT3_AMUX
#define LIO_8__BIE CYREG_PRT3_BIE
#define LIO_8__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIO_8__BYP CYREG_PRT3_BYP
#define LIO_8__CTL CYREG_PRT3_CTL
#define LIO_8__DM0 CYREG_PRT3_DM0
#define LIO_8__DM1 CYREG_PRT3_DM1
#define LIO_8__DM2 CYREG_PRT3_DM2
#define LIO_8__DR CYREG_PRT3_DR
#define LIO_8__INP_DIS CYREG_PRT3_INP_DIS
#define LIO_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIO_8__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIO_8__LCD_EN CYREG_PRT3_LCD_EN
#define LIO_8__MASK 0x08u
#define LIO_8__PORT 3u
#define LIO_8__PRT CYREG_PRT3_PRT
#define LIO_8__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIO_8__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIO_8__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIO_8__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIO_8__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIO_8__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIO_8__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIO_8__PS CYREG_PRT3_PS
#define LIO_8__SHIFT 3u
#define LIO_8__SLW CYREG_PRT3_SLW

/* LIO_9 */
#define LIO_9__0__INTTYPE CYREG_PICU3_INTTYPE2
#define LIO_9__0__MASK 0x04u
#define LIO_9__0__PC CYREG_PRT3_PC2
#define LIO_9__0__PORT 3u
#define LIO_9__0__SHIFT 2u
#define LIO_9__AG CYREG_PRT3_AG
#define LIO_9__AMUX CYREG_PRT3_AMUX
#define LIO_9__BIE CYREG_PRT3_BIE
#define LIO_9__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIO_9__BYP CYREG_PRT3_BYP
#define LIO_9__CTL CYREG_PRT3_CTL
#define LIO_9__DM0 CYREG_PRT3_DM0
#define LIO_9__DM1 CYREG_PRT3_DM1
#define LIO_9__DM2 CYREG_PRT3_DM2
#define LIO_9__DR CYREG_PRT3_DR
#define LIO_9__INP_DIS CYREG_PRT3_INP_DIS
#define LIO_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIO_9__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIO_9__LCD_EN CYREG_PRT3_LCD_EN
#define LIO_9__MASK 0x04u
#define LIO_9__PORT 3u
#define LIO_9__PRT CYREG_PRT3_PRT
#define LIO_9__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIO_9__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIO_9__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIO_9__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIO_9__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIO_9__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIO_9__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIO_9__PS CYREG_PRT3_PS
#define LIO_9__SHIFT 2u
#define LIO_9__SLW CYREG_PRT3_SLW

/* AIO_10 */
#define AIO_10__0__INTTYPE CYREG_PICU0_INTTYPE3
#define AIO_10__0__MASK 0x08u
#define AIO_10__0__PC CYREG_PRT0_PC3
#define AIO_10__0__PORT 0u
#define AIO_10__0__SHIFT 3u
#define AIO_10__AG CYREG_PRT0_AG
#define AIO_10__AMUX CYREG_PRT0_AMUX
#define AIO_10__BIE CYREG_PRT0_BIE
#define AIO_10__BIT_MASK CYREG_PRT0_BIT_MASK
#define AIO_10__BYP CYREG_PRT0_BYP
#define AIO_10__CTL CYREG_PRT0_CTL
#define AIO_10__DM0 CYREG_PRT0_DM0
#define AIO_10__DM1 CYREG_PRT0_DM1
#define AIO_10__DM2 CYREG_PRT0_DM2
#define AIO_10__DR CYREG_PRT0_DR
#define AIO_10__INP_DIS CYREG_PRT0_INP_DIS
#define AIO_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AIO_10__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AIO_10__LCD_EN CYREG_PRT0_LCD_EN
#define AIO_10__MASK 0x08u
#define AIO_10__PORT 0u
#define AIO_10__PRT CYREG_PRT0_PRT
#define AIO_10__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AIO_10__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AIO_10__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AIO_10__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AIO_10__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AIO_10__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AIO_10__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AIO_10__PS CYREG_PRT0_PS
#define AIO_10__SHIFT 3u
#define AIO_10__SLW CYREG_PRT0_SLW

/* AIO_11 */
#define AIO_11__0__INTTYPE CYREG_PICU0_INTTYPE2
#define AIO_11__0__MASK 0x04u
#define AIO_11__0__PC CYREG_PRT0_PC2
#define AIO_11__0__PORT 0u
#define AIO_11__0__SHIFT 2u
#define AIO_11__AG CYREG_PRT0_AG
#define AIO_11__AMUX CYREG_PRT0_AMUX
#define AIO_11__BIE CYREG_PRT0_BIE
#define AIO_11__BIT_MASK CYREG_PRT0_BIT_MASK
#define AIO_11__BYP CYREG_PRT0_BYP
#define AIO_11__CTL CYREG_PRT0_CTL
#define AIO_11__DM0 CYREG_PRT0_DM0
#define AIO_11__DM1 CYREG_PRT0_DM1
#define AIO_11__DM2 CYREG_PRT0_DM2
#define AIO_11__DR CYREG_PRT0_DR
#define AIO_11__INP_DIS CYREG_PRT0_INP_DIS
#define AIO_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AIO_11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AIO_11__LCD_EN CYREG_PRT0_LCD_EN
#define AIO_11__MASK 0x04u
#define AIO_11__PORT 0u
#define AIO_11__PRT CYREG_PRT0_PRT
#define AIO_11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AIO_11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AIO_11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AIO_11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AIO_11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AIO_11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AIO_11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AIO_11__PS CYREG_PRT0_PS
#define AIO_11__SHIFT 2u
#define AIO_11__SLW CYREG_PRT0_SLW

/* AIO_12 */
#define AIO_12__0__INTTYPE CYREG_PICU0_INTTYPE1
#define AIO_12__0__MASK 0x02u
#define AIO_12__0__PC CYREG_PRT0_PC1
#define AIO_12__0__PORT 0u
#define AIO_12__0__SHIFT 1u
#define AIO_12__AG CYREG_PRT0_AG
#define AIO_12__AMUX CYREG_PRT0_AMUX
#define AIO_12__BIE CYREG_PRT0_BIE
#define AIO_12__BIT_MASK CYREG_PRT0_BIT_MASK
#define AIO_12__BYP CYREG_PRT0_BYP
#define AIO_12__CTL CYREG_PRT0_CTL
#define AIO_12__DM0 CYREG_PRT0_DM0
#define AIO_12__DM1 CYREG_PRT0_DM1
#define AIO_12__DM2 CYREG_PRT0_DM2
#define AIO_12__DR CYREG_PRT0_DR
#define AIO_12__INP_DIS CYREG_PRT0_INP_DIS
#define AIO_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AIO_12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AIO_12__LCD_EN CYREG_PRT0_LCD_EN
#define AIO_12__MASK 0x02u
#define AIO_12__PORT 0u
#define AIO_12__PRT CYREG_PRT0_PRT
#define AIO_12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AIO_12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AIO_12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AIO_12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AIO_12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AIO_12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AIO_12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AIO_12__PS CYREG_PRT0_PS
#define AIO_12__SHIFT 1u
#define AIO_12__SLW CYREG_PRT0_SLW

/* AIO_13 */
#define AIO_13__0__INTTYPE CYREG_PICU0_INTTYPE0
#define AIO_13__0__MASK 0x01u
#define AIO_13__0__PC CYREG_PRT0_PC0
#define AIO_13__0__PORT 0u
#define AIO_13__0__SHIFT 0u
#define AIO_13__AG CYREG_PRT0_AG
#define AIO_13__AMUX CYREG_PRT0_AMUX
#define AIO_13__BIE CYREG_PRT0_BIE
#define AIO_13__BIT_MASK CYREG_PRT0_BIT_MASK
#define AIO_13__BYP CYREG_PRT0_BYP
#define AIO_13__CTL CYREG_PRT0_CTL
#define AIO_13__DM0 CYREG_PRT0_DM0
#define AIO_13__DM1 CYREG_PRT0_DM1
#define AIO_13__DM2 CYREG_PRT0_DM2
#define AIO_13__DR CYREG_PRT0_DR
#define AIO_13__INP_DIS CYREG_PRT0_INP_DIS
#define AIO_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define AIO_13__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define AIO_13__LCD_EN CYREG_PRT0_LCD_EN
#define AIO_13__MASK 0x01u
#define AIO_13__PORT 0u
#define AIO_13__PRT CYREG_PRT0_PRT
#define AIO_13__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define AIO_13__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define AIO_13__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define AIO_13__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define AIO_13__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define AIO_13__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define AIO_13__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define AIO_13__PS CYREG_PRT0_PS
#define AIO_13__SHIFT 0u
#define AIO_13__SLW CYREG_PRT0_SLW

/* AIO_14 */
#define AIO_14__0__INTTYPE CYREG_PICU4_INTTYPE0
#define AIO_14__0__MASK 0x01u
#define AIO_14__0__PC CYREG_PRT4_PC0
#define AIO_14__0__PORT 4u
#define AIO_14__0__SHIFT 0u
#define AIO_14__AG CYREG_PRT4_AG
#define AIO_14__AMUX CYREG_PRT4_AMUX
#define AIO_14__BIE CYREG_PRT4_BIE
#define AIO_14__BIT_MASK CYREG_PRT4_BIT_MASK
#define AIO_14__BYP CYREG_PRT4_BYP
#define AIO_14__CTL CYREG_PRT4_CTL
#define AIO_14__DM0 CYREG_PRT4_DM0
#define AIO_14__DM1 CYREG_PRT4_DM1
#define AIO_14__DM2 CYREG_PRT4_DM2
#define AIO_14__DR CYREG_PRT4_DR
#define AIO_14__INP_DIS CYREG_PRT4_INP_DIS
#define AIO_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AIO_14__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AIO_14__LCD_EN CYREG_PRT4_LCD_EN
#define AIO_14__MASK 0x01u
#define AIO_14__PORT 4u
#define AIO_14__PRT CYREG_PRT4_PRT
#define AIO_14__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AIO_14__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AIO_14__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AIO_14__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AIO_14__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AIO_14__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AIO_14__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AIO_14__PS CYREG_PRT4_PS
#define AIO_14__SHIFT 0u
#define AIO_14__SLW CYREG_PRT4_SLW

/* AIO_15 */
#define AIO_15__0__INTTYPE CYREG_PICU4_INTTYPE1
#define AIO_15__0__MASK 0x02u
#define AIO_15__0__PC CYREG_PRT4_PC1
#define AIO_15__0__PORT 4u
#define AIO_15__0__SHIFT 1u
#define AIO_15__AG CYREG_PRT4_AG
#define AIO_15__AMUX CYREG_PRT4_AMUX
#define AIO_15__BIE CYREG_PRT4_BIE
#define AIO_15__BIT_MASK CYREG_PRT4_BIT_MASK
#define AIO_15__BYP CYREG_PRT4_BYP
#define AIO_15__CTL CYREG_PRT4_CTL
#define AIO_15__DM0 CYREG_PRT4_DM0
#define AIO_15__DM1 CYREG_PRT4_DM1
#define AIO_15__DM2 CYREG_PRT4_DM2
#define AIO_15__DR CYREG_PRT4_DR
#define AIO_15__INP_DIS CYREG_PRT4_INP_DIS
#define AIO_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define AIO_15__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define AIO_15__LCD_EN CYREG_PRT4_LCD_EN
#define AIO_15__MASK 0x02u
#define AIO_15__PORT 4u
#define AIO_15__PRT CYREG_PRT4_PRT
#define AIO_15__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define AIO_15__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define AIO_15__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define AIO_15__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define AIO_15__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define AIO_15__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define AIO_15__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define AIO_15__PS CYREG_PRT4_PS
#define AIO_15__SHIFT 1u
#define AIO_15__SLW CYREG_PRT4_SLW

/* BUZZER */
#define BUZZER__0__INTTYPE CYREG_PICU5_INTTYPE4
#define BUZZER__0__MASK 0x10u
#define BUZZER__0__PC CYREG_PRT5_PC4
#define BUZZER__0__PORT 5u
#define BUZZER__0__SHIFT 4u
#define BUZZER__AG CYREG_PRT5_AG
#define BUZZER__AMUX CYREG_PRT5_AMUX
#define BUZZER__BIE CYREG_PRT5_BIE
#define BUZZER__BIT_MASK CYREG_PRT5_BIT_MASK
#define BUZZER__BYP CYREG_PRT5_BYP
#define BUZZER__CTL CYREG_PRT5_CTL
#define BUZZER__DM0 CYREG_PRT5_DM0
#define BUZZER__DM1 CYREG_PRT5_DM1
#define BUZZER__DM2 CYREG_PRT5_DM2
#define BUZZER__DR CYREG_PRT5_DR
#define BUZZER__INP_DIS CYREG_PRT5_INP_DIS
#define BUZZER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define BUZZER__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BUZZER__LCD_EN CYREG_PRT5_LCD_EN
#define BUZZER__MASK 0x10u
#define BUZZER__PORT 5u
#define BUZZER__PRT CYREG_PRT5_PRT
#define BUZZER__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BUZZER__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BUZZER__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BUZZER__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BUZZER__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BUZZER__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BUZZER__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BUZZER__PS CYREG_PRT5_PS
#define BUZZER__SHIFT 4u
#define BUZZER__SLW CYREG_PRT5_SLW

/* CAN_RX */
#define CAN_RX__0__INTTYPE CYREG_PICU12_INTTYPE6
#define CAN_RX__0__MASK 0x40u
#define CAN_RX__0__PC CYREG_PRT12_PC6
#define CAN_RX__0__PORT 12u
#define CAN_RX__0__SHIFT 6u
#define CAN_RX__AG CYREG_PRT12_AG
#define CAN_RX__BIE CYREG_PRT12_BIE
#define CAN_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define CAN_RX__BYP CYREG_PRT12_BYP
#define CAN_RX__DM0 CYREG_PRT12_DM0
#define CAN_RX__DM1 CYREG_PRT12_DM1
#define CAN_RX__DM2 CYREG_PRT12_DM2
#define CAN_RX__DR CYREG_PRT12_DR
#define CAN_RX__INP_DIS CYREG_PRT12_INP_DIS
#define CAN_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CAN_RX__MASK 0x40u
#define CAN_RX__PORT 12u
#define CAN_RX__PRT CYREG_PRT12_PRT
#define CAN_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CAN_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CAN_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CAN_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CAN_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CAN_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CAN_RX__PS CYREG_PRT12_PS
#define CAN_RX__SHIFT 6u
#define CAN_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define CAN_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CAN_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CAN_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CAN_RX__SLW CYREG_PRT12_SLW

/* CAN_TX */
#define CAN_TX__0__INTTYPE CYREG_PICU12_INTTYPE7
#define CAN_TX__0__MASK 0x80u
#define CAN_TX__0__PC CYREG_PRT12_PC7
#define CAN_TX__0__PORT 12u
#define CAN_TX__0__SHIFT 7u
#define CAN_TX__AG CYREG_PRT12_AG
#define CAN_TX__BIE CYREG_PRT12_BIE
#define CAN_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define CAN_TX__BYP CYREG_PRT12_BYP
#define CAN_TX__DM0 CYREG_PRT12_DM0
#define CAN_TX__DM1 CYREG_PRT12_DM1
#define CAN_TX__DM2 CYREG_PRT12_DM2
#define CAN_TX__DR CYREG_PRT12_DR
#define CAN_TX__INP_DIS CYREG_PRT12_INP_DIS
#define CAN_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CAN_TX__MASK 0x80u
#define CAN_TX__PORT 12u
#define CAN_TX__PRT CYREG_PRT12_PRT
#define CAN_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CAN_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CAN_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CAN_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CAN_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CAN_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CAN_TX__PS CYREG_PRT12_PS
#define CAN_TX__SHIFT 7u
#define CAN_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define CAN_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CAN_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CAN_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CAN_TX__SLW CYREG_PRT12_SLW

/* DIO_10 */
#define DIO_10__0__INTTYPE CYREG_PICU2_INTTYPE1
#define DIO_10__0__MASK 0x02u
#define DIO_10__0__PC CYREG_PRT2_PC1
#define DIO_10__0__PORT 2u
#define DIO_10__0__SHIFT 1u
#define DIO_10__AG CYREG_PRT2_AG
#define DIO_10__AMUX CYREG_PRT2_AMUX
#define DIO_10__BIE CYREG_PRT2_BIE
#define DIO_10__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIO_10__BYP CYREG_PRT2_BYP
#define DIO_10__CTL CYREG_PRT2_CTL
#define DIO_10__DM0 CYREG_PRT2_DM0
#define DIO_10__DM1 CYREG_PRT2_DM1
#define DIO_10__DM2 CYREG_PRT2_DM2
#define DIO_10__DR CYREG_PRT2_DR
#define DIO_10__INP_DIS CYREG_PRT2_INP_DIS
#define DIO_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIO_10__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIO_10__LCD_EN CYREG_PRT2_LCD_EN
#define DIO_10__MASK 0x02u
#define DIO_10__PORT 2u
#define DIO_10__PRT CYREG_PRT2_PRT
#define DIO_10__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIO_10__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIO_10__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIO_10__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIO_10__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIO_10__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIO_10__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIO_10__PS CYREG_PRT2_PS
#define DIO_10__SHIFT 1u
#define DIO_10__SLW CYREG_PRT2_SLW

/* DIO_11 */
#define DIO_11__0__INTTYPE CYREG_PICU2_INTTYPE0
#define DIO_11__0__MASK 0x01u
#define DIO_11__0__PC CYREG_PRT2_PC0
#define DIO_11__0__PORT 2u
#define DIO_11__0__SHIFT 0u
#define DIO_11__AG CYREG_PRT2_AG
#define DIO_11__AMUX CYREG_PRT2_AMUX
#define DIO_11__BIE CYREG_PRT2_BIE
#define DIO_11__BIT_MASK CYREG_PRT2_BIT_MASK
#define DIO_11__BYP CYREG_PRT2_BYP
#define DIO_11__CTL CYREG_PRT2_CTL
#define DIO_11__DM0 CYREG_PRT2_DM0
#define DIO_11__DM1 CYREG_PRT2_DM1
#define DIO_11__DM2 CYREG_PRT2_DM2
#define DIO_11__DR CYREG_PRT2_DR
#define DIO_11__INP_DIS CYREG_PRT2_INP_DIS
#define DIO_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DIO_11__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DIO_11__LCD_EN CYREG_PRT2_LCD_EN
#define DIO_11__MASK 0x01u
#define DIO_11__PORT 2u
#define DIO_11__PRT CYREG_PRT2_PRT
#define DIO_11__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DIO_11__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DIO_11__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DIO_11__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DIO_11__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DIO_11__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DIO_11__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DIO_11__PS CYREG_PRT2_PS
#define DIO_11__SHIFT 0u
#define DIO_11__SLW CYREG_PRT2_SLW

/* DIO_12 */
#define DIO_12__0__INTTYPE CYREG_PICU15_INTTYPE5
#define DIO_12__0__MASK 0x20u
#define DIO_12__0__PC CYREG_IO_PC_PRT15_PC5
#define DIO_12__0__PORT 15u
#define DIO_12__0__SHIFT 5u
#define DIO_12__AG CYREG_PRT15_AG
#define DIO_12__AMUX CYREG_PRT15_AMUX
#define DIO_12__BIE CYREG_PRT15_BIE
#define DIO_12__BIT_MASK CYREG_PRT15_BIT_MASK
#define DIO_12__BYP CYREG_PRT15_BYP
#define DIO_12__CTL CYREG_PRT15_CTL
#define DIO_12__DM0 CYREG_PRT15_DM0
#define DIO_12__DM1 CYREG_PRT15_DM1
#define DIO_12__DM2 CYREG_PRT15_DM2
#define DIO_12__DR CYREG_PRT15_DR
#define DIO_12__INP_DIS CYREG_PRT15_INP_DIS
#define DIO_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DIO_12__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DIO_12__LCD_EN CYREG_PRT15_LCD_EN
#define DIO_12__MASK 0x20u
#define DIO_12__PORT 15u
#define DIO_12__PRT CYREG_PRT15_PRT
#define DIO_12__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DIO_12__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DIO_12__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DIO_12__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DIO_12__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DIO_12__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DIO_12__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DIO_12__PS CYREG_PRT15_PS
#define DIO_12__SHIFT 5u
#define DIO_12__SLW CYREG_PRT15_SLW

/* DIO_13 */
#define DIO_13__0__INTTYPE CYREG_PICU15_INTTYPE4
#define DIO_13__0__MASK 0x10u
#define DIO_13__0__PC CYREG_IO_PC_PRT15_PC4
#define DIO_13__0__PORT 15u
#define DIO_13__0__SHIFT 4u
#define DIO_13__AG CYREG_PRT15_AG
#define DIO_13__AMUX CYREG_PRT15_AMUX
#define DIO_13__BIE CYREG_PRT15_BIE
#define DIO_13__BIT_MASK CYREG_PRT15_BIT_MASK
#define DIO_13__BYP CYREG_PRT15_BYP
#define DIO_13__CTL CYREG_PRT15_CTL
#define DIO_13__DM0 CYREG_PRT15_DM0
#define DIO_13__DM1 CYREG_PRT15_DM1
#define DIO_13__DM2 CYREG_PRT15_DM2
#define DIO_13__DR CYREG_PRT15_DR
#define DIO_13__INP_DIS CYREG_PRT15_INP_DIS
#define DIO_13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define DIO_13__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define DIO_13__LCD_EN CYREG_PRT15_LCD_EN
#define DIO_13__MASK 0x10u
#define DIO_13__PORT 15u
#define DIO_13__PRT CYREG_PRT15_PRT
#define DIO_13__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define DIO_13__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define DIO_13__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define DIO_13__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define DIO_13__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define DIO_13__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define DIO_13__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define DIO_13__PS CYREG_PRT15_PS
#define DIO_13__SHIFT 4u
#define DIO_13__SLW CYREG_PRT15_SLW

/* DIO_14 */
#define DIO_14__0__INTTYPE CYREG_PICU6_INTTYPE3
#define DIO_14__0__MASK 0x08u
#define DIO_14__0__PC CYREG_PRT6_PC3
#define DIO_14__0__PORT 6u
#define DIO_14__0__SHIFT 3u
#define DIO_14__AG CYREG_PRT6_AG
#define DIO_14__AMUX CYREG_PRT6_AMUX
#define DIO_14__BIE CYREG_PRT6_BIE
#define DIO_14__BIT_MASK CYREG_PRT6_BIT_MASK
#define DIO_14__BYP CYREG_PRT6_BYP
#define DIO_14__CTL CYREG_PRT6_CTL
#define DIO_14__DM0 CYREG_PRT6_DM0
#define DIO_14__DM1 CYREG_PRT6_DM1
#define DIO_14__DM2 CYREG_PRT6_DM2
#define DIO_14__DR CYREG_PRT6_DR
#define DIO_14__INP_DIS CYREG_PRT6_INP_DIS
#define DIO_14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DIO_14__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DIO_14__LCD_EN CYREG_PRT6_LCD_EN
#define DIO_14__MASK 0x08u
#define DIO_14__PORT 6u
#define DIO_14__PRT CYREG_PRT6_PRT
#define DIO_14__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DIO_14__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DIO_14__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DIO_14__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DIO_14__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DIO_14__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DIO_14__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DIO_14__PS CYREG_PRT6_PS
#define DIO_14__SHIFT 3u
#define DIO_14__SLW CYREG_PRT6_SLW

/* DIO_15 */
#define DIO_15__0__INTTYPE CYREG_PICU6_INTTYPE2
#define DIO_15__0__MASK 0x04u
#define DIO_15__0__PC CYREG_PRT6_PC2
#define DIO_15__0__PORT 6u
#define DIO_15__0__SHIFT 2u
#define DIO_15__AG CYREG_PRT6_AG
#define DIO_15__AMUX CYREG_PRT6_AMUX
#define DIO_15__BIE CYREG_PRT6_BIE
#define DIO_15__BIT_MASK CYREG_PRT6_BIT_MASK
#define DIO_15__BYP CYREG_PRT6_BYP
#define DIO_15__CTL CYREG_PRT6_CTL
#define DIO_15__DM0 CYREG_PRT6_DM0
#define DIO_15__DM1 CYREG_PRT6_DM1
#define DIO_15__DM2 CYREG_PRT6_DM2
#define DIO_15__DR CYREG_PRT6_DR
#define DIO_15__INP_DIS CYREG_PRT6_INP_DIS
#define DIO_15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define DIO_15__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define DIO_15__LCD_EN CYREG_PRT6_LCD_EN
#define DIO_15__MASK 0x04u
#define DIO_15__PORT 6u
#define DIO_15__PRT CYREG_PRT6_PRT
#define DIO_15__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define DIO_15__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define DIO_15__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define DIO_15__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define DIO_15__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define DIO_15__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define DIO_15__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define DIO_15__PS CYREG_PRT6_PS
#define DIO_15__SHIFT 2u
#define DIO_15__SLW CYREG_PRT6_SLW

/* LIO_10 */
#define LIO_10__0__INTTYPE CYREG_PICU3_INTTYPE1
#define LIO_10__0__MASK 0x02u
#define LIO_10__0__PC CYREG_PRT3_PC1
#define LIO_10__0__PORT 3u
#define LIO_10__0__SHIFT 1u
#define LIO_10__AG CYREG_PRT3_AG
#define LIO_10__AMUX CYREG_PRT3_AMUX
#define LIO_10__BIE CYREG_PRT3_BIE
#define LIO_10__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIO_10__BYP CYREG_PRT3_BYP
#define LIO_10__CTL CYREG_PRT3_CTL
#define LIO_10__DM0 CYREG_PRT3_DM0
#define LIO_10__DM1 CYREG_PRT3_DM1
#define LIO_10__DM2 CYREG_PRT3_DM2
#define LIO_10__DR CYREG_PRT3_DR
#define LIO_10__INP_DIS CYREG_PRT3_INP_DIS
#define LIO_10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIO_10__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIO_10__LCD_EN CYREG_PRT3_LCD_EN
#define LIO_10__MASK 0x02u
#define LIO_10__PORT 3u
#define LIO_10__PRT CYREG_PRT3_PRT
#define LIO_10__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIO_10__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIO_10__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIO_10__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIO_10__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIO_10__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIO_10__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIO_10__PS CYREG_PRT3_PS
#define LIO_10__SHIFT 1u
#define LIO_10__SLW CYREG_PRT3_SLW

/* LIO_11 */
#define LIO_11__0__INTTYPE CYREG_PICU3_INTTYPE0
#define LIO_11__0__MASK 0x01u
#define LIO_11__0__PC CYREG_PRT3_PC0
#define LIO_11__0__PORT 3u
#define LIO_11__0__SHIFT 0u
#define LIO_11__AG CYREG_PRT3_AG
#define LIO_11__AMUX CYREG_PRT3_AMUX
#define LIO_11__BIE CYREG_PRT3_BIE
#define LIO_11__BIT_MASK CYREG_PRT3_BIT_MASK
#define LIO_11__BYP CYREG_PRT3_BYP
#define LIO_11__CTL CYREG_PRT3_CTL
#define LIO_11__DM0 CYREG_PRT3_DM0
#define LIO_11__DM1 CYREG_PRT3_DM1
#define LIO_11__DM2 CYREG_PRT3_DM2
#define LIO_11__DR CYREG_PRT3_DR
#define LIO_11__INP_DIS CYREG_PRT3_INP_DIS
#define LIO_11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LIO_11__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LIO_11__LCD_EN CYREG_PRT3_LCD_EN
#define LIO_11__MASK 0x01u
#define LIO_11__PORT 3u
#define LIO_11__PRT CYREG_PRT3_PRT
#define LIO_11__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LIO_11__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LIO_11__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LIO_11__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LIO_11__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LIO_11__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LIO_11__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LIO_11__PS CYREG_PRT3_PS
#define LIO_11__SHIFT 0u
#define LIO_11__SLW CYREG_PRT3_SLW

/* LIO_12 */
#define LIO_12__0__INTTYPE CYREG_PICU15_INTTYPE1
#define LIO_12__0__MASK 0x02u
#define LIO_12__0__PC CYREG_IO_PC_PRT15_PC1
#define LIO_12__0__PORT 15u
#define LIO_12__0__SHIFT 1u
#define LIO_12__AG CYREG_PRT15_AG
#define LIO_12__AMUX CYREG_PRT15_AMUX
#define LIO_12__BIE CYREG_PRT15_BIE
#define LIO_12__BIT_MASK CYREG_PRT15_BIT_MASK
#define LIO_12__BYP CYREG_PRT15_BYP
#define LIO_12__CTL CYREG_PRT15_CTL
#define LIO_12__DM0 CYREG_PRT15_DM0
#define LIO_12__DM1 CYREG_PRT15_DM1
#define LIO_12__DM2 CYREG_PRT15_DM2
#define LIO_12__DR CYREG_PRT15_DR
#define LIO_12__INP_DIS CYREG_PRT15_INP_DIS
#define LIO_12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LIO_12__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LIO_12__LCD_EN CYREG_PRT15_LCD_EN
#define LIO_12__MASK 0x02u
#define LIO_12__PORT 15u
#define LIO_12__PRT CYREG_PRT15_PRT
#define LIO_12__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LIO_12__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LIO_12__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LIO_12__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LIO_12__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LIO_12__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LIO_12__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LIO_12__PS CYREG_PRT15_PS
#define LIO_12__SHIFT 1u
#define LIO_12__SLW CYREG_PRT15_SLW

/* SAIO_0 */
#define SAIO_0__0__INTTYPE CYREG_PICU12_INTTYPE2
#define SAIO_0__0__MASK 0x04u
#define SAIO_0__0__PC CYREG_PRT12_PC2
#define SAIO_0__0__PORT 12u
#define SAIO_0__0__SHIFT 2u
#define SAIO_0__AG CYREG_PRT12_AG
#define SAIO_0__BIE CYREG_PRT12_BIE
#define SAIO_0__BIT_MASK CYREG_PRT12_BIT_MASK
#define SAIO_0__BYP CYREG_PRT12_BYP
#define SAIO_0__DM0 CYREG_PRT12_DM0
#define SAIO_0__DM1 CYREG_PRT12_DM1
#define SAIO_0__DM2 CYREG_PRT12_DM2
#define SAIO_0__DR CYREG_PRT12_DR
#define SAIO_0__INP_DIS CYREG_PRT12_INP_DIS
#define SAIO_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SAIO_0__MASK 0x04u
#define SAIO_0__PORT 12u
#define SAIO_0__PRT CYREG_PRT12_PRT
#define SAIO_0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SAIO_0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SAIO_0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SAIO_0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SAIO_0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SAIO_0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SAIO_0__PS CYREG_PRT12_PS
#define SAIO_0__SHIFT 2u
#define SAIO_0__SIO_CFG CYREG_PRT12_SIO_CFG
#define SAIO_0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SAIO_0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SAIO_0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SAIO_0__SLW CYREG_PRT12_SLW

/* SAIO_1 */
#define SAIO_1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SAIO_1__0__MASK 0x08u
#define SAIO_1__0__PC CYREG_PRT12_PC3
#define SAIO_1__0__PORT 12u
#define SAIO_1__0__SHIFT 3u
#define SAIO_1__AG CYREG_PRT12_AG
#define SAIO_1__BIE CYREG_PRT12_BIE
#define SAIO_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SAIO_1__BYP CYREG_PRT12_BYP
#define SAIO_1__DM0 CYREG_PRT12_DM0
#define SAIO_1__DM1 CYREG_PRT12_DM1
#define SAIO_1__DM2 CYREG_PRT12_DM2
#define SAIO_1__DR CYREG_PRT12_DR
#define SAIO_1__INP_DIS CYREG_PRT12_INP_DIS
#define SAIO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SAIO_1__MASK 0x08u
#define SAIO_1__PORT 12u
#define SAIO_1__PRT CYREG_PRT12_PRT
#define SAIO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SAIO_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SAIO_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SAIO_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SAIO_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SAIO_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SAIO_1__PS CYREG_PRT12_PS
#define SAIO_1__SHIFT 3u
#define SAIO_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SAIO_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SAIO_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SAIO_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SAIO_1__SLW CYREG_PRT12_SLW

/* SDIO_0 */
#define SDIO_0__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SDIO_0__0__MASK 0x10u
#define SDIO_0__0__PC CYREG_PRT12_PC4
#define SDIO_0__0__PORT 12u
#define SDIO_0__0__SHIFT 4u
#define SDIO_0__AG CYREG_PRT12_AG
#define SDIO_0__BIE CYREG_PRT12_BIE
#define SDIO_0__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDIO_0__BYP CYREG_PRT12_BYP
#define SDIO_0__DM0 CYREG_PRT12_DM0
#define SDIO_0__DM1 CYREG_PRT12_DM1
#define SDIO_0__DM2 CYREG_PRT12_DM2
#define SDIO_0__DR CYREG_PRT12_DR
#define SDIO_0__INP_DIS CYREG_PRT12_INP_DIS
#define SDIO_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDIO_0__MASK 0x10u
#define SDIO_0__PORT 12u
#define SDIO_0__PRT CYREG_PRT12_PRT
#define SDIO_0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDIO_0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDIO_0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDIO_0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDIO_0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDIO_0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDIO_0__PS CYREG_PRT12_PS
#define SDIO_0__SHIFT 4u
#define SDIO_0__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDIO_0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDIO_0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDIO_0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDIO_0__SLW CYREG_PRT12_SLW

/* SDIO_1 */
#define SDIO_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDIO_1__0__MASK 0x20u
#define SDIO_1__0__PC CYREG_PRT12_PC5
#define SDIO_1__0__PORT 12u
#define SDIO_1__0__SHIFT 5u
#define SDIO_1__AG CYREG_PRT12_AG
#define SDIO_1__BIE CYREG_PRT12_BIE
#define SDIO_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDIO_1__BYP CYREG_PRT12_BYP
#define SDIO_1__DM0 CYREG_PRT12_DM0
#define SDIO_1__DM1 CYREG_PRT12_DM1
#define SDIO_1__DM2 CYREG_PRT12_DM2
#define SDIO_1__DR CYREG_PRT12_DR
#define SDIO_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDIO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDIO_1__MASK 0x20u
#define SDIO_1__PORT 12u
#define SDIO_1__PRT CYREG_PRT12_PRT
#define SDIO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDIO_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDIO_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDIO_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDIO_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDIO_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDIO_1__PS CYREG_PRT12_PS
#define SDIO_1__SHIFT 5u
#define SDIO_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDIO_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDIO_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDIO_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDIO_1__SLW CYREG_PRT12_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* PWM_LED_PWMUDB */
#define PWM_LED_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_LED_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_LED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_LED_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define PWM_LED_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_LED_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_LED_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_LED_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define PWM_LED_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_LED_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_LED_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_LED_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_LED_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_LED_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define PWM_LED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PWM_LED_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB11_A0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB11_A1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB11_D0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB11_D1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB11_F0
#define PWM_LED_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB11_F1

/* MODX_1_IO */
#define MODX_1_IO__0__INTTYPE CYREG_PICU1_INTTYPE7
#define MODX_1_IO__0__MASK 0x80u
#define MODX_1_IO__0__PC CYREG_PRT1_PC7
#define MODX_1_IO__0__PORT 1u
#define MODX_1_IO__0__SHIFT 7u
#define MODX_1_IO__AG CYREG_PRT1_AG
#define MODX_1_IO__AMUX CYREG_PRT1_AMUX
#define MODX_1_IO__BIE CYREG_PRT1_BIE
#define MODX_1_IO__BIT_MASK CYREG_PRT1_BIT_MASK
#define MODX_1_IO__BYP CYREG_PRT1_BYP
#define MODX_1_IO__CTL CYREG_PRT1_CTL
#define MODX_1_IO__DM0 CYREG_PRT1_DM0
#define MODX_1_IO__DM1 CYREG_PRT1_DM1
#define MODX_1_IO__DM2 CYREG_PRT1_DM2
#define MODX_1_IO__DR CYREG_PRT1_DR
#define MODX_1_IO__INP_DIS CYREG_PRT1_INP_DIS
#define MODX_1_IO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MODX_1_IO__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MODX_1_IO__LCD_EN CYREG_PRT1_LCD_EN
#define MODX_1_IO__MASK 0x80u
#define MODX_1_IO__PORT 1u
#define MODX_1_IO__PRT CYREG_PRT1_PRT
#define MODX_1_IO__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MODX_1_IO__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MODX_1_IO__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MODX_1_IO__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MODX_1_IO__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MODX_1_IO__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MODX_1_IO__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MODX_1_IO__PS CYREG_PRT1_PS
#define MODX_1_IO__SHIFT 7u
#define MODX_1_IO__SLW CYREG_PRT1_SLW

/* MODX_2_IO */
#define MODX_2_IO__0__INTTYPE CYREG_PICU1_INTTYPE4
#define MODX_2_IO__0__MASK 0x10u
#define MODX_2_IO__0__PC CYREG_PRT1_PC4
#define MODX_2_IO__0__PORT 1u
#define MODX_2_IO__0__SHIFT 4u
#define MODX_2_IO__AG CYREG_PRT1_AG
#define MODX_2_IO__AMUX CYREG_PRT1_AMUX
#define MODX_2_IO__BIE CYREG_PRT1_BIE
#define MODX_2_IO__BIT_MASK CYREG_PRT1_BIT_MASK
#define MODX_2_IO__BYP CYREG_PRT1_BYP
#define MODX_2_IO__CTL CYREG_PRT1_CTL
#define MODX_2_IO__DM0 CYREG_PRT1_DM0
#define MODX_2_IO__DM1 CYREG_PRT1_DM1
#define MODX_2_IO__DM2 CYREG_PRT1_DM2
#define MODX_2_IO__DR CYREG_PRT1_DR
#define MODX_2_IO__INP_DIS CYREG_PRT1_INP_DIS
#define MODX_2_IO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MODX_2_IO__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MODX_2_IO__LCD_EN CYREG_PRT1_LCD_EN
#define MODX_2_IO__MASK 0x10u
#define MODX_2_IO__PORT 1u
#define MODX_2_IO__PRT CYREG_PRT1_PRT
#define MODX_2_IO__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MODX_2_IO__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MODX_2_IO__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MODX_2_IO__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MODX_2_IO__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MODX_2_IO__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MODX_2_IO__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MODX_2_IO__PS CYREG_PRT1_PS
#define MODX_2_IO__SHIFT 4u
#define MODX_2_IO__SLW CYREG_PRT1_SLW

/* MODX_3_IO */
#define MODX_3_IO__0__INTTYPE CYREG_PICU5_INTTYPE0
#define MODX_3_IO__0__MASK 0x01u
#define MODX_3_IO__0__PC CYREG_PRT5_PC0
#define MODX_3_IO__0__PORT 5u
#define MODX_3_IO__0__SHIFT 0u
#define MODX_3_IO__AG CYREG_PRT5_AG
#define MODX_3_IO__AMUX CYREG_PRT5_AMUX
#define MODX_3_IO__BIE CYREG_PRT5_BIE
#define MODX_3_IO__BIT_MASK CYREG_PRT5_BIT_MASK
#define MODX_3_IO__BYP CYREG_PRT5_BYP
#define MODX_3_IO__CTL CYREG_PRT5_CTL
#define MODX_3_IO__DM0 CYREG_PRT5_DM0
#define MODX_3_IO__DM1 CYREG_PRT5_DM1
#define MODX_3_IO__DM2 CYREG_PRT5_DM2
#define MODX_3_IO__DR CYREG_PRT5_DR
#define MODX_3_IO__INP_DIS CYREG_PRT5_INP_DIS
#define MODX_3_IO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MODX_3_IO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MODX_3_IO__LCD_EN CYREG_PRT5_LCD_EN
#define MODX_3_IO__MASK 0x01u
#define MODX_3_IO__PORT 5u
#define MODX_3_IO__PRT CYREG_PRT5_PRT
#define MODX_3_IO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MODX_3_IO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MODX_3_IO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MODX_3_IO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MODX_3_IO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MODX_3_IO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MODX_3_IO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MODX_3_IO__PS CYREG_PRT5_PS
#define MODX_3_IO__SHIFT 0u
#define MODX_3_IO__SLW CYREG_PRT5_SLW

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x01u
#define USBUART_1_ep_1__INTC_NUMBER 0u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x02u
#define USBUART_1_ep_2__INTC_NUMBER 1u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x04u
#define USBUART_1_ep_3__INTC_NUMBER 2u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* LIO_13_RST */
#define LIO_13_RST__0__INTTYPE CYREG_PICU15_INTTYPE0
#define LIO_13_RST__0__MASK 0x01u
#define LIO_13_RST__0__PC CYREG_IO_PC_PRT15_PC0
#define LIO_13_RST__0__PORT 15u
#define LIO_13_RST__0__SHIFT 0u
#define LIO_13_RST__AG CYREG_PRT15_AG
#define LIO_13_RST__AMUX CYREG_PRT15_AMUX
#define LIO_13_RST__BIE CYREG_PRT15_BIE
#define LIO_13_RST__BIT_MASK CYREG_PRT15_BIT_MASK
#define LIO_13_RST__BYP CYREG_PRT15_BYP
#define LIO_13_RST__CTL CYREG_PRT15_CTL
#define LIO_13_RST__DM0 CYREG_PRT15_DM0
#define LIO_13_RST__DM1 CYREG_PRT15_DM1
#define LIO_13_RST__DM2 CYREG_PRT15_DM2
#define LIO_13_RST__DR CYREG_PRT15_DR
#define LIO_13_RST__INP_DIS CYREG_PRT15_INP_DIS
#define LIO_13_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LIO_13_RST__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LIO_13_RST__LCD_EN CYREG_PRT15_LCD_EN
#define LIO_13_RST__MASK 0x01u
#define LIO_13_RST__PORT 15u
#define LIO_13_RST__PRT CYREG_PRT15_PRT
#define LIO_13_RST__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LIO_13_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LIO_13_RST__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LIO_13_RST__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LIO_13_RST__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LIO_13_RST__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LIO_13_RST__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LIO_13_RST__PS CYREG_PRT15_PS
#define LIO_13_RST__SHIFT 0u
#define LIO_13_RST__SLW CYREG_PRT15_SLW

/* MODX_1_RXD */
#define MODX_1_RXD__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MODX_1_RXD__0__MASK 0x40u
#define MODX_1_RXD__0__PC CYREG_PRT1_PC6
#define MODX_1_RXD__0__PORT 1u
#define MODX_1_RXD__0__SHIFT 6u
#define MODX_1_RXD__AG CYREG_PRT1_AG
#define MODX_1_RXD__AMUX CYREG_PRT1_AMUX
#define MODX_1_RXD__BIE CYREG_PRT1_BIE
#define MODX_1_RXD__BIT_MASK CYREG_PRT1_BIT_MASK
#define MODX_1_RXD__BYP CYREG_PRT1_BYP
#define MODX_1_RXD__CTL CYREG_PRT1_CTL
#define MODX_1_RXD__DM0 CYREG_PRT1_DM0
#define MODX_1_RXD__DM1 CYREG_PRT1_DM1
#define MODX_1_RXD__DM2 CYREG_PRT1_DM2
#define MODX_1_RXD__DR CYREG_PRT1_DR
#define MODX_1_RXD__INP_DIS CYREG_PRT1_INP_DIS
#define MODX_1_RXD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MODX_1_RXD__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MODX_1_RXD__LCD_EN CYREG_PRT1_LCD_EN
#define MODX_1_RXD__MASK 0x40u
#define MODX_1_RXD__PORT 1u
#define MODX_1_RXD__PRT CYREG_PRT1_PRT
#define MODX_1_RXD__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MODX_1_RXD__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MODX_1_RXD__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MODX_1_RXD__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MODX_1_RXD__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MODX_1_RXD__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MODX_1_RXD__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MODX_1_RXD__PS CYREG_PRT1_PS
#define MODX_1_RXD__SHIFT 6u
#define MODX_1_RXD__SLW CYREG_PRT1_SLW

/* MODX_1_TXD */
#define MODX_1_TXD__0__INTTYPE CYREG_PICU1_INTTYPE5
#define MODX_1_TXD__0__MASK 0x20u
#define MODX_1_TXD__0__PC CYREG_PRT1_PC5
#define MODX_1_TXD__0__PORT 1u
#define MODX_1_TXD__0__SHIFT 5u
#define MODX_1_TXD__AG CYREG_PRT1_AG
#define MODX_1_TXD__AMUX CYREG_PRT1_AMUX
#define MODX_1_TXD__BIE CYREG_PRT1_BIE
#define MODX_1_TXD__BIT_MASK CYREG_PRT1_BIT_MASK
#define MODX_1_TXD__BYP CYREG_PRT1_BYP
#define MODX_1_TXD__CTL CYREG_PRT1_CTL
#define MODX_1_TXD__DM0 CYREG_PRT1_DM0
#define MODX_1_TXD__DM1 CYREG_PRT1_DM1
#define MODX_1_TXD__DM2 CYREG_PRT1_DM2
#define MODX_1_TXD__DR CYREG_PRT1_DR
#define MODX_1_TXD__INP_DIS CYREG_PRT1_INP_DIS
#define MODX_1_TXD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MODX_1_TXD__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MODX_1_TXD__LCD_EN CYREG_PRT1_LCD_EN
#define MODX_1_TXD__MASK 0x20u
#define MODX_1_TXD__PORT 1u
#define MODX_1_TXD__PRT CYREG_PRT1_PRT
#define MODX_1_TXD__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MODX_1_TXD__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MODX_1_TXD__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MODX_1_TXD__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MODX_1_TXD__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MODX_1_TXD__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MODX_1_TXD__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MODX_1_TXD__PS CYREG_PRT1_PS
#define MODX_1_TXD__SHIFT 5u
#define MODX_1_TXD__SLW CYREG_PRT1_SLW

/* MODX_2_RXD */
#define MODX_2_RXD__0__INTTYPE CYREG_PICU1_INTTYPE2
#define MODX_2_RXD__0__MASK 0x04u
#define MODX_2_RXD__0__PC CYREG_PRT1_PC2
#define MODX_2_RXD__0__PORT 1u
#define MODX_2_RXD__0__SHIFT 2u
#define MODX_2_RXD__AG CYREG_PRT1_AG
#define MODX_2_RXD__AMUX CYREG_PRT1_AMUX
#define MODX_2_RXD__BIE CYREG_PRT1_BIE
#define MODX_2_RXD__BIT_MASK CYREG_PRT1_BIT_MASK
#define MODX_2_RXD__BYP CYREG_PRT1_BYP
#define MODX_2_RXD__CTL CYREG_PRT1_CTL
#define MODX_2_RXD__DM0 CYREG_PRT1_DM0
#define MODX_2_RXD__DM1 CYREG_PRT1_DM1
#define MODX_2_RXD__DM2 CYREG_PRT1_DM2
#define MODX_2_RXD__DR CYREG_PRT1_DR
#define MODX_2_RXD__INP_DIS CYREG_PRT1_INP_DIS
#define MODX_2_RXD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MODX_2_RXD__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MODX_2_RXD__LCD_EN CYREG_PRT1_LCD_EN
#define MODX_2_RXD__MASK 0x04u
#define MODX_2_RXD__PORT 1u
#define MODX_2_RXD__PRT CYREG_PRT1_PRT
#define MODX_2_RXD__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MODX_2_RXD__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MODX_2_RXD__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MODX_2_RXD__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MODX_2_RXD__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MODX_2_RXD__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MODX_2_RXD__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MODX_2_RXD__PS CYREG_PRT1_PS
#define MODX_2_RXD__SHIFT 2u
#define MODX_2_RXD__SLW CYREG_PRT1_SLW

/* MODX_2_TXD */
#define MODX_2_TXD__0__INTTYPE CYREG_PICU5_INTTYPE3
#define MODX_2_TXD__0__MASK 0x08u
#define MODX_2_TXD__0__PC CYREG_PRT5_PC3
#define MODX_2_TXD__0__PORT 5u
#define MODX_2_TXD__0__SHIFT 3u
#define MODX_2_TXD__AG CYREG_PRT5_AG
#define MODX_2_TXD__AMUX CYREG_PRT5_AMUX
#define MODX_2_TXD__BIE CYREG_PRT5_BIE
#define MODX_2_TXD__BIT_MASK CYREG_PRT5_BIT_MASK
#define MODX_2_TXD__BYP CYREG_PRT5_BYP
#define MODX_2_TXD__CTL CYREG_PRT5_CTL
#define MODX_2_TXD__DM0 CYREG_PRT5_DM0
#define MODX_2_TXD__DM1 CYREG_PRT5_DM1
#define MODX_2_TXD__DM2 CYREG_PRT5_DM2
#define MODX_2_TXD__DR CYREG_PRT5_DR
#define MODX_2_TXD__INP_DIS CYREG_PRT5_INP_DIS
#define MODX_2_TXD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MODX_2_TXD__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MODX_2_TXD__LCD_EN CYREG_PRT5_LCD_EN
#define MODX_2_TXD__MASK 0x08u
#define MODX_2_TXD__PORT 5u
#define MODX_2_TXD__PRT CYREG_PRT5_PRT
#define MODX_2_TXD__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MODX_2_TXD__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MODX_2_TXD__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MODX_2_TXD__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MODX_2_TXD__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MODX_2_TXD__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MODX_2_TXD__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MODX_2_TXD__PS CYREG_PRT5_PS
#define MODX_2_TXD__SHIFT 3u
#define MODX_2_TXD__SLW CYREG_PRT5_SLW

/* MODX_3_RXD */
#define MODX_3_RXD__0__INTTYPE CYREG_PICU5_INTTYPE1
#define MODX_3_RXD__0__MASK 0x02u
#define MODX_3_RXD__0__PC CYREG_PRT5_PC1
#define MODX_3_RXD__0__PORT 5u
#define MODX_3_RXD__0__SHIFT 1u
#define MODX_3_RXD__AG CYREG_PRT5_AG
#define MODX_3_RXD__AMUX CYREG_PRT5_AMUX
#define MODX_3_RXD__BIE CYREG_PRT5_BIE
#define MODX_3_RXD__BIT_MASK CYREG_PRT5_BIT_MASK
#define MODX_3_RXD__BYP CYREG_PRT5_BYP
#define MODX_3_RXD__CTL CYREG_PRT5_CTL
#define MODX_3_RXD__DM0 CYREG_PRT5_DM0
#define MODX_3_RXD__DM1 CYREG_PRT5_DM1
#define MODX_3_RXD__DM2 CYREG_PRT5_DM2
#define MODX_3_RXD__DR CYREG_PRT5_DR
#define MODX_3_RXD__INP_DIS CYREG_PRT5_INP_DIS
#define MODX_3_RXD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MODX_3_RXD__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MODX_3_RXD__LCD_EN CYREG_PRT5_LCD_EN
#define MODX_3_RXD__MASK 0x02u
#define MODX_3_RXD__PORT 5u
#define MODX_3_RXD__PRT CYREG_PRT5_PRT
#define MODX_3_RXD__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MODX_3_RXD__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MODX_3_RXD__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MODX_3_RXD__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MODX_3_RXD__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MODX_3_RXD__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MODX_3_RXD__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MODX_3_RXD__PS CYREG_PRT5_PS
#define MODX_3_RXD__SHIFT 1u
#define MODX_3_RXD__SLW CYREG_PRT5_SLW

/* MODX_3_TXD */
#define MODX_3_TXD__0__INTTYPE CYREG_PICU5_INTTYPE2
#define MODX_3_TXD__0__MASK 0x04u
#define MODX_3_TXD__0__PC CYREG_PRT5_PC2
#define MODX_3_TXD__0__PORT 5u
#define MODX_3_TXD__0__SHIFT 2u
#define MODX_3_TXD__AG CYREG_PRT5_AG
#define MODX_3_TXD__AMUX CYREG_PRT5_AMUX
#define MODX_3_TXD__BIE CYREG_PRT5_BIE
#define MODX_3_TXD__BIT_MASK CYREG_PRT5_BIT_MASK
#define MODX_3_TXD__BYP CYREG_PRT5_BYP
#define MODX_3_TXD__CTL CYREG_PRT5_CTL
#define MODX_3_TXD__DM0 CYREG_PRT5_DM0
#define MODX_3_TXD__DM1 CYREG_PRT5_DM1
#define MODX_3_TXD__DM2 CYREG_PRT5_DM2
#define MODX_3_TXD__DR CYREG_PRT5_DR
#define MODX_3_TXD__INP_DIS CYREG_PRT5_INP_DIS
#define MODX_3_TXD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MODX_3_TXD__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MODX_3_TXD__LCD_EN CYREG_PRT5_LCD_EN
#define MODX_3_TXD__MASK 0x04u
#define MODX_3_TXD__PORT 5u
#define MODX_3_TXD__PRT CYREG_PRT5_PRT
#define MODX_3_TXD__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MODX_3_TXD__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MODX_3_TXD__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MODX_3_TXD__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MODX_3_TXD__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MODX_3_TXD__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MODX_3_TXD__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MODX_3_TXD__PS CYREG_PRT5_PS
#define MODX_3_TXD__SHIFT 2u
#define MODX_3_TXD__SLW CYREG_PRT5_SLW

/* UART_MODX_0_BUART */
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_MODX_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_MODX_0_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_MODX_0_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_MODX_0_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_MODX_0_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_MODX_0_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_MODX_0_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_MODX_0_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_MODX_0_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_MODX_0_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_MODX_0_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_MODX_0_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_MODX_0_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_MODX_0_BUART_sRX_RxSts__3__POS 3
#define UART_MODX_0_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_MODX_0_BUART_sRX_RxSts__4__POS 4
#define UART_MODX_0_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_MODX_0_BUART_sRX_RxSts__5__POS 5
#define UART_MODX_0_BUART_sRX_RxSts__MASK 0x38u
#define UART_MODX_0_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_MODX_0_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_MODX_0_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB02_A0
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB02_A1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB02_D0
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB02_D1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB02_F0
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB02_F1
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_MODX_0_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_MODX_0_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_MODX_0_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_MODX_0_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UART_MODX_0_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UART_MODX_0_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_MODX_0_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UART_MODX_0_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UART_MODX_0_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_MODX_0_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_MODX_0_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UART_MODX_0_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UART_MODX_0_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_MODX_0_BUART_sTX_TxSts__0__POS 0
#define UART_MODX_0_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_MODX_0_BUART_sTX_TxSts__1__POS 1
#define UART_MODX_0_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_MODX_0_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_MODX_0_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_MODX_0_BUART_sTX_TxSts__2__POS 2
#define UART_MODX_0_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_MODX_0_BUART_sTX_TxSts__3__POS 3
#define UART_MODX_0_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_MODX_0_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_MODX_0_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_MODX_0_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST

/* UART_MODX_1_BUART */
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define UART_MODX_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_MODX_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define UART_MODX_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_MODX_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_MODX_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_MODX_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_MODX_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_MODX_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_MODX_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_MODX_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_MODX_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_MODX_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_MODX_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_MODX_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_MODX_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_MODX_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_MODX_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_MODX_1_BUART_sRX_RxSts__3__POS 3
#define UART_MODX_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_MODX_1_BUART_sRX_RxSts__4__POS 4
#define UART_MODX_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_MODX_1_BUART_sRX_RxSts__5__POS 5
#define UART_MODX_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_MODX_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_MODX_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_MODX_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB14_A0
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB14_A1
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB14_D0
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB14_D1
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB14_F0
#define UART_MODX_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB14_F1
#define UART_MODX_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_MODX_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_MODX_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_MODX_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_MODX_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_MODX_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_MODX_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_MODX_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_MODX_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_MODX_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_MODX_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_MODX_1_BUART_sTX_TxSts__0__POS 0
#define UART_MODX_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_MODX_1_BUART_sTX_TxSts__1__POS 1
#define UART_MODX_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_MODX_1_BUART_sTX_TxSts__2__POS 2
#define UART_MODX_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_MODX_1_BUART_sTX_TxSts__3__POS 3
#define UART_MODX_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_MODX_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_MODX_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_MODX_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB15_ST

/* UART_MODX_2_BUART */
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_MODX_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_MODX_2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UART_MODX_2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define UART_MODX_2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_MODX_2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_MODX_2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_MODX_2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_MODX_2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_MODX_2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_MODX_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_MODX_2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_MODX_2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_MODX_2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_MODX_2_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_MODX_2_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_MODX_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_MODX_2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_MODX_2_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_MODX_2_BUART_sRX_RxSts__3__POS 3
#define UART_MODX_2_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_MODX_2_BUART_sRX_RxSts__4__POS 4
#define UART_MODX_2_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_MODX_2_BUART_sRX_RxSts__5__POS 5
#define UART_MODX_2_BUART_sRX_RxSts__MASK 0x38u
#define UART_MODX_2_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_MODX_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_MODX_2_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB12_A0
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB12_A1
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB12_D0
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB12_D1
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB12_F0
#define UART_MODX_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB12_F1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_MODX_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_MODX_2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_MODX_2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_MODX_2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_MODX_2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_MODX_2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_MODX_2_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_MODX_2_BUART_sTX_TxSts__0__POS 0
#define UART_MODX_2_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_MODX_2_BUART_sTX_TxSts__1__POS 1
#define UART_MODX_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_MODX_2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_MODX_2_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_MODX_2_BUART_sTX_TxSts__2__POS 2
#define UART_MODX_2_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_MODX_2_BUART_sTX_TxSts__3__POS 3
#define UART_MODX_2_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_MODX_2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB13_MSK
#define UART_MODX_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_MODX_2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB13_ST

/* UART_STIM_0_BUART */
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define UART_STIM_0_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB00_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB00_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_STIM_0_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB00_MSK
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB00_MSK
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define UART_STIM_0_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB00_ST
#define UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_STIM_0_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_STIM_0_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_STIM_0_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_STIM_0_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_STIM_0_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_STIM_0_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_STIM_0_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define UART_STIM_0_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_STIM_0_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_STIM_0_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_STIM_0_BUART_sRX_RxSts__3__POS 3
#define UART_STIM_0_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_STIM_0_BUART_sRX_RxSts__4__POS 4
#define UART_STIM_0_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_STIM_0_BUART_sRX_RxSts__5__POS 5
#define UART_STIM_0_BUART_sRX_RxSts__MASK 0x38u
#define UART_STIM_0_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB01_MSK
#define UART_STIM_0_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_STIM_0_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB01_ST
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_STIM_0_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_STIM_0_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_STIM_0_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_STIM_0_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_STIM_0_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_STIM_0_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_STIM_0_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_STIM_0_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_STIM_0_BUART_sTX_TxSts__0__POS 0
#define UART_STIM_0_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_STIM_0_BUART_sTX_TxSts__1__POS 1
#define UART_STIM_0_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_STIM_0_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_STIM_0_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_STIM_0_BUART_sTX_TxSts__2__POS 2
#define UART_STIM_0_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_STIM_0_BUART_sTX_TxSts__3__POS 3
#define UART_STIM_0_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_STIM_0_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_STIM_0_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_STIM_0_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB07_ST

/* UART_STIM_1_BUART */
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_STIM_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_STIM_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define UART_STIM_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_STIM_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_STIM_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_STIM_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_STIM_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_STIM_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_STIM_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_STIM_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_STIM_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_STIM_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_STIM_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_STIM_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_STIM_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_STIM_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_STIM_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_STIM_1_BUART_sRX_RxSts__3__POS 3
#define UART_STIM_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_STIM_1_BUART_sRX_RxSts__4__POS 4
#define UART_STIM_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_STIM_1_BUART_sRX_RxSts__5__POS 5
#define UART_STIM_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_STIM_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_STIM_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_STIM_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_STIM_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_STIM_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_STIM_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_STIM_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_STIM_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_STIM_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_STIM_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_STIM_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_STIM_1_BUART_sTX_TxSts__0__POS 0
#define UART_STIM_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_STIM_1_BUART_sTX_TxSts__1__POS 1
#define UART_STIM_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_STIM_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_STIM_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_STIM_1_BUART_sTX_TxSts__2__POS 2
#define UART_STIM_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_STIM_1_BUART_sTX_TxSts__3__POS 3
#define UART_STIM_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_STIM_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_STIM_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_STIM_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB06_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "04_CAN_Bus_Basic"
#define CY_VERSION "PSoC Creator  4.0 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 1.8
#define CYDEV_VDDIO3_MV 1800
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 1.8
#define CYDEV_VIO3_MV 1800
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyScBoostClk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyScBoostClk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyScBoostClk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyScBoostClk__CFG2_SRC_SEL_MASK 0x07u
#define CyScBoostClk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyScBoostClk__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyScBoostClk__INDEX 0x00u
#define CyScBoostClk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyScBoostClk__PM_ACT_MSK 0x01u
#define CyScBoostClk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyScBoostClk__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
